Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Apr  4 16:03:06 2024
| Host         : WKS-94958-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_top_level_wrapper_timing_summary_routed.rpt -pb system_top_level_wrapper_timing_summary_routed.pb -rpx system_top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top_level_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (258)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (258)
--------------------------------
 There are 258 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.255        0.000                      0                  338        0.045        0.000                      0                  338        2.000        0.000                       0                   265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
pin_clk125mhz                              {0.000 4.000}        8.000           125.000         
  clk_out1_system_top_level_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clk_out2_system_top_level_clk_wiz_0_0    {0.000 40.690}       81.379          12.288          
  clkfbout_system_top_level_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                                {0.000 4.000}        8.000           125.000         
  clk_out1_system_top_level_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clk_out2_system_top_level_clk_wiz_0_0_1  {0.000 40.690}       81.379          12.288          
  clkfbout_system_top_level_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pin_clk125mhz                                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_system_top_level_clk_wiz_0_0         15.255        0.000                      0                  102        0.131        0.000                      0                  102        9.500        0.000                       0                    74  
  clk_out2_system_top_level_clk_wiz_0_0         74.004        0.000                      0                  236        0.187        0.000                      0                  236       40.190        0.000                       0                   188  
  clkfbout_system_top_level_clk_wiz_0_0                                                                                                                                                     12.633        0.000                       0                     2  
sys_clk_pin                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_top_level_clk_wiz_0_0_1       15.256        0.000                      0                  102        0.131        0.000                      0                  102        9.500        0.000                       0                    74  
  clk_out2_system_top_level_clk_wiz_0_0_1       74.010        0.000                      0                  236        0.187        0.000                      0                  236       40.190        0.000                       0                   188  
  clkfbout_system_top_level_clk_wiz_0_0_1                                                                                                                                                   12.633        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_top_level_clk_wiz_0_0_1  clk_out1_system_top_level_clk_wiz_0_0         15.255        0.000                      0                  102        0.045        0.000                      0                  102  
clk_out2_system_top_level_clk_wiz_0_0_1  clk_out2_system_top_level_clk_wiz_0_0         74.004        0.000                      0                  236        0.080        0.000                      0                  236  
clk_out1_system_top_level_clk_wiz_0_0    clk_out1_system_top_level_clk_wiz_0_0_1       15.255        0.000                      0                  102        0.045        0.000                      0                  102  
clk_out2_system_top_level_clk_wiz_0_0    clk_out2_system_top_level_clk_wiz_0_0_1       74.004        0.000                      0                  236        0.080        0.000                      0                  236  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                                                                                                     
(none)                                   clk_out1_system_top_level_clk_wiz_0_0                                             
(none)                                   clk_out1_system_top_level_clk_wiz_0_0_1                                           
(none)                                   clk_out2_system_top_level_clk_wiz_0_0                                             
(none)                                   clk_out2_system_top_level_clk_wiz_0_0_1                                           
(none)                                   clkfbout_system_top_level_clk_wiz_0_0                                             
(none)                                   clkfbout_system_top_level_clk_wiz_0_0_1                                           
(none)                                                                            clk_out1_system_top_level_clk_wiz_0_0    
(none)                                                                            clk_out1_system_top_level_clk_wiz_0_0_1  
(none)                                                                            clk_out2_system_top_level_clk_wiz_0_0    
(none)                                                                            clk_out2_system_top_level_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pin_clk125mhz
  To Clock:  pin_clk125mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pin_clk125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pin_clk125mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.506ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.286ns (32.118%)  route 2.718ns (67.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.493     9.977    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.326    10.303 r  system_top_level_i/i2c_config_0/inst/data_r[18]_i_1/O
                         net (fo=15, routed)          0.730    11.033    system_top_level_i/i2c_config_0/inst/data_r[18]_i_1_n_0
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/C
                         clock pessimism              0.403    26.829    
                         clock uncertainty           -0.086    26.743    
    SLICE_X107Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.538    system_top_level_i/i2c_config_0/inst/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         26.538    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 15.506    

Slack (MET) :             15.506ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.286ns (32.118%)  route 2.718ns (67.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.493     9.977    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.326    10.303 r  system_top_level_i/i2c_config_0/inst/data_r[18]_i_1/O
                         net (fo=15, routed)          0.730    11.033    system_top_level_i/i2c_config_0/inst/data_r[18]_i_1_n_0
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[13]/C
                         clock pessimism              0.403    26.829    
                         clock uncertainty           -0.086    26.743    
    SLICE_X107Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.538    system_top_level_i/i2c_config_0/inst/data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.538    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 15.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065     1.629    system_top_level_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075     1.498    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/Q
                         net (fo=1, routed)           0.116     2.339    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[11]_33
    SLICE_X107Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[11]/C
                         clock pessimism             -0.545     2.098    
    SLICE_X107Y51        FDCE (Hold_fdce_C_D)         0.066     2.164    system_top_level_i/i2c_config_0/inst/data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.648%)  route 0.097ns (34.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.229 r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/Q
                         net (fo=13, routed)          0.097     2.326    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg_n_0_[1]_1
    SLICE_X107Y49        LUT5 (Prop_lut5_I1_O)        0.045     2.371 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    system_top_level_i/i2c_config_0/inst/bit_counter_r[2]_i_1_n_0
    SLICE_X107Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/C
                         clock pessimism             -0.549     2.101    
    SLICE_X107Y49        FDPE (Hold_fdpe_C_D)         0.092     2.193    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDPE (Prop_fdpe_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/Q
                         net (fo=2, routed)           0.097     2.321    system_top_level_i/i2c_config_0/inst/sclk_en_r_reg_n_0
    SLICE_X111Y50        LUT3 (Prop_lut3_I1_O)        0.045     2.366 r  system_top_level_i/i2c_config_0/inst/sclk_out_i_1/O
                         net (fo=1, routed)           0.000     2.366    system_top_level_i/i2c_config_0/inst/sclk_out0
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
                         clock pessimism             -0.550     2.096    
    SLICE_X111Y50        FDCE (Hold_fdce_C_D)         0.091     2.187    system_top_level_i/i2c_config_0/inst/sclk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.961%)  route 0.100ns (35.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.229 r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/Q
                         net (fo=13, routed)          0.100     2.329    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg_n_0_[1]_1
    SLICE_X107Y49        LUT6 (Prop_lut6_I3_O)        0.045     2.374 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.374    system_top_level_i/i2c_config_0/inst/bit_counter_r[3]_i_1_n_0
    SLICE_X107Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/C
                         clock pessimism             -0.549     2.101    
    SLICE_X107Y49        FDCE (Hold_fdce_C_D)         0.092     2.193    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     2.229 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/Q
                         net (fo=21, routed)          0.135     2.364    system_top_level_i/i2c_config_0/inst/curr_state_r__0[3]
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.045     2.409 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.409    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1_n_0
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
                         clock pessimism             -0.549     2.101    
    SLICE_X108Y49        FDCE (Hold_fdce_C_D)         0.120     2.221    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065     1.616    system_top_level_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)        -0.006     1.417    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.554%)  route 0.385ns (67.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     2.229 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=23, routed)          0.385     2.614    system_top_level_i/i2c_config_0/inst/curr_state_r__0[1]
    SLICE_X109Y50        LUT6 (Prop_lut6_I1_O)        0.045     2.659 r  system_top_level_i/i2c_config_0/inst/sclk_force_r_i_1/O
                         net (fo=1, routed)           0.000     2.659    system_top_level_i/i2c_config_0/inst/sclk_force_r_i_1_n_0
    SLICE_X109Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/C
                         clock pessimism             -0.291     2.352    
    SLICE_X109Y50        FDPE (Hold_fdpe_C_D)         0.091     2.443    system_top_level_i/i2c_config_0/inst/sclk_force_r_reg
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.670    system_top_level_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.017     1.440    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/Q
                         net (fo=1, routed)           0.176     2.400    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[7]_42
    SLICE_X106Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/C
                         clock pessimism             -0.545     2.098    
    SLICE_X106Y51        FDCE (Hold_fdce_C_D)         0.070     2.168    system_top_level_i/i2c_config_0/inst/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  system_top_level_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         20.000      17.845     BUFHCE_X0Y24    system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       74.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.629     2.075    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDPE (Prop_fdpe_C_Q)         0.141     2.216 r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/Q
                         net (fo=16, routed)          0.134     2.350    system_top_level_i/synthesizer_0/inst/gen2/direction_reg_n_0
    SLICE_X112Y68        LUT4 (Prop_lut4_I2_O)        0.045     2.395 r  system_top_level_i/synthesizer_0/inst/gen2/counter_r[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.395    system_top_level_i/synthesizer_0/inst/gen2/counter_r[13]_i_1__0_n_0
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.899     2.636    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/C
                         clock pessimism             -0.548     2.088    
    SLICE_X112Y68        FDCE (Hold_fdce_C_D)         0.120     2.208    system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.417    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.629     2.075    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDPE (Prop_fdpe_C_Q)         0.141     2.216 r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/Q
                         net (fo=16, routed)          0.138     2.354    system_top_level_i/synthesizer_0/inst/gen2/direction_reg_n_0
    SLICE_X112Y68        LUT4 (Prop_lut4_I2_O)        0.045     2.399 r  system_top_level_i/synthesizer_0/inst/gen2/counter_r[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.399    system_top_level_i/synthesizer_0/inst/gen2/counter_r[15]_i_1__0_n_0
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.899     2.636    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/C
                         clock pessimism             -0.548     2.088    
    SLICE_X112Y68        FDCE (Hold_fdce_C_D)         0.121     2.209    system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.256%)  route 0.151ns (44.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.606     2.052    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X103Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDCE (Prop_fdce_C_Q)         0.141     2.193 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/Q
                         net (fo=5, routed)           0.151     2.344    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r
    SLICE_X102Y59        LUT3 (Prop_lut3_I1_O)        0.045     2.389 r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_i_2/O
                         net (fo=1, routed)           0.000     2.389    system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_i_2_n_0
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.877     2.614    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
                         clock pessimism             -0.545     2.069    
    SLICE_X102Y59        FDCE (Hold_fdce_C_D)         0.120     2.189    system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[10]
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[13]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[13]_i_3_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[13]_i_1_n_5
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/C
                         clock pessimism             -0.548     2.093    
    SLICE_X109Y59        FDCE (Hold_fdce_C_D)         0.105     2.198    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[2]
    SLICE_X109Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[5]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[5]_i_3_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[5]_i_1_n_5
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/C
                         clock pessimism             -0.548     2.093    
    SLICE_X109Y57        FDCE (Hold_fdce_C_D)         0.105     2.198    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y58        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[6]
    SLICE_X109Y58        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[9]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[9]_i_3_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[9]_i_1_n_5
    SLICE_X109Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/C
                         clock pessimism             -0.548     2.093    
    SLICE_X109Y58        FDCE (Hold_fdce_C_D)         0.105     2.198    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.607     2.053    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDCE (Prop_fdce_C_Q)         0.148     2.201 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/Q
                         net (fo=1, routed)           0.093     2.294    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg_n_0_[7]
    SLICE_X104Y58        LUT3 (Prop_lut3_I2_O)        0.099     2.393 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[8]_i_1/O
                         net (fo=1, routed)           0.000     2.393    system_top_level_i/synthesizer_0/inst/ctrl/p_1_in[8]
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.878     2.615    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/C
                         clock pessimism             -0.562     2.053    
    SLICE_X104Y58        FDCE (Hold_fdce_C_D)         0.121     2.174    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.221%)  route 0.154ns (44.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.141     2.221 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/Q
                         net (fo=2, routed)           0.154     2.375    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]_0[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.049     2.424 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[11]_i_1/O
                         net (fo=1, routed)           0.000     2.424    system_top_level_i/synthesizer_0/inst/ctrl/p_1_in[11]
    SLICE_X106Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X106Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/C
                         clock pessimism             -0.545     2.096    
    SLICE_X106Y59        FDCE (Hold_fdce_C_D)         0.107     2.203    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.643%)  route 0.167ns (47.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDCE (Prop_fdce_C_Q)         0.141     2.221 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/Q
                         net (fo=2, routed)           0.167     2.389    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]_0[2]
    SLICE_X110Y58        LUT3 (Prop_lut3_I0_O)        0.045     2.434 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.434    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[2]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.907     2.644    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/C
                         clock pessimism             -0.525     2.119    
    SLICE_X110Y58        FDCE (Hold_fdce_C_D)         0.091     2.210    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16  system_top_level_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         81.379      79.224     BUFHCE_X0Y25    system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_level_clk_wiz_0_0
  To Clock:  clkfbout_system_top_level_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pin_clk125mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.256ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.084    26.744    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.539    system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]
  -------------------------------------------------------------------
                         required time                         26.539    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.256    

Slack (MET) :             15.256ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.084    26.744    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.539    system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]
  -------------------------------------------------------------------
                         required time                         26.539    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.256    

Slack (MET) :             15.256ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.084    26.744    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.539    system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]
  -------------------------------------------------------------------
                         required time                         26.539    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.256    

Slack (MET) :             15.256ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.084    26.744    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.539    system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.539    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.256    

Slack (MET) :             15.302ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.084    26.744    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.575    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.575    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.302    

Slack (MET) :             15.302ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.084    26.744    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.575    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.575    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.302    

Slack (MET) :             15.302ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.084    26.744    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.575    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.575    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.302    

Slack (MET) :             15.302ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.084    26.744    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.575    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.575    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.302    

Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.286ns (32.118%)  route 2.718ns (67.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.493     9.977    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.326    10.303 r  system_top_level_i/i2c_config_0/inst/data_r[18]_i_1/O
                         net (fo=15, routed)          0.730    11.033    system_top_level_i/i2c_config_0/inst/data_r[18]_i_1_n_0
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/C
                         clock pessimism              0.403    26.829    
                         clock uncertainty           -0.084    26.745    
    SLICE_X107Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.540    system_top_level_i/i2c_config_0/inst/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         26.540    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 15.507    

Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.286ns (32.118%)  route 2.718ns (67.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.493     9.977    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.326    10.303 r  system_top_level_i/i2c_config_0/inst/data_r[18]_i_1/O
                         net (fo=15, routed)          0.730    11.033    system_top_level_i/i2c_config_0/inst/data_r[18]_i_1_n_0
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[13]/C
                         clock pessimism              0.403    26.829    
                         clock uncertainty           -0.084    26.745    
    SLICE_X107Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.540    system_top_level_i/i2c_config_0/inst/data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.540    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 15.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065     1.629    system_top_level_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075     1.498    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/Q
                         net (fo=1, routed)           0.116     2.339    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[11]_33
    SLICE_X107Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[11]/C
                         clock pessimism             -0.545     2.098    
    SLICE_X107Y51        FDCE (Hold_fdce_C_D)         0.066     2.164    system_top_level_i/i2c_config_0/inst/data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.648%)  route 0.097ns (34.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.229 r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/Q
                         net (fo=13, routed)          0.097     2.326    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg_n_0_[1]_1
    SLICE_X107Y49        LUT5 (Prop_lut5_I1_O)        0.045     2.371 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    system_top_level_i/i2c_config_0/inst/bit_counter_r[2]_i_1_n_0
    SLICE_X107Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/C
                         clock pessimism             -0.549     2.101    
    SLICE_X107Y49        FDPE (Hold_fdpe_C_D)         0.092     2.193    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDPE (Prop_fdpe_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/Q
                         net (fo=2, routed)           0.097     2.321    system_top_level_i/i2c_config_0/inst/sclk_en_r_reg_n_0
    SLICE_X111Y50        LUT3 (Prop_lut3_I1_O)        0.045     2.366 r  system_top_level_i/i2c_config_0/inst/sclk_out_i_1/O
                         net (fo=1, routed)           0.000     2.366    system_top_level_i/i2c_config_0/inst/sclk_out0
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
                         clock pessimism             -0.550     2.096    
    SLICE_X111Y50        FDCE (Hold_fdce_C_D)         0.091     2.187    system_top_level_i/i2c_config_0/inst/sclk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.961%)  route 0.100ns (35.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.229 r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/Q
                         net (fo=13, routed)          0.100     2.329    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg_n_0_[1]_1
    SLICE_X107Y49        LUT6 (Prop_lut6_I3_O)        0.045     2.374 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.374    system_top_level_i/i2c_config_0/inst/bit_counter_r[3]_i_1_n_0
    SLICE_X107Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/C
                         clock pessimism             -0.549     2.101    
    SLICE_X107Y49        FDCE (Hold_fdce_C_D)         0.092     2.193    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     2.229 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/Q
                         net (fo=21, routed)          0.135     2.364    system_top_level_i/i2c_config_0/inst/curr_state_r__0[3]
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.045     2.409 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.409    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1_n_0
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
                         clock pessimism             -0.549     2.101    
    SLICE_X108Y49        FDCE (Hold_fdce_C_D)         0.120     2.221    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065     1.616    system_top_level_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)        -0.006     1.417    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.554%)  route 0.385ns (67.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     2.229 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=23, routed)          0.385     2.614    system_top_level_i/i2c_config_0/inst/curr_state_r__0[1]
    SLICE_X109Y50        LUT6 (Prop_lut6_I1_O)        0.045     2.659 r  system_top_level_i/i2c_config_0/inst/sclk_force_r_i_1/O
                         net (fo=1, routed)           0.000     2.659    system_top_level_i/i2c_config_0/inst/sclk_force_r_i_1_n_0
    SLICE_X109Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/C
                         clock pessimism             -0.291     2.352    
    SLICE_X109Y50        FDPE (Hold_fdpe_C_D)         0.091     2.443    system_top_level_i/i2c_config_0/inst/sclk_force_r_reg
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.670    system_top_level_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.017     1.440    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/Q
                         net (fo=1, routed)           0.176     2.400    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[7]_42
    SLICE_X106Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/C
                         clock pessimism             -0.545     2.098    
    SLICE_X106Y51        FDCE (Hold_fdce_C_D)         0.070     2.168    system_top_level_i/i2c_config_0/inst/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_level_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  system_top_level_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         20.000      17.845     BUFHCE_X0Y24    system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X48Y100   system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       74.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.010ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.100    88.223    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.018    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         88.018    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.010    

Slack (MET) :             74.010ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.100    88.223    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.018    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         88.018    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.010    

Slack (MET) :             74.010ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.100    88.223    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.018    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         88.018    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.010    

Slack (MET) :             74.010ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.100    88.223    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.018    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         88.018    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.010    

Slack (MET) :             74.119ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.100    88.224    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.019    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.019    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.119    

Slack (MET) :             74.119ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.100    88.224    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.019    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         88.019    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.119    

Slack (MET) :             74.119ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.100    88.224    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.019    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         88.019    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.119    

Slack (MET) :             74.119ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.100    88.224    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.019    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         88.019    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.119    

Slack (MET) :             74.119ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.100    88.224    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.019    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         88.019    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.119    

Slack (MET) :             74.119ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.100    88.224    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.019    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         88.019    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.629     2.075    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDPE (Prop_fdpe_C_Q)         0.141     2.216 r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/Q
                         net (fo=16, routed)          0.134     2.350    system_top_level_i/synthesizer_0/inst/gen2/direction_reg_n_0
    SLICE_X112Y68        LUT4 (Prop_lut4_I2_O)        0.045     2.395 r  system_top_level_i/synthesizer_0/inst/gen2/counter_r[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.395    system_top_level_i/synthesizer_0/inst/gen2/counter_r[13]_i_1__0_n_0
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.899     2.636    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/C
                         clock pessimism             -0.548     2.088    
    SLICE_X112Y68        FDCE (Hold_fdce_C_D)         0.120     2.208    system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.417    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.629     2.075    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDPE (Prop_fdpe_C_Q)         0.141     2.216 r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/Q
                         net (fo=16, routed)          0.138     2.354    system_top_level_i/synthesizer_0/inst/gen2/direction_reg_n_0
    SLICE_X112Y68        LUT4 (Prop_lut4_I2_O)        0.045     2.399 r  system_top_level_i/synthesizer_0/inst/gen2/counter_r[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.399    system_top_level_i/synthesizer_0/inst/gen2/counter_r[15]_i_1__0_n_0
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.899     2.636    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/C
                         clock pessimism             -0.548     2.088    
    SLICE_X112Y68        FDCE (Hold_fdce_C_D)         0.121     2.209    system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.256%)  route 0.151ns (44.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.606     2.052    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X103Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDCE (Prop_fdce_C_Q)         0.141     2.193 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/Q
                         net (fo=5, routed)           0.151     2.344    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r
    SLICE_X102Y59        LUT3 (Prop_lut3_I1_O)        0.045     2.389 r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_i_2/O
                         net (fo=1, routed)           0.000     2.389    system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_i_2_n_0
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.877     2.614    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
                         clock pessimism             -0.545     2.069    
    SLICE_X102Y59        FDCE (Hold_fdce_C_D)         0.120     2.189    system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[10]
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[13]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[13]_i_3_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[13]_i_1_n_5
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/C
                         clock pessimism             -0.548     2.093    
    SLICE_X109Y59        FDCE (Hold_fdce_C_D)         0.105     2.198    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[2]
    SLICE_X109Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[5]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[5]_i_3_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[5]_i_1_n_5
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/C
                         clock pessimism             -0.548     2.093    
    SLICE_X109Y57        FDCE (Hold_fdce_C_D)         0.105     2.198    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y58        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[6]
    SLICE_X109Y58        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[9]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[9]_i_3_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[9]_i_1_n_5
    SLICE_X109Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/C
                         clock pessimism             -0.548     2.093    
    SLICE_X109Y58        FDCE (Hold_fdce_C_D)         0.105     2.198    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.607     2.053    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDCE (Prop_fdce_C_Q)         0.148     2.201 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/Q
                         net (fo=1, routed)           0.093     2.294    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg_n_0_[7]
    SLICE_X104Y58        LUT3 (Prop_lut3_I2_O)        0.099     2.393 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[8]_i_1/O
                         net (fo=1, routed)           0.000     2.393    system_top_level_i/synthesizer_0/inst/ctrl/p_1_in[8]
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.878     2.615    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/C
                         clock pessimism             -0.562     2.053    
    SLICE_X104Y58        FDCE (Hold_fdce_C_D)         0.121     2.174    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.221%)  route 0.154ns (44.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.141     2.221 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/Q
                         net (fo=2, routed)           0.154     2.375    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]_0[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.049     2.424 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[11]_i_1/O
                         net (fo=1, routed)           0.000     2.424    system_top_level_i/synthesizer_0/inst/ctrl/p_1_in[11]
    SLICE_X106Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X106Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/C
                         clock pessimism             -0.545     2.096    
    SLICE_X106Y59        FDCE (Hold_fdce_C_D)         0.107     2.203    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.643%)  route 0.167ns (47.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDCE (Prop_fdce_C_Q)         0.141     2.221 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/Q
                         net (fo=2, routed)           0.167     2.389    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]_0[2]
    SLICE_X110Y58        LUT3 (Prop_lut3_I0_O)        0.045     2.434 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.434    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[2]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.907     2.644    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/C
                         clock pessimism             -0.525     2.119    
    SLICE_X110Y58        FDCE (Hold_fdce_C_D)         0.091     2.210    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_top_level_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16  system_top_level_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         81.379      79.224     BUFHCE_X0Y25    system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X49Y100   system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_level_clk_wiz_0_0_1
  To Clock:  clkfbout_system_top_level_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_level_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.506ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.286ns (32.118%)  route 2.718ns (67.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.493     9.977    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.326    10.303 r  system_top_level_i/i2c_config_0/inst/data_r[18]_i_1/O
                         net (fo=15, routed)          0.730    11.033    system_top_level_i/i2c_config_0/inst/data_r[18]_i_1_n_0
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/C
                         clock pessimism              0.403    26.829    
                         clock uncertainty           -0.086    26.743    
    SLICE_X107Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.538    system_top_level_i/i2c_config_0/inst/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         26.538    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 15.506    

Slack (MET) :             15.506ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.286ns (32.118%)  route 2.718ns (67.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.493     9.977    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.326    10.303 r  system_top_level_i/i2c_config_0/inst/data_r[18]_i_1/O
                         net (fo=15, routed)          0.730    11.033    system_top_level_i/i2c_config_0/inst/data_r[18]_i_1_n_0
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[13]/C
                         clock pessimism              0.403    26.829    
                         clock uncertainty           -0.086    26.743    
    SLICE_X107Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.538    system_top_level_i/i2c_config_0/inst/data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.538    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 15.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065     1.629    system_top_level_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.086     1.509    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075     1.584    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/Q
                         net (fo=1, routed)           0.116     2.339    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[11]_33
    SLICE_X107Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[11]/C
                         clock pessimism             -0.545     2.098    
                         clock uncertainty            0.086     2.184    
    SLICE_X107Y51        FDCE (Hold_fdce_C_D)         0.066     2.250    system_top_level_i/i2c_config_0/inst/data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.648%)  route 0.097ns (34.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.229 r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/Q
                         net (fo=13, routed)          0.097     2.326    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg_n_0_[1]_1
    SLICE_X107Y49        LUT5 (Prop_lut5_I1_O)        0.045     2.371 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    system_top_level_i/i2c_config_0/inst/bit_counter_r[2]_i_1_n_0
    SLICE_X107Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/C
                         clock pessimism             -0.549     2.101    
                         clock uncertainty            0.086     2.187    
    SLICE_X107Y49        FDPE (Hold_fdpe_C_D)         0.092     2.279    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDPE (Prop_fdpe_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/Q
                         net (fo=2, routed)           0.097     2.321    system_top_level_i/i2c_config_0/inst/sclk_en_r_reg_n_0
    SLICE_X111Y50        LUT3 (Prop_lut3_I1_O)        0.045     2.366 r  system_top_level_i/i2c_config_0/inst/sclk_out_i_1/O
                         net (fo=1, routed)           0.000     2.366    system_top_level_i/i2c_config_0/inst/sclk_out0
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
                         clock pessimism             -0.550     2.096    
                         clock uncertainty            0.086     2.182    
    SLICE_X111Y50        FDCE (Hold_fdce_C_D)         0.091     2.273    system_top_level_i/i2c_config_0/inst/sclk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.961%)  route 0.100ns (35.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.229 r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/Q
                         net (fo=13, routed)          0.100     2.329    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg_n_0_[1]_1
    SLICE_X107Y49        LUT6 (Prop_lut6_I3_O)        0.045     2.374 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.374    system_top_level_i/i2c_config_0/inst/bit_counter_r[3]_i_1_n_0
    SLICE_X107Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/C
                         clock pessimism             -0.549     2.101    
                         clock uncertainty            0.086     2.187    
    SLICE_X107Y49        FDCE (Hold_fdce_C_D)         0.092     2.279    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     2.229 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/Q
                         net (fo=21, routed)          0.135     2.364    system_top_level_i/i2c_config_0/inst/curr_state_r__0[3]
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.045     2.409 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.409    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1_n_0
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
                         clock pessimism             -0.549     2.101    
                         clock uncertainty            0.086     2.187    
    SLICE_X108Y49        FDCE (Hold_fdce_C_D)         0.120     2.307    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065     1.616    system_top_level_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.086     1.509    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)        -0.006     1.503    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.554%)  route 0.385ns (67.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     2.229 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=23, routed)          0.385     2.614    system_top_level_i/i2c_config_0/inst/curr_state_r__0[1]
    SLICE_X109Y50        LUT6 (Prop_lut6_I1_O)        0.045     2.659 r  system_top_level_i/i2c_config_0/inst/sclk_force_r_i_1/O
                         net (fo=1, routed)           0.000     2.659    system_top_level_i/i2c_config_0/inst/sclk_force_r_i_1_n_0
    SLICE_X109Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/C
                         clock pessimism             -0.291     2.352    
                         clock uncertainty            0.086     2.439    
    SLICE_X109Y50        FDPE (Hold_fdpe_C_D)         0.091     2.530    system_top_level_i/i2c_config_0/inst/sclk_force_r_reg
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.670    system_top_level_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.086     1.509    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.017     1.526    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/Q
                         net (fo=1, routed)           0.176     2.400    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[7]_42
    SLICE_X106Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/C
                         clock pessimism             -0.545     2.098    
                         clock uncertainty            0.086     2.184    
    SLICE_X106Y51        FDCE (Hold_fdce_C_D)         0.070     2.254    system_top_level_i/i2c_config_0/inst/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0_1
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       74.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.629     2.075    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDPE (Prop_fdpe_C_Q)         0.141     2.216 r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/Q
                         net (fo=16, routed)          0.134     2.350    system_top_level_i/synthesizer_0/inst/gen2/direction_reg_n_0
    SLICE_X112Y68        LUT4 (Prop_lut4_I2_O)        0.045     2.395 r  system_top_level_i/synthesizer_0/inst/gen2/counter_r[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.395    system_top_level_i/synthesizer_0/inst/gen2/counter_r[13]_i_1__0_n_0
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.899     2.636    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/C
                         clock pessimism             -0.548     2.088    
                         clock uncertainty            0.106     2.194    
    SLICE_X112Y68        FDCE (Hold_fdce_C_D)         0.120     2.314    system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.106     1.529    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.523    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.629     2.075    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDPE (Prop_fdpe_C_Q)         0.141     2.216 r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/Q
                         net (fo=16, routed)          0.138     2.354    system_top_level_i/synthesizer_0/inst/gen2/direction_reg_n_0
    SLICE_X112Y68        LUT4 (Prop_lut4_I2_O)        0.045     2.399 r  system_top_level_i/synthesizer_0/inst/gen2/counter_r[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.399    system_top_level_i/synthesizer_0/inst/gen2/counter_r[15]_i_1__0_n_0
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.899     2.636    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/C
                         clock pessimism             -0.548     2.088    
                         clock uncertainty            0.106     2.194    
    SLICE_X112Y68        FDCE (Hold_fdce_C_D)         0.121     2.315    system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.256%)  route 0.151ns (44.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.606     2.052    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X103Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDCE (Prop_fdce_C_Q)         0.141     2.193 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/Q
                         net (fo=5, routed)           0.151     2.344    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r
    SLICE_X102Y59        LUT3 (Prop_lut3_I1_O)        0.045     2.389 r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_i_2/O
                         net (fo=1, routed)           0.000     2.389    system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_i_2_n_0
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.877     2.614    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
                         clock pessimism             -0.545     2.069    
                         clock uncertainty            0.106     2.175    
    SLICE_X102Y59        FDCE (Hold_fdce_C_D)         0.120     2.295    system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[10]
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[13]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[13]_i_3_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[13]_i_1_n_5
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/C
                         clock pessimism             -0.548     2.093    
                         clock uncertainty            0.106     2.199    
    SLICE_X109Y59        FDCE (Hold_fdce_C_D)         0.105     2.304    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[2]
    SLICE_X109Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[5]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[5]_i_3_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[5]_i_1_n_5
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/C
                         clock pessimism             -0.548     2.093    
                         clock uncertainty            0.106     2.199    
    SLICE_X109Y57        FDCE (Hold_fdce_C_D)         0.105     2.304    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y58        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[6]
    SLICE_X109Y58        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[9]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[9]_i_3_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[9]_i_1_n_5
    SLICE_X109Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/C
                         clock pessimism             -0.548     2.093    
                         clock uncertainty            0.106     2.199    
    SLICE_X109Y58        FDCE (Hold_fdce_C_D)         0.105     2.304    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.607     2.053    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDCE (Prop_fdce_C_Q)         0.148     2.201 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/Q
                         net (fo=1, routed)           0.093     2.294    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg_n_0_[7]
    SLICE_X104Y58        LUT3 (Prop_lut3_I2_O)        0.099     2.393 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[8]_i_1/O
                         net (fo=1, routed)           0.000     2.393    system_top_level_i/synthesizer_0/inst/ctrl/p_1_in[8]
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.878     2.615    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/C
                         clock pessimism             -0.562     2.053    
                         clock uncertainty            0.106     2.159    
    SLICE_X104Y58        FDCE (Hold_fdce_C_D)         0.121     2.280    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.221%)  route 0.154ns (44.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.141     2.221 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/Q
                         net (fo=2, routed)           0.154     2.375    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]_0[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.049     2.424 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[11]_i_1/O
                         net (fo=1, routed)           0.000     2.424    system_top_level_i/synthesizer_0/inst/ctrl/p_1_in[11]
    SLICE_X106Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X106Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/C
                         clock pessimism             -0.545     2.096    
                         clock uncertainty            0.106     2.202    
    SLICE_X106Y59        FDCE (Hold_fdce_C_D)         0.107     2.309    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.643%)  route 0.167ns (47.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDCE (Prop_fdce_C_Q)         0.141     2.221 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/Q
                         net (fo=2, routed)           0.167     2.389    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]_0[2]
    SLICE_X110Y58        LUT3 (Prop_lut3_I0_O)        0.045     2.434 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.434    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[2]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.907     2.644    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/C
                         clock pessimism             -0.525     2.119    
                         clock uncertainty            0.106     2.225    
    SLICE_X110Y58        FDCE (Hold_fdce_C_D)         0.091     2.316    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_0
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.286ns (30.232%)  route 2.968ns (69.768%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.998    10.482    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT5 (Prop_lut5_I0_O)        0.326    10.808 r  system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1/O
                         net (fo=4, routed)           0.474    11.282    system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.205    26.537    system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.286ns (30.297%)  route 2.959ns (69.703%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.989    10.473    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I0_O)        0.326    10.799 r  system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1/O
                         net (fo=4, routed)           0.474    11.273    system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.683    26.425    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]/C
                         clock pessimism              0.403    26.828    
                         clock uncertainty           -0.086    26.742    
    SLICE_X108Y53        FDCE (Setup_fdce_C_CE)      -0.169    26.573    system_top_level_i/i2c_config_0/inst/param_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.573    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.506ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.286ns (32.118%)  route 2.718ns (67.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.493     9.977    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.326    10.303 r  system_top_level_i/i2c_config_0/inst/data_r[18]_i_1/O
                         net (fo=15, routed)          0.730    11.033    system_top_level_i/i2c_config_0/inst/data_r[18]_i_1_n_0
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[12]/C
                         clock pessimism              0.403    26.829    
                         clock uncertainty           -0.086    26.743    
    SLICE_X107Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.538    system_top_level_i/i2c_config_0/inst/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         26.538    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 15.506    

Slack (MET) :             15.506ns  (required time - arrival time)
  Source:                 system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.286ns (32.118%)  route 2.718ns (67.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.883     7.029    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.456     7.485 r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/Q
                         net (fo=6, routed)           0.834     8.319    system_top_level_i/i2c_config_0/inst/clk_divider_r_reg_n_0_[5]_11
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.152     8.471 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7/O
                         net (fo=2, routed)           0.661     9.132    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_7_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I0_O)        0.352     9.484 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4/O
                         net (fo=8, routed)           0.493     9.977    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.326    10.303 r  system_top_level_i/i2c_config_0/inst/data_r[18]_i_1/O
                         net (fo=15, routed)          0.730    11.033    system_top_level_i/i2c_config_0/inst/data_r[18]_i_1_n_0
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.684    26.426    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[13]/C
                         clock pessimism              0.403    26.829    
                         clock uncertainty           -0.086    26.743    
    SLICE_X107Y50        FDCE (Setup_fdce_C_CE)      -0.205    26.538    system_top_level_i/i2c_config_0/inst/data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.538    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 15.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065     1.629    system_top_level_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.086     1.509    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075     1.584    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/Q
                         net (fo=1, routed)           0.116     2.339    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[11]_33
    SLICE_X107Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[11]/C
                         clock pessimism             -0.545     2.098    
                         clock uncertainty            0.086     2.184    
    SLICE_X107Y51        FDCE (Hold_fdce_C_D)         0.066     2.250    system_top_level_i/i2c_config_0/inst/data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.648%)  route 0.097ns (34.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.229 r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/Q
                         net (fo=13, routed)          0.097     2.326    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg_n_0_[1]_1
    SLICE_X107Y49        LUT5 (Prop_lut5_I1_O)        0.045     2.371 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    system_top_level_i/i2c_config_0/inst/bit_counter_r[2]_i_1_n_0
    SLICE_X107Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]/C
                         clock pessimism             -0.549     2.101    
                         clock uncertainty            0.086     2.187    
    SLICE_X107Y49        FDPE (Hold_fdpe_C_D)         0.092     2.279    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDPE (Prop_fdpe_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/Q
                         net (fo=2, routed)           0.097     2.321    system_top_level_i/i2c_config_0/inst/sclk_en_r_reg_n_0
    SLICE_X111Y50        LUT3 (Prop_lut3_I1_O)        0.045     2.366 r  system_top_level_i/i2c_config_0/inst/sclk_out_i_1/O
                         net (fo=1, routed)           0.000     2.366    system_top_level_i/i2c_config_0/inst/sclk_out0
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     2.646    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
                         clock pessimism             -0.550     2.096    
                         clock uncertainty            0.086     2.182    
    SLICE_X111Y50        FDCE (Hold_fdce_C_D)         0.091     2.273    system_top_level_i/i2c_config_0/inst/sclk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.961%)  route 0.100ns (35.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y49        FDPE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.229 r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[1]/Q
                         net (fo=13, routed)          0.100     2.329    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg_n_0_[1]_1
    SLICE_X107Y49        LUT6 (Prop_lut6_I3_O)        0.045     2.374 r  system_top_level_i/i2c_config_0/inst/bit_counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.374    system_top_level_i/i2c_config_0/inst/bit_counter_r[3]_i_1_n_0
    SLICE_X107Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]/C
                         clock pessimism             -0.549     2.101    
                         clock uncertainty            0.086     2.187    
    SLICE_X107Y49        FDCE (Hold_fdce_C_D)         0.092     2.279    system_top_level_i/i2c_config_0/inst/bit_counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     2.229 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[3]/Q
                         net (fo=21, routed)          0.135     2.364    system_top_level_i/i2c_config_0/inst/curr_state_r__0[3]
    SLICE_X108Y49        LUT6 (Prop_lut6_I0_O)        0.045     2.409 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.409    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1_n_0
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C
                         clock pessimism             -0.549     2.101    
                         clock uncertainty            0.086     2.187    
    SLICE_X108Y49        FDCE (Hold_fdce_C_D)         0.120     2.307    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065     1.616    system_top_level_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.086     1.509    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)        -0.006     1.503    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.554%)  route 0.385ns (67.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     2.088    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     2.229 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=23, routed)          0.385     2.614    system_top_level_i/i2c_config_0/inst/curr_state_r__0[1]
    SLICE_X109Y50        LUT6 (Prop_lut6_I1_O)        0.045     2.659 r  system_top_level_i/i2c_config_0/inst/sclk_force_r_i_1/O
                         net (fo=1, routed)           0.000     2.659    system_top_level_i/i2c_config_0/inst/sclk_force_r_i_1_n_0
    SLICE_X109Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_force_r_reg/C
                         clock pessimism             -0.291     2.352    
                         clock uncertainty            0.086     2.439    
    SLICE_X109Y50        FDPE (Hold_fdpe_C_D)         0.091     2.530    system_top_level_i/i2c_config_0/inst/sclk_force_r_reg
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.670    system_top_level_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X48Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.086     1.509    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.017     1.526    system_top_level_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636     2.082    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.141     2.223 r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/Q
                         net (fo=1, routed)           0.176     2.400    system_top_level_i/i2c_config_0/inst/rom_data_r_reg_n_0_[7]_42
    SLICE_X106Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y51        FDCE                                         r  system_top_level_i/i2c_config_0/inst/data_r_reg[7]/C
                         clock pessimism             -0.545     2.098    
                         clock uncertainty            0.086     2.184    
    SLICE_X106Y51        FDCE (Hold_fdce_C_D)         0.070     2.254    system_top_level_i/i2c_config_0/inst/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_0
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       74.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.004ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.399ns (33.872%)  route 4.684ns (66.128%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 87.805 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.198    12.540    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.143    14.008    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[15]_i_1_n_0
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.684    87.805    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X113Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]/C
                         clock pessimism              0.517    88.323    
                         clock uncertainty           -0.106    88.217    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.205    88.012    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         88.012    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 74.004    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.399ns (34.397%)  route 4.575ns (65.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 87.806 - 81.379 ) 
    Source Clock Delay      (SCD):    6.926ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.780     6.926    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDCE (Prop_fdce_C_Q)         0.518     7.444 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]/Q
                         net (fo=4, routed)           0.599     8.042    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[1]
    SLICE_X101Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.698 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[0]_i_8_n_0
    SLICE_X101Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.812    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[4]_i_6_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.926    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]_i_6_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.148 f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6/O[0]
                         net (fo=2, routed)           0.810     9.958    system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]_i_6_n_7
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.299    10.257 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11/O
                         net (fo=3, routed)           0.934    11.191    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_11_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I3_O)        0.150    11.341 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4/O
                         net (fo=21, routed)          1.208    12.550    system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_i_4_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.326    12.876 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1/O
                         net (fo=16, routed)          1.024    13.900    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[15]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.685    87.806    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]/C
                         clock pessimism              0.517    88.324    
                         clock uncertainty           -0.106    88.218    
    SLICE_X110Y58        FDCE (Setup_fdce_C_CE)      -0.205    88.013    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 74.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.629     2.075    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDPE (Prop_fdpe_C_Q)         0.141     2.216 r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/Q
                         net (fo=16, routed)          0.134     2.350    system_top_level_i/synthesizer_0/inst/gen2/direction_reg_n_0
    SLICE_X112Y68        LUT4 (Prop_lut4_I2_O)        0.045     2.395 r  system_top_level_i/synthesizer_0/inst/gen2/counter_r[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.395    system_top_level_i/synthesizer_0/inst/gen2/counter_r[13]_i_1__0_n_0
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.899     2.636    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]/C
                         clock pessimism             -0.548     2.088    
                         clock uncertainty            0.106     2.194    
    SLICE_X112Y68        FDCE (Hold_fdce_C_D)         0.120     2.314    system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.106     1.529    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.523    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.629     2.075    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDPE (Prop_fdpe_C_Q)         0.141     2.216 r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/Q
                         net (fo=16, routed)          0.138     2.354    system_top_level_i/synthesizer_0/inst/gen2/direction_reg_n_0
    SLICE_X112Y68        LUT4 (Prop_lut4_I2_O)        0.045     2.399 r  system_top_level_i/synthesizer_0/inst/gen2/counter_r[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.399    system_top_level_i/synthesizer_0/inst/gen2/counter_r[15]_i_1__0_n_0
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.899     2.636    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X112Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]/C
                         clock pessimism             -0.548     2.088    
                         clock uncertainty            0.106     2.194    
    SLICE_X112Y68        FDCE (Hold_fdce_C_D)         0.121     2.315    system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.256%)  route 0.151ns (44.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.606     2.052    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X103Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDCE (Prop_fdce_C_Q)         0.141     2.193 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r_reg/Q
                         net (fo=5, routed)           0.151     2.344    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_r
    SLICE_X102Y59        LUT3 (Prop_lut3_I1_O)        0.045     2.389 r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_i_2/O
                         net (fo=1, routed)           0.000     2.389    system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_i_2_n_0
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.877     2.614    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
                         clock pessimism             -0.545     2.069    
                         clock uncertainty            0.106     2.175    
    SLICE_X102Y59        FDCE (Hold_fdce_C_D)         0.120     2.295    system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[12]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[10]
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[13]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[13]_i_3_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[13]_i_1_n_5
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]/C
                         clock pessimism             -0.548     2.093    
                         clock uncertainty            0.106     2.199    
    SLICE_X109Y59        FDCE (Hold_fdce_C_D)         0.105     2.304    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[4]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[2]
    SLICE_X109Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[5]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[5]_i_3_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[5]_i_1_n_5
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]/C
                         clock pessimism             -0.548     2.093    
                         clock uncertainty            0.106     2.199    
    SLICE_X109Y57        FDCE (Hold_fdce_C_D)         0.105     2.304    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/second_adder/clk
    SLICE_X108Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y58        FDCE (Prop_fdce_C_Q)         0.164     2.244 r  system_top_level_i/synthesizer_0/inst/adder/second_adder/sum_signed_reg[8]/Q
                         net (fo=1, routed)           0.049     2.293    system_top_level_i/synthesizer_0/inst/adder/third_adder/Q[6]
    SLICE_X109Y58        LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[9]_i_3/O
                         net (fo=1, routed)           0.000     2.338    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed[9]_i_3_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.404    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[9]_i_1_n_5
    SLICE_X109Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]/C
                         clock pessimism             -0.548     2.093    
                         clock uncertainty            0.106     2.199    
    SLICE_X109Y58        FDCE (Hold_fdce_C_D)         0.105     2.304    system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.607     2.053    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDCE (Prop_fdce_C_Q)         0.148     2.201 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[7]/Q
                         net (fo=1, routed)           0.093     2.294    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg_n_0_[7]
    SLICE_X104Y58        LUT3 (Prop_lut3_I2_O)        0.099     2.393 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[8]_i_1/O
                         net (fo=1, routed)           0.000     2.393    system_top_level_i/synthesizer_0/inst/ctrl/p_1_in[8]
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.878     2.615    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X104Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]/C
                         clock pessimism             -0.562     2.053    
                         clock uncertainty            0.106     2.159    
    SLICE_X104Y58        FDCE (Hold_fdce_C_D)         0.121     2.280    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.221%)  route 0.154ns (44.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.141     2.221 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[11]/Q
                         net (fo=2, routed)           0.154     2.375    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]_0[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.049     2.424 r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r[11]_i_1/O
                         net (fo=1, routed)           0.000     2.424    system_top_level_i/synthesizer_0/inst/ctrl/p_1_in[11]
    SLICE_X106Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.904     2.641    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X106Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]/C
                         clock pessimism             -0.545     2.096    
                         clock uncertainty            0.106     2.202    
    SLICE_X106Y59        FDCE (Hold_fdce_C_D)         0.107     2.309    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.643%)  route 0.167ns (47.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.634     2.080    system_top_level_i/synthesizer_0/inst/adder/third_adder/clk
    SLICE_X109Y57        FDCE                                         r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDCE (Prop_fdce_C_Q)         0.141     2.221 r  system_top_level_i/synthesizer_0/inst/adder/third_adder/sum_signed_reg[2]/Q
                         net (fo=2, routed)           0.167     2.389    system_top_level_i/synthesizer_0/inst/ctrl/right_channel_data_r_reg[15]_0[2]
    SLICE_X110Y58        LUT3 (Prop_lut3_I0_O)        0.045     2.434 r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.434    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r[2]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.907     2.644    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X110Y58        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]/C
                         clock pessimism             -0.525     2.119    
                         clock uncertainty            0.106     2.225    
    SLICE_X110Y58        FDCE (Hold_fdce_C_D)         0.091     2.316    system_top_level_i/synthesizer_0/inst/ctrl/left_channel_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.117    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            pin_leds_i2c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.269ns  (logic 5.209ns (42.460%)  route 7.060ns (57.540%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          3.627     5.140    system_top_level_i/util_vector_logic_1/inst/Op2[2]
    SLICE_X111Y58        LUT2 (Prop_lut2_I0_O)        0.124     5.264 r  system_top_level_i/util_vector_logic_1/inst/Res[2]_INST_0/O
                         net (fo=1, routed)           3.433     8.697    pin_leds_i2c_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    12.269 r  pin_leds_i2c_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.269    pin_leds_i2c[2]
    N16                                                               r  pin_leds_i2c[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_keys[3]
                            (input port)
  Destination:            pin_leds_i2c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.171ns  (logic 5.213ns (42.829%)  route 6.958ns (57.171%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  pin_keys[3] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  pin_keys_IBUF[3]_inst/O
                         net (fo=15, routed)          3.659     5.166    system_top_level_i/util_vector_logic_1/inst/Op2[3]
    SLICE_X111Y57        LUT2 (Prop_lut2_I0_O)        0.124     5.290 r  system_top_level_i/util_vector_logic_1/inst/Res[3]_INST_0/O
                         net (fo=1, routed)           3.299     8.590    pin_leds_i2c_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.171 r  pin_leds_i2c_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.171    pin_leds_i2c[3]
    M14                                                               r  pin_leds_i2c[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_keys[0]
                            (input port)
  Destination:            pin_leds_i2c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.940ns  (logic 5.117ns (46.775%)  route 5.823ns (53.225%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  pin_keys[0] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  pin_keys_IBUF[0]_inst/O
                         net (fo=18, routed)          3.318     4.781    system_top_level_i/util_vector_logic_1/inst/Op2[0]
    SLICE_X113Y65        LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  system_top_level_i/util_vector_logic_1/inst/Res[0]_INST_0/O
                         net (fo=1, routed)           2.505     7.410    pin_leds_i2c_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.940 r  pin_leds_i2c_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.940    pin_leds_i2c[0]
    R14                                                               r  pin_leds_i2c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_keys[1]
                            (input port)
  Destination:            pin_leds_i2c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.584ns  (logic 5.145ns (48.613%)  route 5.439ns (51.387%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  pin_keys[1] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  pin_keys_IBUF[1]_inst/O
                         net (fo=17, routed)          3.094     4.558    system_top_level_i/util_vector_logic_1/inst/Op2[1]
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.124     4.682 r  system_top_level_i/util_vector_logic_1/inst/Res[1]_INST_0/O
                         net (fo=1, routed)           2.345     7.027    pin_leds_i2c_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.584 r  pin_leds_i2c_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.584    pin_leds_i2c[1]
    P14                                                               r  pin_leds_i2c[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_keys[1]
                            (input port)
  Destination:            pin_leds_i2c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.374ns  (logic 1.535ns (45.494%)  route 1.839ns (54.506%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  pin_keys[1] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  pin_keys_IBUF[1]_inst/O
                         net (fo=17, routed)          1.197     1.429    system_top_level_i/util_vector_logic_1/inst/Op2[1]
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.045     1.474 r  system_top_level_i/util_vector_logic_1/inst/Res[1]_INST_0/O
                         net (fo=1, routed)           0.642     2.116    pin_leds_i2c_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.374 r  pin_leds_i2c_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.374    pin_leds_i2c[1]
    P14                                                               r  pin_leds_i2c[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_keys[0]
                            (input port)
  Destination:            pin_leds_i2c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.521ns  (logic 1.507ns (42.804%)  route 2.014ns (57.196%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  pin_keys[0] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pin_keys_IBUF[0]_inst/O
                         net (fo=18, routed)          1.295     1.526    system_top_level_i/util_vector_logic_1/inst/Op2[0]
    SLICE_X113Y65        LUT2 (Prop_lut2_I0_O)        0.045     1.571 r  system_top_level_i/util_vector_logic_1/inst/Res[0]_INST_0/O
                         net (fo=1, routed)           0.719     2.290    pin_leds_i2c_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.521 r  pin_leds_i2c_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.521    pin_leds_i2c[0]
    R14                                                               r  pin_leds_i2c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_keys[3]
                            (input port)
  Destination:            pin_leds_i2c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.068ns  (logic 1.602ns (39.373%)  route 2.466ns (60.627%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  pin_keys[3] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  pin_keys_IBUF[3]_inst/O
                         net (fo=15, routed)          1.442     1.717    system_top_level_i/util_vector_logic_1/inst/Op2[3]
    SLICE_X111Y57        LUT2 (Prop_lut2_I0_O)        0.045     1.762 r  system_top_level_i/util_vector_logic_1/inst/Res[3]_INST_0/O
                         net (fo=1, routed)           1.024     2.786    pin_leds_i2c_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     4.068 r  pin_leds_i2c_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.068    pin_leds_i2c[3]
    M14                                                               r  pin_leds_i2c[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            pin_leds_i2c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.136ns  (logic 1.598ns (38.646%)  route 2.538ns (61.354%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.449     1.729    system_top_level_i/util_vector_logic_1/inst/Op2[2]
    SLICE_X111Y58        LUT2 (Prop_lut2_I0_O)        0.045     1.774 r  system_top_level_i/util_vector_logic_1/inst/Res[2]_INST_0/O
                         net (fo=1, routed)           1.089     2.863    pin_leds_i2c_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     4.136 r  pin_leds_i2c_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.136    pin_leds_i2c[2]
    N16                                                               r  pin_leds_i2c[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_top_level_clk_wiz_0_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.152ns (48.359%)  route 4.434ns (51.641%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.456     7.465 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/Q
                         net (fo=1, routed)           1.001     8.466    system_top_level_i/util_vector_logic_1/inst/Op1[2]
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     8.590 r  system_top_level_i/util_vector_logic_1/inst/Res[2]_INST_0/O
                         net (fo=1, routed)           3.433    12.023    pin_leds_i2c_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    15.595 r  pin_leds_i2c_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.595    pin_leds_i2c[2]
    N16                                                               r  pin_leds_i2c[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.078ns  (logic 4.161ns (51.510%)  route 3.917ns (48.490%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.456     7.465 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/Q
                         net (fo=1, routed)           0.618     8.082    system_top_level_i/util_vector_logic_1/inst/Op1[3]
    SLICE_X111Y57        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  system_top_level_i/util_vector_logic_1/inst/Res[3]_INST_0/O
                         net (fo=1, routed)           3.299    11.506    pin_leds_i2c_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    15.087 r  pin_leds_i2c_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.087    pin_leds_i2c[3]
    M14                                                               r  pin_leds_i2c[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 4.110ns (55.412%)  route 3.307ns (44.588%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.456     7.465 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/Q
                         net (fo=1, routed)           0.802     8.267    system_top_level_i/util_vector_logic_1/inst/Op1[0]
    SLICE_X113Y65        LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  system_top_level_i/util_vector_logic_1/inst/Res[0]_INST_0/O
                         net (fo=1, routed)           2.505    10.896    pin_leds_i2c_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    14.425 r  pin_leds_i2c_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.425    pin_leds_i2c[0]
    R14                                                               r  pin_leds_i2c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.307ns  (logic 4.137ns (56.623%)  route 3.169ns (43.377%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.456     7.465 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/Q
                         net (fo=1, routed)           0.825     8.289    system_top_level_i/util_vector_logic_1/inst/Op1[1]
    SLICE_X109Y68        LUT2 (Prop_lut2_I1_O)        0.124     8.413 r  system_top_level_i/util_vector_logic_1/inst/Res[1]_INST_0/O
                         net (fo=1, routed)           2.345    10.758    pin_leds_i2c_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    14.315 r  pin_leds_i2c_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.315    pin_leds_i2c[1]
    P14                                                               r  pin_leds_i2c[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_i2c_sdata
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 4.006ns (68.611%)  route 1.833ns (31.389%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.866     7.012    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.456     7.468 f  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/Q
                         net (fo=2, routed)           1.833     9.300    system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.550    12.850 r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.850    pin_i2c_sdata
    P15                                                               r  pin_i2c_sdata (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_i2c_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.805ns  (logic 3.995ns (68.830%)  route 1.809ns (31.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.866     7.012    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.456     7.468 r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/Q
                         net (fo=1, routed)           1.809     9.277    system_top_level_i/i2c_config_0/inst/sclk_out_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.539    12.817 r  system_top_level_i/i2c_config_0/inst/sclk_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.817    pin_i2c_sclk
    P16                                                               r  pin_i2c_sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_i2c_sdata
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 0.965ns (58.675%)  route 0.680ns (41.325%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/Q
                         net (fo=2, routed)           0.680     2.904    system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/T
    P15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.728 r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.728    pin_i2c_sdata
    P15                                                               r  pin_i2c_sdata (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_i2c_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.381ns (78.629%)  route 0.375ns (21.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/Q
                         net (fo=1, routed)           0.375     2.600    system_top_level_i/i2c_config_0/inst/sclk_out_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.240     3.840 r  system_top_level_i/i2c_config_0/inst/sclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.840    pin_i2c_sclk
    P16                                                               r  pin_i2c_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.444ns (59.757%)  route 0.972ns (40.243%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/Q
                         net (fo=1, routed)           0.331     2.553    system_top_level_i/util_vector_logic_1/inst/Op1[1]
    SLICE_X109Y68        LUT2 (Prop_lut2_I1_O)        0.045     2.598 r  system_top_level_i/util_vector_logic_1/inst/Res[1]_INST_0/O
                         net (fo=1, routed)           0.642     3.240    pin_leds_i2c_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.498 r  pin_leds_i2c_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.498    pin_leds_i2c[1]
    P14                                                               r  pin_leds_i2c[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.417ns (57.974%)  route 1.027ns (42.026%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/Q
                         net (fo=1, routed)           0.308     2.530    system_top_level_i/util_vector_logic_1/inst/Op1[0]
    SLICE_X113Y65        LUT2 (Prop_lut2_I1_O)        0.045     2.575 r  system_top_level_i/util_vector_logic_1/inst/Res[0]_INST_0/O
                         net (fo=1, routed)           0.719     3.294    pin_leds_i2c_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.525 r  pin_leds_i2c_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.525    pin_leds_i2c[0]
    R14                                                               r  pin_leds_i2c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.467ns (53.920%)  route 1.254ns (46.080%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/Q
                         net (fo=1, routed)           0.230     2.452    system_top_level_i/util_vector_logic_1/inst/Op1[3]
    SLICE_X111Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.497 r  system_top_level_i/util_vector_logic_1/inst/Res[3]_INST_0/O
                         net (fo=1, routed)           1.024     3.521    pin_leds_i2c_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     4.803 r  pin_leds_i2c_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.803    pin_leds_i2c[3]
    M14                                                               r  pin_leds_i2c[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.459ns (50.427%)  route 1.434ns (49.573%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/Q
                         net (fo=1, routed)           0.345     2.567    system_top_level_i/util_vector_logic_1/inst/Op1[2]
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.045     2.612 r  system_top_level_i/util_vector_logic_1/inst/Res[2]_INST_0/O
                         net (fo=1, routed)           1.089     3.701    pin_leds_i2c_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     4.974 r  pin_leds_i2c_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.974    pin_leds_i2c[2]
    N16                                                               r  pin_leds_i2c[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_top_level_clk_wiz_0_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.152ns (48.359%)  route 4.434ns (51.641%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.456     7.465 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/Q
                         net (fo=1, routed)           1.001     8.466    system_top_level_i/util_vector_logic_1/inst/Op1[2]
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     8.590 r  system_top_level_i/util_vector_logic_1/inst/Res[2]_INST_0/O
                         net (fo=1, routed)           3.433    12.023    pin_leds_i2c_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    15.595 r  pin_leds_i2c_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.595    pin_leds_i2c[2]
    N16                                                               r  pin_leds_i2c[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.078ns  (logic 4.161ns (51.510%)  route 3.917ns (48.490%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.456     7.465 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/Q
                         net (fo=1, routed)           0.618     8.082    system_top_level_i/util_vector_logic_1/inst/Op1[3]
    SLICE_X111Y57        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  system_top_level_i/util_vector_logic_1/inst/Res[3]_INST_0/O
                         net (fo=1, routed)           3.299    11.506    pin_leds_i2c_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    15.087 r  pin_leds_i2c_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.087    pin_leds_i2c[3]
    M14                                                               r  pin_leds_i2c[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 4.110ns (55.412%)  route 3.307ns (44.588%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.456     7.465 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/Q
                         net (fo=1, routed)           0.802     8.267    system_top_level_i/util_vector_logic_1/inst/Op1[0]
    SLICE_X113Y65        LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  system_top_level_i/util_vector_logic_1/inst/Res[0]_INST_0/O
                         net (fo=1, routed)           2.505    10.896    pin_leds_i2c_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    14.425 r  pin_leds_i2c_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.425    pin_leds_i2c[0]
    R14                                                               r  pin_leds_i2c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.307ns  (logic 4.137ns (56.623%)  route 3.169ns (43.377%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.863     7.009    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.456     7.465 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/Q
                         net (fo=1, routed)           0.825     8.289    system_top_level_i/util_vector_logic_1/inst/Op1[1]
    SLICE_X109Y68        LUT2 (Prop_lut2_I1_O)        0.124     8.413 r  system_top_level_i/util_vector_logic_1/inst/Res[1]_INST_0/O
                         net (fo=1, routed)           2.345    10.758    pin_leds_i2c_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    14.315 r  pin_leds_i2c_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.315    pin_leds_i2c[1]
    P14                                                               r  pin_leds_i2c[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_i2c_sdata
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 4.006ns (68.611%)  route 1.833ns (31.389%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.866     7.012    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.456     7.468 f  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/Q
                         net (fo=2, routed)           1.833     9.300    system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.550    12.850 r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.850    pin_i2c_sdata
    P15                                                               r  pin_i2c_sdata (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_i2c_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.805ns  (logic 3.995ns (68.830%)  route 1.809ns (31.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.866     7.012    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.456     7.468 r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/Q
                         net (fo=1, routed)           1.809     9.277    system_top_level_i/i2c_config_0/inst/sclk_out_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.539    12.817 r  system_top_level_i/i2c_config_0/inst/sclk_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.817    pin_i2c_sclk
    P16                                                               r  pin_i2c_sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_i2c_sdata
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 0.965ns (58.675%)  route 0.680ns (41.325%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/Q
                         net (fo=2, routed)           0.680     2.904    system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/T
    P15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.728 r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.728    pin_i2c_sdata
    P15                                                               r  pin_i2c_sdata (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_i2c_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.381ns (78.629%)  route 0.375ns (21.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637     2.083    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     2.224 r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/Q
                         net (fo=1, routed)           0.375     2.600    system_top_level_i/i2c_config_0/inst/sclk_out_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.240     3.840 r  system_top_level_i/i2c_config_0/inst/sclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.840    pin_i2c_sclk
    P16                                                               r  pin_i2c_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.444ns (59.757%)  route 0.972ns (40.243%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[1]/Q
                         net (fo=1, routed)           0.331     2.553    system_top_level_i/util_vector_logic_1/inst/Op1[1]
    SLICE_X109Y68        LUT2 (Prop_lut2_I1_O)        0.045     2.598 r  system_top_level_i/util_vector_logic_1/inst/Res[1]_INST_0/O
                         net (fo=1, routed)           0.642     3.240    pin_leds_i2c_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.498 r  pin_leds_i2c_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.498    pin_leds_i2c[1]
    P14                                                               r  pin_leds_i2c[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.417ns (57.974%)  route 1.027ns (42.026%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[0]/Q
                         net (fo=1, routed)           0.308     2.530    system_top_level_i/util_vector_logic_1/inst/Op1[0]
    SLICE_X113Y65        LUT2 (Prop_lut2_I1_O)        0.045     2.575 r  system_top_level_i/util_vector_logic_1/inst/Res[0]_INST_0/O
                         net (fo=1, routed)           0.719     3.294    pin_leds_i2c_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.525 r  pin_leds_i2c_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.525    pin_leds_i2c[0]
    R14                                                               r  pin_leds_i2c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.467ns (53.920%)  route 1.254ns (46.080%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[3]/Q
                         net (fo=1, routed)           0.230     2.452    system_top_level_i/util_vector_logic_1/inst/Op1[3]
    SLICE_X111Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.497 r  system_top_level_i/util_vector_logic_1/inst/Res[3]_INST_0/O
                         net (fo=1, routed)           1.024     3.521    pin_leds_i2c_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     4.803 r  pin_leds_i2c_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.803    pin_leds_i2c[3]
    M14                                                               r  pin_leds_i2c[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin_leds_i2c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.459ns (50.427%)  route 1.434ns (49.573%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     2.081    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y53        FDCE                                         r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     2.222 r  system_top_level_i/i2c_config_0/inst/param_status_out_reg[2]/Q
                         net (fo=1, routed)           0.345     2.567    system_top_level_i/util_vector_logic_1/inst/Op1[2]
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.045     2.612 r  system_top_level_i/util_vector_logic_1/inst/Res[2]_INST_0/O
                         net (fo=1, routed)           1.089     3.701    pin_leds_i2c_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     4.974 r  pin_leds_i2c_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.974    pin_leds_i2c[2]
    N16                                                               r  pin_leds_i2c[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_system_top_level_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_system_top_level_clk_wiz_0_0'  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.057ns  (logic 3.729ns (41.175%)  route 5.328ns (58.825%))
  Logic Levels:           2  (BUFGCTRL=1 OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    H16                                               0.000    40.690 f  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    40.690    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    42.140 f  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    43.446    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    43.534 f  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    45.734    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    45.835 f  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         3.128    48.963    pin_aud_mclk_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.628    52.591 f  pin_aud_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    52.591    pin_aud_mclk
    U7                                                                f  pin_aud_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.399ns  (logic 4.038ns (38.833%)  route 6.361ns (61.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.783     6.929    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.518     7.447 r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/Q
                         net (fo=1, routed)           6.361    13.807    pin_aud_data_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    17.328 r  pin_aud_data_OBUF_inst/O
                         net (fo=0)                   0.000    17.328    pin_aud_data
    V6                                                                r  pin_aud_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_lr_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.744ns  (logic 4.057ns (41.642%)  route 5.686ns (58.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.782     6.928    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518     7.446 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/Q
                         net (fo=1, routed)           5.686    13.132    pin_aud_lr_clk_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.539    16.671 r  pin_aud_lr_clk_OBUF_inst/O
                         net (fo=0)                   0.000    16.671    pin_aud_lr_clk
    V5                                                                r  pin_aud_lr_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_bitclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 4.031ns (42.620%)  route 5.426ns (57.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.783     6.929    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.518     7.447 r  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/Q
                         net (fo=1, routed)           5.426    12.873    pin_aud_bitclk_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.513    16.386 r  pin_aud_bitclk_OBUF_inst/O
                         net (fo=0)                   0.000    16.386    pin_aud_bitclk
    U5                                                                r  pin_aud_bitclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_system_top_level_clk_wiz_0_0'  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.354ns (47.766%)  route 1.481ns (52.234%))
  Logic Levels:           2  (BUFGCTRL=1 OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.769     2.216    pin_aud_mclk_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.328     3.544 r  pin_aud_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.544    pin_aud_mclk
    U7                                                                r  pin_aud_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_bitclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.513ns  (logic 1.378ns (39.214%)  route 2.135ns (60.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.606     2.052    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.164     2.216 r  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/Q
                         net (fo=1, routed)           2.135     4.352    pin_aud_bitclk_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.214     5.565 r  pin_aud_bitclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.565    pin_aud_bitclk
    U5                                                                r  pin_aud_bitclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_lr_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.660ns  (logic 1.404ns (38.373%)  route 2.255ns (61.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.606     2.052    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.164     2.216 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/Q
                         net (fo=1, routed)           2.255     4.471    pin_aud_lr_clk_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.240     5.712 r  pin_aud_lr_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.712    pin_aud_lr_clk
    V5                                                                r  pin_aud_lr_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.945ns  (logic 1.385ns (35.114%)  route 2.560ns (64.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.607     2.053    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.164     2.217 r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/Q
                         net (fo=1, routed)           2.560     4.777    pin_aud_data_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     5.998 r  pin_aud_data_OBUF_inst/O
                         net (fo=0)                   0.000     5.998    pin_aud_data
    V6                                                                r  pin_aud_data (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_system_top_level_clk_wiz_0_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_system_top_level_clk_wiz_0_0_1'  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.057ns  (logic 3.729ns (41.175%)  route 5.328ns (58.825%))
  Logic Levels:           2  (BUFGCTRL=1 OBUF=1)
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 fall edge)
                                                     40.690    40.690 f  
    H16                                               0.000    40.690 f  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    40.690    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    42.140 f  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    43.446    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    43.534 f  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    45.734    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    45.835 f  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         3.128    48.963    pin_aud_mclk_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.628    52.591 f  pin_aud_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    52.591    pin_aud_mclk
    U7                                                                f  pin_aud_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.399ns  (logic 4.038ns (38.833%)  route 6.361ns (61.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.783     6.929    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.518     7.447 r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/Q
                         net (fo=1, routed)           6.361    13.807    pin_aud_data_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    17.328 r  pin_aud_data_OBUF_inst/O
                         net (fo=0)                   0.000    17.328    pin_aud_data
    V6                                                                r  pin_aud_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_lr_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.744ns  (logic 4.057ns (41.642%)  route 5.686ns (58.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.782     6.928    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518     7.446 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/Q
                         net (fo=1, routed)           5.686    13.132    pin_aud_lr_clk_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.539    16.671 r  pin_aud_lr_clk_OBUF_inst/O
                         net (fo=0)                   0.000    16.671    pin_aud_lr_clk
    V5                                                                r  pin_aud_lr_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_bitclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 4.031ns (42.620%)  route 5.426ns (57.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.783     6.929    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.518     7.447 r  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/Q
                         net (fo=1, routed)           5.426    12.873    pin_aud_bitclk_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.513    16.386 r  pin_aud_bitclk_OBUF_inst/O
                         net (fo=0)                   0.000    16.386    pin_aud_bitclk
    U5                                                                r  pin_aud_bitclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_system_top_level_clk_wiz_0_0_1'  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.354ns (47.766%)  route 1.481ns (52.234%))
  Logic Levels:           2  (BUFGCTRL=1 OBUF=1)
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.769     2.216    pin_aud_mclk_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.328     3.544 r  pin_aud_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.544    pin_aud_mclk
    U7                                                                r  pin_aud_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_bitclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.513ns  (logic 1.378ns (39.214%)  route 2.135ns (60.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.606     2.052    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.164     2.216 r  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_reg/Q
                         net (fo=1, routed)           2.135     4.352    pin_aud_bitclk_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.214     5.565 r  pin_aud_bitclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.565    pin_aud_bitclk
    U5                                                                r  pin_aud_bitclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_lr_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.660ns  (logic 1.404ns (38.373%)  route 2.255ns (61.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.606     2.052    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.164     2.216 r  system_top_level_i/synthesizer_0/inst/ctrl/lrclk_r_reg/Q
                         net (fo=1, routed)           2.255     4.471    pin_aud_lr_clk_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.240     5.712 r  pin_aud_lr_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.712    pin_aud_lr_clk
    V5                                                                r  pin_aud_lr_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            pin_aud_data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.945ns  (logic 1.385ns (35.114%)  route 2.560ns (64.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.607     2.053    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X102Y59        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.164     2.217 r  system_top_level_i/synthesizer_0/inst/ctrl/aud_data_r_reg/Q
                         net (fo=1, routed)           2.560     4.777    pin_aud_data_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     5.998 r  pin_aud_data_OBUF_inst/O
                         net (fo=0)                   0.000     5.998    pin_aud_data
    V6                                                                r  pin_aud_data (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_top_level_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_top_level_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_top_level_clk_wiz_0_0 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 f  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    22.845 f  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    22.859    system_top_level_i/clk_wiz_0/inst/clkfbout_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_top_level_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.714    system_top_level_i/clk_wiz_0/inst/clkfbout_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_top_level_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_top_level_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_top_level_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 f  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    22.845 f  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    22.859    system_top_level_i/clk_wiz_0/inst/clkfbout_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_top_level_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.714    system_top_level_i/clk_wiz_0/inst/clkfbout_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/PRE
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.812ns  (logic 1.814ns (23.225%)  route 5.997ns (76.775%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.317     7.812    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X110Y50        FDPE                                         f  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687     6.429    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_out_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.807ns  (logic 1.814ns (23.238%)  route 5.993ns (76.762%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.313     7.807    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y50        FDCE                                         f  system_top_level_i/i2c_config_0/inst/sclk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687     6.429    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.807ns  (logic 1.814ns (23.238%)  route 5.993ns (76.762%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.313     7.807    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y50        FDCE                                         f  system_top_level_i/i2c_config_0/inst/sclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687     6.429    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_r_reg/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.807ns  (logic 1.814ns (23.238%)  route 5.993ns (76.762%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.313     7.807    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y50        FDCE                                         f  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687     6.429    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.693ns  (logic 1.814ns (23.584%)  route 5.879ns (76.416%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.199     7.693    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X110Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[4]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.693ns  (logic 1.814ns (23.584%)  route 5.879ns (76.416%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.199     7.693    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X110Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.693ns  (logic 1.814ns (23.584%)  route 5.879ns (76.416%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.199     7.693    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X110Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[9]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 1.814ns (23.597%)  route 5.874ns (76.403%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.194     7.688    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[10]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 1.814ns (23.597%)  route 5.874ns (76.403%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.194     7.688    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[1]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 1.814ns (23.597%)  route 5.874ns (76.403%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.194     7.688    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_i2c_sdata
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.293ns (40.149%)  route 0.436ns (59.851%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  pin_i2c_sdata (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.436     0.684    system_top_level_i/i2c_config_0/inst/sdat_inout_IBUF
    SLICE_X109Y49        LUT4 (Prop_lut4_I0_O)        0.045     0.729 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.729    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[1]_i_1_n_0
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C

Slack:                    inf
  Source:                 pin_i2c_sdata
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.293ns (35.779%)  route 0.525ns (64.221%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  pin_i2c_sdata (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.525     0.773    system_top_level_i/i2c_config_0/inst/sdat_inout_IBUF
    SLICE_X108Y49        LUT5 (Prop_lut5_I0_O)        0.045     0.818 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.818    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[2]_i_1_n_0
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/C

Slack:                    inf
  Source:                 pin_i2c_sdata
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.293ns (33.277%)  route 0.587ns (66.723%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  pin_i2c_sdata (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.587     0.834    system_top_level_i/i2c_config_0/inst/sdat_inout_IBUF
    SLICE_X108Y49        LUT6 (Prop_lut6_I3_O)        0.045     0.879 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.879    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1_n_0
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[1]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X107Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[8]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_system_top_level_clk_wiz_0_0_1

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/PRE
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.812ns  (logic 1.814ns (23.225%)  route 5.997ns (76.775%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.317     7.812    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X110Y50        FDPE                                         f  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687     6.429    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y50        FDPE                                         r  system_top_level_i/i2c_config_0/inst/sclk_en_r_reg/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_out_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.807ns  (logic 1.814ns (23.238%)  route 5.993ns (76.762%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.313     7.807    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y50        FDCE                                         f  system_top_level_i/i2c_config_0/inst/sclk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687     6.429    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_out_reg/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/sclk_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.807ns  (logic 1.814ns (23.238%)  route 5.993ns (76.762%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.313     7.807    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y50        FDCE                                         f  system_top_level_i/i2c_config_0/inst/sclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687     6.429    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sclk_r_reg/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.807ns  (logic 1.814ns (23.238%)  route 5.993ns (76.762%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.313     7.807    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y50        FDCE                                         f  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.687     6.429    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y50        FDCE                                         r  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst_i_1/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.693ns  (logic 1.814ns (23.584%)  route 5.879ns (76.416%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.199     7.693    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X110Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[4]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.693ns  (logic 1.814ns (23.584%)  route 5.879ns (76.416%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.199     7.693    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X110Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[5]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.693ns  (logic 1.814ns (23.584%)  route 5.879ns (76.416%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.199     7.693    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X110Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X110Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[9]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 1.814ns (23.597%)  route 5.874ns (76.403%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.194     7.688    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[10]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 1.814ns (23.597%)  route 5.874ns (76.403%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.194     7.688    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[1]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 1.814ns (23.597%)  route 5.874ns (76.403%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.148     6.494 f  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3/O
                         net (fo=49, routed)          1.194     7.688    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0
    SLICE_X111Y48        FDCE                                         f  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     6.446    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X111Y48        FDCE                                         r  system_top_level_i/i2c_config_0/inst/clk_divider_r_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_i2c_sdata
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.293ns (40.149%)  route 0.436ns (59.851%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  pin_i2c_sdata (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.436     0.684    system_top_level_i/i2c_config_0/inst/sdat_inout_IBUF
    SLICE_X109Y49        LUT4 (Prop_lut4_I0_O)        0.045     0.729 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.729    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[1]_i_1_n_0
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X109Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[1]/C

Slack:                    inf
  Source:                 pin_i2c_sdata
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.293ns (35.779%)  route 0.525ns (64.221%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  pin_i2c_sdata (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.525     0.773    system_top_level_i/i2c_config_0/inst/sdat_inout_IBUF
    SLICE_X108Y49        LUT5 (Prop_lut5_I0_O)        0.045     0.818 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.818    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[2]_i_1_n_0
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[2]/C

Slack:                    inf
  Source:                 pin_i2c_sdata
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.293ns (33.277%)  route 0.587ns (66.723%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  pin_i2c_sdata (INOUT)
                         net (fo=1, unset)            0.000     0.000    system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  system_top_level_i/i2c_config_0/inst/sdat_inout_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.587     0.834    system_top_level_i/i2c_config_0/inst/sdat_inout_IBUF
    SLICE_X108Y49        LUT6 (Prop_lut6_I3_O)        0.045     0.879 r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.879    system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[0]_i_1_n_0
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     2.650    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X108Y49        FDCE                                         r  system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r_reg[0]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[11]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[12]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[14]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[1]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X107Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[7]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[8]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.354ns (16.256%)  route 1.826ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.246    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          0.890     2.181    system_top_level_i/i2c_config_0/inst/rst_n
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906     2.643    system_top_level_i/i2c_config_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  system_top_level_i/i2c_config_0/inst/rom_data_r_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0

Max Delay           239 Endpoints
Min Delay           239 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.137ns  (logic 1.790ns (17.660%)  route 8.347ns (82.340%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.667    10.137    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y66        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.601     6.343    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y66        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.137ns  (logic 1.790ns (17.660%)  route 8.347ns (82.340%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.667    10.137    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y66        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.601     6.343    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y66        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[13]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.137ns  (logic 1.790ns (17.660%)  route 8.347ns (82.340%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.667    10.137    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y66        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.601     6.343    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y66        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[14]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.137ns  (logic 1.790ns (17.660%)  route 8.347ns (82.340%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.667    10.137    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y66        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.601     6.343    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y66        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[15]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.995ns  (logic 1.790ns (17.911%)  route 8.205ns (82.089%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.525     9.995    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.602     6.344    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[10]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.995ns  (logic 1.790ns (17.911%)  route 8.205ns (82.089%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.525     9.995    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.602     6.344    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[11]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.995ns  (logic 1.790ns (17.911%)  route 8.205ns (82.089%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.525     9.995    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.602     6.344    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.995ns  (logic 1.790ns (17.911%)  route 8.205ns (82.089%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.525     9.995    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.602     6.344    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[9]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.978ns  (logic 1.790ns (17.942%)  route 8.188ns (82.058%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.508     9.978    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X103Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.603     6.345    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X103Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[12]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.978ns  (logic 1.790ns (17.942%)  route 8.188ns (82.058%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.508     9.978    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X103Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.603     6.345    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X103Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.326ns (24.034%)  route 1.029ns (75.966%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.029     1.310    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.045     1.355 r  system_top_level_i/synthesizer_0/inst/gen4/counter_r[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.355    system_top_level_i/synthesizer_0/inst/gen4/counter_r[13]_i_1__1_n_0
    SLICE_X112Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X112Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[13]/C

Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.326ns (22.869%)  route 1.098ns (77.131%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.098     1.379    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X113Y61        LUT4 (Prop_lut4_I0_O)        0.045     1.424 r  system_top_level_i/synthesizer_0/inst/gen4/counter_r[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.424    system_top_level_i/synthesizer_0/inst/gen4/counter_r[12]_i_1__1_n_0
    SLICE_X113Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X113Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[12]/C

Slack:                    inf
  Source:                 pin_keys[1]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/direction_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.277ns (19.436%)  route 1.148ns (80.564%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  pin_keys[1] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  pin_keys_IBUF[1]_inst/O
                         net (fo=17, routed)          1.148     1.380    system_top_level_i/synthesizer_0/inst/gen2/keys_in[0]
    SLICE_X113Y68        LUT4 (Prop_lut4_I3_O)        0.045     1.425 r  system_top_level_i/synthesizer_0/inst/gen2/direction_i_1/O
                         net (fo=1, routed)           0.000     1.425    system_top_level_i/synthesizer_0/inst/gen2/direction_i_1_n_0
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.899     2.636    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C

Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/direction_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.326ns (22.837%)  route 1.100ns (77.163%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.100     1.381    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X113Y61        LUT4 (Prop_lut4_I3_O)        0.045     1.426 r  system_top_level_i/synthesizer_0/inst/gen4/direction_i_1/O
                         net (fo=1, routed)           0.000     1.426    system_top_level_i/synthesizer_0/inst/gen4/direction_i_1_n_0
    SLICE_X113Y61        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen4/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X113Y61        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen4/direction_reg/C

Slack:                    inf
  Source:                 pin_keys[0]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.276ns (19.068%)  route 1.173ns (80.932%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  pin_keys[0] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pin_keys_IBUF[0]_inst/O
                         net (fo=18, routed)          1.173     1.404    system_top_level_i/synthesizer_0/inst/gen1/keys_in[0]
    SLICE_X111Y63        LUT4 (Prop_lut4_I0_O)        0.045     1.449 r  system_top_level_i/synthesizer_0/inst/gen1/counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.449    system_top_level_i/synthesizer_0/inst/gen1/p_0_in[3]
    SLICE_X111Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.903     2.640    system_top_level_i/synthesizer_0/inst/gen1/clk
    SLICE_X111Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[3]/C

Slack:                    inf
  Source:                 pin_keys[1]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.277ns (18.952%)  route 1.184ns (81.048%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  pin_keys[1] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  pin_keys_IBUF[1]_inst/O
                         net (fo=17, routed)          1.184     1.416    system_top_level_i/synthesizer_0/inst/gen2/keys_in[0]
    SLICE_X109Y68        LUT4 (Prop_lut4_I0_O)        0.045     1.461 r  system_top_level_i/synthesizer_0/inst/gen2/counter_r[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.461    system_top_level_i/synthesizer_0/inst/gen2/counter_r[12]_i_1__0_n_0
    SLICE_X109Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.896     2.633    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X109Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[12]/C

Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.326ns (21.902%)  route 1.161ns (78.098%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.161     1.442    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X113Y60        LUT4 (Prop_lut4_I0_O)        0.045     1.487 r  system_top_level_i/synthesizer_0/inst/gen4/counter_r[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.487    system_top_level_i/synthesizer_0/inst/gen4/counter_r[14]_i_1__1_n_0
    SLICE_X113Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X113Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[14]/C

Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.326ns (21.902%)  route 1.161ns (78.098%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.161     1.442    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X113Y60        LUT4 (Prop_lut4_I0_O)        0.045     1.487 r  system_top_level_i/synthesizer_0/inst/gen4/counter_r[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.487    system_top_level_i/synthesizer_0/inst/gen4/counter_r[6]_i_1__1_n_0
    SLICE_X113Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X113Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[6]/C

Slack:                    inf
  Source:                 pin_keys[0]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.276ns (18.418%)  route 1.224ns (81.582%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  pin_keys[0] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pin_keys_IBUF[0]_inst/O
                         net (fo=18, routed)          1.224     1.456    system_top_level_i/synthesizer_0/inst/gen1/keys_in[0]
    SLICE_X110Y63        LUT4 (Prop_lut4_I0_O)        0.045     1.501 r  system_top_level_i/synthesizer_0/inst/gen1/counter_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.501    system_top_level_i/synthesizer_0/inst/gen1/p_0_in[4]
    SLICE_X110Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.903     2.640    system_top_level_i/synthesizer_0/inst/gen1/clk
    SLICE_X110Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[4]/C

Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.326ns (21.688%)  route 1.176ns (78.312%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.176     1.456    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X110Y60        LUT4 (Prop_lut4_I0_O)        0.045     1.501 r  system_top_level_i/synthesizer_0/inst/gen4/counter_r[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.501    system_top_level_i/synthesizer_0/inst/gen4/counter_r[8]_i_1__1_n_0
    SLICE_X110Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X110Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_system_top_level_clk_wiz_0_0_1

Max Delay           239 Endpoints
Min Delay           239 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.137ns  (logic 1.790ns (17.660%)  route 8.347ns (82.340%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.667    10.137    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y66        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.601     6.343    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y66        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[12]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.137ns  (logic 1.790ns (17.660%)  route 8.347ns (82.340%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.667    10.137    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y66        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.601     6.343    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y66        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[13]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.137ns  (logic 1.790ns (17.660%)  route 8.347ns (82.340%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.667    10.137    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y66        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.601     6.343    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y66        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[14]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.137ns  (logic 1.790ns (17.660%)  route 8.347ns (82.340%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.667    10.137    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y66        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.601     6.343    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y66        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[15]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.995ns  (logic 1.790ns (17.911%)  route 8.205ns (82.089%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.525     9.995    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.602     6.344    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[10]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.995ns  (logic 1.790ns (17.911%)  route 8.205ns (82.089%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.525     9.995    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.602     6.344    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[11]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.995ns  (logic 1.790ns (17.911%)  route 8.205ns (82.089%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.525     9.995    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.602     6.344    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[8]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.995ns  (logic 1.790ns (17.911%)  route 8.205ns (82.089%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.525     9.995    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X100Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.602     6.344    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X100Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter1_r_reg[9]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.978ns  (logic 1.790ns (17.942%)  route 8.188ns (82.058%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.508     9.978    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X103Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.603     6.345    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X103Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[12]/C

Slack:                    inf
  Source:                 pin_rst_n
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.978ns  (logic 1.790ns (17.942%)  route 8.188ns (82.058%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        6.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  pin_rst_n (IN)
                         net (fo=0)                   0.000     0.000    pin_rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  pin_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.869    system_top_level_i/util_vector_logic_0/Op2[0]
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  system_top_level_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=16, routed)          2.353     6.346    system_top_level_i/synthesizer_0/inst/ctrl/rst_n
    SLICE_X108Y53        LUT1 (Prop_lut1_I0_O)        0.124     6.470 f  system_top_level_i/synthesizer_0/inst/ctrl/bclk_r_i_3/O
                         net (fo=177, routed)         3.508     9.978    system_top_level_i/synthesizer_0/inst/ctrl/plle2_adv_inst
    SLICE_X103Y65        FDCE                                         f  system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007     4.651    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.742 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         1.603     6.345    system_top_level_i/synthesizer_0/inst/ctrl/clk
    SLICE_X103Y65        FDCE                                         r  system_top_level_i/synthesizer_0/inst/ctrl/counter2_r_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.326ns (24.034%)  route 1.029ns (75.966%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.029     1.310    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.045     1.355 r  system_top_level_i/synthesizer_0/inst/gen4/counter_r[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.355    system_top_level_i/synthesizer_0/inst/gen4/counter_r[13]_i_1__1_n_0
    SLICE_X112Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X112Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[13]/C

Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.326ns (22.869%)  route 1.098ns (77.131%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.098     1.379    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X113Y61        LUT4 (Prop_lut4_I0_O)        0.045     1.424 r  system_top_level_i/synthesizer_0/inst/gen4/counter_r[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.424    system_top_level_i/synthesizer_0/inst/gen4/counter_r[12]_i_1__1_n_0
    SLICE_X113Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X113Y61        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[12]/C

Slack:                    inf
  Source:                 pin_keys[1]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/direction_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.277ns (19.436%)  route 1.148ns (80.564%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  pin_keys[1] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  pin_keys_IBUF[1]_inst/O
                         net (fo=17, routed)          1.148     1.380    system_top_level_i/synthesizer_0/inst/gen2/keys_in[0]
    SLICE_X113Y68        LUT4 (Prop_lut4_I3_O)        0.045     1.425 r  system_top_level_i/synthesizer_0/inst/gen2/direction_i_1/O
                         net (fo=1, routed)           0.000     1.425    system_top_level_i/synthesizer_0/inst/gen2/direction_i_1_n_0
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.899     2.636    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X113Y68        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen2/direction_reg/C

Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/direction_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.326ns (22.837%)  route 1.100ns (77.163%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.100     1.381    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X113Y61        LUT4 (Prop_lut4_I3_O)        0.045     1.426 r  system_top_level_i/synthesizer_0/inst/gen4/direction_i_1/O
                         net (fo=1, routed)           0.000     1.426    system_top_level_i/synthesizer_0/inst/gen4/direction_i_1_n_0
    SLICE_X113Y61        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen4/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X113Y61        FDPE                                         r  system_top_level_i/synthesizer_0/inst/gen4/direction_reg/C

Slack:                    inf
  Source:                 pin_keys[0]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.276ns (19.068%)  route 1.173ns (80.932%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  pin_keys[0] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pin_keys_IBUF[0]_inst/O
                         net (fo=18, routed)          1.173     1.404    system_top_level_i/synthesizer_0/inst/gen1/keys_in[0]
    SLICE_X111Y63        LUT4 (Prop_lut4_I0_O)        0.045     1.449 r  system_top_level_i/synthesizer_0/inst/gen1/counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.449    system_top_level_i/synthesizer_0/inst/gen1/p_0_in[3]
    SLICE_X111Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.903     2.640    system_top_level_i/synthesizer_0/inst/gen1/clk
    SLICE_X111Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[3]/C

Slack:                    inf
  Source:                 pin_keys[1]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.277ns (18.952%)  route 1.184ns (81.048%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  pin_keys[1] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  pin_keys_IBUF[1]_inst/O
                         net (fo=17, routed)          1.184     1.416    system_top_level_i/synthesizer_0/inst/gen2/keys_in[0]
    SLICE_X109Y68        LUT4 (Prop_lut4_I0_O)        0.045     1.461 r  system_top_level_i/synthesizer_0/inst/gen2/counter_r[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.461    system_top_level_i/synthesizer_0/inst/gen2/counter_r[12]_i_1__0_n_0
    SLICE_X109Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.896     2.633    system_top_level_i/synthesizer_0/inst/gen2/clk
    SLICE_X109Y68        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen2/counter_r_reg[12]/C

Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.326ns (21.902%)  route 1.161ns (78.098%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.161     1.442    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X113Y60        LUT4 (Prop_lut4_I0_O)        0.045     1.487 r  system_top_level_i/synthesizer_0/inst/gen4/counter_r[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.487    system_top_level_i/synthesizer_0/inst/gen4/counter_r[14]_i_1__1_n_0
    SLICE_X113Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X113Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[14]/C

Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.326ns (21.902%)  route 1.161ns (78.098%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.161     1.442    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X113Y60        LUT4 (Prop_lut4_I0_O)        0.045     1.487 r  system_top_level_i/synthesizer_0/inst/gen4/counter_r[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.487    system_top_level_i/synthesizer_0/inst/gen4/counter_r[6]_i_1__1_n_0
    SLICE_X113Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X113Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[6]/C

Slack:                    inf
  Source:                 pin_keys[0]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.276ns (18.418%)  route 1.224ns (81.582%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  pin_keys[0] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pin_keys_IBUF[0]_inst/O
                         net (fo=18, routed)          1.224     1.456    system_top_level_i/synthesizer_0/inst/gen1/keys_in[0]
    SLICE_X110Y63        LUT4 (Prop_lut4_I0_O)        0.045     1.501 r  system_top_level_i/synthesizer_0/inst/gen1/counter_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.501    system_top_level_i/synthesizer_0/inst/gen1/p_0_in[4]
    SLICE_X110Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.903     2.640    system_top_level_i/synthesizer_0/inst/gen1/clk
    SLICE_X110Y63        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen1/counter_r_reg[4]/C

Slack:                    inf
  Source:                 pin_keys[2]
                            (input port)
  Destination:            system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.326ns (21.688%)  route 1.176ns (78.312%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  pin_keys[2] (IN)
                         net (fo=0)                   0.000     0.000    pin_keys[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  pin_keys_IBUF[2]_inst/O
                         net (fo=16, routed)          1.176     1.456    system_top_level_i/synthesizer_0/inst/gen4/keys_in[0]
    SLICE_X110Y60        LUT4 (Prop_lut4_I0_O)        0.045     1.501 r  system_top_level_i/synthesizer_0/inst/gen4/counter_r[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.501    system_top_level_i/synthesizer_0/inst/gen4/counter_r[8]_i_1__1_n_0
    SLICE_X110Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=178, routed)         0.906     2.643    system_top_level_i/synthesizer_0/inst/gen4/clk
    SLICE_X110Y60        FDCE                                         r  system_top_level_i/synthesizer_0/inst/gen4/counter_r_reg[8]/C





