23:57:06 INFO  : Registering command handlers for SDK TCF services
23:57:06 INFO  : Launching XSCT server: xsct.bat -interactive F:\01_SoC\myOLEDrgb\myOLEDrgb.sdk\temp_xsdb_launch_script.tcl
23:57:08 INFO  : XSCT server has started successfully.
23:57:11 INFO  : Successfully done setting XSCT server connection channel  
23:57:11 INFO  : Successfully done setting SDK workspace  
23:57:11 INFO  : Processing command line option -hwspec F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf.
00:06:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:06:18 INFO  : 'jtag frequency' command is executed.
00:06:18 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:19 INFO  : Context for 'APU' is selected.
00:06:19 INFO  : System reset is completed.
00:06:22 INFO  : 'after 3000' command is executed.
00:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:06:25 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:06:25 INFO  : Context for 'APU' is selected.
00:06:25 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:06:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:25 INFO  : Context for 'APU' is selected.
00:06:25 INFO  : 'ps7_init' command is executed.
00:06:25 INFO  : 'ps7_post_config' command is executed.
00:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:25 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:25 INFO  : 'con' command is executed.
00:06:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:06:25 INFO  : Disconnected from the channel tcfchan#1.
00:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:10:48 INFO  : 'jtag frequency' command is executed.
00:10:48 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:48 INFO  : Context for 'APU' is selected.
00:10:48 INFO  : System reset is completed.
00:10:51 INFO  : 'after 3000' command is executed.
00:10:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:10:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:10:54 INFO  : Context for 'APU' is selected.
00:10:55 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:55 INFO  : Context for 'APU' is selected.
00:10:55 INFO  : 'ps7_init' command is executed.
00:10:55 INFO  : 'ps7_post_config' command is executed.
00:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:55 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:55 INFO  : 'con' command is executed.
00:10:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:10:55 INFO  : Disconnected from the channel tcfchan#2.
00:21:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733325681687,  Project:1733324195682
00:21:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:21:46 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:21:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:21:50 INFO  : 
00:21:50 INFO  : Updating hardware inferred compiler options for OLED_test.
00:21:50 INFO  : Clearing existing target manager status.
00:21:50 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
00:21:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:21:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:22:46 INFO  : 'jtag frequency' command is executed.
00:22:46 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:46 INFO  : Context for 'APU' is selected.
00:22:46 INFO  : System reset is completed.
00:22:49 INFO  : 'after 3000' command is executed.
00:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:22:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:22:54 INFO  : Context for 'APU' is selected.
00:22:54 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:54 INFO  : Context for 'APU' is selected.
00:22:55 INFO  : 'ps7_init' command is executed.
00:22:55 INFO  : 'ps7_post_config' command is executed.
00:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:56 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:56 INFO  : 'con' command is executed.
00:22:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:22:57 INFO  : Disconnected from the channel tcfchan#3.
00:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:23:30 INFO  : 'jtag frequency' command is executed.
00:23:30 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:31 INFO  : Context for 'APU' is selected.
00:23:31 INFO  : System reset is completed.
00:23:34 INFO  : 'after 3000' command is executed.
00:23:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:23:37 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:23:38 INFO  : Context for 'APU' is selected.
00:23:39 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:39 INFO  : Context for 'APU' is selected.
00:23:39 INFO  : 'ps7_init' command is executed.
00:23:39 INFO  : 'ps7_post_config' command is executed.
00:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:39 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:39 INFO  : 'con' command is executed.
00:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:23:39 INFO  : Disconnected from the channel tcfchan#4.
00:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:25:48 INFO  : 'jtag frequency' command is executed.
00:25:48 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:49 INFO  : Context for 'APU' is selected.
00:25:50 INFO  : System reset is completed.
00:25:53 INFO  : 'after 3000' command is executed.
00:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:25:56 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:25:57 INFO  : Context for 'APU' is selected.
00:25:57 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:58 INFO  : Context for 'APU' is selected.
00:25:58 INFO  : 'ps7_init' command is executed.
00:25:58 INFO  : 'ps7_post_config' command is executed.
00:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:58 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:58 INFO  : 'con' command is executed.
00:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:25:58 INFO  : Disconnected from the channel tcfchan#5.
00:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:30:22 INFO  : 'jtag frequency' command is executed.
00:30:22 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:23 INFO  : Context for 'APU' is selected.
00:30:23 INFO  : System reset is completed.
00:30:26 INFO  : 'after 3000' command is executed.
00:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:30:29 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:30:30 INFO  : Context for 'APU' is selected.
00:30:30 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:31 INFO  : Context for 'APU' is selected.
00:30:31 INFO  : 'ps7_init' command is executed.
00:30:31 INFO  : 'ps7_post_config' command is executed.
00:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:31 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:31 INFO  : 'con' command is executed.
00:30:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:30:31 INFO  : Disconnected from the channel tcfchan#6.
00:32:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:32:23 INFO  : 'jtag frequency' command is executed.
00:32:23 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:24 INFO  : Context for 'APU' is selected.
00:32:24 INFO  : System reset is completed.
00:32:27 INFO  : 'after 3000' command is executed.
00:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:32:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:32:31 INFO  : Context for 'APU' is selected.
00:32:31 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:32 INFO  : Context for 'APU' is selected.
00:32:32 INFO  : 'ps7_init' command is executed.
00:32:32 INFO  : 'ps7_post_config' command is executed.
00:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:32 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:32 INFO  : 'con' command is executed.
00:32:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:32:32 INFO  : Disconnected from the channel tcfchan#7.
03:39:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733337541631,  Project:1733325681687
03:39:38 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:39:39 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:39:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:39:42 INFO  : 
03:39:43 INFO  : Updating hardware inferred compiler options for OLED_test.
03:39:43 INFO  : Clearing existing target manager status.
03:39:43 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:39:44 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:39:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:39:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:41:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:41:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:41:52 INFO  : 'jtag frequency' command is executed.
03:41:52 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:41:53 INFO  : Context for 'APU' is selected.
03:41:53 INFO  : System reset is completed.
03:41:56 INFO  : 'after 3000' command is executed.
03:41:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:41:58 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:41:59 INFO  : Context for 'APU' is selected.
03:41:59 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:42:00 INFO  : Context for 'APU' is selected.
03:42:01 INFO  : 'ps7_init' command is executed.
03:42:01 INFO  : 'ps7_post_config' command is executed.
03:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:02 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:42:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:42:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:02 INFO  : 'con' command is executed.
03:42:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:42:02 INFO  : Disconnected from the channel tcfchan#8.
03:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:43:40 INFO  : 'jtag frequency' command is executed.
03:43:40 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:43:40 INFO  : Context for 'APU' is selected.
03:43:40 INFO  : System reset is completed.
03:43:43 INFO  : 'after 3000' command is executed.
03:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:43:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:43:46 INFO  : Context for 'APU' is selected.
03:43:46 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
03:43:46 INFO  : Context for 'APU' is selected.
03:43:46 INFO  : 'ps7_init' command is executed.
03:43:46 INFO  : 'ps7_post_config' command is executed.
03:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:46 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:43:46 INFO  : 'configparams force-mem-access 0' command is executed.
03:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:46 INFO  : 'con' command is executed.
03:43:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:43:46 INFO  : Disconnected from the channel tcfchan#9.
06:34:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733348037871,  Project:1733337541631
06:34:14 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:35:01 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:35:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:35:05 INFO  : 
06:35:06 INFO  : Updating hardware inferred compiler options for OLED_test.
06:35:06 INFO  : Clearing existing target manager status.
06:35:06 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
06:35:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:35:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:35:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
06:35:47 INFO  : 'jtag frequency' command is executed.
06:35:47 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:35:47 INFO  : Context for 'APU' is selected.
06:35:47 INFO  : System reset is completed.
06:35:50 INFO  : 'after 3000' command is executed.
06:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
06:35:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:35:53 INFO  : Context for 'APU' is selected.
06:35:53 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
06:35:53 INFO  : Context for 'APU' is selected.
06:35:53 INFO  : 'ps7_init' command is executed.
06:35:53 INFO  : 'ps7_post_config' command is executed.
06:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:35:53 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
06:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

06:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:35:53 INFO  : 'con' command is executed.
06:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

06:35:53 INFO  : Disconnected from the channel tcfchan#10.
07:30:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733351415115,  Project:1733348037871
07:30:34 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:30:41 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:30:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:30:45 INFO  : 
07:30:45 INFO  : Updating hardware inferred compiler options for OLED_test.
07:30:45 INFO  : Clearing existing target manager status.
07:30:45 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:30:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:30:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:31:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:31:40 INFO  : 'jtag frequency' command is executed.
07:31:40 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:31:41 INFO  : Context for 'APU' is selected.
07:31:41 INFO  : System reset is completed.
07:31:44 INFO  : 'after 3000' command is executed.
07:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:31:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:31:46 INFO  : Context for 'APU' is selected.
07:31:46 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:31:46 INFO  : 'configparams force-mem-access 1' command is executed.
07:31:46 INFO  : Context for 'APU' is selected.
07:31:46 INFO  : 'ps7_init' command is executed.
07:31:46 INFO  : 'ps7_post_config' command is executed.
07:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:31:47 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:31:47 INFO  : 'configparams force-mem-access 0' command is executed.
07:31:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:31:47 INFO  : 'con' command is executed.
07:31:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:31:47 INFO  : Disconnected from the channel tcfchan#11.
07:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:40:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:40:39 INFO  : 'jtag frequency' command is executed.
07:40:39 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:40:40 INFO  : Context for 'APU' is selected.
07:40:40 INFO  : System reset is completed.
07:40:43 INFO  : 'after 3000' command is executed.
07:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:40:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:40:45 INFO  : Context for 'APU' is selected.
07:40:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:40:45 INFO  : 'configparams force-mem-access 1' command is executed.
07:40:45 INFO  : Context for 'APU' is selected.
07:40:46 INFO  : 'ps7_init' command is executed.
07:40:46 INFO  : 'ps7_post_config' command is executed.
07:40:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:40:46 INFO  : 'jtag frequency' command is executed.
07:40:46 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:40:46 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:40:46 INFO  : 'configparams force-mem-access 0' command is executed.
07:40:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:40:46 INFO  : Context for 'APU' is selected.
07:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:40:46 INFO  : System reset is completed.
07:40:46 INFO  : 'con' command is executed.
07:40:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:40:49 INFO  : 'after 3000' command is executed.
07:40:49 INFO  : Disconnected from the channel tcfchan#12.
07:40:49 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
07:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
----------------End of Script----------------

07:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:40:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:40:57 INFO  : 'jtag frequency' command is executed.
07:40:57 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:40:57 INFO  : Context for 'APU' is selected.
07:40:57 INFO  : System reset is completed.
07:41:00 INFO  : 'after 3000' command is executed.
07:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:41:03 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:41:03 INFO  : Context for 'APU' is selected.
07:41:03 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
07:41:03 INFO  : Context for 'APU' is selected.
07:41:03 INFO  : 'ps7_init' command is executed.
07:41:03 INFO  : 'ps7_post_config' command is executed.
07:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:41:03 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:41:03 INFO  : 'configparams force-mem-access 0' command is executed.
07:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:41:03 INFO  : 'con' command is executed.
07:41:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:41:03 INFO  : Disconnected from the channel tcfchan#13.
07:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:43:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:43:09 INFO  : 'jtag frequency' command is executed.
07:43:09 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:43:09 INFO  : Context for 'APU' is selected.
07:43:09 INFO  : System reset is completed.
07:43:12 INFO  : 'after 3000' command is executed.
07:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:43:14 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:43:15 INFO  : Context for 'APU' is selected.
07:43:15 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:43:15 INFO  : 'configparams force-mem-access 1' command is executed.
07:43:15 INFO  : Context for 'APU' is selected.
07:43:15 INFO  : 'ps7_init' command is executed.
07:43:15 INFO  : 'ps7_post_config' command is executed.
07:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:43:15 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:43:15 INFO  : 'configparams force-mem-access 0' command is executed.
07:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:43:15 INFO  : 'con' command is executed.
07:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:43:15 INFO  : Disconnected from the channel tcfchan#14.
07:55:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733352873620,  Project:1733351415115
07:55:05 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:55:28 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:55:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:55:32 INFO  : 
07:55:33 INFO  : Updating hardware inferred compiler options for OLED_test.
07:55:33 INFO  : Clearing existing target manager status.
07:55:33 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:55:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:55:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:56:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:56:28 INFO  : 'jtag frequency' command is executed.
07:56:28 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:56:28 INFO  : Context for 'APU' is selected.
07:56:28 INFO  : System reset is completed.
07:56:31 INFO  : 'after 3000' command is executed.
07:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:56:34 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:56:34 INFO  : Context for 'APU' is selected.
07:56:34 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:56:34 INFO  : 'configparams force-mem-access 1' command is executed.
07:56:34 INFO  : Context for 'APU' is selected.
07:56:34 INFO  : 'ps7_init' command is executed.
07:56:34 INFO  : 'ps7_post_config' command is executed.
07:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:34 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:56:34 INFO  : 'configparams force-mem-access 0' command is executed.
07:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:34 INFO  : 'con' command is executed.
07:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:56:34 INFO  : Disconnected from the channel tcfchan#15.
08:08:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733353695812,  Project:1733352873620
08:08:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:08:33 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:08:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:08:37 INFO  : 
08:08:38 INFO  : Updating hardware inferred compiler options for OLED_test.
08:08:38 INFO  : Clearing existing target manager status.
08:08:38 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
08:08:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:08:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:09:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:09:44 INFO  : 'jtag frequency' command is executed.
08:09:44 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:09:44 INFO  : Context for 'APU' is selected.
08:09:45 INFO  : System reset is completed.
08:09:48 INFO  : 'after 3000' command is executed.
08:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:09:50 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:09:50 INFO  : Context for 'APU' is selected.
08:09:50 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:09:50 INFO  : 'configparams force-mem-access 1' command is executed.
08:09:50 INFO  : Context for 'APU' is selected.
08:09:50 INFO  : 'ps7_init' command is executed.
08:09:50 INFO  : 'ps7_post_config' command is executed.
08:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:09:50 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
08:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:09:51 INFO  : 'con' command is executed.
08:09:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:09:51 INFO  : Disconnected from the channel tcfchan#16.
08:20:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733354355347,  Project:1733353695812
08:20:07 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:20:17 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:20:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:20:21 INFO  : 
08:20:22 INFO  : Updating hardware inferred compiler options for OLED_test.
08:20:22 INFO  : Clearing existing target manager status.
08:20:22 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
08:20:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:20:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:21:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:21:16 INFO  : 'jtag frequency' command is executed.
08:21:16 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:21:16 INFO  : Context for 'APU' is selected.
08:21:16 INFO  : System reset is completed.
08:21:19 INFO  : 'after 3000' command is executed.
08:21:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:21:21 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:21:21 INFO  : Context for 'APU' is selected.
08:21:21 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:21:21 INFO  : 'configparams force-mem-access 1' command is executed.
08:21:21 INFO  : Context for 'APU' is selected.
08:21:22 INFO  : 'ps7_init' command is executed.
08:21:22 INFO  : 'ps7_post_config' command is executed.
08:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:21:22 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:21:22 INFO  : 'configparams force-mem-access 0' command is executed.
08:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:21:22 INFO  : 'con' command is executed.
08:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:21:22 INFO  : Disconnected from the channel tcfchan#17.
08:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:24:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:24:50 INFO  : 'jtag frequency' command is executed.
08:24:50 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:24:50 INFO  : Context for 'APU' is selected.
08:24:50 INFO  : System reset is completed.
08:24:54 INFO  : 'after 3000' command is executed.
08:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:24:56 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:24:56 INFO  : Context for 'APU' is selected.
08:24:56 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:24:56 INFO  : 'configparams force-mem-access 1' command is executed.
08:24:56 INFO  : Context for 'APU' is selected.
08:24:56 INFO  : 'ps7_init' command is executed.
08:24:56 INFO  : 'ps7_post_config' command is executed.
08:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:56 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:24:56 INFO  : 'configparams force-mem-access 0' command is executed.
08:24:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:56 INFO  : 'con' command is executed.
08:24:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:24:56 INFO  : Disconnected from the channel tcfchan#18.
08:29:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:29:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:29:18 INFO  : 'jtag frequency' command is executed.
08:29:18 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:29:18 INFO  : Context for 'APU' is selected.
08:29:18 INFO  : System reset is completed.
08:29:21 INFO  : 'after 3000' command is executed.
08:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:29:24 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:29:24 INFO  : Context for 'APU' is selected.
08:29:24 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
08:29:24 INFO  : Context for 'APU' is selected.
08:29:24 INFO  : 'ps7_init' command is executed.
08:29:24 INFO  : 'ps7_post_config' command is executed.
08:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:29:24 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
08:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:29:24 INFO  : 'con' command is executed.
08:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:29:24 INFO  : Disconnected from the channel tcfchan#19.
08:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:30:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:30:15 INFO  : 'jtag frequency' command is executed.
08:30:15 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:30:15 INFO  : Context for 'APU' is selected.
08:30:15 INFO  : System reset is completed.
08:30:18 INFO  : 'after 3000' command is executed.
08:30:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:30:21 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:30:21 INFO  : Context for 'APU' is selected.
08:30:21 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
08:30:21 INFO  : Context for 'APU' is selected.
08:30:21 INFO  : 'ps7_init' command is executed.
08:30:21 INFO  : 'ps7_post_config' command is executed.
08:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:30:21 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:30:21 INFO  : 'configparams force-mem-access 0' command is executed.
08:30:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:30:21 INFO  : 'con' command is executed.
08:30:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:30:21 INFO  : Disconnected from the channel tcfchan#20.
10:32:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733362318211,  Project:1733354355347
10:32:16 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:32:43 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:32:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:32:47 INFO  : 
10:32:48 INFO  : Updating hardware inferred compiler options for OLED_test.
10:32:48 INFO  : Clearing existing target manager status.
10:32:48 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
10:32:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:32:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:33:21 INFO  : 'jtag frequency' command is executed.
10:33:21 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:33:21 INFO  : Context for 'APU' is selected.
10:33:21 INFO  : System reset is completed.
10:33:24 INFO  : 'after 3000' command is executed.
10:33:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:33:26 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:26 INFO  : Context for 'APU' is selected.
10:33:26 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:26 INFO  : Context for 'APU' is selected.
10:33:27 INFO  : 'ps7_init' command is executed.
10:33:27 INFO  : 'ps7_post_config' command is executed.
10:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:27 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:27 INFO  : 'con' command is executed.
10:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:33:27 INFO  : Disconnected from the channel tcfchan#21.
10:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:38:50 INFO  : 'jtag frequency' command is executed.
10:38:50 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:50 INFO  : Context for 'APU' is selected.
10:38:50 INFO  : System reset is completed.
10:38:53 INFO  : 'after 3000' command is executed.
10:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:38:55 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:38:55 INFO  : Context for 'APU' is selected.
10:38:55 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:38:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:55 INFO  : Context for 'APU' is selected.
10:38:55 INFO  : 'ps7_init' command is executed.
10:38:55 INFO  : 'ps7_post_config' command is executed.
10:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:56 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:56 INFO  : 'con' command is executed.
10:38:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:38:56 INFO  : Disconnected from the channel tcfchan#22.
10:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:39:56 INFO  : 'jtag frequency' command is executed.
10:39:56 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:56 INFO  : Context for 'APU' is selected.
10:39:56 INFO  : System reset is completed.
10:39:59 INFO  : 'after 3000' command is executed.
10:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:40:02 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:02 INFO  : Context for 'APU' is selected.
10:40:02 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:40:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:02 INFO  : Context for 'APU' is selected.
10:40:02 INFO  : 'ps7_init' command is executed.
10:40:02 INFO  : 'ps7_post_config' command is executed.
10:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:02 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:02 INFO  : 'con' command is executed.
10:40:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:40:02 INFO  : Disconnected from the channel tcfchan#23.
10:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:41:17 INFO  : 'jtag frequency' command is executed.
10:41:17 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:17 INFO  : Context for 'APU' is selected.
10:41:17 INFO  : System reset is completed.
10:41:20 INFO  : 'after 3000' command is executed.
10:41:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:41:23 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:41:23 INFO  : Context for 'APU' is selected.
10:41:23 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:41:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:23 INFO  : Context for 'APU' is selected.
10:41:23 INFO  : 'ps7_init' command is executed.
10:41:23 INFO  : 'ps7_post_config' command is executed.
10:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:23 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:23 INFO  : 'con' command is executed.
10:41:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:41:23 INFO  : Disconnected from the channel tcfchan#24.
10:52:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733363516009,  Project:1733362318211
10:52:17 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:52:19 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:52:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:52:23 INFO  : 
10:52:23 INFO  : Updating hardware inferred compiler options for OLED_test.
10:52:23 INFO  : Clearing existing target manager status.
10:52:23 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
10:52:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:52:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:52:54 INFO  : 'jtag frequency' command is executed.
10:52:54 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:54 INFO  : Context for 'APU' is selected.
10:52:54 INFO  : System reset is completed.
10:52:57 INFO  : 'after 3000' command is executed.
10:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:53:00 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:53:00 INFO  : Context for 'APU' is selected.
10:53:00 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:53:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:00 INFO  : Context for 'APU' is selected.
10:53:00 INFO  : 'ps7_init' command is executed.
10:53:00 INFO  : 'ps7_post_config' command is executed.
10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : 'con' command is executed.
10:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:53:00 INFO  : Disconnected from the channel tcfchan#25.
10:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:56:13 INFO  : 'jtag frequency' command is executed.
10:56:13 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:13 INFO  : Context for 'APU' is selected.
10:56:13 INFO  : System reset is completed.
10:56:16 INFO  : 'after 3000' command is executed.
10:56:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:56:19 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:19 INFO  : Context for 'APU' is selected.
10:56:19 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:56:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:19 INFO  : Context for 'APU' is selected.
10:56:19 INFO  : 'ps7_init' command is executed.
10:56:19 INFO  : 'ps7_post_config' command is executed.
10:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:19 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:19 INFO  : 'con' command is executed.
10:56:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:56:19 INFO  : Disconnected from the channel tcfchan#26.
10:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:58:10 INFO  : 'jtag frequency' command is executed.
10:58:10 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:10 INFO  : Context for 'APU' is selected.
10:58:10 INFO  : System reset is completed.
10:58:13 INFO  : 'after 3000' command is executed.
10:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:58:16 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:58:16 INFO  : Context for 'APU' is selected.
10:58:16 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:58:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:16 INFO  : Context for 'APU' is selected.
10:58:16 INFO  : 'ps7_init' command is executed.
10:58:16 INFO  : 'ps7_post_config' command is executed.
10:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:16 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:16 INFO  : 'con' command is executed.
10:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:58:16 INFO  : Disconnected from the channel tcfchan#27.
11:01:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:01:39 INFO  : 'jtag frequency' command is executed.
11:01:39 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:39 INFO  : Context for 'APU' is selected.
11:01:39 INFO  : System reset is completed.
11:01:42 INFO  : 'after 3000' command is executed.
11:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:01:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:01:45 INFO  : Context for 'APU' is selected.
11:01:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:45 INFO  : Context for 'APU' is selected.
11:01:45 INFO  : 'ps7_init' command is executed.
11:01:45 INFO  : 'ps7_post_config' command is executed.
11:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:45 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:45 INFO  : 'con' command is executed.
11:01:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:01:45 INFO  : Disconnected from the channel tcfchan#28.
11:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:04:10 INFO  : 'jtag frequency' command is executed.
11:04:10 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:10 INFO  : Context for 'APU' is selected.
11:04:11 INFO  : System reset is completed.
11:04:14 INFO  : 'after 3000' command is executed.
11:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:04:16 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:04:16 INFO  : Context for 'APU' is selected.
11:04:16 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:04:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:16 INFO  : Context for 'APU' is selected.
11:04:16 INFO  : 'ps7_init' command is executed.
11:04:16 INFO  : 'ps7_post_config' command is executed.
11:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:17 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:17 INFO  : 'con' command is executed.
11:04:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:04:17 INFO  : Disconnected from the channel tcfchan#29.
11:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:05:09 INFO  : 'jtag frequency' command is executed.
11:05:09 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:09 INFO  : Context for 'APU' is selected.
11:05:09 INFO  : System reset is completed.
11:05:12 INFO  : 'after 3000' command is executed.
11:05:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:05:14 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:05:14 INFO  : Context for 'APU' is selected.
11:05:14 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:14 INFO  : Context for 'APU' is selected.
11:05:14 INFO  : 'ps7_init' command is executed.
11:05:14 INFO  : 'ps7_post_config' command is executed.
11:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:15 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:15 INFO  : 'con' command is executed.
11:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:05:15 INFO  : Disconnected from the channel tcfchan#30.
11:06:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:06:05 INFO  : 'jtag frequency' command is executed.
11:06:05 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:05 INFO  : Context for 'APU' is selected.
11:06:05 INFO  : System reset is completed.
11:06:08 INFO  : 'after 3000' command is executed.
11:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:06:10 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:10 INFO  : Context for 'APU' is selected.
11:06:10 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:10 INFO  : Context for 'APU' is selected.
11:06:11 INFO  : 'ps7_init' command is executed.
11:06:11 INFO  : 'ps7_post_config' command is executed.
11:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:11 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:11 INFO  : 'con' command is executed.
11:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:06:11 INFO  : Disconnected from the channel tcfchan#31.
11:06:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:06:17 INFO  : 'jtag frequency' command is executed.
11:06:17 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:17 INFO  : Context for 'APU' is selected.
11:06:17 INFO  : System reset is completed.
11:06:20 INFO  : 'after 3000' command is executed.
11:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:06:22 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:22 INFO  : Context for 'APU' is selected.
11:06:22 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:22 INFO  : Context for 'APU' is selected.
11:06:22 INFO  : 'ps7_init' command is executed.
11:06:22 INFO  : 'ps7_post_config' command is executed.
11:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:23 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:23 INFO  : 'con' command is executed.
11:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:06:23 INFO  : Disconnected from the channel tcfchan#32.
11:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:12:03 INFO  : 'jtag frequency' command is executed.
11:12:03 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:03 INFO  : Context for 'APU' is selected.
11:12:03 INFO  : System reset is completed.
11:12:06 INFO  : 'after 3000' command is executed.
11:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:12:09 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:12:09 INFO  : Context for 'APU' is selected.
11:12:09 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:09 INFO  : Context for 'APU' is selected.
11:12:09 INFO  : 'ps7_init' command is executed.
11:12:09 INFO  : 'ps7_post_config' command is executed.
11:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:09 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:09 INFO  : 'con' command is executed.
11:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:12:09 INFO  : Disconnected from the channel tcfchan#33.
11:13:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:13:55 INFO  : 'jtag frequency' command is executed.
11:13:55 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:13:55 INFO  : Context for 'APU' is selected.
11:13:55 INFO  : System reset is completed.
11:13:58 INFO  : 'after 3000' command is executed.
11:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:14:00 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:14:00 INFO  : Context for 'APU' is selected.
11:14:01 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:14:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:01 INFO  : Context for 'APU' is selected.
11:14:01 INFO  : 'ps7_init' command is executed.
11:14:01 INFO  : 'ps7_post_config' command is executed.
11:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:01 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:01 INFO  : 'con' command is executed.
11:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:14:01 INFO  : Disconnected from the channel tcfchan#34.
11:28:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733365503043,  Project:1733363516009
11:28:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:28:23 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:28:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:28:27 INFO  : 
11:28:28 INFO  : Updating hardware inferred compiler options for OLED_test.
11:28:28 INFO  : Clearing existing target manager status.
11:28:28 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
11:28:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:28:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:28:59 INFO  : 'jtag frequency' command is executed.
11:28:59 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:28:59 INFO  : Context for 'APU' is selected.
11:28:59 INFO  : System reset is completed.
11:29:02 INFO  : 'after 3000' command is executed.
11:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:29:04 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:29:04 INFO  : Context for 'APU' is selected.
11:29:04 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:29:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:04 INFO  : Context for 'APU' is selected.
11:29:04 INFO  : 'ps7_init' command is executed.
11:29:04 INFO  : 'ps7_post_config' command is executed.
11:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:05 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:05 INFO  : 'con' command is executed.
11:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:29:05 INFO  : Disconnected from the channel tcfchan#35.
11:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:30:16 INFO  : 'jtag frequency' command is executed.
11:30:16 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:30:16 INFO  : Context for 'APU' is selected.
11:30:17 INFO  : System reset is completed.
11:30:20 INFO  : 'after 3000' command is executed.
11:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:30:22 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:30:22 INFO  : Context for 'APU' is selected.
11:30:22 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:22 INFO  : Context for 'APU' is selected.
11:30:22 INFO  : 'ps7_init' command is executed.
11:30:22 INFO  : 'ps7_post_config' command is executed.
11:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:23 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:23 INFO  : 'con' command is executed.
11:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:30:23 INFO  : Disconnected from the channel tcfchan#36.
12:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
12:25:06 INFO  : 'jtag frequency' command is executed.
12:25:06 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:06 INFO  : Context for 'APU' is selected.
12:25:07 INFO  : System reset is completed.
12:25:10 INFO  : 'after 3000' command is executed.
12:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
12:25:12 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:25:12 INFO  : Context for 'APU' is selected.
12:25:12 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:25:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:12 INFO  : Context for 'APU' is selected.
12:25:12 INFO  : 'ps7_init' command is executed.
12:25:12 INFO  : 'ps7_post_config' command is executed.
12:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:12 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:13 INFO  : 'con' command is executed.
12:25:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

12:25:13 INFO  : Disconnected from the channel tcfchan#37.
13:37:19 INFO  : Registering command handlers for SDK TCF services
13:37:20 INFO  : Launching XSCT server: xsct.bat -interactive F:\01_SoC\myOLEDrgb\myOLEDrgb.sdk\temp_xsdb_launch_script.tcl
13:37:22 INFO  : XSCT server has started successfully.
13:37:24 INFO  : Successfully done setting XSCT server connection channel  
13:37:24 INFO  : Successfully done setting SDK workspace  
13:37:24 INFO  : Processing command line option -hwspec F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf.
13:37:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:37:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733680770938,  Project:1733365503043
13:37:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf.
13:37:29 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:37:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:37:33 INFO  : 
13:37:34 INFO  : Updating hardware inferred compiler options for OLED_test.
13:37:34 INFO  : Clearing existing target manager status.
13:45:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733805561452,  Project:1733680770938
13:45:22 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:45:29 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:45:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:45:32 INFO  : 
13:45:33 INFO  : Updating hardware inferred compiler options for OLED_test.
13:45:33 INFO  : Clearing existing target manager status.
14:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:11:07 INFO  : 'jtag frequency' command is executed.
14:11:07 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:08 INFO  : Context for 'APU' is selected.
14:11:08 INFO  : System reset is completed.
14:11:11 INFO  : 'after 3000' command is executed.
14:11:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:11:14 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:15 INFO  : Context for 'APU' is selected.
14:11:15 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:16 INFO  : Context for 'APU' is selected.
14:11:16 INFO  : 'ps7_init' command is executed.
14:11:16 INFO  : 'ps7_post_config' command is executed.
14:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:16 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:16 INFO  : 'con' command is executed.
14:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:11:16 INFO  : Disconnected from the channel tcfchan#1.
14:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:11:32 INFO  : 'jtag frequency' command is executed.
14:11:32 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:32 INFO  : Context for 'APU' is selected.
14:11:32 INFO  : System reset is completed.
14:11:35 INFO  : 'after 3000' command is executed.
14:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:11:38 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:38 INFO  : Context for 'APU' is selected.
14:11:38 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:11:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:38 INFO  : Context for 'APU' is selected.
14:11:38 INFO  : 'ps7_init' command is executed.
14:11:38 INFO  : 'ps7_post_config' command is executed.
14:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:38 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:38 INFO  : 'con' command is executed.
14:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:11:38 INFO  : Disconnected from the channel tcfchan#2.
14:31:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733808694772,  Project:1733805561452
14:31:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:31:49 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:31:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:31:52 INFO  : 
14:31:53 INFO  : Updating hardware inferred compiler options for OLED_test.
14:31:53 INFO  : Clearing existing target manager status.
14:32:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:32:22 INFO  : 'jtag frequency' command is executed.
14:32:22 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:22 INFO  : Context for 'APU' is selected.
14:32:22 INFO  : System reset is completed.
14:32:25 INFO  : 'after 3000' command is executed.
14:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:32:27 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:27 INFO  : Context for 'APU' is selected.
14:32:27 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:32:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:27 INFO  : Context for 'APU' is selected.
14:32:27 INFO  : 'ps7_init' command is executed.
14:32:27 INFO  : 'ps7_post_config' command is executed.
14:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:28 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:28 INFO  : 'con' command is executed.
14:32:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:32:28 INFO  : Disconnected from the channel tcfchan#3.
14:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:34:04 INFO  : 'jtag frequency' command is executed.
14:34:04 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:04 INFO  : Context for 'APU' is selected.
14:34:04 INFO  : System reset is completed.
14:34:07 INFO  : 'after 3000' command is executed.
14:34:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:34:10 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:10 INFO  : Context for 'APU' is selected.
14:34:10 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:10 INFO  : Context for 'APU' is selected.
14:34:10 INFO  : 'ps7_init' command is executed.
14:34:10 INFO  : 'ps7_post_config' command is executed.
14:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:10 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:10 INFO  : 'con' command is executed.
14:34:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:34:10 INFO  : Disconnected from the channel tcfchan#4.
14:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:34:24 INFO  : 'jtag frequency' command is executed.
14:34:24 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:24 INFO  : Context for 'APU' is selected.
14:34:24 INFO  : System reset is completed.
14:34:27 INFO  : 'after 3000' command is executed.
14:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:34:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:30 INFO  : Context for 'APU' is selected.
14:34:30 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:30 INFO  : Context for 'APU' is selected.
14:34:30 INFO  : 'ps7_init' command is executed.
14:34:30 INFO  : 'ps7_post_config' command is executed.
14:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:30 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:30 INFO  : 'con' command is executed.
14:34:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:34:30 INFO  : Disconnected from the channel tcfchan#5.
14:34:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:34:56 INFO  : 'jtag frequency' command is executed.
14:34:56 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:56 INFO  : Context for 'APU' is selected.
14:34:56 INFO  : System reset is completed.
14:34:59 INFO  : 'after 3000' command is executed.
14:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:35:02 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:02 INFO  : Context for 'APU' is selected.
14:35:02 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:35:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:02 INFO  : Context for 'APU' is selected.
14:35:02 INFO  : 'ps7_init' command is executed.
14:35:02 INFO  : 'ps7_post_config' command is executed.
14:35:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:02 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:02 INFO  : 'con' command is executed.
14:35:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:35:02 INFO  : Disconnected from the channel tcfchan#6.
23:22:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733840512565,  Project:1733808694772
23:22:23 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:22:25 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:22:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:22:32 INFO  : 
23:22:33 INFO  : Updating hardware inferred compiler options for OLED_test.
23:22:33 INFO  : Clearing existing target manager status.
23:22:33 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
23:22:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:22:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:29:21 INFO  : 'jtag frequency' command is executed.
23:29:21 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:21 INFO  : Context for 'APU' is selected.
23:29:21 INFO  : System reset is completed.
23:29:24 INFO  : 'after 3000' command is executed.
23:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:29:26 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:29:26 INFO  : Context for 'APU' is selected.
23:29:26 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:26 INFO  : Context for 'APU' is selected.
23:29:27 INFO  : 'ps7_init' command is executed.
23:29:27 INFO  : 'ps7_post_config' command is executed.
23:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:27 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:27 INFO  : 'con' command is executed.
23:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:29:27 INFO  : Disconnected from the channel tcfchan#7.
23:56:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733842586247,  Project:1733840512565
23:56:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:56:59 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:57:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:57:02 INFO  : 
23:57:03 INFO  : Updating hardware inferred compiler options for OLED_test.
23:57:03 INFO  : Clearing existing target manager status.
23:57:03 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
23:57:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:57:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:57:54 INFO  : 'jtag frequency' command is executed.
23:57:54 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:54 INFO  : Context for 'APU' is selected.
23:57:55 INFO  : System reset is completed.
23:57:58 INFO  : 'after 3000' command is executed.
23:57:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:58:00 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:58:00 INFO  : Context for 'APU' is selected.
23:58:00 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:00 INFO  : Context for 'APU' is selected.
23:58:00 INFO  : 'ps7_init' command is executed.
23:58:00 INFO  : 'ps7_post_config' command is executed.
23:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:00 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:00 INFO  : 'con' command is executed.
23:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:58:00 INFO  : Disconnected from the channel tcfchan#8.
23:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:59:48 INFO  : 'jtag frequency' command is executed.
23:59:48 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:48 INFO  : Context for 'APU' is selected.
23:59:48 INFO  : System reset is completed.
23:59:51 INFO  : 'after 3000' command is executed.
23:59:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:59:54 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:59:54 INFO  : Context for 'APU' is selected.
23:59:54 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:54 INFO  : Context for 'APU' is selected.
23:59:54 INFO  : 'ps7_init' command is executed.
23:59:54 INFO  : 'ps7_post_config' command is executed.
23:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:54 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:54 INFO  : 'con' command is executed.
23:59:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:59:54 INFO  : Disconnected from the channel tcfchan#9.
00:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:01:21 INFO  : 'jtag frequency' command is executed.
00:01:21 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:01:21 INFO  : Context for 'APU' is selected.
00:01:21 INFO  : System reset is completed.
00:01:24 INFO  : 'after 3000' command is executed.
00:01:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:01:27 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:01:27 INFO  : Context for 'APU' is selected.
00:01:27 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:01:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:27 INFO  : Context for 'APU' is selected.
00:01:27 INFO  : 'ps7_init' command is executed.
00:01:27 INFO  : 'ps7_post_config' command is executed.
00:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:27 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:27 INFO  : 'con' command is executed.
00:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:01:27 INFO  : Disconnected from the channel tcfchan#10.
00:08:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733843284594,  Project:1733842586247
00:08:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:08:40 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:08:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:08:43 INFO  : 
00:08:44 INFO  : Updating hardware inferred compiler options for OLED_test.
00:08:44 INFO  : Clearing existing target manager status.
00:08:44 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
00:08:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:08:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:09:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:09:51 INFO  : 'jtag frequency' command is executed.
00:09:51 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:51 INFO  : Context for 'APU' is selected.
00:09:52 INFO  : System reset is completed.
00:09:55 INFO  : 'after 3000' command is executed.
00:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:09:57 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:09:57 INFO  : Context for 'APU' is selected.
00:09:57 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:09:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:57 INFO  : Context for 'APU' is selected.
00:09:57 INFO  : 'ps7_init' command is executed.
00:09:57 INFO  : 'ps7_post_config' command is executed.
00:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:57 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:58 INFO  : 'con' command is executed.
00:09:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:09:58 INFO  : Disconnected from the channel tcfchan#11.
00:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:16:08 INFO  : 'jtag frequency' command is executed.
00:16:08 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:08 INFO  : Context for 'APU' is selected.
00:16:09 INFO  : System reset is completed.
00:16:12 INFO  : 'after 3000' command is executed.
00:16:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:16:14 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:16:14 INFO  : Context for 'APU' is selected.
00:16:14 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:14 INFO  : Context for 'APU' is selected.
00:16:14 INFO  : 'ps7_init' command is executed.
00:16:14 INFO  : 'ps7_post_config' command is executed.
00:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:14 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:15 INFO  : 'con' command is executed.
00:16:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:16:15 INFO  : Disconnected from the channel tcfchan#12.
00:17:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:17:27 INFO  : 'jtag frequency' command is executed.
00:17:27 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:27 INFO  : Context for 'APU' is selected.
00:17:27 INFO  : System reset is completed.
00:17:30 INFO  : 'after 3000' command is executed.
00:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:17:32 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:17:32 INFO  : Context for 'APU' is selected.
00:17:32 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:17:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:32 INFO  : Context for 'APU' is selected.
00:17:33 INFO  : 'ps7_init' command is executed.
00:17:33 INFO  : 'ps7_post_config' command is executed.
00:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:33 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:33 INFO  : 'con' command is executed.
00:17:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:17:33 INFO  : Disconnected from the channel tcfchan#13.
00:24:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733844286889,  Project:1733843284594
00:24:58 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:25:08 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:25:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:25:12 INFO  : 
00:25:13 INFO  : Updating hardware inferred compiler options for OLED_test.
00:25:13 INFO  : Clearing existing target manager status.
00:25:13 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
00:25:13 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
00:25:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:25:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:26:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:26:19 INFO  : 'jtag frequency' command is executed.
00:26:19 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:19 INFO  : Context for 'APU' is selected.
00:26:19 INFO  : System reset is completed.
00:26:22 INFO  : 'after 3000' command is executed.
00:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:26:24 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:26:24 INFO  : Context for 'APU' is selected.
00:26:25 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:26:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:25 INFO  : Context for 'APU' is selected.
00:26:25 INFO  : 'ps7_init' command is executed.
00:26:25 INFO  : 'ps7_post_config' command is executed.
00:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:25 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:25 INFO  : 'con' command is executed.
00:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:26:25 INFO  : Disconnected from the channel tcfchan#14.
00:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:28:09 INFO  : 'jtag frequency' command is executed.
00:28:09 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:09 INFO  : Context for 'APU' is selected.
00:28:09 INFO  : System reset is completed.
00:28:12 INFO  : 'after 3000' command is executed.
00:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:28:14 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:28:14 INFO  : Context for 'APU' is selected.
00:28:14 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:14 INFO  : Context for 'APU' is selected.
00:28:15 INFO  : 'ps7_init' command is executed.
00:28:15 INFO  : 'ps7_post_config' command is executed.
00:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:15 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:15 INFO  : 'con' command is executed.
00:28:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:28:15 INFO  : Disconnected from the channel tcfchan#15.
00:34:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733844875269,  Project:1733844286889
00:34:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:34:53 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:34:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:34:57 INFO  : 
00:34:57 INFO  : Updating hardware inferred compiler options for OLED_test.
00:34:57 INFO  : Clearing existing target manager status.
00:34:57 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
00:34:58 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
00:34:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:35:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:35:52 INFO  : 'jtag frequency' command is executed.
00:35:52 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:52 INFO  : Context for 'APU' is selected.
00:35:53 INFO  : System reset is completed.
00:35:56 INFO  : 'after 3000' command is executed.
00:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:35:58 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:35:58 INFO  : Context for 'APU' is selected.
00:35:58 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:58 INFO  : Context for 'APU' is selected.
00:35:58 INFO  : 'ps7_init' command is executed.
00:35:58 INFO  : 'ps7_post_config' command is executed.
00:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:58 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:59 INFO  : 'con' command is executed.
00:35:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:35:59 INFO  : Disconnected from the channel tcfchan#16.
00:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:37:40 INFO  : 'jtag frequency' command is executed.
00:37:40 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:40 INFO  : Context for 'APU' is selected.
00:37:40 INFO  : System reset is completed.
00:37:43 INFO  : 'after 3000' command is executed.
00:37:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:37:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:37:46 INFO  : Context for 'APU' is selected.
00:37:46 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:46 INFO  : Context for 'APU' is selected.
00:37:46 INFO  : 'ps7_init' command is executed.
00:37:46 INFO  : 'ps7_post_config' command is executed.
00:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:46 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:46 INFO  : 'con' command is executed.
00:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:37:46 INFO  : Disconnected from the channel tcfchan#17.
00:43:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733845374784,  Project:1733844875269
00:43:06 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:43:09 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:43:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:43:13 INFO  : 
00:43:14 INFO  : Updating hardware inferred compiler options for OLED_test.
00:43:14 INFO  : Clearing existing target manager status.
00:43:14 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
00:43:14 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
00:43:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:43:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:43:44 INFO  : 'jtag frequency' command is executed.
00:43:44 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:44 INFO  : Context for 'APU' is selected.
00:43:44 INFO  : System reset is completed.
00:43:47 INFO  : 'after 3000' command is executed.
00:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:43:49 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:43:49 INFO  : Context for 'APU' is selected.
00:43:49 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:43:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:49 INFO  : Context for 'APU' is selected.
00:43:50 INFO  : 'ps7_init' command is executed.
00:43:50 INFO  : 'ps7_post_config' command is executed.
00:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:50 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:50 INFO  : 'con' command is executed.
00:43:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:43:50 INFO  : Disconnected from the channel tcfchan#18.
00:55:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733846138450,  Project:1733845374784
00:55:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:56:06 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:56:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:56:09 INFO  : 
00:56:10 INFO  : Updating hardware inferred compiler options for OLED_test.
00:56:10 INFO  : Clearing existing target manager status.
00:56:10 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
00:56:11 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
00:56:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:56:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:56:46 INFO  : 'jtag frequency' command is executed.
00:56:46 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:56:46 INFO  : Context for 'APU' is selected.
00:56:46 INFO  : System reset is completed.
00:56:49 INFO  : 'after 3000' command is executed.
00:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:56:52 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:56:52 INFO  : Context for 'APU' is selected.
00:56:52 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:56:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:56:52 INFO  : Context for 'APU' is selected.
00:56:52 INFO  : 'ps7_init' command is executed.
00:56:52 INFO  : 'ps7_post_config' command is executed.
00:56:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:52 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:56:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:56:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:56:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:52 INFO  : 'con' command is executed.
00:56:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:56:52 INFO  : Disconnected from the channel tcfchan#19.
00:57:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:57:29 INFO  : 'jtag frequency' command is executed.
00:57:29 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:57:29 INFO  : Context for 'APU' is selected.
00:57:29 INFO  : System reset is completed.
00:57:32 INFO  : 'after 3000' command is executed.
00:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:57:34 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:57:34 INFO  : Context for 'APU' is selected.
00:57:34 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:57:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:34 INFO  : Context for 'APU' is selected.
00:57:34 INFO  : 'ps7_init' command is executed.
00:57:34 INFO  : 'ps7_post_config' command is executed.
00:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:35 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:35 INFO  : 'con' command is executed.
00:57:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:57:35 INFO  : Disconnected from the channel tcfchan#20.
01:06:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733846767213,  Project:1733846138450
01:06:18 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:06:28 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:06:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:06:32 INFO  : 
01:06:32 INFO  : Updating hardware inferred compiler options for OLED_test.
01:06:32 INFO  : Clearing existing target manager status.
01:06:32 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
01:06:33 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
01:06:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:06:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:07:03 INFO  : 'jtag frequency' command is executed.
01:07:03 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:03 INFO  : Context for 'APU' is selected.
01:07:03 INFO  : System reset is completed.
01:07:06 INFO  : 'after 3000' command is executed.
01:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:07:08 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:07:08 INFO  : Context for 'APU' is selected.
01:07:08 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:08 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:08 INFO  : Context for 'APU' is selected.
01:07:09 INFO  : 'ps7_init' command is executed.
01:07:09 INFO  : 'ps7_post_config' command is executed.
01:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:09 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:09 INFO  : 'con' command is executed.
01:07:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:07:09 INFO  : Disconnected from the channel tcfchan#21.
01:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:08:07 INFO  : 'jtag frequency' command is executed.
01:08:07 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:07 INFO  : Context for 'APU' is selected.
01:08:07 INFO  : System reset is completed.
01:08:10 INFO  : 'after 3000' command is executed.
01:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:08:12 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:08:12 INFO  : Context for 'APU' is selected.
01:08:12 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:08:12 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:12 INFO  : Context for 'APU' is selected.
01:08:13 INFO  : 'ps7_init' command is executed.
01:08:13 INFO  : 'ps7_post_config' command is executed.
01:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:13 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:13 INFO  : 'con' command is executed.
01:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:08:13 INFO  : Disconnected from the channel tcfchan#22.
01:18:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733847476324,  Project:1733846767213
01:18:06 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:18:13 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:18:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:18:17 INFO  : 
01:18:18 INFO  : Updating hardware inferred compiler options for OLED_test.
01:18:18 INFO  : Clearing existing target manager status.
01:18:18 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
01:18:18 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
01:18:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:18:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:19:06 INFO  : 'jtag frequency' command is executed.
01:19:06 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:19:06 INFO  : Context for 'APU' is selected.
01:19:06 INFO  : System reset is completed.
01:19:09 INFO  : 'after 3000' command is executed.
01:19:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:19:12 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:19:12 INFO  : Context for 'APU' is selected.
01:19:12 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:19:12 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:12 INFO  : Context for 'APU' is selected.
01:19:12 INFO  : 'ps7_init' command is executed.
01:19:12 INFO  : 'ps7_post_config' command is executed.
01:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:12 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:19:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:19:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:12 INFO  : 'con' command is executed.
01:19:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:19:12 INFO  : Disconnected from the channel tcfchan#23.
01:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:19:39 INFO  : 'jtag frequency' command is executed.
01:19:39 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:19:39 INFO  : Context for 'APU' is selected.
01:19:39 INFO  : System reset is completed.
01:19:42 INFO  : 'after 3000' command is executed.
01:19:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:19:44 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:19:44 INFO  : Context for 'APU' is selected.
01:19:44 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:19:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:44 INFO  : Context for 'APU' is selected.
01:19:45 INFO  : 'ps7_init' command is executed.
01:19:45 INFO  : 'ps7_post_config' command is executed.
01:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:45 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:19:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:19:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:45 INFO  : 'con' command is executed.
01:19:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:19:45 INFO  : Disconnected from the channel tcfchan#24.
01:27:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733848033867,  Project:1733847476324
01:27:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:27:27 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:27:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:27:31 INFO  : 
01:27:32 INFO  : Updating hardware inferred compiler options for OLED_test.
01:27:32 INFO  : Clearing existing target manager status.
01:27:32 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
01:27:32 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
01:27:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:27:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:28:18 INFO  : 'jtag frequency' command is executed.
01:28:18 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:18 INFO  : Context for 'APU' is selected.
01:28:18 INFO  : System reset is completed.
01:28:21 INFO  : 'after 3000' command is executed.
01:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:28:23 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:28:23 INFO  : Context for 'APU' is selected.
01:28:23 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:28:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:23 INFO  : Context for 'APU' is selected.
01:28:23 INFO  : 'ps7_init' command is executed.
01:28:24 INFO  : 'ps7_post_config' command is executed.
01:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:24 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:24 INFO  : 'con' command is executed.
01:28:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:28:24 INFO  : Disconnected from the channel tcfchan#25.
01:33:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733848397170,  Project:1733848033867
01:33:30 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:33:34 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:33:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:33:38 INFO  : 
01:33:39 INFO  : Updating hardware inferred compiler options for OLED_test.
01:33:39 INFO  : Clearing existing target manager status.
01:33:39 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
01:33:39 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
01:33:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:33:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:34:10 INFO  : 'jtag frequency' command is executed.
01:34:10 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:34:10 INFO  : Context for 'APU' is selected.
01:34:10 INFO  : System reset is completed.
01:34:13 INFO  : 'after 3000' command is executed.
01:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:34:15 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:34:15 INFO  : Context for 'APU' is selected.
01:34:15 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:34:15 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:15 INFO  : Context for 'APU' is selected.
01:34:16 INFO  : 'ps7_init' command is executed.
01:34:16 INFO  : 'ps7_post_config' command is executed.
01:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:16 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:16 INFO  : 'con' command is executed.
01:34:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:34:16 INFO  : Disconnected from the channel tcfchan#26.
01:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:37:12 INFO  : 'jtag frequency' command is executed.
01:37:12 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:12 INFO  : Context for 'APU' is selected.
01:37:12 INFO  : System reset is completed.
01:37:15 INFO  : 'after 3000' command is executed.
01:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:37:18 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:37:18 INFO  : Context for 'APU' is selected.
01:37:18 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:37:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:18 INFO  : Context for 'APU' is selected.
01:37:18 INFO  : 'ps7_init' command is executed.
01:37:18 INFO  : 'ps7_post_config' command is executed.
01:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:18 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:18 INFO  : 'con' command is executed.
01:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:37:18 INFO  : Disconnected from the channel tcfchan#27.
01:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
01:38:34 INFO  : 'jtag frequency' command is executed.
01:38:34 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:34 INFO  : Context for 'APU' is selected.
01:38:34 INFO  : System reset is completed.
01:38:37 INFO  : 'after 3000' command is executed.
01:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
01:38:39 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:38:40 INFO  : Context for 'APU' is selected.
01:38:40 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:40 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:40 INFO  : Context for 'APU' is selected.
01:38:40 INFO  : 'ps7_init' command is executed.
01:38:40 INFO  : 'ps7_post_config' command is executed.
01:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:40 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:40 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:40 INFO  : 'con' command is executed.
01:38:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

01:38:40 INFO  : Disconnected from the channel tcfchan#28.
02:19:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733851166468,  Project:1733848397170
02:19:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:19:51 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:19:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:19:55 INFO  : 
02:19:56 INFO  : Updating hardware inferred compiler options for OLED_test.
02:19:56 INFO  : Clearing existing target manager status.
02:19:56 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
02:19:57 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
02:19:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:20:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:21:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:21:04 INFO  : 'jtag frequency' command is executed.
02:21:04 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:21:04 INFO  : Context for 'APU' is selected.
02:21:04 INFO  : System reset is completed.
02:21:07 INFO  : 'after 3000' command is executed.
02:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:21:10 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:21:10 INFO  : Context for 'APU' is selected.
02:21:10 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:21:10 INFO  : Context for 'APU' is selected.
02:21:10 INFO  : 'ps7_init' command is executed.
02:21:10 INFO  : 'ps7_post_config' command is executed.
02:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:10 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:10 INFO  : 'con' command is executed.
02:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:21:10 INFO  : Disconnected from the channel tcfchan#29.
02:27:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733851666823,  Project:1733851166468
02:27:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:28:02 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:28:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:28:05 INFO  : 
02:28:06 INFO  : Updating hardware inferred compiler options for OLED_test.
02:28:06 INFO  : Clearing existing target manager status.
02:28:06 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
02:28:07 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
02:28:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:28:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:29:15 INFO  : 'jtag frequency' command is executed.
02:29:15 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:29:15 INFO  : Context for 'APU' is selected.
02:29:15 INFO  : System reset is completed.
02:29:18 INFO  : 'after 3000' command is executed.
02:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:29:20 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:29:20 INFO  : Context for 'APU' is selected.
02:29:20 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:29:20 INFO  : Context for 'APU' is selected.
02:29:21 INFO  : 'ps7_init' command is executed.
02:29:21 INFO  : 'ps7_post_config' command is executed.
02:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:21 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:21 INFO  : 'con' command is executed.
02:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:29:21 INFO  : Disconnected from the channel tcfchan#30.
03:03:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733853771430,  Project:1733851666823
03:03:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:03:09 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:03:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:03:13 INFO  : 
03:03:14 INFO  : Updating hardware inferred compiler options for OLED_test.
03:03:14 INFO  : Clearing existing target manager status.
03:03:14 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:03:15 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:03:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:03:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:03:45 INFO  : 'jtag frequency' command is executed.
03:03:45 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:03:45 INFO  : Context for 'APU' is selected.
03:03:45 INFO  : System reset is completed.
03:03:48 INFO  : 'after 3000' command is executed.
03:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:03:50 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:03:51 INFO  : Context for 'APU' is selected.
03:03:51 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:03:51 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:51 INFO  : Context for 'APU' is selected.
03:03:51 INFO  : 'ps7_init' command is executed.
03:03:51 INFO  : 'ps7_post_config' command is executed.
03:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:51 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:51 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:51 INFO  : 'con' command is executed.
03:03:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:03:51 INFO  : Disconnected from the channel tcfchan#31.
03:28:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733855287161,  Project:1733853771430
03:28:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:28:27 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:28:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:28:31 INFO  : 
03:28:31 INFO  : Updating hardware inferred compiler options for OLED_test.
03:28:31 INFO  : Clearing existing target manager status.
03:28:31 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:28:32 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:28:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:28:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:29:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:29:07 INFO  : 'jtag frequency' command is executed.
03:29:07 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:29:07 INFO  : Context for 'APU' is selected.
03:29:07 INFO  : System reset is completed.
03:29:10 INFO  : 'after 3000' command is executed.
03:29:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:29:13 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:29:13 INFO  : Context for 'APU' is selected.
03:29:13 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:29:13 INFO  : 'configparams force-mem-access 1' command is executed.
03:29:13 INFO  : Context for 'APU' is selected.
03:29:13 INFO  : 'ps7_init' command is executed.
03:29:13 INFO  : 'ps7_post_config' command is executed.
03:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:13 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:29:13 INFO  : 'configparams force-mem-access 0' command is executed.
03:29:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:13 INFO  : 'con' command is executed.
03:29:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:29:13 INFO  : Disconnected from the channel tcfchan#32.
03:34:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733855657460,  Project:1733855287161
03:34:30 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:34:31 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:34:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:34:34 INFO  : 
03:34:35 INFO  : Updating hardware inferred compiler options for OLED_test.
03:34:35 INFO  : Clearing existing target manager status.
03:34:35 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:34:35 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:34:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:34:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:35:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:35:06 INFO  : 'jtag frequency' command is executed.
03:35:06 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:35:06 INFO  : Context for 'APU' is selected.
03:35:06 INFO  : System reset is completed.
03:35:09 INFO  : 'after 3000' command is executed.
03:35:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:35:11 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:35:11 INFO  : Context for 'APU' is selected.
03:35:11 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:35:11 INFO  : 'configparams force-mem-access 1' command is executed.
03:35:11 INFO  : Context for 'APU' is selected.
03:35:12 INFO  : 'ps7_init' command is executed.
03:35:12 INFO  : 'ps7_post_config' command is executed.
03:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:12 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:35:12 INFO  : 'configparams force-mem-access 0' command is executed.
03:35:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:12 INFO  : 'con' command is executed.
03:35:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:35:12 INFO  : Disconnected from the channel tcfchan#33.
03:55:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733856932836,  Project:1733855657460
03:55:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:55:48 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:55:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:55:52 INFO  : 
03:55:52 INFO  : Updating hardware inferred compiler options for OLED_test.
03:55:52 INFO  : Clearing existing target manager status.
03:55:52 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:55:53 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:55:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:55:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:56:23 INFO  : 'jtag frequency' command is executed.
03:56:23 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:56:23 INFO  : Context for 'APU' is selected.
03:56:24 INFO  : System reset is completed.
03:56:27 INFO  : 'after 3000' command is executed.
03:56:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:56:29 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:56:29 INFO  : Context for 'APU' is selected.
03:56:29 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:56:29 INFO  : 'configparams force-mem-access 1' command is executed.
03:56:29 INFO  : Context for 'APU' is selected.
03:56:29 INFO  : 'ps7_init' command is executed.
03:56:29 INFO  : 'ps7_post_config' command is executed.
03:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:29 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:56:29 INFO  : 'configparams force-mem-access 0' command is executed.
03:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:29 INFO  : 'con' command is executed.
03:56:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:56:29 INFO  : Disconnected from the channel tcfchan#34.
04:13:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733858024942,  Project:1733856932836
04:13:57 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:13:58 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:14:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:14:02 INFO  : 
04:14:03 INFO  : Updating hardware inferred compiler options for OLED_test.
04:14:03 INFO  : Clearing existing target manager status.
04:14:03 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
04:14:04 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
04:14:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:14:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:14:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:14:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:14:40 INFO  : 'jtag frequency' command is executed.
04:14:40 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:14:40 INFO  : Context for 'APU' is selected.
04:14:40 INFO  : System reset is completed.
04:14:43 INFO  : 'after 3000' command is executed.
04:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:14:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:14:45 INFO  : Context for 'APU' is selected.
04:14:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
04:14:45 INFO  : Context for 'APU' is selected.
04:14:46 INFO  : 'ps7_init' command is executed.
04:14:46 INFO  : 'ps7_post_config' command is executed.
04:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:14:46 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
04:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:14:46 INFO  : 'con' command is executed.
04:14:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:14:46 INFO  : Disconnected from the channel tcfchan#35.
04:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:15:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:15:07 INFO  : 'jtag frequency' command is executed.
04:15:07 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:15:07 INFO  : Context for 'APU' is selected.
04:15:07 INFO  : System reset is completed.
04:15:10 INFO  : 'after 3000' command is executed.
04:15:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:15:13 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:15:13 INFO  : Context for 'APU' is selected.
04:15:13 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:15:13 INFO  : 'configparams force-mem-access 1' command is executed.
04:15:13 INFO  : Context for 'APU' is selected.
04:15:13 INFO  : 'ps7_init' command is executed.
04:15:13 INFO  : 'ps7_post_config' command is executed.
04:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:15:13 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:15:13 INFO  : 'configparams force-mem-access 0' command is executed.
04:15:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:15:13 INFO  : 'con' command is executed.
04:15:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:15:13 INFO  : Disconnected from the channel tcfchan#36.
04:21:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733858491080,  Project:1733858024942
04:21:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:21:43 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:21:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:21:47 INFO  : 
04:21:48 INFO  : Updating hardware inferred compiler options for OLED_test.
04:21:48 INFO  : Clearing existing target manager status.
04:21:48 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
04:21:48 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
04:21:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:21:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:22:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:22:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:22:19 INFO  : 'jtag frequency' command is executed.
04:22:19 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:22:19 INFO  : Context for 'APU' is selected.
04:22:20 INFO  : System reset is completed.
04:22:23 INFO  : 'after 3000' command is executed.
04:22:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:22:25 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:22:25 INFO  : Context for 'APU' is selected.
04:22:25 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
04:22:25 INFO  : Context for 'APU' is selected.
04:22:25 INFO  : 'ps7_init' command is executed.
04:22:25 INFO  : 'ps7_post_config' command is executed.
04:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:22:26 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
04:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:22:26 INFO  : 'con' command is executed.
04:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:22:26 INFO  : Disconnected from the channel tcfchan#37.
04:29:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733858951528,  Project:1733858491080
04:29:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:29:27 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:29:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:29:31 INFO  : 
04:29:32 INFO  : Updating hardware inferred compiler options for OLED_test.
04:29:36 INFO  : Clearing existing target manager status.
04:29:36 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
04:29:36 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
04:29:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:30:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:30:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:30:28 INFO  : 'jtag frequency' command is executed.
04:30:28 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:30:28 INFO  : Context for 'APU' is selected.
04:30:29 INFO  : System reset is completed.
04:30:32 INFO  : 'after 3000' command is executed.
04:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:30:34 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:30:34 INFO  : Context for 'APU' is selected.
04:30:34 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
04:30:34 INFO  : Context for 'APU' is selected.
04:30:34 INFO  : 'ps7_init' command is executed.
04:30:34 INFO  : 'ps7_post_config' command is executed.
04:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:34 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:30:34 INFO  : 'configparams force-mem-access 0' command is executed.
04:30:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:35 INFO  : 'con' command is executed.
04:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:30:35 INFO  : Disconnected from the channel tcfchan#38.
04:42:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733859747943,  Project:1733858951528
04:42:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:42:43 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:42:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:42:47 INFO  : 
04:42:48 INFO  : Updating hardware inferred compiler options for OLED_test.
04:42:48 INFO  : Clearing existing target manager status.
04:42:48 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
04:42:48 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
04:42:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:42:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:43:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:43:29 INFO  : 'jtag frequency' command is executed.
04:43:29 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:43:29 INFO  : Context for 'APU' is selected.
04:43:30 INFO  : System reset is completed.
04:43:33 INFO  : 'after 3000' command is executed.
04:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:43:35 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:43:35 INFO  : Context for 'APU' is selected.
04:43:35 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:43:35 INFO  : 'configparams force-mem-access 1' command is executed.
04:43:35 INFO  : Context for 'APU' is selected.
04:43:35 INFO  : 'ps7_init' command is executed.
04:43:35 INFO  : 'ps7_post_config' command is executed.
04:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:43:36 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
04:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:43:36 INFO  : 'con' command is executed.
04:43:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:43:36 INFO  : Disconnected from the channel tcfchan#39.
04:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:43:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:43:50 INFO  : 'jtag frequency' command is executed.
04:43:50 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:43:50 INFO  : Context for 'APU' is selected.
04:43:50 INFO  : System reset is completed.
04:43:53 INFO  : 'after 3000' command is executed.
04:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:43:55 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:43:55 INFO  : Context for 'APU' is selected.
04:43:55 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
04:43:55 INFO  : Context for 'APU' is selected.
04:43:55 INFO  : 'ps7_init' command is executed.
04:43:55 INFO  : 'ps7_post_config' command is executed.
04:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:43:56 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:43:56 INFO  : 'configparams force-mem-access 0' command is executed.
04:43:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:43:56 INFO  : 'con' command is executed.
04:43:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:43:56 INFO  : Disconnected from the channel tcfchan#40.
04:48:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733860120387,  Project:1733859747943
04:48:51 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:48:54 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:48:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:48:58 INFO  : 
04:48:59 INFO  : Updating hardware inferred compiler options for OLED_test.
04:48:59 INFO  : Clearing existing target manager status.
04:48:59 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
04:49:00 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
04:49:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:49:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:49:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:49:28 INFO  : 'jtag frequency' command is executed.
04:49:28 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:49:28 INFO  : Context for 'APU' is selected.
04:49:29 INFO  : System reset is completed.
04:49:32 INFO  : 'after 3000' command is executed.
04:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:49:34 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:49:34 INFO  : Context for 'APU' is selected.
04:49:34 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:49:34 INFO  : 'configparams force-mem-access 1' command is executed.
04:49:34 INFO  : Context for 'APU' is selected.
04:49:34 INFO  : 'ps7_init' command is executed.
04:49:34 INFO  : 'ps7_post_config' command is executed.
04:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:34 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
04:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:49:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:35 INFO  : 'con' command is executed.
04:49:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:49:35 INFO  : Disconnected from the channel tcfchan#41.
04:50:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:50:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
04:50:19 INFO  : 'jtag frequency' command is executed.
04:50:19 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:50:19 INFO  : Context for 'APU' is selected.
04:50:19 INFO  : System reset is completed.
04:50:22 INFO  : 'after 3000' command is executed.
04:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
04:50:25 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:50:25 INFO  : Context for 'APU' is selected.
04:50:25 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:50:25 INFO  : 'configparams force-mem-access 1' command is executed.
04:50:25 INFO  : Context for 'APU' is selected.
04:50:25 INFO  : 'ps7_init' command is executed.
04:50:25 INFO  : 'ps7_post_config' command is executed.
04:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:50:25 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
04:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:50:25 INFO  : 'con' command is executed.
04:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

04:50:26 INFO  : Disconnected from the channel tcfchan#42.
04:59:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733860780242,  Project:1733860120387
04:59:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:59:56 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:59:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:00:00 INFO  : 
05:00:01 INFO  : Updating hardware inferred compiler options for OLED_test.
05:00:01 INFO  : Clearing existing target manager status.
05:00:01 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
05:00:01 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
05:00:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
05:00:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
05:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:00:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
05:00:31 INFO  : 'jtag frequency' command is executed.
05:00:31 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:00:31 INFO  : Context for 'APU' is selected.
05:00:31 INFO  : System reset is completed.
05:00:34 INFO  : 'after 3000' command is executed.
05:00:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
05:00:37 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:00:37 INFO  : Context for 'APU' is selected.
05:00:37 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:00:37 INFO  : 'configparams force-mem-access 1' command is executed.
05:00:37 INFO  : Context for 'APU' is selected.
05:00:37 INFO  : 'ps7_init' command is executed.
05:00:37 INFO  : 'ps7_post_config' command is executed.
05:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:00:37 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:00:37 INFO  : 'configparams force-mem-access 0' command is executed.
05:00:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:00:37 INFO  : 'con' command is executed.
05:00:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

05:00:37 INFO  : Disconnected from the channel tcfchan#43.
05:07:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733861241627,  Project:1733860780242
05:07:34 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:08:07 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
05:08:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:08:11 INFO  : 
05:08:12 INFO  : Updating hardware inferred compiler options for OLED_test.
05:08:12 INFO  : Clearing existing target manager status.
05:08:12 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
05:08:12 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
05:08:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
05:08:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
05:09:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:09:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
05:09:07 INFO  : 'jtag frequency' command is executed.
05:09:07 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:09:07 INFO  : Context for 'APU' is selected.
05:09:07 INFO  : System reset is completed.
05:09:10 INFO  : 'after 3000' command is executed.
05:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
05:09:13 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:09:13 INFO  : Context for 'APU' is selected.
05:09:13 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:09:13 INFO  : 'configparams force-mem-access 1' command is executed.
05:09:13 INFO  : Context for 'APU' is selected.
05:09:13 INFO  : 'ps7_init' command is executed.
05:09:13 INFO  : 'ps7_post_config' command is executed.
05:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:13 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:09:13 INFO  : 'configparams force-mem-access 0' command is executed.
05:09:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:13 INFO  : 'con' command is executed.
05:09:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

05:09:13 INFO  : Disconnected from the channel tcfchan#44.
05:09:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:09:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
05:09:23 INFO  : 'jtag frequency' command is executed.
05:09:23 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:09:23 INFO  : Context for 'APU' is selected.
05:09:23 INFO  : System reset is completed.
05:09:26 INFO  : 'after 3000' command is executed.
05:09:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
05:09:29 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:09:29 INFO  : Context for 'APU' is selected.
05:09:29 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:09:29 INFO  : 'configparams force-mem-access 1' command is executed.
05:09:29 INFO  : Context for 'APU' is selected.
05:09:29 INFO  : 'ps7_init' command is executed.
05:09:29 INFO  : 'ps7_post_config' command is executed.
05:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:29 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:09:29 INFO  : 'configparams force-mem-access 0' command is executed.
05:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:29 INFO  : 'con' command is executed.
05:09:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

05:09:29 INFO  : Disconnected from the channel tcfchan#45.
05:34:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733862823443,  Project:1733861241627
05:34:02 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:34:03 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
05:34:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:34:07 INFO  : 
05:34:08 INFO  : Updating hardware inferred compiler options for OLED_test.
05:34:08 INFO  : Clearing existing target manager status.
05:34:08 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
05:34:08 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
05:34:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
05:34:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
05:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:34:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
05:34:37 INFO  : 'jtag frequency' command is executed.
05:34:37 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:34:37 INFO  : Context for 'APU' is selected.
05:34:37 INFO  : System reset is completed.
05:34:40 INFO  : 'after 3000' command is executed.
05:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
05:34:42 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:34:42 INFO  : Context for 'APU' is selected.
05:34:42 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:34:42 INFO  : 'configparams force-mem-access 1' command is executed.
05:34:42 INFO  : Context for 'APU' is selected.
05:34:42 INFO  : 'ps7_init' command is executed.
05:34:42 INFO  : 'ps7_post_config' command is executed.
05:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:43 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:34:43 INFO  : 'configparams force-mem-access 0' command is executed.
05:34:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:43 INFO  : 'con' command is executed.
05:34:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

05:34:43 INFO  : Disconnected from the channel tcfchan#46.
05:41:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733863263439,  Project:1733862823443
05:41:16 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:41:20 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
05:41:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:41:23 INFO  : 
05:41:24 INFO  : Updating hardware inferred compiler options for OLED_test.
05:41:24 INFO  : Clearing existing target manager status.
05:41:24 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
05:41:24 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
05:41:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
05:41:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
05:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:42:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
05:42:30 INFO  : 'jtag frequency' command is executed.
05:42:30 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:42:30 INFO  : Context for 'APU' is selected.
05:42:30 INFO  : System reset is completed.
05:42:33 INFO  : 'after 3000' command is executed.
05:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
05:42:35 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:42:35 INFO  : Context for 'APU' is selected.
05:42:35 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:42:35 INFO  : 'configparams force-mem-access 1' command is executed.
05:42:35 INFO  : Context for 'APU' is selected.
05:42:36 INFO  : 'ps7_init' command is executed.
05:42:36 INFO  : 'ps7_post_config' command is executed.
05:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:36 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
05:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:36 INFO  : 'con' command is executed.
05:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

05:42:36 INFO  : Disconnected from the channel tcfchan#47.
05:43:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:43:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
05:43:01 INFO  : 'jtag frequency' command is executed.
05:43:01 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:43:01 INFO  : Context for 'APU' is selected.
05:43:01 INFO  : System reset is completed.
05:43:04 INFO  : 'after 3000' command is executed.
05:43:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
05:43:06 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:43:06 INFO  : Context for 'APU' is selected.
05:43:06 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
05:43:06 INFO  : Context for 'APU' is selected.
05:43:07 INFO  : 'ps7_init' command is executed.
05:43:07 INFO  : 'ps7_post_config' command is executed.
05:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:43:07 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
05:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:43:07 INFO  : 'con' command is executed.
05:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

05:43:07 INFO  : Disconnected from the channel tcfchan#48.
05:46:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733863602252,  Project:1733863263439
05:46:57 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:46:58 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
05:47:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:47:01 INFO  : 
05:47:02 INFO  : Updating hardware inferred compiler options for OLED_test.
05:47:02 INFO  : Clearing existing target manager status.
05:47:02 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
05:47:03 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
05:47:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
05:47:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
05:47:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:47:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
05:47:36 INFO  : 'jtag frequency' command is executed.
05:47:36 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:47:36 INFO  : Context for 'APU' is selected.
05:47:36 INFO  : System reset is completed.
05:47:39 INFO  : 'after 3000' command is executed.
05:47:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
05:47:41 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:47:41 INFO  : Context for 'APU' is selected.
05:47:41 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:47:41 INFO  : 'configparams force-mem-access 1' command is executed.
05:47:41 INFO  : Context for 'APU' is selected.
05:47:42 INFO  : 'ps7_init' command is executed.
05:47:42 INFO  : 'ps7_post_config' command is executed.
05:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:47:42 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:47:42 INFO  : 'configparams force-mem-access 0' command is executed.
05:47:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:47:42 INFO  : 'con' command is executed.
05:47:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

05:47:42 INFO  : Disconnected from the channel tcfchan#49.
05:47:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:48:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
05:48:00 INFO  : 'jtag frequency' command is executed.
05:48:00 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:48:00 INFO  : Context for 'APU' is selected.
05:48:00 INFO  : System reset is completed.
05:48:03 INFO  : 'after 3000' command is executed.
05:48:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
05:48:05 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:48:06 INFO  : Context for 'APU' is selected.
05:48:06 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:48:06 INFO  : 'configparams force-mem-access 1' command is executed.
05:48:06 INFO  : Context for 'APU' is selected.
05:48:06 INFO  : 'ps7_init' command is executed.
05:48:06 INFO  : 'ps7_post_config' command is executed.
05:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:48:06 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:48:06 INFO  : 'configparams force-mem-access 0' command is executed.
05:48:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:48:06 INFO  : 'con' command is executed.
05:48:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

05:48:06 INFO  : Disconnected from the channel tcfchan#50.
06:13:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733865132790,  Project:1733863602252
06:13:02 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:13:04 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:13:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:13:08 INFO  : 
06:13:09 INFO  : Updating hardware inferred compiler options for OLED_test.
06:13:09 INFO  : Clearing existing target manager status.
06:13:09 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
06:13:09 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
06:13:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:13:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:13:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
06:13:42 INFO  : 'jtag frequency' command is executed.
06:13:42 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:13:42 INFO  : Context for 'APU' is selected.
06:13:42 INFO  : System reset is completed.
06:13:45 INFO  : 'after 3000' command is executed.
06:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
06:13:47 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:13:47 INFO  : Context for 'APU' is selected.
06:13:48 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:13:48 INFO  : 'configparams force-mem-access 1' command is executed.
06:13:48 INFO  : Context for 'APU' is selected.
06:13:48 INFO  : 'ps7_init' command is executed.
06:13:48 INFO  : 'ps7_post_config' command is executed.
06:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:13:48 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
06:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

06:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:13:48 INFO  : 'con' command is executed.
06:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

06:13:48 INFO  : Disconnected from the channel tcfchan#51.
06:20:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733865607295,  Project:1733865132790
06:20:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:20:21 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:20:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:20:25 INFO  : 
06:20:26 INFO  : Updating hardware inferred compiler options for OLED_test.
06:20:26 INFO  : Clearing existing target manager status.
06:20:26 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
06:20:26 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
06:20:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:20:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:23:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
06:23:27 INFO  : 'jtag frequency' command is executed.
06:23:27 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:23:27 INFO  : Context for 'APU' is selected.
06:23:28 INFO  : System reset is completed.
06:23:31 INFO  : 'after 3000' command is executed.
06:23:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
06:23:33 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:23:33 INFO  : Context for 'APU' is selected.
06:23:33 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:23:33 INFO  : 'configparams force-mem-access 1' command is executed.
06:23:33 INFO  : Context for 'APU' is selected.
06:23:33 INFO  : 'ps7_init' command is executed.
06:23:33 INFO  : 'ps7_post_config' command is executed.
06:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:23:34 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:23:34 INFO  : 'configparams force-mem-access 0' command is executed.
06:23:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

06:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:23:34 INFO  : 'con' command is executed.
06:23:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

06:23:34 INFO  : Disconnected from the channel tcfchan#52.
06:30:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733866189706,  Project:1733865607295
06:30:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:31:19 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:31:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:31:23 INFO  : 
06:31:23 INFO  : Updating hardware inferred compiler options for OLED_test.
06:31:25 INFO  : Clearing existing target manager status.
06:31:25 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
06:31:25 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
06:31:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:31:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:32:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
06:32:48 INFO  : 'jtag frequency' command is executed.
06:32:48 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:32:48 INFO  : Context for 'APU' is selected.
06:32:48 INFO  : System reset is completed.
06:32:51 INFO  : 'after 3000' command is executed.
06:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
06:32:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:32:53 INFO  : Context for 'APU' is selected.
06:32:53 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
06:32:54 INFO  : Context for 'APU' is selected.
06:32:54 INFO  : 'ps7_init' command is executed.
06:32:54 INFO  : 'ps7_post_config' command is executed.
06:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:32:54 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:32:54 INFO  : 'configparams force-mem-access 0' command is executed.
06:32:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

06:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:32:54 INFO  : 'con' command is executed.
06:32:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

06:32:54 INFO  : Disconnected from the channel tcfchan#53.
06:43:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733866983590,  Project:1733866189706
06:43:35 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:43:51 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:43:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:43:55 INFO  : 
06:43:56 INFO  : Updating hardware inferred compiler options for OLED_test.
06:44:01 INFO  : Clearing existing target manager status.
06:44:01 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
06:44:01 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
06:44:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:44:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:44:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:44:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
06:44:59 INFO  : 'jtag frequency' command is executed.
06:44:59 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:44:59 INFO  : Context for 'APU' is selected.
06:44:59 INFO  : System reset is completed.
06:45:02 INFO  : 'after 3000' command is executed.
06:45:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
06:45:04 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:45:04 INFO  : Context for 'APU' is selected.
06:45:04 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:45:04 INFO  : 'configparams force-mem-access 1' command is executed.
06:45:04 INFO  : Context for 'APU' is selected.
06:45:05 INFO  : 'ps7_init' command is executed.
06:45:05 INFO  : 'ps7_post_config' command is executed.
06:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:45:05 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:45:05 INFO  : 'configparams force-mem-access 0' command is executed.
06:45:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

06:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:45:05 INFO  : 'con' command is executed.
06:45:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

06:45:05 INFO  : Disconnected from the channel tcfchan#54.
07:01:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733868038552,  Project:1733866983590
07:01:11 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:01:25 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:01:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:01:28 INFO  : 
07:01:29 INFO  : Updating hardware inferred compiler options for OLED_test.
07:01:52 INFO  : Clearing existing target manager status.
07:01:52 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:01:53 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:01:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:02:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:02:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:02:43 INFO  : 'jtag frequency' command is executed.
07:02:43 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:02:43 INFO  : Context for 'APU' is selected.
07:02:43 INFO  : System reset is completed.
07:02:46 INFO  : 'after 3000' command is executed.
07:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:02:48 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:02:48 INFO  : Context for 'APU' is selected.
07:02:48 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:02:48 INFO  : 'configparams force-mem-access 1' command is executed.
07:02:48 INFO  : Context for 'APU' is selected.
07:02:49 INFO  : 'ps7_init' command is executed.
07:02:49 INFO  : 'ps7_post_config' command is executed.
07:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:02:49 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:02:49 INFO  : 'configparams force-mem-access 0' command is executed.
07:02:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:02:49 INFO  : 'con' command is executed.
07:02:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:02:49 INFO  : Disconnected from the channel tcfchan#55.
07:15:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733868883766,  Project:1733868038552
07:15:02 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:15:12 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:15:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:15:16 INFO  : 
07:15:17 INFO  : Updating hardware inferred compiler options for OLED_test.
07:15:23 INFO  : Clearing existing target manager status.
07:15:23 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:15:23 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:15:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:15:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:16:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:16:20 INFO  : 'jtag frequency' command is executed.
07:16:20 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:16:20 INFO  : Context for 'APU' is selected.
07:16:20 INFO  : System reset is completed.
07:16:23 INFO  : 'after 3000' command is executed.
07:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:16:26 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:16:26 INFO  : Context for 'APU' is selected.
07:16:26 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:16:26 INFO  : 'configparams force-mem-access 1' command is executed.
07:16:26 INFO  : Context for 'APU' is selected.
07:16:26 INFO  : 'ps7_init' command is executed.
07:16:26 INFO  : 'ps7_post_config' command is executed.
07:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:16:26 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:16:26 INFO  : 'configparams force-mem-access 0' command is executed.
07:16:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:16:26 INFO  : 'con' command is executed.
07:16:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:16:26 INFO  : Disconnected from the channel tcfchan#56.
07:22:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733869351455,  Project:1733868883766
07:22:57 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:23:38 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:23:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:23:41 INFO  : 
07:23:42 INFO  : Updating hardware inferred compiler options for OLED_test.
07:23:42 INFO  : Clearing existing target manager status.
07:23:42 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:23:42 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:23:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:23:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:24:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:24:37 INFO  : 'jtag frequency' command is executed.
07:24:37 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:24:37 INFO  : Context for 'APU' is selected.
07:24:37 INFO  : System reset is completed.
07:24:40 INFO  : 'after 3000' command is executed.
07:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:24:43 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:24:43 INFO  : Context for 'APU' is selected.
07:24:43 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
07:24:43 INFO  : Context for 'APU' is selected.
07:24:43 INFO  : 'ps7_init' command is executed.
07:24:43 INFO  : 'ps7_post_config' command is executed.
07:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:24:43 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:24:43 INFO  : 'configparams force-mem-access 0' command is executed.
07:24:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:24:43 INFO  : 'con' command is executed.
07:24:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:24:43 INFO  : Disconnected from the channel tcfchan#57.
07:29:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733869742023,  Project:1733869351455
07:29:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:29:26 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:29:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:29:30 INFO  : 
07:29:31 INFO  : Updating hardware inferred compiler options for OLED_test.
07:29:35 INFO  : Clearing existing target manager status.
07:29:35 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:29:35 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:29:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:29:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:30:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:30:34 INFO  : 'jtag frequency' command is executed.
07:30:34 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:30:34 INFO  : Context for 'APU' is selected.
07:30:34 INFO  : System reset is completed.
07:30:37 INFO  : 'after 3000' command is executed.
07:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:30:40 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:30:40 INFO  : Context for 'APU' is selected.
07:30:40 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
07:30:40 INFO  : Context for 'APU' is selected.
07:30:40 INFO  : 'ps7_init' command is executed.
07:30:40 INFO  : 'ps7_post_config' command is executed.
07:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:30:40 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
07:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:30:40 INFO  : 'con' command is executed.
07:30:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:30:40 INFO  : Disconnected from the channel tcfchan#58.
07:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:30:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:30:55 INFO  : 'jtag frequency' command is executed.
07:30:55 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:30:55 INFO  : Context for 'APU' is selected.
07:30:55 INFO  : System reset is completed.
07:30:58 INFO  : 'after 3000' command is executed.
07:30:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:31:01 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:31:01 INFO  : Context for 'APU' is selected.
07:31:01 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
07:31:01 INFO  : Context for 'APU' is selected.
07:31:01 INFO  : 'ps7_init' command is executed.
07:31:01 INFO  : 'ps7_post_config' command is executed.
07:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:31:01 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:31:01 INFO  : 'configparams force-mem-access 0' command is executed.
07:31:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:31:01 INFO  : 'con' command is executed.
07:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:31:01 INFO  : Disconnected from the channel tcfchan#59.
07:36:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733870175405,  Project:1733869742023
07:36:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:36:34 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:36:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:36:38 INFO  : 
07:36:39 INFO  : Updating hardware inferred compiler options for OLED_test.
07:36:39 INFO  : Clearing existing target manager status.
07:36:39 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:36:40 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:36:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:36:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:37:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:37:36 INFO  : 'jtag frequency' command is executed.
07:37:36 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:37:36 INFO  : Context for 'APU' is selected.
07:37:36 INFO  : System reset is completed.
07:37:39 INFO  : 'after 3000' command is executed.
07:37:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:37:41 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:37:41 INFO  : Context for 'APU' is selected.
07:37:41 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
07:37:41 INFO  : Context for 'APU' is selected.
07:37:42 INFO  : 'ps7_init' command is executed.
07:37:42 INFO  : 'ps7_post_config' command is executed.
07:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:37:42 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
07:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:37:42 INFO  : 'con' command is executed.
07:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:37:42 INFO  : Disconnected from the channel tcfchan#60.
07:37:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:37:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:37:49 INFO  : 'jtag frequency' command is executed.
07:37:49 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:37:49 INFO  : Context for 'APU' is selected.
07:37:49 INFO  : System reset is completed.
07:37:52 INFO  : 'after 3000' command is executed.
07:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:37:54 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:37:54 INFO  : Context for 'APU' is selected.
07:37:55 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:37:55 INFO  : 'configparams force-mem-access 1' command is executed.
07:37:55 INFO  : Context for 'APU' is selected.
07:37:55 INFO  : 'ps7_init' command is executed.
07:37:55 INFO  : 'ps7_post_config' command is executed.
07:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:37:55 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:37:55 INFO  : 'configparams force-mem-access 0' command is executed.
07:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:37:55 INFO  : 'con' command is executed.
07:37:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:37:55 INFO  : Disconnected from the channel tcfchan#61.
07:46:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733870742053,  Project:1733870175405
07:46:39 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:49:12 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:49:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:49:16 INFO  : 
07:49:17 INFO  : Updating hardware inferred compiler options for OLED_test.
07:49:17 INFO  : Clearing existing target manager status.
07:49:17 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:49:17 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:49:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:49:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:50:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:50:58 INFO  : 'jtag frequency' command is executed.
07:50:58 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:50:58 INFO  : Context for 'APU' is selected.
07:50:58 INFO  : System reset is completed.
07:51:01 INFO  : 'after 3000' command is executed.
07:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:51:04 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:51:04 INFO  : Context for 'APU' is selected.
07:51:04 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:51:04 INFO  : 'configparams force-mem-access 1' command is executed.
07:51:04 INFO  : Context for 'APU' is selected.
07:51:04 INFO  : 'ps7_init' command is executed.
07:51:04 INFO  : 'ps7_post_config' command is executed.
07:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:51:04 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
07:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:51:04 INFO  : 'con' command is executed.
07:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:51:04 INFO  : Disconnected from the channel tcfchan#62.
07:54:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733871268298,  Project:1733870742053
07:54:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:54:48 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:54:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:54:52 INFO  : 
07:54:52 INFO  : Updating hardware inferred compiler options for OLED_test.
07:55:01 INFO  : Clearing existing target manager status.
07:55:01 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:55:01 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:55:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:55:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:56:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:56:05 INFO  : 'jtag frequency' command is executed.
07:56:05 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:56:05 INFO  : Context for 'APU' is selected.
07:56:06 INFO  : System reset is completed.
07:56:09 INFO  : 'after 3000' command is executed.
07:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:56:11 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:56:11 INFO  : Context for 'APU' is selected.
07:56:11 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
07:56:11 INFO  : Context for 'APU' is selected.
07:56:11 INFO  : 'ps7_init' command is executed.
07:56:11 INFO  : 'ps7_post_config' command is executed.
07:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:11 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:56:11 INFO  : 'configparams force-mem-access 0' command is executed.
07:56:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:11 INFO  : 'con' command is executed.
07:56:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:56:11 INFO  : Disconnected from the channel tcfchan#63.
08:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:32:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:32:00 INFO  : 'jtag frequency' command is executed.
08:32:00 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:32:00 INFO  : Context for 'APU' is selected.
08:32:01 INFO  : System reset is completed.
08:32:04 INFO  : 'after 3000' command is executed.
08:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:32:07 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:32:08 INFO  : Context for 'APU' is selected.
08:32:08 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:32:08 INFO  : 'configparams force-mem-access 1' command is executed.
08:32:09 INFO  : Context for 'APU' is selected.
08:32:09 INFO  : 'ps7_init' command is executed.
08:32:09 INFO  : 'ps7_post_config' command is executed.
08:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:32:09 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
08:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:32:09 INFO  : 'con' command is executed.
08:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:32:09 INFO  : Disconnected from the channel tcfchan#64.
08:36:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733873801377,  Project:1733871268298
08:36:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:36:55 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:36:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:36:59 INFO  : 
08:37:00 INFO  : Updating hardware inferred compiler options for OLED_test.
08:37:00 INFO  : Clearing existing target manager status.
08:37:00 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
08:37:00 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
08:37:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:37:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:37:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:37:36 INFO  : 'jtag frequency' command is executed.
08:37:36 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:37:37 INFO  : Context for 'APU' is selected.
08:37:37 INFO  : System reset is completed.
08:37:40 INFO  : 'after 3000' command is executed.
08:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:37:43 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:37:44 INFO  : Context for 'APU' is selected.
08:37:44 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:37:44 INFO  : 'configparams force-mem-access 1' command is executed.
08:37:44 INFO  : Context for 'APU' is selected.
08:37:46 INFO  : 'ps7_init' command is executed.
08:37:46 INFO  : 'ps7_post_config' command is executed.
08:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:46 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
08:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:46 INFO  : 'con' command is executed.
08:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:37:46 INFO  : Disconnected from the channel tcfchan#65.
