Information: Layer B1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer B2 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer IA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer IB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Warning: Process_scale in set_extraction_options and HALF_NODE_SCALE_FACTOR in TLUPlus cannot be used at the same time. (RCEX-087)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0093 0.0067 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.012 0.0088 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.012 0.0088 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.012 0.0088 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.012 0.0088 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00019 0.00023 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.013 0.0085 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00018 0.00021 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.0023 0.0017 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00022 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.0023 0.0017 (RCEX-011)
Information: Library Derived Cap for layer IA : 0.00025 0.00032 (RCEX-011)
Information: Library Derived Res for layer IA : 0.00011 7.1e-05 (RCEX-011)
Information: Library Derived Cap for layer IB : 0.00025 0.00032 (RCEX-011)
Information: Library Derived Res for layer IB : 0.00011 7.1e-05 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00025 0.00029 (RCEX-011)
Information: Library Derived Res for layer LB : 6.5e-06 4.6e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Horizontal Res : 0.013 0.0087 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00019 0.00022 (RCEX-011)
Information: Library Derived Vertical Res : 0.011 0.0081 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.019 0.0011 (RCEX-011)

Generating congestion map using Zroute global route ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 5673 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Cut layer CA has invalid minimum width specified
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Information: Multiple default contact SNPS_V1_8_8_32_0_SH found for layer V1. (ZRT-021)
Information: Multiple default contact SNPS_V1_17_0_32_0_HH found for layer V1. (ZRT-021)
Information: Multiple default contact SNPS_V1_17_0_0_32_HV found for layer V1. (ZRT-021)
Information: Multiple default contact SNPS_V1_0_17_0_32_VV found for layer V1. (ZRT-021)
Information: Multiple default contact SNPS_VR_8_8_32_0_SH found for layer V1. (ZRT-021)
Information: Multiple default contact SNPS_V1_8_8_8_8_SS found for layer V1. (ZRT-021)
Information: Multiple default contact SNPS_V1_3_11_32_0_VH found for layer V1. (ZRT-021)
Information: Multiple default contact SNPS_V1_11_3_32_0_HH found for layer V1. (ZRT-021)
Information: Multiple default contact SNPS_V2_8_8_0_32_SV found for layer V2. (ZRT-021)
Information: Multiple default contact SNPS_V2_17_0_0_32_HV found for layer V2. (ZRT-021)
Information: Multiple default contact SNPS_V2_17_0_32_0_HH found for layer V2. (ZRT-021)
Information: Multiple default contact SNPS_V2_0_17_0_32_VV found for layer V2. (ZRT-021)
Information: Multiple default contact SNPS_V2_8_8_32_0_SH found for layer V2. (ZRT-021)
Information: Multiple default contact SNPS_V2_8_8_8_8_SS found for layer V2. (ZRT-021)
Information: Multiple default contact SNPS_V3_8_8_32_0_SH found for layer V3. (ZRT-021)
Information: Multiple default contact SNPS_V3_17_0_32_0_HH found for layer V3. (ZRT-021)
Information: Multiple default contact SNPS_V3_0_17_32_0_VH found for layer V3. (ZRT-021)
Information: Multiple default contact SNPS_V3_0_17_0_32_VV found for layer V3. (ZRT-021)
Information: Multiple default contact SNPS_V3_8_8_25_25_SS found for layer V3. (ZRT-021)
Information: Multiple default contact SNPS_V3_8_8_8_8_SS found for layer V3. (ZRT-021)
Information: Multiple default contact SNPS_V4_8_8_0_32_SV found for layer V4. (ZRT-021)
Information: Multiple default contact SNPS_V4_17_0_32_0_HH found for layer V4. (ZRT-021)
Information: Multiple default contact SNPS_V4_0_17_0_32_VV found for layer V4. (ZRT-021)
Information: Multiple default contact SNPS_V4_17_0_0_32_HV found for layer V4. (ZRT-021)
Information: Multiple default contact SNPS_V4_8_8_32_0_SH found for layer V4. (ZRT-021)
Information: Multiple default contact SNPS_V4_8_8_8_8_SS found for layer V4. (ZRT-021)
Information: Multiple default contact SNPS_V5_8_8_32_0_SH found for layer V5. (ZRT-021)
Information: Multiple default contact SNPS_V5_17_0_32_0_HH found for layer V5. (ZRT-021)
Information: Multiple default contact SNPS_V5_0_17_32_0_VH found for layer V5. (ZRT-021)
Information: Multiple default contact SNPS_V5_0_17_0_32_VV found for layer V5. (ZRT-021)
Information: Multiple default contact SNPS_V5_8_8_25_25_SS found for layer V5. (ZRT-021)
Information: Multiple default contact SNPS_V5_8_8_8_8_SS found for layer V5. (ZRT-021)
Information: Multiple default contact SNPS_W0_40_0_0_40_HV found for layer W0. (ZRT-021)
Information: Multiple default contact SNPS_W0_40_0_40_0_HH found for layer W0. (ZRT-021)
Information: Multiple default contact SNPS_W0_0_40_0_40_VV found for layer W0. (ZRT-021)
Information: Multiple default contact SNPS_W1_0_40_40_0_VH found for layer W1. (ZRT-021)
Information: Multiple default contact SNPS_W1_40_0_40_0_HH found for layer W1. (ZRT-021)
Information: Multiple default contact SNPS_W1_0_40_0_40_VV found for layer W1. (ZRT-021)
Information: Multiple default contact SNPS_YZ_20_80_20_80_VV found for layer YZ. (ZRT-021)
Information: Multiple default contact SNPS_YZ_80_20_80_20_HH found for layer YZ. (ZRT-021)
Information: Multiple default contact SNPS_YZ_80_20_20_80_HV found for layer YZ. (ZRT-021)
Information: Multiple default contact SNPS_XA_20_80_20_80_VV found for layer XA. (ZRT-021)
Information: Multiple default contact SNPS_XA_80_20_80_20_HH found for layer XA. (ZRT-021)
Information: Multiple default contact SNPS_XA_80_20_20_80_HV found for layer XA. (ZRT-021)
Warning: Ignore pin (cell C8T28SOI_LR_TOLX5, port vdds) on layer NW. (ZRT-030)
Warning: layerNumber 1 does not exist or is out of range. (MWLIBP-311)
Warning: Ignore pin (cell C8T28SOI_LR_TOLX5, port gnds) on layer . (ZRT-030)
Warning: Pin U201/B of net n253 has no valid shapes to connect. (ZRT-100)
Warning: Pin U201/Z of net n255 has no valid shapes to connect. (ZRT-100)
Via on layer (V2) needs more than one tracks
Warning: Layer M2 pitch 0.100 may be too small: wire/via-down 0.100, wire/via-up 0.117. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (V2) needs more than one tracks
Via on layer (V3) needs more than one tracks
Warning: Layer M3 pitch 0.100 may be too small: wire/via-down 0.132, wire/via-up 0.117. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (V3) needs more than one tracks
Via on layer (V4) needs more than one tracks
Warning: Layer M4 pitch 0.100 may be too small: wire/via-down 0.132, wire/via-up 0.117. (ZRT-026)
Wire on layer (M5) needs more than one tracks
Via on layer (V4) needs more than one tracks
Via on layer (V5) needs more than one tracks
Warning: Layer M5 pitch 0.100 may be too small: wire/via-down 0.132, wire/via-up 0.117. (ZRT-026)
Wire on layer (M6) needs more than one tracks
Via on layer (V5) needs more than one tracks
Via on layer (W0) needs more than one tracks
Warning: Layer M6 pitch 0.100 may be too small: wire/via-down 0.132, wire/via-up 0.165. (ZRT-026)
Wire on layer (B1) needs more than one tracks
Via on layer (W0) needs more than one tracks
Via on layer (W1) needs more than one tracks
Warning: Layer B1 pitch 0.200 may be too small: wire/via-down 0.240, wire/via-up 0.240. (ZRT-026)
Wire on layer (B2) needs more than one tracks
Via on layer (W1) needs more than one tracks
Via on layer (YZ) needs more than one tracks
Warning: Layer B2 pitch 0.200 may be too small: wire/via-down 0.240, wire/via-up 0.410. (ZRT-026)
Via on layer (YZ) needs more than one tracks
Warning: Layer IA pitch 0.800 may be too small: wire/via-down 0.860, wire/via-up 0.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer IB pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 6.000 may be too small: wire/via-down 6.500, wire/via-up 6.000. (ZRT-026)
Warning: Standard cell pin C8T28SOI_LRP_CNHLSX4_P16/CP has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  147  Alloctr  148  Proc  187 
[End of Read DB] Total (MB): Used  154  Alloctr  155  Proc 5860 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,24.21,24.80)
Number of routing layers = 11
layer M1, dir Ver, min width = 0.05, min space = 0.05 pitch = 0.14
layer M2, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.10
layer M3, dir Ver, min width = 0.05, min space = 0.05 pitch = 0.10
layer M4, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.10
layer M5, dir Ver, min width = 0.05, min space = 0.05 pitch = 0.10
layer M6, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.10
layer B1, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B2, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer IA, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer IB, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer LB, dir Ver, min width = 4.00, min space = 2.00 pitch = 6.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  155  Alloctr  156  Proc 5860 
Net statistics:
Total number of nets     = 487
Number of nets to route  = 483
Number of single or zero port nets = 1
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Build All Nets] Total (MB): Used  155  Alloctr  156  Proc 5863 
Average gCell capacity  2.47	 on layer (1)	 M1
Average gCell capacity  1.51	 on layer (2)	 M2
Average gCell capacity  8.02	 on layer (3)	 M3
Average gCell capacity  7.95	 on layer (4)	 M4
Average gCell capacity  8.03	 on layer (5)	 M5
Average gCell capacity  7.97	 on layer (6)	 M6
Average gCell capacity  4.00	 on layer (7)	 B1
Average gCell capacity  0.00	 on layer (8)	 B2
Average gCell capacity  0.00	 on layer (9)	 IA
Average gCell capacity  0.00	 on layer (10)	 IB
Average gCell capacity  0.00	 on layer (11)	 LB
Average number of tracks per gCell 5.97	 on layer (1)	 M1
Average number of tracks per gCell 8.03	 on layer (2)	 M2
Average number of tracks per gCell 8.10	 on layer (3)	 M3
Average number of tracks per gCell 8.03	 on layer (4)	 M4
Average number of tracks per gCell 8.10	 on layer (5)	 M5
Average number of tracks per gCell 8.03	 on layer (6)	 M6
Average number of tracks per gCell 4.07	 on layer (7)	 B1
Average number of tracks per gCell 4.03	 on layer (8)	 B2
Average number of tracks per gCell 1.03	 on layer (9)	 IA
Average number of tracks per gCell 1.03	 on layer (10)	 IB
Average number of tracks per gCell 0.17	 on layer (11)	 LB
Number of gCells = 10230
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  156  Alloctr  157  Proc 5863 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    2  Proc    2 
[End of Build Data] Total (MB): Used  156  Alloctr  157  Proc 5863 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Blocked Pin Detection] Total (MB): Used  156  Alloctr  157  Proc 5865 
Information: Using 16 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  156  Alloctr  157  Proc 5865 
Initial. Routing result:
Initial. Both Dirs: Overflow =    28 Max = 2 GRCs =    41 (2.20%)
Initial. H routing: Overflow =    22 Max = 2 (GRCs =  3) GRCs =    27 (2.90%)
Initial. V routing: Overflow =     6 Max = 2 (GRCs =  1) GRCs =    14 (1.51%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
Initial. M2         Overflow =    22 Max = 2 (GRCs =  3) GRCs =    25 (2.69%)
Initial. M3         Overflow =     5 Max = 2 (GRCs =  1) GRCs =    13 (1.40%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  2) GRCs =     2 (0.22%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. IA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. IB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3143.96
Initial. Layer M1 wire length = 47.28
Initial. Layer M2 wire length = 106.59
Initial. Layer M3 wire length = 1697.44
Initial. Layer M4 wire length = 1281.25
Initial. Layer M5 wire length = 11.40
Initial. Layer M6 wire length = 0.00
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer IA wire length = 0.00
Initial. Layer IB wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 3462
Initial. Via SNPS_V1_0_17_32_0_VH count = 1131
Initial. Via SNPS_V2_17_0_0_32_HV count = 1397
Initial. Via SNPS_V3_0_17_32_0_VH count = 930
Initial. Via SNPS_V4_17_0_0_32_HV count = 4
Initial. Via SNPS_V5_0_17_32_0_VH count = 0
Initial. Via SNPS_W0_40_0_0_40_HV count = 0
Initial. Via SNPS_W1_0_40_40_0_VH count = 0
Initial. Via SNPS_YZ_20_80_20_80_VV count = 0
Initial. Via SNPS_XA_20_80_80_20_VH count = 0
Initial. Via SNPS_VV_500_500_1000_1000_SS count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  156  Alloctr  157  Proc 5866 
phase1. Routing result:
phase1. Both Dirs: Overflow =    19 Max = 2 GRCs =    23 (1.24%)
phase1. H routing: Overflow =    18 Max = 2 (GRCs =  2) GRCs =    22 (2.37%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
phase1. M2         Overflow =    18 Max = 2 (GRCs =  2) GRCs =    22 (2.37%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. IA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. IB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3152.44
phase1. Layer M1 wire length = 49.22
phase1. Layer M2 wire length = 104.08
phase1. Layer M3 wire length = 1665.66
phase1. Layer M4 wire length = 1286.62
phase1. Layer M5 wire length = 46.85
phase1. Layer M6 wire length = 0.00
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer IA wire length = 0.00
phase1. Layer IB wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 3481
phase1. Via SNPS_V1_0_17_32_0_VH count = 1130
phase1. Via SNPS_V2_17_0_0_32_HV count = 1394
phase1. Via SNPS_V3_0_17_32_0_VH count = 943
phase1. Via SNPS_V4_17_0_0_32_HV count = 14
phase1. Via SNPS_V5_0_17_32_0_VH count = 0
phase1. Via SNPS_W0_40_0_0_40_HV count = 0
phase1. Via SNPS_W1_0_40_40_0_VH count = 0
phase1. Via SNPS_YZ_20_80_20_80_VV count = 0
phase1. Via SNPS_XA_20_80_80_20_VH count = 0
phase1. Via SNPS_VV_500_500_1000_1000_SS count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Phase2 Routing] Total (MB): Used  156  Alloctr  157  Proc 5870 
phase2. Routing result:
phase2. Both Dirs: Overflow =    18 Max = 2 GRCs =    18 (0.97%)
phase2. H routing: Overflow =    18 Max = 2 (GRCs =  2) GRCs =    18 (1.94%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    18 Max = 2 (GRCs =  2) GRCs =    18 (1.94%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. IA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. IB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3153.01
phase2. Layer M1 wire length = 48.11
phase2. Layer M2 wire length = 104.09
phase2. Layer M3 wire length = 1667.25
phase2. Layer M4 wire length = 1286.71
phase2. Layer M5 wire length = 46.85
phase2. Layer M6 wire length = 0.00
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer IA wire length = 0.00
phase2. Layer IB wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 3477
phase2. Via SNPS_V1_0_17_32_0_VH count = 1127
phase2. Via SNPS_V2_17_0_0_32_HV count = 1393
phase2. Via SNPS_V3_0_17_32_0_VH count = 943
phase2. Via SNPS_V4_17_0_0_32_HV count = 14
phase2. Via SNPS_V5_0_17_32_0_VH count = 0
phase2. Via SNPS_W0_40_0_0_40_HV count = 0
phase2. Via SNPS_W1_0_40_40_0_VH count = 0
phase2. Via SNPS_YZ_20_80_20_80_VV count = 0
phase2. Via SNPS_XA_20_80_80_20_VH count = 0
phase2. Via SNPS_VV_500_500_1000_1000_SS count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Phase3 Routing] Total (MB): Used  156  Alloctr  157  Proc 5872 
phase3. Routing result:
phase3. Both Dirs: Overflow =    18 Max = 2 GRCs =    18 (0.97%)
phase3. H routing: Overflow =    18 Max = 2 (GRCs =  2) GRCs =    18 (1.94%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    18 Max = 2 (GRCs =  2) GRCs =    18 (1.94%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. IA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. IB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3153.01
phase3. Layer M1 wire length = 48.11
phase3. Layer M2 wire length = 104.08
phase3. Layer M3 wire length = 1667.25
phase3. Layer M4 wire length = 1286.71
phase3. Layer M5 wire length = 46.85
phase3. Layer M6 wire length = 0.00
phase3. Layer B1 wire length = 0.00
phase3. Layer B2 wire length = 0.00
phase3. Layer IA wire length = 0.00
phase3. Layer IB wire length = 0.00
phase3. Layer LB wire length = 0.00
phase3. Total Number of Contacts = 3477
phase3. Via SNPS_V1_0_17_32_0_VH count = 1127
phase3. Via SNPS_V2_17_0_0_32_HV count = 1393
phase3. Via SNPS_V3_0_17_32_0_VH count = 943
phase3. Via SNPS_V4_17_0_0_32_HV count = 14
phase3. Via SNPS_V5_0_17_32_0_VH count = 0
phase3. Via SNPS_W0_40_0_0_40_HV count = 0
phase3. Via SNPS_W1_0_40_40_0_VH count = 0
phase3. Via SNPS_YZ_20_80_20_80_VV count = 0
phase3. Via SNPS_XA_20_80_80_20_VH count = 0
phase3. Via SNPS_VV_500_500_1000_1000_SS count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc   12 
[End of Whole Chip Routing] Total (MB): Used  156  Alloctr  157  Proc 5872 

Congestion utilization per direction:
Average vertical track utilization   = 14.89 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 15.35 %
Peak    horizontal track utilization = 57.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  156  Alloctr  157  Proc 5872 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  149  Alloctr  150  Proc  199 
[GR: Done] Total (MB): Used  156  Alloctr  157  Proc 5872 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  147  Alloctr  148  Proc  199 
[End of Global Routing] Total (MB): Used  154  Alloctr  155  Proc 5872 
 
****************************************
Report : congestion
Design : fx_mac
Version: V-2023.12-SP5-3
Date   : Sat Aug 16 15:41:31 2025
****************************************

Both Dirs: Overflow = 18 Max = 2 (2 GRCs) GRCs = 18 (0.97%)
H routing: Overflow = 18 Max = 2 (2 GRCs) GRCs = 18  (1.94%)
V routing: Overflow = 0 Max = 0 (0 GRCs) GRCs = 0  (0.00%)
1
