{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462121514158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462121514174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 09:51:53 2016 " "Processing started: Sun May 01 09:51:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462121514174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121514174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121514174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1462121515565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ma.v 1 1 " "Found 1 design units, including 1 entities, in source file ma.v" { { "Info" "ISGN_ENTITY_NAME" "1 MA " "Found entity 1: MA" {  } { { "MA.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/MA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jmpmux.v 1 1 " "Found 1 design units, including 1 entities, in source file jmpmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 JMPmux " "Found entity 1: JMPmux" {  } { { "JMPmux.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/JMPmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amux.v 1 1 " "Found 1 design units, including 1 entities, in source file amux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Amux " "Found entity 1: Amux" {  } { { "Amux.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/Amux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminstmux.v 1 1 " "Found 1 design units, including 1 entities, in source file meminstmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInstmux " "Found entity 1: MemInstmux" {  } { { "MemInstmux.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/MemInstmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrel.v 1 1 " "Found 1 design units, including 1 entities, in source file addrel.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrel " "Found entity 1: addrel" {  } { { "addrel.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/addrel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subrel.v 1 1 " "Found 1 design units, including 1 entities, in source file subrel.v" { { "Info" "ISGN_ENTITY_NAME" "1 subrel " "Found entity 1: subrel" {  } { { "subrel.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/subrel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incr.v 1 1 " "Found 1 design units, including 1 entities, in source file incr.v" { { "Info" "ISGN_ENTITY_NAME" "1 incr " "Found entity 1: incr" {  } { { "incr.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/incr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/Accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/RF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputreg.v 1 1 " "Found 1 design units, including 1 entities, in source file outputreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputReg " "Found entity 1: outputReg" {  } { { "outputReg.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/outputReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ireg.v 1 1 " "Found 1 design units, including 1 entities, in source file ireg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IReg " "Found entity 1: IReg" {  } { { "IReg.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/IReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121544641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MRload top.v(15) " "Verilog HDL Implicit Net warning at top.v(15): created implicit net for \"MRload\"" {  } { { "top.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCload top.v(15) " "Verilog HDL Implicit Net warning at top.v(15): created implicit net for \"PCload\"" {  } { { "top.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "haltclk top.v(22) " "Verilog HDL Implicit Net warning at top.v(22): created implicit net for \"haltclk\"" {  } { { "top.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1462121544803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp1\"" {  } { { "top.v" "dp1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IReg datapath:dp1\|IReg:IR1 " "Elaborating entity \"IReg\" for hierarchy \"datapath:dp1\|IReg:IR1\"" {  } { { "datapath.v" "IR1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA datapath:dp1\|MA:MA1 " "Elaborating entity \"MA\" for hierarchy \"datapath:dp1\|MA:MA1\"" {  } { { "datapath.v" "MA1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JMPmux datapath:dp1\|JMPmux:JM1 " "Elaborating entity \"JMPmux\" for hierarchy \"datapath:dp1\|JMPmux:JM1\"" {  } { { "datapath.v" "JM1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrel datapath:dp1\|addrel:AR1 " "Elaborating entity \"addrel\" for hierarchy \"datapath:dp1\|addrel:AR1\"" {  } { { "datapath.v" "AR1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subrel datapath:dp1\|subrel:SR1 " "Elaborating entity \"subrel\" for hierarchy \"datapath:dp1\|subrel:SR1\"" {  } { { "datapath.v" "SR1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incr datapath:dp1\|incr:I1 " "Elaborating entity \"incr\" for hierarchy \"datapath:dp1\|incr:I1\"" {  } { { "datapath.v" "I1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC datapath:dp1\|PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"datapath:dp1\|PC:PC1\"" {  } { { "datapath.v" "PC1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInstmux datapath:dp1\|MemInstmux:MIM1 " "Elaborating entity \"MemInstmux\" for hierarchy \"datapath:dp1\|MemInstmux:MIM1\"" {  } { { "datapath.v" "MIM1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem datapath:dp1\|mem:MEM1 " "Elaborating entity \"mem\" for hierarchy \"datapath:dp1\|mem:MEM1\"" {  } { { "datapath.v" "MEM1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544897 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 63 mem.v(10) " "Verilog HDL warning at mem.v(10): number of words (13) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "mem.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/mem.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1462121544897 "|top|datapath:dp1|mem:MEM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Amux datapath:dp1\|Amux:AM1 " "Elaborating entity \"Amux\" for hierarchy \"datapath:dp1\|Amux:AM1\"" {  } { { "datapath.v" "AM1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator datapath:dp1\|Accumulator:ACC1 " "Elaborating entity \"Accumulator\" for hierarchy \"datapath:dp1\|Accumulator:ACC1\"" {  } { { "datapath.v" "ACC1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF datapath:dp1\|RF:RF1 " "Elaborating entity \"RF\" for hierarchy \"datapath:dp1\|RF:RF1\"" {  } { { "datapath.v" "RF1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:dp1\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"datapath:dp1\|ALU:ALU1\"" {  } { { "datapath.v" "ALU1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter datapath:dp1\|Shifter:SH1 " "Elaborating entity \"Shifter\" for hierarchy \"datapath:dp1\|Shifter:SH1\"" {  } { { "datapath.v" "SH1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputReg datapath:dp1\|outputReg:OR1 " "Elaborating entity \"outputReg\" for hierarchy \"datapath:dp1\|outputReg:OR1\"" {  } { { "datapath.v" "OR1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c1 " "Elaborating entity \"controller\" for hierarchy \"controller:c1\"" {  } { { "top.v" "c1" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst controller.v(13) " "Verilog HDL or VHDL warning at controller.v(13): object \"rst\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 controller.v(32) " "Verilog HDL assignment warning at controller.v(32): truncated value with size 3 to match size of target (1)" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(99) " "Verilog HDL Case Statement warning at controller.v(99): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 99 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(139) " "Verilog HDL Case Statement warning at controller.v(139): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate controller.v(23) " "Verilog HDL Always Construct warning at controller.v(23): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop controller.v(23) " "Verilog HDL Always Construct warning at controller.v(23): inferring latch(es) for variable \"stop\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JMPsel controller.v(23) " "Verilog HDL Always Construct warning at controller.v(23): inferring latch(es) for variable \"JMPsel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Asel controller.v(23) " "Verilog HDL Always Construct warning at controller.v(23): inferring latch(es) for variable \"Asel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Asel\[0\] controller.v(23) " "Inferred latch for \"Asel\[0\]\" at controller.v(23)" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Asel\[1\] controller.v(23) " "Inferred latch for \"Asel\[1\]\" at controller.v(23)" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMPsel\[0\] controller.v(23) " "Inferred latch for \"JMPsel\[0\]\" at controller.v(23)" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMPsel\[1\] controller.v(23) " "Inferred latch for \"JMPsel\[1\]\" at controller.v(23)" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544928 "|top|controller:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop controller.v(23) " "Inferred latch for \"stop\" at controller.v(23)" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544944 "|top|controller:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.100 controller.v(23) " "Inferred latch for \"nstate.100\" at controller.v(23)" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544944 "|top|controller:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.011 controller.v(23) " "Inferred latch for \"nstate.011\" at controller.v(23)" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544944 "|top|controller:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.010 controller.v(23) " "Inferred latch for \"nstate.010\" at controller.v(23)" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544944 "|top|controller:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.001 controller.v(23) " "Inferred latch for \"nstate.001\" at controller.v(23)" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544944 "|top|controller:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.000 controller.v(23) " "Inferred latch for \"nstate.000\" at controller.v(23)" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121544944 "|top|controller:c1"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "datapath:dp1\|RF:RF1\|RegFile_rtl_0 " "Inferred RAM node \"datapath:dp1\|RF:RF1\|RegFile_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1462121546762 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp1\|mem:MEM1\|RAM " "RAM logic \"datapath:dp1\|mem:MEM1\|RAM\" is uninferred due to asynchronous read logic" {  } { { "mem.v" "RAM" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/mem.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1462121546762 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1462121546762 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/db/Final_Project.ram0_mem_1c3ed.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Tyler/Documents/School/CPE 300/FinalProject/db/Final_Project.ram0_mem_1c3ed.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1462121547090 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp1\|RF:RF1\|RegFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp1\|RF:RF1\|RegFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462121547592 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1462121547592 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1462121547592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp1\|RF:RF1\|altsyncram:RegFile_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp1\|RF:RF1\|altsyncram:RegFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121549015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp1\|RF:RF1\|altsyncram:RegFile_rtl_0 " "Instantiated megafunction \"datapath:dp1\|RF:RF1\|altsyncram:RegFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462121549031 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462121549031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/db/altsyncram_edi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462121549343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121549343 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1462121550039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c1\|stop " "Latch controller:c1\|stop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c1\|state.010 " "Ports D and ENA on the latch are fed by the same signal controller:c1\|state.010" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462121550117 ""}  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462121550117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c1\|Asel\[1\] " "Latch controller:c1\|Asel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c1\|state.011 " "Ports D and ENA on the latch are fed by the same signal controller:c1\|state.011" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462121550117 ""}  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462121550117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c1\|Asel\[0\] " "Latch controller:c1\|Asel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp1\|IReg:IR1\|InstrReg\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp1\|IReg:IR1\|InstrReg\[7\]" {  } { { "IReg.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/IReg.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462121550117 ""}  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462121550117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c1\|nstate.010_346 " "Latch controller:c1\|nstate.010_346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c1\|state.001 " "Ports D and ENA on the latch are fed by the same signal controller:c1\|state.001" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462121550117 ""}  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462121550117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c1\|JMPsel\[1\] " "Latch controller:c1\|JMPsel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c1\|state.010 " "Ports D and ENA on the latch are fed by the same signal controller:c1\|state.010" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462121550117 ""}  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462121550117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c1\|JMPsel\[0\] " "Latch controller:c1\|JMPsel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c1\|state.010 " "Ports D and ENA on the latch are fed by the same signal controller:c1\|state.010" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462121550117 ""}  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462121550117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c1\|nstate.100_320 " "Latch controller:c1\|nstate.100_320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp1\|IReg:IR1\|InstrReg\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp1\|IReg:IR1\|InstrReg\[4\]" {  } { { "IReg.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/IReg.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462121550117 ""}  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462121550117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c1\|nstate.011_333 " "Latch controller:c1\|nstate.011_333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp1\|IReg:IR1\|InstrReg\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp1\|IReg:IR1\|InstrReg\[4\]" {  } { { "IReg.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/IReg.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462121550117 ""}  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462121550117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c1\|nstate.001_359 " "Latch controller:c1\|nstate.001_359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c1\|state.001 " "Ports D and ENA on the latch are fed by the same signal controller:c1\|state.001" {  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462121550117 ""}  } { { "controller.v" "" { Text "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462121550117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1462121551317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1462121553188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1462121556162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462121556162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1015 " "Implemented 1015 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1462121558510 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1462121558510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "988 " "Implemented 988 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1462121558510 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1462121558510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1462121558510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462121558666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 09:52:38 2016 " "Processing ended: Sun May 01 09:52:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462121558666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462121558666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462121558666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1462121558666 ""}
