INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
