Time	 a b | AND XOR
----------------
100	 0 0 | 00
200	 0 1 | 01
300	 1 0 | 01
400	 1 1 | 10
500	 0 0 | 00
600	 0 1 | 01
700	 1 0 | 01
800	 1 1 | 10
Testbench finished!
- test/tb.sv:42: Verilog $finish
