Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: my_FCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "my_FCPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "my_FCPU"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : my_FCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\0_FPGA_2018\CPU_FPGA\my_FCPU_change\UnBounceBB.v" into library work
Parsing module <UnBounceBB>.
Analyzing Verilog file "D:\0_FPGA_2018\CPU_FPGA\my_FCPU_change\deviefive.v" into library work
Parsing module <deviefive>.
Analyzing Verilog file "D:\0_FPGA_2018\CPU_FPGA\my_FCPU_change\BRAMBlock.v" into library work
Parsing module <RAM8>.
Analyzing Verilog file "D:\0_FPGA_2018\CPU_FPGA\my_FCPU_change\my_FCPU.v" into library work
Parsing module <my_FCPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <my_FCPU>.

Elaborating module <RAM8>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="TRUE",EN_RSTRAM_B="TRUE",INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,INIT_00=256'b0101000010000000000100110000000000010010000000000001000100000000000100000010101101101101001111100001000100101110110100000010101001101101001111011101000100101010100100000000000000,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=256'b0,INIT_0B=256'b0,INIT_0C=256'b0,INIT_0D=256'b0,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b0,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_1
8=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INIT_A=36'b0,INIT_B=36'b0,INIT_FILE="NONE",RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",SRVAL_A=36'b0,SRVAL_B=36'b0,WRITE_MODE_A="WRITE_FIRST",WRITE_MODE_B="WRITE_FIRST")>.
WARNING:HDLCompiler:189 - "D:\0_FPGA_2018\CPU_FPGA\my_FCPU_change\BRAMBlock.v" Line 134: Size mismatch in connection of port <DOA>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:\0_FPGA_2018\CPU_FPGA\my_FCPU_change\BRAMBlock.v" Line 137: Size mismatch in connection of port <DOB>. Formal port size is 32-bit while actual signal size is 8-bit.

Elaborating module <deviefive>.

Elaborating module <UnBounceBB>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <my_FCPU>.
    Related source file is "D:\0_FPGA_2018\CPU_FPGA\my_FCPU_change\my_FCPU.v".
WARNING:Xst:2999 - Signal 'digits_rom', unconnected in block 'my_FCPU', is tied to its initial value.
    Found 16x7-bit single-port Read Only RAM <Mram_digits_rom> for signal <digits_rom>.
    Found 1-bit register for signal <readyCPU>.
    Found 1-bit register for signal <TTtrg>.
    Found 8-bit register for signal <PC>.
    Found 8-bit register for signal <IRcomm>.
    Found 1-bit register for signal <pls>.
    Found 3-bit register for signal <FLAG>.
    Found 8-bit register for signal <RFile<0>>.
    Found 8-bit register for signal <RFile<1>>.
    Found 8-bit register for signal <RFile<2>>.
    Found 8-bit register for signal <RFile<3>>.
    Found 4-bit register for signal <row>.
    Found 8-bit adder for signal <PC_adder> created at line 100.
    Found 9-bit adder for signal <n0254> created at line 107.
    Found 32-bit adder for signal <n0258> created at line 108.
    Found 32-bit adder for signal <n0192> created at line 108.
    Found 4-bit shifter logical left for signal <DCWR> created at line 93
    Found 8x8-bit multiplier for signal <n0193> created at line 109.
    Found 8-bit 8-to-1 multiplexer for signal <SourceC> created at line 139.
    Found 8-bit 4-to-1 multiplexer for signal <RA[1]_RFile[3][7]_wide_mux_77_OUT> created at line 182.
    Found 8-bit 4-to-1 multiplexer for signal <SRCA> created at line 80.
    Found 8-bit 4-to-1 multiplexer for signal <SRCB> created at line 81.
    Found 4-bit 4-to-1 multiplexer for signal <Digit1> created at line 161.
    Found 4-bit 4-to-1 multiplexer for signal <Digit2> created at line 162.
    Found 4-bit 4-to-1 multiplexer for signal <Digit3> created at line 163.
    Found 4-bit 4-to-1 multiplexer for signal <Digit4> created at line 164.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <my_FCPU> synthesized.

Synthesizing Unit <RAM8>.
    Related source file is "D:\0_FPGA_2018\CPU_FPGA\my_FCPU_change\BRAMBlock.v".
    Summary:
	no macro.
Unit <RAM8> synthesized.

Synthesizing Unit <deviefive>.
    Related source file is "D:\0_FPGA_2018\CPU_FPGA\my_FCPU_change\deviefive.v".
    Found 1-bit register for signal <cnt<1>>.
    Found 1-bit register for signal <cnt<2>>.
    Found 1-bit register for signal <cnt<3>>.
    Found 1-bit register for signal <cnt<4>>.
    Found 1-bit register for signal <cnt<5>>.
    Found 1-bit register for signal <cnt<6>>.
    Found 1-bit register for signal <cnt<7>>.
    Found 1-bit register for signal <cnt<8>>.
    Found 1-bit register for signal <cnt<9>>.
    Found 1-bit register for signal <cnt<10>>.
    Found 1-bit register for signal <cnt<11>>.
    Found 1-bit register for signal <cnt<12>>.
    Found 1-bit register for signal <cnt<13>>.
    Found 1-bit register for signal <cnt<14>>.
    Found 1-bit register for signal <cnt<15>>.
    Found 1-bit register for signal <cnt<16>>.
    Found 1-bit register for signal <cnt<17>>.
    Found 1-bit register for signal <cnt<18>>.
    Found 1-bit register for signal <cnt<19>>.
    Found 1-bit register for signal <cnt<20>>.
    Found 1-bit register for signal <cnt<21>>.
    Found 1-bit register for signal <cnt<22>>.
    Found 1-bit register for signal <cnt<23>>.
    Found 1-bit register for signal <cnt<24>>.
    Found 1-bit register for signal <cnt<25>>.
    Found 1-bit register for signal <cnt<0>>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <deviefive> synthesized.

Synthesizing Unit <UnBounceBB>.
    Related source file is "D:\0_FPGA_2018\CPU_FPGA\my_FCPU_change\UnBounceBB.v".
        STAGE = 10
    Found 1-bit register for signal <deb>.
    Found 10-bit register for signal <chain>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <UnBounceBB> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 41
 1-bit register                                        : 31
 10-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 6
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch readyCPU hinder the constant cleaning in the block my_FCPU.
   You should achieve better results by setting this init to 1.

Synthesizing (advanced) Unit <my_FCPU>.
The following registers are absorbed into accumulator <PC>: 1 register on signal <PC>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digits_rom> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Connect_MUX>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <my_FCPU> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 8-bit adder carry in                                  : 1
 9-bit adder                                           : 1
# Accumulators                                         : 1
 8-bit up loadable accumulator                         : 1
# Registers                                            : 98
 Flip-Flops                                            : 98
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch readyCPU hinder the constant cleaning in the block my_FCPU.
   You should achieve better results by setting this init to 1.

Optimizing unit <my_FCPU> ...

Optimizing unit <deviefive> ...

Optimizing unit <UnBounceBB> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block my_FCPU, actual ratio is 4.
FlipFlop IRcomm_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <my_FCPU> :
	Found 2-bit shift register for signal <ubnc_b/chain_1>.
	Found 2-bit shift register for signal <ubnc_a/chain_1>.
Unit <my_FCPU> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : my_FCPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 240
#      GND                         : 1
#      INV                         : 28
#      LUT2                        : 20
#      LUT3                        : 16
#      LUT4                        : 11
#      LUT5                        : 13
#      LUT6                        : 99
#      MUXCY                       : 22
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 105
#      FD                          : 51
#      FDE                         : 54
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 2
#      OBUF                        : 15
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             105  out of  11440     0%  
 Number of Slice LUTs:                  189  out of   5720     3%  
    Number used as Logic:               187  out of   5720     3%  
    Number used as Memory:                2  out of   1440     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    224
   Number with an unused Flip Flop:     119  out of    224    53%  
   Number with an unused LUT:            35  out of    224    15%  
   Number of fully used LUT-FF pairs:    70  out of    224    31%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    102    17%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fvDev/cnt_25                       | BUFG                   | 56    |
fvDev/cnt_17                       | NONE(row_0)            | 5     |
fvDev/cnt_24                       | NONE(fvDev/cnt_25)     | 1     |
fvDev/cnt_23                       | NONE(fvDev/cnt_24)     | 1     |
fvDev/cnt_22                       | NONE(fvDev/cnt_23)     | 1     |
fvDev/cnt_21                       | NONE(fvDev/cnt_22)     | 1     |
fvDev/cnt_20                       | NONE(fvDev/cnt_21)     | 1     |
fvDev/cnt_19                       | NONE(fvDev/cnt_20)     | 1     |
fvDev/cnt_18                       | NONE(fvDev/cnt_19)     | 1     |
fvDev/cnt_16                       | NONE(fvDev/cnt_17)     | 1     |
fvDev/cnt_15                       | NONE(fvDev/cnt_16)     | 1     |
fvDev/cnt_14                       | BUFG                   | 23    |
fvDev/cnt_13                       | NONE(fvDev/cnt_14)     | 1     |
fvDev/cnt_12                       | NONE(fvDev/cnt_13)     | 1     |
fvDev/cnt_11                       | NONE(fvDev/cnt_12)     | 1     |
fvDev/cnt_10                       | NONE(fvDev/cnt_11)     | 1     |
fvDev/cnt_9                        | NONE(fvDev/cnt_10)     | 1     |
fvDev/cnt_8                        | NONE(fvDev/cnt_9)      | 1     |
fvDev/cnt_7                        | NONE(fvDev/cnt_8)      | 1     |
fvDev/cnt_6                        | NONE(fvDev/cnt_7)      | 1     |
fvDev/cnt_5                        | NONE(fvDev/cnt_6)      | 1     |
fvDev/cnt_4                        | NONE(fvDev/cnt_5)      | 1     |
fvDev/cnt_3                        | NONE(fvDev/cnt_4)      | 1     |
fvDev/cnt_2                        | NONE(fvDev/cnt_3)      | 1     |
fvDev/cnt_1                        | NONE(fvDev/cnt_2)      | 1     |
fvDev/cnt_0                        | NONE(fvDev/cnt_1)      | 1     |
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.656ns (Maximum Frequency: 115.521MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: 11.742ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_17'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_18 (FF)
  Destination:       fvDev/cnt_18 (FF)
  Source Clock:      fvDev/cnt_17 rising
  Destination Clock: fvDev/cnt_17 rising

  Data Path: fvDev/cnt_18 to fvDev/cnt_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_18 (fvDev/cnt_18)
     INV:I->O              1   0.206   0.579  fvDev/cnt[18]_INV_60_o1_INV_0 (fvDev/cnt[18]_INV_60_o)
     FD:D                      0.102          fvDev/cnt_18
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_25'
  Clock period: 8.656ns (frequency: 115.521MHz)
  Total number of paths / destination ports: 13483 / 134
-------------------------------------------------------------------------
Delay:               8.656ns (Levels of Logic = 5)
  Source:            R0_4 (FF)
  Destination:       FLAG_2 (FF)
  Source Clock:      fvDev/cnt_25 falling
  Destination Clock: fvDev/cnt_25 falling

  Data Path: R0_4 to FLAG_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   1.079  R0_4 (R0_4)
     LUT6:I0->O            6   0.203   0.744  SRCA<4>1 (SRCA<4>)
     DSP48A1:B4->M6        1   3.364   0.580  Mmult_n0193 (n0193<6>)
     LUT6:I5->O            5   0.205   0.943  Mmux_SourceC34 (SourceC<6>)
     LUT3:I0->O            1   0.205   0.580  Z_SW0_SW0 (N25)
     LUT6:I5->O            2   0.205   0.000  Z (DATA_OUT_13_OBUF)
     FDE:D                     0.102          FLAG_2
    ----------------------------------------
    Total                      8.656ns (4.731ns logic, 3.925ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_24'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            fvDev/cnt_25 (FF)
  Destination:       fvDev/cnt_25 (FF)
  Source Clock:      fvDev/cnt_24 rising
  Destination Clock: fvDev/cnt_24 rising

  Data Path: fvDev/cnt_25 to fvDev/cnt_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  fvDev/cnt_25 (fvDev/cnt_25)
     INV:I->O              1   0.206   0.579  fvDev/cnt_25_BUFG_LUT1_INV_0 (fvDev/cnt_25_BUFG_LUT1)
     FD:D                      0.102          fvDev/cnt_25
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_23'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_24 (FF)
  Destination:       fvDev/cnt_24 (FF)
  Source Clock:      fvDev/cnt_23 rising
  Destination Clock: fvDev/cnt_23 rising

  Data Path: fvDev/cnt_24 to fvDev/cnt_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_24 (fvDev/cnt_24)
     INV:I->O              1   0.206   0.579  fvDev/cnt[24]_INV_66_o1_INV_0 (fvDev/cnt[24]_INV_66_o)
     FD:D                      0.102          fvDev/cnt_24
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_22'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_23 (FF)
  Destination:       fvDev/cnt_23 (FF)
  Source Clock:      fvDev/cnt_22 rising
  Destination Clock: fvDev/cnt_22 rising

  Data Path: fvDev/cnt_23 to fvDev/cnt_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_23 (fvDev/cnt_23)
     INV:I->O              1   0.206   0.579  fvDev/cnt[23]_INV_65_o1_INV_0 (fvDev/cnt[23]_INV_65_o)
     FD:D                      0.102          fvDev/cnt_23
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_21'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_22 (FF)
  Destination:       fvDev/cnt_22 (FF)
  Source Clock:      fvDev/cnt_21 rising
  Destination Clock: fvDev/cnt_21 rising

  Data Path: fvDev/cnt_22 to fvDev/cnt_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_22 (fvDev/cnt_22)
     INV:I->O              1   0.206   0.579  fvDev/cnt[22]_INV_64_o1_INV_0 (fvDev/cnt[22]_INV_64_o)
     FD:D                      0.102          fvDev/cnt_22
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_20'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_21 (FF)
  Destination:       fvDev/cnt_21 (FF)
  Source Clock:      fvDev/cnt_20 rising
  Destination Clock: fvDev/cnt_20 rising

  Data Path: fvDev/cnt_21 to fvDev/cnt_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_21 (fvDev/cnt_21)
     INV:I->O              1   0.206   0.579  fvDev/cnt[21]_INV_63_o1_INV_0 (fvDev/cnt[21]_INV_63_o)
     FD:D                      0.102          fvDev/cnt_21
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_19'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_20 (FF)
  Destination:       fvDev/cnt_20 (FF)
  Source Clock:      fvDev/cnt_19 rising
  Destination Clock: fvDev/cnt_19 rising

  Data Path: fvDev/cnt_20 to fvDev/cnt_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_20 (fvDev/cnt_20)
     INV:I->O              1   0.206   0.579  fvDev/cnt[20]_INV_62_o1_INV_0 (fvDev/cnt[20]_INV_62_o)
     FD:D                      0.102          fvDev/cnt_20
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_18'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_19 (FF)
  Destination:       fvDev/cnt_19 (FF)
  Source Clock:      fvDev/cnt_18 rising
  Destination Clock: fvDev/cnt_18 rising

  Data Path: fvDev/cnt_19 to fvDev/cnt_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_19 (fvDev/cnt_19)
     INV:I->O              1   0.206   0.579  fvDev/cnt[19]_INV_61_o1_INV_0 (fvDev/cnt[19]_INV_61_o)
     FD:D                      0.102          fvDev/cnt_19
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_16'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            fvDev/cnt_17 (FF)
  Destination:       fvDev/cnt_17 (FF)
  Source Clock:      fvDev/cnt_16 rising
  Destination Clock: fvDev/cnt_16 rising

  Data Path: fvDev/cnt_17 to fvDev/cnt_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  fvDev/cnt_17 (fvDev/cnt_17)
     INV:I->O              1   0.206   0.579  fvDev/cnt[17]_INV_59_o1_INV_0 (fvDev/cnt[17]_INV_59_o)
     FD:D                      0.102          fvDev/cnt_17
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_15'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_16 (FF)
  Destination:       fvDev/cnt_16 (FF)
  Source Clock:      fvDev/cnt_15 rising
  Destination Clock: fvDev/cnt_15 rising

  Data Path: fvDev/cnt_16 to fvDev/cnt_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_16 (fvDev/cnt_16)
     INV:I->O              1   0.206   0.579  fvDev/cnt[16]_INV_58_o1_INV_0 (fvDev/cnt[16]_INV_58_o)
     FD:D                      0.102          fvDev/cnt_16
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_14'
  Clock period: 3.203ns (frequency: 312.212MHz)
  Total number of paths / destination ports: 57 / 21
-------------------------------------------------------------------------
Delay:               3.203ns (Levels of Logic = 3)
  Source:            ubnc_b/chain_6 (FF)
  Destination:       ubnc_b/deb (FF)
  Source Clock:      fvDev/cnt_14 falling
  Destination Clock: fvDev/cnt_14 falling

  Data Path: ubnc_b/chain_6 to ubnc_b/deb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  ubnc_b/chain_6 (ubnc_b/chain_6)
     LUT4:I1->O            1   0.205   0.580  ubnc_b/out_SW0 (N12)
     LUT6:I5->O            1   0.205   0.580  ubnc_b/out (ubnc_b/chain[9]_reduce_and_2_o)
     LUT6:I5->O            1   0.205   0.000  ubnc_b/deb_rstpot (ubnc_b/deb_rstpot)
     FD:D                      0.102          ubnc_b/deb
    ----------------------------------------
    Total                      3.203ns (1.164ns logic, 2.039ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_13'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            fvDev/cnt_14 (FF)
  Destination:       fvDev/cnt_14 (FF)
  Source Clock:      fvDev/cnt_13 rising
  Destination Clock: fvDev/cnt_13 rising

  Data Path: fvDev/cnt_14 to fvDev/cnt_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  fvDev/cnt_14 (fvDev/cnt_14)
     INV:I->O              1   0.206   0.579  fvDev/cnt_14_BUFG_LUT1_INV_0 (fvDev/cnt_14_BUFG_LUT1)
     FD:D                      0.102          fvDev/cnt_14
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_12'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_13 (FF)
  Destination:       fvDev/cnt_13 (FF)
  Source Clock:      fvDev/cnt_12 rising
  Destination Clock: fvDev/cnt_12 rising

  Data Path: fvDev/cnt_13 to fvDev/cnt_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_13 (fvDev/cnt_13)
     INV:I->O              1   0.206   0.579  fvDev/cnt[13]_INV_55_o1_INV_0 (fvDev/cnt[13]_INV_55_o)
     FD:D                      0.102          fvDev/cnt_13
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_11'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_12 (FF)
  Destination:       fvDev/cnt_12 (FF)
  Source Clock:      fvDev/cnt_11 rising
  Destination Clock: fvDev/cnt_11 rising

  Data Path: fvDev/cnt_12 to fvDev/cnt_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_12 (fvDev/cnt_12)
     INV:I->O              1   0.206   0.579  fvDev/cnt[12]_INV_54_o1_INV_0 (fvDev/cnt[12]_INV_54_o)
     FD:D                      0.102          fvDev/cnt_12
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_10'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_11 (FF)
  Destination:       fvDev/cnt_11 (FF)
  Source Clock:      fvDev/cnt_10 rising
  Destination Clock: fvDev/cnt_10 rising

  Data Path: fvDev/cnt_11 to fvDev/cnt_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_11 (fvDev/cnt_11)
     INV:I->O              1   0.206   0.579  fvDev/cnt[11]_INV_53_o1_INV_0 (fvDev/cnt[11]_INV_53_o)
     FD:D                      0.102          fvDev/cnt_11
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_9'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_10 (FF)
  Destination:       fvDev/cnt_10 (FF)
  Source Clock:      fvDev/cnt_9 rising
  Destination Clock: fvDev/cnt_9 rising

  Data Path: fvDev/cnt_10 to fvDev/cnt_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_10 (fvDev/cnt_10)
     INV:I->O              1   0.206   0.579  fvDev/cnt[10]_INV_52_o1_INV_0 (fvDev/cnt[10]_INV_52_o)
     FD:D                      0.102          fvDev/cnt_10
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_8'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_9 (FF)
  Destination:       fvDev/cnt_9 (FF)
  Source Clock:      fvDev/cnt_8 rising
  Destination Clock: fvDev/cnt_8 rising

  Data Path: fvDev/cnt_9 to fvDev/cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_9 (fvDev/cnt_9)
     INV:I->O              1   0.206   0.579  fvDev/cnt[9]_INV_51_o1_INV_0 (fvDev/cnt[9]_INV_51_o)
     FD:D                      0.102          fvDev/cnt_9
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_7'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_8 (FF)
  Destination:       fvDev/cnt_8 (FF)
  Source Clock:      fvDev/cnt_7 rising
  Destination Clock: fvDev/cnt_7 rising

  Data Path: fvDev/cnt_8 to fvDev/cnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_8 (fvDev/cnt_8)
     INV:I->O              1   0.206   0.579  fvDev/cnt[8]_INV_50_o1_INV_0 (fvDev/cnt[8]_INV_50_o)
     FD:D                      0.102          fvDev/cnt_8
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_6'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_7 (FF)
  Destination:       fvDev/cnt_7 (FF)
  Source Clock:      fvDev/cnt_6 rising
  Destination Clock: fvDev/cnt_6 rising

  Data Path: fvDev/cnt_7 to fvDev/cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_7 (fvDev/cnt_7)
     INV:I->O              1   0.206   0.579  fvDev/cnt[7]_INV_49_o1_INV_0 (fvDev/cnt[7]_INV_49_o)
     FD:D                      0.102          fvDev/cnt_7
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_5'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_6 (FF)
  Destination:       fvDev/cnt_6 (FF)
  Source Clock:      fvDev/cnt_5 rising
  Destination Clock: fvDev/cnt_5 rising

  Data Path: fvDev/cnt_6 to fvDev/cnt_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_6 (fvDev/cnt_6)
     INV:I->O              1   0.206   0.579  fvDev/cnt[6]_INV_48_o1_INV_0 (fvDev/cnt[6]_INV_48_o)
     FD:D                      0.102          fvDev/cnt_6
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_4'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_5 (FF)
  Destination:       fvDev/cnt_5 (FF)
  Source Clock:      fvDev/cnt_4 rising
  Destination Clock: fvDev/cnt_4 rising

  Data Path: fvDev/cnt_5 to fvDev/cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_5 (fvDev/cnt_5)
     INV:I->O              1   0.206   0.579  fvDev/cnt[5]_INV_47_o1_INV_0 (fvDev/cnt[5]_INV_47_o)
     FD:D                      0.102          fvDev/cnt_5
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_3'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_4 (FF)
  Destination:       fvDev/cnt_4 (FF)
  Source Clock:      fvDev/cnt_3 rising
  Destination Clock: fvDev/cnt_3 rising

  Data Path: fvDev/cnt_4 to fvDev/cnt_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_4 (fvDev/cnt_4)
     INV:I->O              1   0.206   0.579  fvDev/cnt[4]_INV_46_o1_INV_0 (fvDev/cnt[4]_INV_46_o)
     FD:D                      0.102          fvDev/cnt_4
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_2'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_3 (FF)
  Destination:       fvDev/cnt_3 (FF)
  Source Clock:      fvDev/cnt_2 rising
  Destination Clock: fvDev/cnt_2 rising

  Data Path: fvDev/cnt_3 to fvDev/cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_3 (fvDev/cnt_3)
     INV:I->O              1   0.206   0.579  fvDev/cnt[3]_INV_45_o1_INV_0 (fvDev/cnt[3]_INV_45_o)
     FD:D                      0.102          fvDev/cnt_3
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_1'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_2 (FF)
  Destination:       fvDev/cnt_2 (FF)
  Source Clock:      fvDev/cnt_1 rising
  Destination Clock: fvDev/cnt_1 rising

  Data Path: fvDev/cnt_2 to fvDev/cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_2 (fvDev/cnt_2)
     INV:I->O              1   0.206   0.579  fvDev/cnt[2]_INV_44_o1_INV_0 (fvDev/cnt[2]_INV_44_o)
     FD:D                      0.102          fvDev/cnt_2
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fvDev/cnt_0'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_1 (FF)
  Destination:       fvDev/cnt_1 (FF)
  Source Clock:      fvDev/cnt_0 rising
  Destination Clock: fvDev/cnt_0 rising

  Data Path: fvDev/cnt_1 to fvDev/cnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_1 (fvDev/cnt_1)
     INV:I->O              1   0.206   0.579  fvDev/cnt[1]_INV_43_o1_INV_0 (fvDev/cnt[1]_INV_43_o)
     FD:D                      0.102          fvDev/cnt_1
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            fvDev/cnt_0 (FF)
  Destination:       fvDev/cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: fvDev/cnt_0 to fvDev/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  fvDev/cnt_0 (fvDev/cnt_0)
     INV:I->O              1   0.206   0.579  fvDev/cnt[0]_INV_42_o1_INV_0 (fvDev/cnt[0]_INV_42_o)
     FD:D                      0.102          fvDev/cnt_0
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fvDev/cnt_14'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            BUT2 (PAD)
  Destination:       ubnc_b/Mshreg_chain_1 (FF)
  Destination Clock: fvDev/cnt_14 falling

  Data Path: BUT2 to ubnc_b/Mshreg_chain_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  BUT2_IBUF (BUT2_IBUF)
     SRLC16E:D                -0.060          ubnc_b/Mshreg_chain_1
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fvDev/cnt_25'
  Total number of paths / destination ports: 3136 / 10
-------------------------------------------------------------------------
Offset:              11.742ns (Levels of Logic = 6)
  Source:            R0_4 (FF)
  Destination:       DATA_OUT<13> (PAD)
  Source Clock:      fvDev/cnt_25 falling

  Data Path: R0_4 to DATA_OUT<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   1.079  R0_4 (R0_4)
     LUT6:I0->O            6   0.203   0.744  SRCA<4>1 (SRCA<4>)
     DSP48A1:B4->M6        1   3.364   0.580  Mmult_n0193 (n0193<6>)
     LUT6:I5->O            5   0.205   0.943  Mmux_SourceC34 (SourceC<6>)
     LUT3:I0->O            1   0.205   0.580  Z_SW0_SW0 (N25)
     LUT6:I5->O            2   0.205   0.616  Z (DATA_OUT_13_OBUF)
     OBUF:I->O                 2.571          DATA_OUT_13_OBUF (DATA_OUT<13>)
    ----------------------------------------
    Total                     11.742ns (7.200ns logic, 4.542ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fvDev/cnt_14'
  Total number of paths / destination ports: 686 / 7
-------------------------------------------------------------------------
Offset:              8.723ns (Levels of Logic = 5)
  Source:            ubnc_b/deb (FF)
  Destination:       DATA_OUT<10> (PAD)
  Source Clock:      fvDev/cnt_14 falling

  Data Path: ubnc_b/deb to DATA_OUT<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   1.322  ubnc_b/deb (ubnc_b/deb)
     LUT6:I0->O            4   0.203   1.048  Mmux_Connect_MUX171 (Mmux_Connect_MUX17)
     LUT6:I0->O            1   0.203   0.827  Mmux_Connect_MUX33 (Mmux_Connect_MUX32)
     LUT6:I2->O            7   0.203   1.118  Mmux_Connect_MUX35 (Connect_MUX<0>)
     LUT6:I1->O            1   0.203   0.579  Mmux_DATA_OUT<10:4>31 (DATA_OUT_5_OBUF)
     OBUF:I->O                 2.571          DATA_OUT_5_OBUF (DATA_OUT<5>)
    ----------------------------------------
    Total                      8.723ns (3.830ns logic, 4.893ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fvDev/cnt_17'
  Total number of paths / destination ports: 1572 / 11
-------------------------------------------------------------------------
Offset:              8.653ns (Levels of Logic = 5)
  Source:            row_3 (FF)
  Destination:       DATA_OUT<10> (PAD)
  Source Clock:      fvDev/cnt_17 rising

  Data Path: row_3 to DATA_OUT<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.252  row_3 (row_3)
     LUT6:I2->O            4   0.203   1.048  Mmux_Connect_MUX171 (Mmux_Connect_MUX17)
     LUT6:I0->O            1   0.203   0.827  Mmux_Connect_MUX33 (Mmux_Connect_MUX32)
     LUT6:I2->O            7   0.203   1.118  Mmux_Connect_MUX35 (Connect_MUX<0>)
     LUT6:I1->O            1   0.203   0.579  Mmux_DATA_OUT<10:4>31 (DATA_OUT_5_OBUF)
     OBUF:I->O                 2.571          DATA_OUT_5_OBUF (DATA_OUT<5>)
    ----------------------------------------
    Total                      8.653ns (3.830ns logic, 4.823ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_0    |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_1    |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_10   |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_11   |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_12
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_12   |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_13
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_13   |    1.913|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_14
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_14   |    1.950|         |    3.203|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_15   |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_16   |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_17   |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_18
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_18   |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_19
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_19   |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_2    |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_20
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_20   |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_21
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_21   |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_22
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_22   |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_23
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_23   |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_24   |    1.913|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_25   |         |         |    8.656|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_3    |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_4    |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_5    |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_6    |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_7    |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_8    |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fvDev/cnt_9
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fvDev/cnt_9    |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.29 secs
 
--> 

Total memory usage is 4487324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

