INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/or8_1_GATE/or8_1_GATE.srcs/sources_1/new/or8_1_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or8_1_GATE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/or8_1_GATE/or8_1_GATE.srcs/sim_1/new/st_or8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_or8_1
