/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/fft_top.v
/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/tb_fft_top_gate.sv
/pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/GF22FDX_SC7P5T_116CPP_BASE_CSC20L.v
/pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/prim.v
