0.7
2020.2
Apr 18 2022
16:05:34
E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sim_1/imports/UART_IP.srcs/Axi_Slave_TB.v,1691929708,verilog,,,,Axi_Slave_TB,,,,,,,,
E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sources_1/imports/src/Axi_Slave.v,1690439779,verilog,,E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sources_1/new/UART.v,,Axi_Slave,,,,,,,,
E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sources_1/new/UART.v,1690529404,verilog,,E:/12_Zynq_mini/11_UART_IP/UART_IP/UART_IP.srcs/sim_1/imports/UART_IP.srcs/Axi_Slave_TB.v,,UART,,,,,,,,
