#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xce45a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xce1c50 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xce28d0 .functor NOT 1, L_0xd5d070, C4<0>, C4<0>, C4<0>;
L_0xd5cd80 .functor XOR 8, L_0xd5cb20, L_0xd5cce0, C4<00000000>, C4<00000000>;
L_0xd5cf60 .functor XOR 8, L_0xd5cd80, L_0xd5ce90, C4<00000000>, C4<00000000>;
v0xd5a700_0 .net *"_ivl_10", 7 0, L_0xd5ce90;  1 drivers
v0xd5a800_0 .net *"_ivl_12", 7 0, L_0xd5cf60;  1 drivers
v0xd5a8e0_0 .net *"_ivl_2", 7 0, L_0xd5ca80;  1 drivers
v0xd5a9a0_0 .net *"_ivl_4", 7 0, L_0xd5cb20;  1 drivers
v0xd5aa80_0 .net *"_ivl_6", 7 0, L_0xd5cce0;  1 drivers
v0xd5abb0_0 .net *"_ivl_8", 7 0, L_0xd5cd80;  1 drivers
v0xd5ac90_0 .net "areset", 0 0, L_0xce2ce0;  1 drivers
v0xd5ad30_0 .var "clk", 0 0;
v0xd5add0_0 .net "predict_history_dut", 6 0, v0xd59920_0;  1 drivers
v0xd5af20_0 .net "predict_history_ref", 6 0, L_0xd5c8f0;  1 drivers
v0xd5afc0_0 .net "predict_pc", 6 0, L_0xd5bb80;  1 drivers
v0xd5b060_0 .net "predict_taken_dut", 0 0, v0xd59bf0_0;  1 drivers
v0xd5b100_0 .net "predict_taken_ref", 0 0, L_0xd5c730;  1 drivers
v0xd5b1a0_0 .net "predict_valid", 0 0, v0xd56bb0_0;  1 drivers
v0xd5b240_0 .var/2u "stats1", 223 0;
v0xd5b2e0_0 .var/2u "strobe", 0 0;
v0xd5b3a0_0 .net "tb_match", 0 0, L_0xd5d070;  1 drivers
v0xd5b550_0 .net "tb_mismatch", 0 0, L_0xce28d0;  1 drivers
v0xd5b5f0_0 .net "train_history", 6 0, L_0xd5c130;  1 drivers
v0xd5b6b0_0 .net "train_mispredicted", 0 0, L_0xd5bfd0;  1 drivers
v0xd5b750_0 .net "train_pc", 6 0, L_0xd5c2c0;  1 drivers
v0xd5b810_0 .net "train_taken", 0 0, L_0xd5bdb0;  1 drivers
v0xd5b8b0_0 .net "train_valid", 0 0, v0xd57530_0;  1 drivers
v0xd5b950_0 .net "wavedrom_enable", 0 0, v0xd57600_0;  1 drivers
v0xd5b9f0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xd576a0_0;  1 drivers
v0xd5ba90_0 .net "wavedrom_title", 511 0, v0xd57780_0;  1 drivers
L_0xd5ca80 .concat [ 7 1 0 0], L_0xd5c8f0, L_0xd5c730;
L_0xd5cb20 .concat [ 7 1 0 0], L_0xd5c8f0, L_0xd5c730;
L_0xd5cce0 .concat [ 7 1 0 0], v0xd59920_0, v0xd59bf0_0;
L_0xd5ce90 .concat [ 7 1 0 0], L_0xd5c8f0, L_0xd5c730;
L_0xd5d070 .cmp/eeq 8, L_0xd5ca80, L_0xd5cf60;
S_0xd28d00 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xce1c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xd32c70 .param/l "LNT" 0 3 22, C4<01>;
P_0xd32cb0 .param/l "LT" 0 3 22, C4<10>;
P_0xd32cf0 .param/l "SNT" 0 3 22, C4<00>;
P_0xd32d30 .param/l "ST" 0 3 22, C4<11>;
P_0xd32d70 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xce31c0 .functor XOR 7, v0xd54d50_0, L_0xd5bb80, C4<0000000>, C4<0000000>;
L_0xd0eba0 .functor XOR 7, L_0xd5c130, L_0xd5c2c0, C4<0000000>, C4<0000000>;
v0xd21b30_0 .net *"_ivl_11", 0 0, L_0xd5c640;  1 drivers
L_0x7f5b32fea1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd21e00_0 .net *"_ivl_12", 0 0, L_0x7f5b32fea1c8;  1 drivers
L_0x7f5b32fea210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xce2940_0 .net *"_ivl_16", 6 0, L_0x7f5b32fea210;  1 drivers
v0xce2b80_0 .net *"_ivl_4", 1 0, L_0xd5c450;  1 drivers
v0xce2d50_0 .net *"_ivl_6", 8 0, L_0xd5c550;  1 drivers
L_0x7f5b32fea180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xce32b0_0 .net *"_ivl_9", 1 0, L_0x7f5b32fea180;  1 drivers
v0xd54a30_0 .net "areset", 0 0, L_0xce2ce0;  alias, 1 drivers
v0xd54af0_0 .net "clk", 0 0, v0xd5ad30_0;  1 drivers
v0xd54bb0 .array "pht", 0 127, 1 0;
v0xd54c70_0 .net "predict_history", 6 0, L_0xd5c8f0;  alias, 1 drivers
v0xd54d50_0 .var "predict_history_r", 6 0;
v0xd54e30_0 .net "predict_index", 6 0, L_0xce31c0;  1 drivers
v0xd54f10_0 .net "predict_pc", 6 0, L_0xd5bb80;  alias, 1 drivers
v0xd54ff0_0 .net "predict_taken", 0 0, L_0xd5c730;  alias, 1 drivers
v0xd550b0_0 .net "predict_valid", 0 0, v0xd56bb0_0;  alias, 1 drivers
v0xd55170_0 .net "train_history", 6 0, L_0xd5c130;  alias, 1 drivers
v0xd55250_0 .net "train_index", 6 0, L_0xd0eba0;  1 drivers
v0xd55330_0 .net "train_mispredicted", 0 0, L_0xd5bfd0;  alias, 1 drivers
v0xd553f0_0 .net "train_pc", 6 0, L_0xd5c2c0;  alias, 1 drivers
v0xd554d0_0 .net "train_taken", 0 0, L_0xd5bdb0;  alias, 1 drivers
v0xd55590_0 .net "train_valid", 0 0, v0xd57530_0;  alias, 1 drivers
E_0xcf4430 .event posedge, v0xd54a30_0, v0xd54af0_0;
L_0xd5c450 .array/port v0xd54bb0, L_0xd5c550;
L_0xd5c550 .concat [ 7 2 0 0], L_0xce31c0, L_0x7f5b32fea180;
L_0xd5c640 .part L_0xd5c450, 1, 1;
L_0xd5c730 .functor MUXZ 1, L_0x7f5b32fea1c8, L_0xd5c640, v0xd56bb0_0, C4<>;
L_0xd5c8f0 .functor MUXZ 7, L_0x7f5b32fea210, v0xd54d50_0, v0xd56bb0_0, C4<>;
S_0xce5dd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0xd28d00;
 .timescale -12 -12;
v0xd21710_0 .var/i "i", 31 0;
S_0xd557b0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xce1c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xd55960 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xce2ce0 .functor BUFZ 1, v0xd56c80_0, C4<0>, C4<0>, C4<0>;
L_0x7f5b32fea0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd56440_0 .net *"_ivl_10", 0 0, L_0x7f5b32fea0a8;  1 drivers
L_0x7f5b32fea0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd56520_0 .net *"_ivl_14", 6 0, L_0x7f5b32fea0f0;  1 drivers
L_0x7f5b32fea138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd56600_0 .net *"_ivl_18", 6 0, L_0x7f5b32fea138;  1 drivers
L_0x7f5b32fea018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd566c0_0 .net *"_ivl_2", 6 0, L_0x7f5b32fea018;  1 drivers
L_0x7f5b32fea060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd567a0_0 .net *"_ivl_6", 0 0, L_0x7f5b32fea060;  1 drivers
v0xd568d0_0 .net "areset", 0 0, L_0xce2ce0;  alias, 1 drivers
v0xd56970_0 .net "clk", 0 0, v0xd5ad30_0;  alias, 1 drivers
v0xd56a40_0 .net "predict_pc", 6 0, L_0xd5bb80;  alias, 1 drivers
v0xd56b10_0 .var "predict_pc_r", 6 0;
v0xd56bb0_0 .var "predict_valid", 0 0;
v0xd56c80_0 .var "reset", 0 0;
v0xd56d20_0 .net "tb_match", 0 0, L_0xd5d070;  alias, 1 drivers
v0xd56de0_0 .net "train_history", 6 0, L_0xd5c130;  alias, 1 drivers
v0xd56ed0_0 .var "train_history_r", 6 0;
v0xd56f90_0 .net "train_mispredicted", 0 0, L_0xd5bfd0;  alias, 1 drivers
v0xd57060_0 .var "train_mispredicted_r", 0 0;
v0xd57100_0 .net "train_pc", 6 0, L_0xd5c2c0;  alias, 1 drivers
v0xd57300_0 .var "train_pc_r", 6 0;
v0xd573c0_0 .net "train_taken", 0 0, L_0xd5bdb0;  alias, 1 drivers
v0xd57490_0 .var "train_taken_r", 0 0;
v0xd57530_0 .var "train_valid", 0 0;
v0xd57600_0 .var "wavedrom_enable", 0 0;
v0xd576a0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xd57780_0 .var "wavedrom_title", 511 0;
E_0xcf38d0/0 .event negedge, v0xd54af0_0;
E_0xcf38d0/1 .event posedge, v0xd54af0_0;
E_0xcf38d0 .event/or E_0xcf38d0/0, E_0xcf38d0/1;
L_0xd5bb80 .functor MUXZ 7, L_0x7f5b32fea018, v0xd56b10_0, v0xd56bb0_0, C4<>;
L_0xd5bdb0 .functor MUXZ 1, L_0x7f5b32fea060, v0xd57490_0, v0xd57530_0, C4<>;
L_0xd5bfd0 .functor MUXZ 1, L_0x7f5b32fea0a8, v0xd57060_0, v0xd57530_0, C4<>;
L_0xd5c130 .functor MUXZ 7, L_0x7f5b32fea0f0, v0xd56ed0_0, v0xd57530_0, C4<>;
L_0xd5c2c0 .functor MUXZ 7, L_0x7f5b32fea138, v0xd57300_0, v0xd57530_0, C4<>;
S_0xd55a20 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xd557b0;
 .timescale -12 -12;
v0xd55c80_0 .var/2u "arfail", 0 0;
v0xd55d60_0 .var "async", 0 0;
v0xd55e20_0 .var/2u "datafail", 0 0;
v0xd55ec0_0 .var/2u "srfail", 0 0;
E_0xcf3680 .event posedge, v0xd54af0_0;
E_0xcd49f0 .event negedge, v0xd54af0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xcf3680;
    %wait E_0xcf3680;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd56c80_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcf3680;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xcd49f0;
    %load/vec4 v0xd56d20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd55e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd56c80_0, 0;
    %wait E_0xcf3680;
    %load/vec4 v0xd56d20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd55c80_0, 0, 1;
    %wait E_0xcf3680;
    %load/vec4 v0xd56d20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd55ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd56c80_0, 0;
    %load/vec4 v0xd55ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xd55c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xd55d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xd55e20_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xd55d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xd55f80 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xd557b0;
 .timescale -12 -12;
v0xd56180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd56260 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xd557b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd57a00 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xce1c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0xcfd7b0 .functor XOR 7, L_0xd5bb80, v0xd59750_0, C4<0000000>, C4<0000000>;
L_0xd33fd0 .functor XOR 7, L_0xd5c2c0, L_0xd5c130, C4<0000000>, C4<0000000>;
v0xd58470 .array "PHT", 0 127, 1 0;
v0xd59550_0 .net "areset", 0 0, L_0xce2ce0;  alias, 1 drivers
v0xd59660_0 .net "clk", 0 0, v0xd5ad30_0;  alias, 1 drivers
v0xd59750_0 .var "global_history", 6 0;
v0xd597f0_0 .var "next_global_history", 6 0;
v0xd59920_0 .var "predict_history", 6 0;
v0xd59a00_0 .net "predict_index", 6 0, L_0xcfd7b0;  1 drivers
v0xd59ae0_0 .net "predict_pc", 6 0, L_0xd5bb80;  alias, 1 drivers
v0xd59bf0_0 .var "predict_taken", 0 0;
v0xd59cb0_0 .net "predict_valid", 0 0, v0xd56bb0_0;  alias, 1 drivers
v0xd59d50_0 .net "train_history", 6 0, L_0xd5c130;  alias, 1 drivers
v0xd59e60_0 .net "train_index", 6 0, L_0xd33fd0;  1 drivers
v0xd59f40_0 .net "train_mispredicted", 0 0, L_0xd5bfd0;  alias, 1 drivers
v0xd5a030_0 .net "train_pc", 6 0, L_0xd5c2c0;  alias, 1 drivers
v0xd5a140_0 .net "train_taken", 0 0, L_0xd5bdb0;  alias, 1 drivers
v0xd5a230_0 .net "train_valid", 0 0, v0xd57530_0;  alias, 1 drivers
v0xd58470_0 .array/port v0xd58470, 0;
v0xd58470_1 .array/port v0xd58470, 1;
E_0xd3aa30/0 .event anyedge, v0xd550b0_0, v0xd59a00_0, v0xd58470_0, v0xd58470_1;
v0xd58470_2 .array/port v0xd58470, 2;
v0xd58470_3 .array/port v0xd58470, 3;
v0xd58470_4 .array/port v0xd58470, 4;
v0xd58470_5 .array/port v0xd58470, 5;
E_0xd3aa30/1 .event anyedge, v0xd58470_2, v0xd58470_3, v0xd58470_4, v0xd58470_5;
v0xd58470_6 .array/port v0xd58470, 6;
v0xd58470_7 .array/port v0xd58470, 7;
v0xd58470_8 .array/port v0xd58470, 8;
v0xd58470_9 .array/port v0xd58470, 9;
E_0xd3aa30/2 .event anyedge, v0xd58470_6, v0xd58470_7, v0xd58470_8, v0xd58470_9;
v0xd58470_10 .array/port v0xd58470, 10;
v0xd58470_11 .array/port v0xd58470, 11;
v0xd58470_12 .array/port v0xd58470, 12;
v0xd58470_13 .array/port v0xd58470, 13;
E_0xd3aa30/3 .event anyedge, v0xd58470_10, v0xd58470_11, v0xd58470_12, v0xd58470_13;
v0xd58470_14 .array/port v0xd58470, 14;
v0xd58470_15 .array/port v0xd58470, 15;
v0xd58470_16 .array/port v0xd58470, 16;
v0xd58470_17 .array/port v0xd58470, 17;
E_0xd3aa30/4 .event anyedge, v0xd58470_14, v0xd58470_15, v0xd58470_16, v0xd58470_17;
v0xd58470_18 .array/port v0xd58470, 18;
v0xd58470_19 .array/port v0xd58470, 19;
v0xd58470_20 .array/port v0xd58470, 20;
v0xd58470_21 .array/port v0xd58470, 21;
E_0xd3aa30/5 .event anyedge, v0xd58470_18, v0xd58470_19, v0xd58470_20, v0xd58470_21;
v0xd58470_22 .array/port v0xd58470, 22;
v0xd58470_23 .array/port v0xd58470, 23;
v0xd58470_24 .array/port v0xd58470, 24;
v0xd58470_25 .array/port v0xd58470, 25;
E_0xd3aa30/6 .event anyedge, v0xd58470_22, v0xd58470_23, v0xd58470_24, v0xd58470_25;
v0xd58470_26 .array/port v0xd58470, 26;
v0xd58470_27 .array/port v0xd58470, 27;
v0xd58470_28 .array/port v0xd58470, 28;
v0xd58470_29 .array/port v0xd58470, 29;
E_0xd3aa30/7 .event anyedge, v0xd58470_26, v0xd58470_27, v0xd58470_28, v0xd58470_29;
v0xd58470_30 .array/port v0xd58470, 30;
v0xd58470_31 .array/port v0xd58470, 31;
v0xd58470_32 .array/port v0xd58470, 32;
v0xd58470_33 .array/port v0xd58470, 33;
E_0xd3aa30/8 .event anyedge, v0xd58470_30, v0xd58470_31, v0xd58470_32, v0xd58470_33;
v0xd58470_34 .array/port v0xd58470, 34;
v0xd58470_35 .array/port v0xd58470, 35;
v0xd58470_36 .array/port v0xd58470, 36;
v0xd58470_37 .array/port v0xd58470, 37;
E_0xd3aa30/9 .event anyedge, v0xd58470_34, v0xd58470_35, v0xd58470_36, v0xd58470_37;
v0xd58470_38 .array/port v0xd58470, 38;
v0xd58470_39 .array/port v0xd58470, 39;
v0xd58470_40 .array/port v0xd58470, 40;
v0xd58470_41 .array/port v0xd58470, 41;
E_0xd3aa30/10 .event anyedge, v0xd58470_38, v0xd58470_39, v0xd58470_40, v0xd58470_41;
v0xd58470_42 .array/port v0xd58470, 42;
v0xd58470_43 .array/port v0xd58470, 43;
v0xd58470_44 .array/port v0xd58470, 44;
v0xd58470_45 .array/port v0xd58470, 45;
E_0xd3aa30/11 .event anyedge, v0xd58470_42, v0xd58470_43, v0xd58470_44, v0xd58470_45;
v0xd58470_46 .array/port v0xd58470, 46;
v0xd58470_47 .array/port v0xd58470, 47;
v0xd58470_48 .array/port v0xd58470, 48;
v0xd58470_49 .array/port v0xd58470, 49;
E_0xd3aa30/12 .event anyedge, v0xd58470_46, v0xd58470_47, v0xd58470_48, v0xd58470_49;
v0xd58470_50 .array/port v0xd58470, 50;
v0xd58470_51 .array/port v0xd58470, 51;
v0xd58470_52 .array/port v0xd58470, 52;
v0xd58470_53 .array/port v0xd58470, 53;
E_0xd3aa30/13 .event anyedge, v0xd58470_50, v0xd58470_51, v0xd58470_52, v0xd58470_53;
v0xd58470_54 .array/port v0xd58470, 54;
v0xd58470_55 .array/port v0xd58470, 55;
v0xd58470_56 .array/port v0xd58470, 56;
v0xd58470_57 .array/port v0xd58470, 57;
E_0xd3aa30/14 .event anyedge, v0xd58470_54, v0xd58470_55, v0xd58470_56, v0xd58470_57;
v0xd58470_58 .array/port v0xd58470, 58;
v0xd58470_59 .array/port v0xd58470, 59;
v0xd58470_60 .array/port v0xd58470, 60;
v0xd58470_61 .array/port v0xd58470, 61;
E_0xd3aa30/15 .event anyedge, v0xd58470_58, v0xd58470_59, v0xd58470_60, v0xd58470_61;
v0xd58470_62 .array/port v0xd58470, 62;
v0xd58470_63 .array/port v0xd58470, 63;
v0xd58470_64 .array/port v0xd58470, 64;
v0xd58470_65 .array/port v0xd58470, 65;
E_0xd3aa30/16 .event anyedge, v0xd58470_62, v0xd58470_63, v0xd58470_64, v0xd58470_65;
v0xd58470_66 .array/port v0xd58470, 66;
v0xd58470_67 .array/port v0xd58470, 67;
v0xd58470_68 .array/port v0xd58470, 68;
v0xd58470_69 .array/port v0xd58470, 69;
E_0xd3aa30/17 .event anyedge, v0xd58470_66, v0xd58470_67, v0xd58470_68, v0xd58470_69;
v0xd58470_70 .array/port v0xd58470, 70;
v0xd58470_71 .array/port v0xd58470, 71;
v0xd58470_72 .array/port v0xd58470, 72;
v0xd58470_73 .array/port v0xd58470, 73;
E_0xd3aa30/18 .event anyedge, v0xd58470_70, v0xd58470_71, v0xd58470_72, v0xd58470_73;
v0xd58470_74 .array/port v0xd58470, 74;
v0xd58470_75 .array/port v0xd58470, 75;
v0xd58470_76 .array/port v0xd58470, 76;
v0xd58470_77 .array/port v0xd58470, 77;
E_0xd3aa30/19 .event anyedge, v0xd58470_74, v0xd58470_75, v0xd58470_76, v0xd58470_77;
v0xd58470_78 .array/port v0xd58470, 78;
v0xd58470_79 .array/port v0xd58470, 79;
v0xd58470_80 .array/port v0xd58470, 80;
v0xd58470_81 .array/port v0xd58470, 81;
E_0xd3aa30/20 .event anyedge, v0xd58470_78, v0xd58470_79, v0xd58470_80, v0xd58470_81;
v0xd58470_82 .array/port v0xd58470, 82;
v0xd58470_83 .array/port v0xd58470, 83;
v0xd58470_84 .array/port v0xd58470, 84;
v0xd58470_85 .array/port v0xd58470, 85;
E_0xd3aa30/21 .event anyedge, v0xd58470_82, v0xd58470_83, v0xd58470_84, v0xd58470_85;
v0xd58470_86 .array/port v0xd58470, 86;
v0xd58470_87 .array/port v0xd58470, 87;
v0xd58470_88 .array/port v0xd58470, 88;
v0xd58470_89 .array/port v0xd58470, 89;
E_0xd3aa30/22 .event anyedge, v0xd58470_86, v0xd58470_87, v0xd58470_88, v0xd58470_89;
v0xd58470_90 .array/port v0xd58470, 90;
v0xd58470_91 .array/port v0xd58470, 91;
v0xd58470_92 .array/port v0xd58470, 92;
v0xd58470_93 .array/port v0xd58470, 93;
E_0xd3aa30/23 .event anyedge, v0xd58470_90, v0xd58470_91, v0xd58470_92, v0xd58470_93;
v0xd58470_94 .array/port v0xd58470, 94;
v0xd58470_95 .array/port v0xd58470, 95;
v0xd58470_96 .array/port v0xd58470, 96;
v0xd58470_97 .array/port v0xd58470, 97;
E_0xd3aa30/24 .event anyedge, v0xd58470_94, v0xd58470_95, v0xd58470_96, v0xd58470_97;
v0xd58470_98 .array/port v0xd58470, 98;
v0xd58470_99 .array/port v0xd58470, 99;
v0xd58470_100 .array/port v0xd58470, 100;
v0xd58470_101 .array/port v0xd58470, 101;
E_0xd3aa30/25 .event anyedge, v0xd58470_98, v0xd58470_99, v0xd58470_100, v0xd58470_101;
v0xd58470_102 .array/port v0xd58470, 102;
v0xd58470_103 .array/port v0xd58470, 103;
v0xd58470_104 .array/port v0xd58470, 104;
v0xd58470_105 .array/port v0xd58470, 105;
E_0xd3aa30/26 .event anyedge, v0xd58470_102, v0xd58470_103, v0xd58470_104, v0xd58470_105;
v0xd58470_106 .array/port v0xd58470, 106;
v0xd58470_107 .array/port v0xd58470, 107;
v0xd58470_108 .array/port v0xd58470, 108;
v0xd58470_109 .array/port v0xd58470, 109;
E_0xd3aa30/27 .event anyedge, v0xd58470_106, v0xd58470_107, v0xd58470_108, v0xd58470_109;
v0xd58470_110 .array/port v0xd58470, 110;
v0xd58470_111 .array/port v0xd58470, 111;
v0xd58470_112 .array/port v0xd58470, 112;
v0xd58470_113 .array/port v0xd58470, 113;
E_0xd3aa30/28 .event anyedge, v0xd58470_110, v0xd58470_111, v0xd58470_112, v0xd58470_113;
v0xd58470_114 .array/port v0xd58470, 114;
v0xd58470_115 .array/port v0xd58470, 115;
v0xd58470_116 .array/port v0xd58470, 116;
v0xd58470_117 .array/port v0xd58470, 117;
E_0xd3aa30/29 .event anyedge, v0xd58470_114, v0xd58470_115, v0xd58470_116, v0xd58470_117;
v0xd58470_118 .array/port v0xd58470, 118;
v0xd58470_119 .array/port v0xd58470, 119;
v0xd58470_120 .array/port v0xd58470, 120;
v0xd58470_121 .array/port v0xd58470, 121;
E_0xd3aa30/30 .event anyedge, v0xd58470_118, v0xd58470_119, v0xd58470_120, v0xd58470_121;
v0xd58470_122 .array/port v0xd58470, 122;
v0xd58470_123 .array/port v0xd58470, 123;
v0xd58470_124 .array/port v0xd58470, 124;
v0xd58470_125 .array/port v0xd58470, 125;
E_0xd3aa30/31 .event anyedge, v0xd58470_122, v0xd58470_123, v0xd58470_124, v0xd58470_125;
v0xd58470_126 .array/port v0xd58470, 126;
v0xd58470_127 .array/port v0xd58470, 127;
E_0xd3aa30/32 .event anyedge, v0xd58470_126, v0xd58470_127, v0xd59750_0, v0xd59bf0_0;
E_0xd3aa30/33 .event anyedge, v0xd55590_0, v0xd55330_0, v0xd554d0_0;
E_0xd3aa30 .event/or E_0xd3aa30/0, E_0xd3aa30/1, E_0xd3aa30/2, E_0xd3aa30/3, E_0xd3aa30/4, E_0xd3aa30/5, E_0xd3aa30/6, E_0xd3aa30/7, E_0xd3aa30/8, E_0xd3aa30/9, E_0xd3aa30/10, E_0xd3aa30/11, E_0xd3aa30/12, E_0xd3aa30/13, E_0xd3aa30/14, E_0xd3aa30/15, E_0xd3aa30/16, E_0xd3aa30/17, E_0xd3aa30/18, E_0xd3aa30/19, E_0xd3aa30/20, E_0xd3aa30/21, E_0xd3aa30/22, E_0xd3aa30/23, E_0xd3aa30/24, E_0xd3aa30/25, E_0xd3aa30/26, E_0xd3aa30/27, E_0xd3aa30/28, E_0xd3aa30/29, E_0xd3aa30/30, E_0xd3aa30/31, E_0xd3aa30/32, E_0xd3aa30/33;
S_0xd58170 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 29, 4 29 0, S_0xd57a00;
 .timescale 0 0;
v0xd58370_0 .var/i "i", 31 0;
S_0xd5a4e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xce1c50;
 .timescale -12 -12;
E_0xd3ad20 .event anyedge, v0xd5b2e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd5b2e0_0;
    %nor/r;
    %assign/vec4 v0xd5b2e0_0, 0;
    %wait E_0xd3ad20;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd557b0;
T_4 ;
    %wait E_0xcf3680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd56c80_0, 0;
    %wait E_0xcf3680;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd56c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd56bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57060_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xd56ed0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xd57300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd56bb0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xd56b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd55d60_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xd55a20;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd56260;
    %join;
    %wait E_0xcf3680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd56c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd56bb0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd56b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd56bb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd56ed0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd57300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57060_0, 0;
    %wait E_0xcd49f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd56c80_0, 0;
    %wait E_0xcf3680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %wait E_0xcf3680;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xd56ed0_0, 0;
    %wait E_0xcf3680;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcf3680;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd56ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %wait E_0xcf3680;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcf3680;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd56260;
    %join;
    %wait E_0xcf3680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd56c80_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd56b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd56bb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd56ed0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd57300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57060_0, 0;
    %wait E_0xcd49f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd56c80_0, 0;
    %wait E_0xcf3680;
    %wait E_0xcf3680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %wait E_0xcf3680;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %wait E_0xcf3680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xd56ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57490_0, 0;
    %wait E_0xcf3680;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcf3680;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd56ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %wait E_0xcf3680;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %wait E_0xcf3680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xd56ed0_0, 0;
    %wait E_0xcf3680;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd57530_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcf3680;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd56260;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcf38d0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xd57530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd57490_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xd57300_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xd56b10_0, 0;
    %assign/vec4 v0xd56bb0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xd56ed0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xd57060_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xd28d00;
T_5 ;
    %wait E_0xcf4430;
    %load/vec4 v0xd54a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xce5dd0;
    %jmp t_0;
    .scope S_0xce5dd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd21710_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xd21710_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xd21710_0;
    %store/vec4a v0xd54bb0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xd21710_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd21710_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xd28d00;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xd54d50_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xd550b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xd54d50_0;
    %load/vec4 v0xd54ff0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xd54d50_0, 0;
T_5.5 ;
    %load/vec4 v0xd55590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xd55250_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd54bb0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xd554d0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xd55250_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd54bb0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xd55250_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd54bb0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xd55250_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd54bb0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xd554d0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xd55250_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd54bb0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xd55250_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd54bb0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xd55330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xd55170_0;
    %load/vec4 v0xd554d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xd54d50_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd57a00;
T_6 ;
    %wait E_0xcf4430;
    %load/vec4 v0xd59550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0xd58170;
    %jmp t_2;
    .scope S_0xd58170;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd58370_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0xd58370_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xd58370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd58470, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0xd58370_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd58370_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd59750_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd597f0_0, 0;
    %end;
    .scope S_0xd57a00;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xd5a230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0xd5a140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0xd59e60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd58470, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %load/vec4 v0xd59e60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd58470, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xd59e60_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd58470, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0xd59e60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd58470, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0xd59e60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd58470, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xd59e60_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd58470, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0xd59f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0xd59d50_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xd5a140_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd59750_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0xd597f0_0;
    %assign/vec4 v0xd59750_0, 0;
T_6.14 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0xd59cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.17, 9;
    %load/vec4 v0xd59f40_0;
    %nor/r;
    %and;
T_6.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0xd597f0_0;
    %assign/vec4 v0xd59750_0, 0;
T_6.15 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xd57a00;
T_7 ;
    %wait E_0xd3aa30;
    %load/vec4 v0xd59cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xd59a00_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd58470, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0xd59bf0_0, 0, 1;
    %load/vec4 v0xd59750_0;
    %store/vec4 v0xd59920_0, 0, 7;
    %load/vec4 v0xd59750_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xd59bf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd597f0_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xd5a230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0xd59f40_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xd59750_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xd5a140_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd597f0_0, 0, 7;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd59bf0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xd59920_0, 0, 7;
    %load/vec4 v0xd59750_0;
    %store/vec4 v0xd597f0_0, 0, 7;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xce1c50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5ad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5b2e0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xce1c50;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xd5ad30_0;
    %inv;
    %store/vec4 v0xd5ad30_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xce1c50;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd56970_0, v0xd5b550_0, v0xd5ad30_0, v0xd5ac90_0, v0xd5b1a0_0, v0xd5afc0_0, v0xd5b8b0_0, v0xd5b810_0, v0xd5b6b0_0, v0xd5b5f0_0, v0xd5b750_0, v0xd5b100_0, v0xd5b060_0, v0xd5af20_0, v0xd5add0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xce1c50;
T_11 ;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xce1c50;
T_12 ;
    %wait E_0xcf38d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5b240_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5b240_0, 4, 32;
    %load/vec4 v0xd5b3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5b240_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5b240_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5b240_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xd5b100_0;
    %load/vec4 v0xd5b100_0;
    %load/vec4 v0xd5b060_0;
    %xor;
    %load/vec4 v0xd5b100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5b240_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5b240_0, 4, 32;
T_12.4 ;
    %load/vec4 v0xd5af20_0;
    %load/vec4 v0xd5af20_0;
    %load/vec4 v0xd5add0_0;
    %xor;
    %load/vec4 v0xd5af20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5b240_0, 4, 32;
T_12.10 ;
    %load/vec4 v0xd5b240_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5b240_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter5/response2/top_module.sv";
