static inline unsigned long F_1 ( void )\r\n{\r\nunsigned int V_1 ;\r\n__asm__ __volatile__("lda [%1] %2, %0\n\t" :\r\n"=r" (retval) :\r\n"r" (SRMMU_CTXTBL_PTR),\r\n"i" (ASI_LEON_MMUREGS));\r\nreturn ( V_1 & V_2 ) << 4 ;\r\n}\r\nunsigned long F_2 ( unsigned long V_3 , unsigned long * V_4 )\r\n{\r\nunsigned int V_5 ;\r\nunsigned int V_6 , V_7 , V_8 ;\r\nunsigned int V_9 ;\r\nunsigned int V_10 , V_11 , V_12 ;\r\nunsigned int V_13 ;\r\nunsigned int V_14 ;\r\nV_12 = 0 ;\r\nif ( V_15 )\r\nF_3 ( V_16 L_1 ) ;\r\nV_5 = F_1 () ;\r\nif ( ! ( V_5 ) ) {\r\nif ( V_15 )\r\nF_3 ( V_16 L_2 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ! F_4 ( F_5 ( V_5 ) ) ) {\r\nif ( V_15 )\r\nF_3 ( V_16\r\nL_3 ,\r\nF_5 ( V_5 ) ) ;\r\nreturn 0 ;\r\n}\r\nV_13 = F_6 () ;\r\nif ( V_15 )\r\nF_3 ( V_16 L_4 , V_13 ) ;\r\nV_6 = F_7 ( V_5 + ( V_13 * 4 ) ) ;\r\nif ( ( ( V_6 & V_17 ) == V_18 ) ) {\r\nif ( V_15 )\r\nF_3 ( V_16 L_5 ) ;\r\nV_10 = 3 ;\r\nV_11 = V_6 ;\r\nV_12 = V_6 & V_19 ;\r\ngoto V_20;\r\n}\r\nif ( ( ( V_6 & V_17 ) != V_21 ) ) {\r\nif ( V_15 )\r\nF_3 ( V_16 L_6 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_15 )\r\nF_3 ( V_16 L_7 , V_6 ) ;\r\nV_9 = ( V_6 & V_22 ) << 4 ;\r\nV_9 += ( ( ( ( V_3 ) >> V_23 ) & V_24 ) * 4 ) ;\r\nif ( ! F_4 ( F_5 ( V_9 ) ) )\r\nreturn 0 ;\r\nV_7 = F_7 ( V_9 ) ;\r\nif ( ( ( V_7 & V_17 ) == V_18 ) ) {\r\nif ( V_15 )\r\nF_3 ( V_16 L_8 ) ;\r\nV_10 = 2 ;\r\nV_11 = V_7 ;\r\nV_12 = V_7 & V_19 ;\r\ngoto V_20;\r\n}\r\nif ( ( ( V_7 & V_17 ) != V_21 ) ) {\r\nif ( V_15 )\r\nF_3 ( V_16 L_9 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_15 )\r\nF_3 ( V_16 L_10 , V_7 ) ;\r\nV_9 = ( V_7 & V_22 ) << 4 ;\r\nV_9 += ( ( ( V_3 >> V_25 ) & V_26 ) * 4 ) ;\r\nif ( ! F_4 ( F_5 ( V_9 ) ) ) {\r\nif ( V_15 )\r\nF_3 ( V_16 L_3 ,\r\nF_5 ( V_9 ) ) ;\r\nreturn 0 ;\r\n}\r\nV_8 = F_7 ( V_9 ) ;\r\nif ( ( ( V_8 & V_17 ) == V_18 ) ) {\r\nif ( V_15 )\r\nF_3 ( V_16 L_11 ) ;\r\nV_10 = 1 ;\r\nV_11 = V_8 ;\r\nV_12 = V_8 & V_19 ;\r\ngoto V_20;\r\n}\r\nif ( ( ( V_8 & V_17 ) != V_21 ) ) {\r\nif ( V_15 )\r\nF_3 ( V_16 L_12 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_15 )\r\nF_3 ( V_16 L_13 , V_8 ) ;\r\nV_9 = ( V_8 & V_22 ) << 4 ;\r\nV_9 += ( ( ( V_3 >> V_27 ) & V_28 ) * 4 ) ;\r\nif ( ! F_4 ( F_5 ( V_9 ) ) )\r\nreturn 0 ;\r\nV_9 = F_7 ( V_9 ) ;\r\nif ( ( ( V_9 & V_17 ) == V_18 ) ) {\r\nif ( V_15 )\r\nF_3 ( V_16 L_14 ) ;\r\nV_10 = 0 ;\r\nV_11 = V_9 ;\r\nV_12 = V_9 & V_19 ;\r\ngoto V_20;\r\n}\r\nif ( V_15 )\r\nF_3 ( V_16 L_15 ) ;\r\nreturn 0 ;\r\nV_20:\r\nswitch ( V_10 ) {\r\ncase 0 :\r\nV_14 =\r\n( V_3 & ~ ( - 1 << V_27 ) ) | ( ( V_11 & ~ 0xff ) << 4 ) ;\r\nbreak;\r\ncase 1 :\r\nV_14 =\r\n( V_3 & ~ ( - 1 << V_25 ) ) | ( ( V_11 & ~ 0xff ) << 4 ) ;\r\nbreak;\r\ncase 2 :\r\nV_14 =\r\n( V_3 & ~ ( - 1 << V_23 ) ) | ( ( V_11 & ~ 0xff ) << 4 ) ;\r\nbreak;\r\ndefault:\r\ncase 3 :\r\nV_14 = V_3 ;\r\nbreak;\r\n}\r\nif ( V_15 )\r\nF_3 ( V_16 L_16 , V_14 ) ;\r\nif ( V_4 )\r\n* V_4 = V_14 ;\r\nreturn V_11 ;\r\n}\r\nvoid F_8 ( void )\r\n{\r\n__asm__ __volatile__(" flush ");\r\n}\r\nvoid F_9 ( void )\r\n{\r\n__asm__ __volatile__("sta %%g0, [%%g0] %0\n\t" : :\r\n"i"(ASI_LEON_DFLUSH) : "memory");\r\n}\r\nvoid F_10 ( struct V_29 * V_30 , unsigned long V_31 )\r\n{\r\nif ( V_30 -> V_32 & V_33 )\r\nF_8 () ;\r\nF_9 () ;\r\n}\r\nvoid F_11 ( void )\r\n{\r\n__asm__ __volatile__(" flush ");\r\n__asm__ __volatile__("sta %%g0, [%%g0] %0\n\t" : :\r\n"i"(ASI_LEON_DFLUSH) : "memory");\r\n}\r\nvoid F_12 ( void )\r\n{\r\nF_11 () ;\r\n__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : : "r"(0x400),\r\n"i"(ASI_LEON_MMUFLUSH) : "memory");\r\n}\r\nvoid F_13 ( struct V_34 * V_35 )\r\n{\r\nunsigned long V_36 , V_37 , V_38 ;\r\nif ( ! V_35 )\r\nreturn;\r\n__asm__ __volatile__("lda [%%g0] %3, %0\n\t"\r\n"mov 0x08, %%g1\n\t"\r\n"lda [%%g1] %3, %1\n\t"\r\n"mov 0x0c, %%g1\n\t"\r\n"lda [%%g1] %3, %2\n\t"\r\n: "=r"(ccr), "=r"(iccr), "=r"(dccr)\r\n: "i"(ASI_LEON_CACHEREGS)\r\n: "g1"\r\n);\r\nV_35 -> V_36 = V_36 ;\r\nV_35 -> V_37 = V_37 ;\r\nV_35 -> V_38 = V_38 ;\r\n}\r\nint T_1 F_14 ( void )\r\n{\r\nint V_39 = - 1 ;\r\nunsigned int V_40 , V_41 ;\r\nchar * V_42 [ 4 ] =\r\n{ L_17 , L_18 , L_19 ,\r\nL_20\r\n} ;\r\nstruct V_34 V_43 ;\r\nF_13 ( & V_43 ) ;\r\nV_41 = ( V_43 . V_38 & V_44 ) >> 24 ;\r\nV_40 = 1 << ( ( V_43 . V_38 & V_45 ) >> 20 ) ;\r\nF_3 ( V_16 L_21 ,\r\nV_41 > 3 ? L_22 : V_42 [ V_41 ] , V_40 ) ;\r\nif ( ( V_40 <= ( V_46 / 1024 ) ) && ( V_41 == 0 ) ) {\r\nV_39 = 0 ;\r\nF_3 ( V_16 L_23 ) ;\r\n}\r\nreturn V_39 ;\r\n}\r\nvoid F_15 ( void )\r\n{\r\nF_16 ( ( void * ) 0 ) ;\r\nif ( V_47 )\r\nF_11 () ;\r\n}\r\nstatic void F_17 ( struct V_48 * V_49 )\r\n{\r\nF_11 () ;\r\n}\r\nstatic void F_18 ( struct V_29 * V_30 , unsigned long V_31 )\r\n{\r\nF_10 ( V_30 , V_31 ) ;\r\n}\r\nstatic void F_19 ( struct V_29 * V_30 ,\r\nunsigned long V_50 ,\r\nunsigned long V_51 )\r\n{\r\nF_11 () ;\r\n}\r\nstatic void F_20 ( struct V_48 * V_49 )\r\n{\r\nF_12 () ;\r\n}\r\nstatic void F_21 ( struct V_29 * V_30 ,\r\nunsigned long V_31 )\r\n{\r\nF_12 () ;\r\n}\r\nstatic void F_22 ( struct V_29 * V_30 ,\r\nunsigned long V_50 ,\r\nunsigned long V_51 )\r\n{\r\nF_12 () ;\r\n}\r\nstatic void F_23 ( unsigned long V_31 )\r\n{\r\nF_11 () ;\r\n}\r\nstatic void F_24 ( struct V_48 * V_49 , unsigned long V_31 )\r\n{\r\nF_11 () ;\r\n}\r\nstatic void F_25 ( unsigned long V_31 )\r\n{\r\nF_9 () ;\r\n}\r\nvoid T_1 F_26 ( void )\r\n{\r\n}\r\nvoid T_1 F_27 ( void )\r\n{\r\nV_52 = L_24 ;\r\nV_53 = & V_54 ;\r\nV_55 = F_26 ;\r\nV_47 = F_14 () ;\r\n}
