Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan  3 22:45:24 2022
| Host         : HALx1 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_methodology -file chip_test_env_wrapper_methodology_drc_routed.rpt -pb chip_test_env_wrapper_methodology_drc_routed.pb -rpx chip_test_env_wrapper_methodology_drc_routed.rpx
| Design       : chip_test_env_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 63
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 17         |
| TIMING-18 | Warning          | Missing input or output delay | 17         |
| TIMING-20 | Warning          | Non-clocked latch             | 29         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on DISCA relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on DISCB relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on MUX1_SELECT relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on adc_clk relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on b0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on b1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on b2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on b3 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on b4 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on b5 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on b6 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on b7 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on b8 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on b9 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on chip_clk relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on chip_data_in relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on chip_restart relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/next_state_reg[0] cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/next_state_reg[1] cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/next_state_reg[2] cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/next_state_reg[4] cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_gnd_0_reg cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_gnd_0_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_gnd_1_reg cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_gnd_1_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_gnd_2_reg cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_gnd_2_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_gnd_3_reg cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_gnd_3_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_0_reg cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_0_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_1_reg cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_1_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_2_reg cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_2_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_3_reg cannot be properly analyzed as its control pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_3_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[0] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[10] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[11] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[12] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[13] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[14] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[15] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[16] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[1] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[2] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[3] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[4] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[5] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[6] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[7] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[8] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[9] cannot be properly analyzed as its control pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[9]/G is not reached by a timing clock
Related violations: <none>


