INFO: [VRFC 10-163] Analyzing VHDL file "D:/git/VivadoDesignSuite/FPGA_Lab_Exam_1/FPGA_Lab_Exam_1.srcs/sources_1/new/Mealy_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mealy_Machine'
