<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- Copyright (C) 2025, Advanced Micro Devices, Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->

<board schema_version="2.2" vendor="xilinx.com" name="scu35" display_name="Spartan UltraScale+ SCU35 Evaluation Platform" url="www.xilinx.com/SCU35" preset_file="preset.xml" supports_ced="false">
  <images>
    <image name="scu35_board.jpg" display_name="SCU35 BOARD" sub_type="board">
      <description>SCU35 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>Spartan UltraScale+ SCU35 Evaluation Platform</description>
  <components>
  
  
    <component name="part0" display_name="Spartan UltraScale+ SCU35 Evaluation Platform" type="fpga" part_name="xcsu35p-sbvb625-2-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com/SCU35">
      <description>FPGA part on the board</description>
      <interfaces>


        
		<interface mode="master" name="led0" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led0" preset_proc="led_3bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="led0_rgb" dir="out" left="2" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="led0_r"/> 
                <pin_map port_index="1" component_pin="led0_g"/> 
                <pin_map port_index="2" component_pin="led0_b"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="led1" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led1" preset_proc="led_3bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="led1_rgb" dir="out" left="2" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="led1_r"/> 
                <pin_map port_index="1" component_pin="led1_g"/> 
                <pin_map port_index="2" component_pin="led1_b"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>		

		<interface mode="master" name="led2" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led2" preset_proc="led_3bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="led2_rgb" dir="out" left="2" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="led2_r"/> 
                <pin_map port_index="1" component_pin="led2_g"/> 
                <pin_map port_index="2" component_pin="led2_b"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="led3" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led3" preset_proc="led_3bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="led3_rgb" dir="out" left="2" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="led3_r"/> 
                <pin_map port_index="1" component_pin="led3_g"/> 
                <pin_map port_index="2" component_pin="led3_b"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="led4" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led4" preset_proc="led_3bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="led4_rgb" dir="out" left="2" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="led4_r"/> 
                <pin_map port_index="1" component_pin="led4_g"/> 
                <pin_map port_index="2" component_pin="led4_b"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	   <interface mode="master" name="push_buttons" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons" preset_proc="push_buttons_5bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons" dir="in" left="4" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="push_buttons_sw_c"/> 
                <pin_map port_index="1" component_pin="push_buttons_sw_s"/> 
                <pin_map port_index="2" component_pin="push_buttons_sw_n"/> 
                <pin_map port_index="3" component_pin="push_buttons_sw_w"/> 
                <pin_map port_index="4" component_pin="push_buttons_sw_e"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>		
		
     
	    <interface mode="master" name="mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="ethernet">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as MII. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdc"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      
	    <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_reset_out">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_rst_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_rst_out"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	   <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="RESETN" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="RESETN"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
          </parameters>
        </interface>
      
	  <interface mode="master" name="mii" type="xilinx.com:interface:mii_rtl:1.0" of_component="ethernet" preset_proc="mii_preset">
          <description>Primary interface to communicate with ethernet phy in MII mode. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXD" physical_port="mii_txd" dir="out" left="3" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="mii_txd_0"/> 
                <pin_map port_index="1" component_pin="mii_txd_1"/> 
                <pin_map port_index="2" component_pin="mii_txd_2"/> 
                <pin_map port_index="3" component_pin="mii_txd_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_ER" physical_port="mii_tx_er" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="mii_tx_er"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_EN" physical_port="mii_tx_en" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mii_tx_en"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_CLK" physical_port="mii_tx_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mii_tx_clk"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXD" physical_port="mii_rxd" dir="in" left="3" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="mii_rxd_0"/> 
                <pin_map port_index="1" component_pin="mii_rxd_1"/> 
                <pin_map port_index="2" component_pin="mii_rxd_2"/> 
                <pin_map port_index="3" component_pin="mii_rxd_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_ER" physical_port="mii_rx_er" dir="in"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="mii_rx_er"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_DV" physical_port="mii_rx_dv" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mii_rx_dv"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_CLK" physical_port="mii_rx_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mii_rx_clk"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="COL" physical_port="mii_col" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mii_col"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CRS" physical_port="mii_crs" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mii_crs"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

      
	   <interface mode="master" name="scu35_uartb" type="xilinx.com:interface:uart_rtl:1.0" of_component="scu35_uartb" preset_proc="scu35_uartb_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="scu35_uartb_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="scu35_uartb_txd"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="scu35_uartb_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="scu35_uartb_rxd"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	   <interface mode="master" name="scu35_uartc" type="xilinx.com:interface:uart_rtl:1.0" of_component="scu35_uartc" preset_proc="scu35_uartc_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="scu35_uartc_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="scu35_uartc_txd"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="scu35_uartc_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="scu35_uartc_rxd"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	   <interface mode="master" name="scu35_uartd" type="xilinx.com:interface:uart_rtl:1.0" of_component="scu35_uartd" preset_proc="scu35_uartd_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="scu35_uartd_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="scu35_uartd_txd"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="scu35_uartd_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="scu35_uartd_rxd"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	       
<!-- 	   <interface mode="master" name="spi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi_flash" preset_proc="spi_flash_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO0_I" physical_port="spi_io0_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io0_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_O" physical_port="spi_io0_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io0_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_T" physical_port="spi_io0_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io0_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_I" physical_port="spi_io1_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io1_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_O" physical_port="spi_io1_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io1_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_T" physical_port="spi_io1_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io1_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_I" physical_port="spi_io2_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io2_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_O" physical_port="spi_io2_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io2_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_T" physical_port="spi_io2_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io2_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_I" physical_port="spi_io3_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io3_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_O" physical_port="spi_io3_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io3_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_T" physical_port="spi_io3_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io3_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="in"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCK_I" physical_port="spi_sck_i" dir="in"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_sck_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCK_O" physical_port="spi_sck_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_sck_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCK_T" physical_port="spi_sck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_sck_i"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> -->
      
	  <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock" preset_proc="sys_diff_clock_preset">
          <preferred_ips>
         	<preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="SYSCLK_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_P"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="SYSCLK_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_N"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="100000000" />
            <parameter name="reset_type" value="active_low" />
          </parameters>
        </interface>
		
		<interface mode="master" name="iic_eeprom_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_eeprom_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_eeprom_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_EEPROM_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_eeprom_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_EEPROM_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_eeprom_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_EEPROM_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_eeprom_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_EEPROM_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_eeprom_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_EEPROM_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_eeprom_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_EEPROM_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="iic_ina_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_ina_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_ina_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_INA_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_ina_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_INA_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_ina_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_INA_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_ina_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_INA_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_ina_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_INA_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_ina_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_INA_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="iic_acl_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_acl_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_acl_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_ACL_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_acl_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_ACL_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_acl_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_ACL_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_acl_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_ACL_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_acl_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_ACL_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_acl_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_ACL_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="iic_hsio_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_hsio_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_hsio_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_HSIO_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_hsio_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_HSIO_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_hsio_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_HSIO_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_hsio_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_HSIO_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_hsio_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_HSIO_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_hsio_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_HSIO_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

      </interfaces>


    </component>
    
	<component name="led0" display_name="LED0_RGB" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>RED, GREEN, BLUE LEDs 2 to 0 </description>
     </component>

	<component name="led1" display_name="LED1_RGB" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>RED, GREEN, BLUE LEDs 2 to 0 </description>
     </component>
	 
	<component name="led2" display_name="LED2_RGB" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>RED, GREEN, BLUE LEDs 2 to 0 </description>
     </component>

	<component name="led3" display_name="LED3_RGB" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>RED, GREEN, BLUE LEDs 2 to 0 </description>
     </component>
	 
	<component name="led4" display_name="LED4_RGB" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>RED, GREEN, BLUE LEDs 2 to 0 </description>
     </component>

    <component name="push_buttons" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output">
      <description>Push Buttons, C W E S N, Active High</description>
    </component>
	
     <component name="ethernet" display_name="Onboard PHY" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="DP83867IRPAP" vendor="TI" spec_url="www.ti.com">
      <description>Ethernet PHY on the board</description>
      <component_modes>
        <component_mode name="mii_mdio_mdc" display_name="mii Onboard PHY">
          <interfaces>
            <interface name="mii"/>
            <interface name="mdio_mdc"/>
            <interface name="phy_reset_out" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>

    <component name="mdio_mdc" display_name="ethernet MDIO" type="chip" sub_type="ethernet" major_group="">
      <description>ethernet MDIO</description>
    </component>
	
    <component name="phy_reset_out" display_name="ethernet PHY reset out" type="chip" sub_type="reset" major_group="Reset">
      <description>ethernet PHY RESET OUT</description>
    </component>
	
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset">
      <description>CPU_RST Reset Push Button, Active Low</description>
    </component>
   
    <component name="scu35_uartb" display_name="UARTB" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2103GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>

    <component name="scu35_uartc" display_name="UARTC" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2103GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>

    <component name="scu35_uartd" display_name="UARTD" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2103GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>

     <component name="spi_flash" display_name="QSPI NOR flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="MT25QU128ABB1ESE-0SIT" vendor="Micron">
      <description>128 MB of nonvolatile storage that can be used for configuration or data storage</description>
    </component>
    
	<component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SiT9365AE" vendor="Si Time" spec_url="www.sitime.com">
      <description>3.3V LVDS differential 100 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
	
    <component name="iic_eeprom_main" display_name="IIC_EEPROM" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C channel for Board-ID EEPROM </description>
     </component>	

    <component name="iic_acl_main" display_name="IIC_ACL" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C channel for Board-ID Accelerometer </description>
     </component>	

    <component name="iic_ina_main" display_name="IIC_INA" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C channel for Board-ID INA700 power monitors </description>
     </component>	

    <component name="iic_hsio_main" display_name="IIC_HSIO" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C channel for Board-ID HSIO </description>
     </component>
  </components>
  
	  <jtag_chains>
		<jtag_chain name="chain1">
		  <position name="0" component="part0"/>
		</jtag_chain>
	  </jtag_chains>
  
	  <connections>
	  
		<!-- <connection name="part0_dip_switches_16bits" component1="part0" component2="dip_switches_16bits"> -->
		  <!-- <connection_map name="part0_dip_switches_4bits_1" c1_st_index="0" c1_end_index="15" c2_st_index="0" c2_end_index="15"/> -->
		<!-- </connection> -->
		
		<connection name="part0_led0" component1="part0" component2="led0">
		  <connection_map name="part0" c1_st_index="16" c1_end_index="18" c2_st_index="0" c2_end_index="2"/>
		</connection>

		<connection name="part0_led1" component1="part0" component2="led1">
		  <connection_map name="part0_led1" c1_st_index="19" c1_end_index="21" c2_st_index="0" c2_end_index="2"/>
		</connection>

		<connection name="part0_led2" component1="part0" component2="led2">
		  <connection_map name="part0_led2" c1_st_index="22" c1_end_index="24" c2_st_index="0" c2_end_index="2"/>
		</connection>

		<connection name="part0_led3" component1="part0" component2="led3">
		  <connection_map name="part0_led3" c1_st_index="25" c1_end_index="27" c2_st_index="0" c2_end_index="2"/>
		</connection>

		<connection name="part0_led4" component1="part0" component2="led4">
		  <connection_map name="part0_led4" c1_st_index="28" c1_end_index="30" c2_st_index="0" c2_end_index="2"/>
		</connection>
		
		<connection name="part0_push_buttons" component1="part0" component2="push_buttons">
		  <connection_map name="part0_push_buttons" c1_st_index="31" c1_end_index="35" c2_st_index="0" c2_end_index="4"/>
		</connection>	
		
		<connection name="part0_reset" component1="part0" component2="reset">
		  <connection_map name="part0_reset" c1_st_index="36" c1_end_index="36" c2_st_index="0" c2_end_index="0"/>
		</connection>			
		
		<connection name="part0_mdio_io" component1="part0" component2="mdio_mdc">
		  <connection_map name="part0_mdio_io" c1_st_index="37" c1_end_index="38" c2_st_index="0" c2_end_index="1"/>
		</connection>
	  
		<connection name="part0_phy_reset_out" component1="part0" component2="phy_reset_out">
		  <connection_map name="part0_phy_reset_out" c1_st_index="39" c1_end_index="39" c2_st_index="0" c2_end_index="0"/>
		</connection>

		<connection name="part0_mii" component1="part0" component2="ethernet">
		  <connection_map name="part0_mii_1" c1_st_index="40" c1_end_index="55" c2_st_index="0" c2_end_index="15"/>
		</connection>

		<connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
		  <connection_map name="part0_sys_diff_clock_1" c1_st_index="56" c1_end_index="57" c2_st_index="0" c2_end_index="1"/>
		</connection>

<!-- 		<connection name="part0_spi_flash" component1="part0" component2="spi_flash">
		  <connection_map name="part0_spi_flash_1" c1_st_index="56" c1_end_index="61" c2_st_index="0" c2_end_index="5"/>
		</connection> -->

		<connection name="part0_iic_main" component1="part0" component2="iic_eeprom_main">
		  <connection_map name="part0_iic_main_1" typical_delay="5" c1_st_index="62" c1_end_index="63" c2_st_index="0" c2_end_index="1"/>
		</connection>			

		<connection name="part0_iic_main" component1="part0" component2="iic_ina_main">
		  <connection_map name="part0_iic_main_1" typical_delay="5" c1_st_index="64" c1_end_index="65" c2_st_index="0" c2_end_index="1"/>
		</connection>		
	
		<connection name="part0_iic_main" component1="part0" component2="iic_acl_main">
		  <connection_map name="part0_iic_main_1" typical_delay="5" c1_st_index="66" c1_end_index="67" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_iic_main" component1="part0" component2="iic_hsio_main">
		  <connection_map name="part0_iic_main_1" typical_delay="5" c1_st_index="68" c1_end_index="69" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_scu35_uartb" component1="part0" component2="scu35_uartb">
		  <connection_map name="part0_scu35_uartb_1" c1_st_index="70" c1_end_index="71" c2_st_index="0" c2_end_index="1"/>
		</connection>	

		<connection name="part0_scu35_uartc" component1="part0" component2="scu35_uartc">
		  <connection_map name="part0_scu35_uartc_1" c1_st_index="72" c1_end_index="73" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_scu35_uartd" component1="part0" component2="scu35_uartd">
		  <connection_map name="part0_scu35_uartd_1" c1_st_index="74" c1_end_index="75" c2_st_index="0" c2_end_index="1"/>
		</connection>

	  </connections>
	  
</board>
