## There are some erros that occured during installation and/or during running like 


![Error-1](https://github.com/Pradyumna1312/FPGA_Workshop_VSD/blob/main/Day5/1.png)

![Error-2](https://github.com/Pradyumna1312/FPGA_Workshop_VSD/blob/main/Day5/2.png "ERROR-2")

` In remote server the codes ran and got outputs without any problem. The files which had to be changed are changed according to RVMyth implementation and are stored at SOFA_Outputs `

 TRYING TO SOLVE THE ISSUE SO THAT IT CAN BE USED IN FUTURE


        
            
        

    
