
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.12.2
// timestamp : Wed Sep 25 04:10:09 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zhinx/rv32h_fmadd.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.h instruction of the RISC-V RV32_Zfinx_Zhinx,RV64_Zfinx_Zhinx extension for the fmadd_b18 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zhinx,RV64I_Zfinx_Zhinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zhinx.*);def TEST_CASE_1=True;",fmadd_b18)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x4,test_dataset_0)
RVTEST_SIGBASE(x3,signature_x3_1)

inst_0:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==x2, rs2==x2, rs3==x24, rd==x11,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x2; op2:x2; op3:x24; dest:x11; op1val:0x7ac0; op2val:0x7ac0;
op3val:0x7bff; valaddr_reg:x4; val_offset:0*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x11, x2, x2, x24, dyn, 0, 0, x4, 0*FLEN/8, x12, x3, x10)

inst_1:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==x5, rs2==x27, rs3==x5, rd==x20,fs1 == 0 and fe1 == 0x1e and fm1 == 0x20f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x5; op2:x27; op3:x5; dest:x20; op1val:0x7a0f; op2val:0x0;
op3val:0x7a0f; valaddr_reg:x4; val_offset:3*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x20, x5, x27, x5, dyn, 0, 0, x4, 3*FLEN/8, x12, x3, x10)

inst_2:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==x21, rs2==x25, rs3==x16, rd==x21,fs1 == 0 and fe1 == 0x1d and fm1 == 0x2b9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x21; op2:x25; op3:x16; dest:x21; op1val:0x76b9; op2val:0x0;
op3val:0x7bff; valaddr_reg:x4; val_offset:6*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x21, x21, x25, x16, dyn, 0, 0, x4, 6*FLEN/8, x12, x3, x10)

inst_3:
// rs1 == rs2 == rs3 != rd, rs1==x14, rs2==x14, rs3==x14, rd==x0,fs1 == 0 and fe1 == 0x1d and fm1 == 0x024 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x14; op2:x14; op3:x14; dest:x0; op1val:0x7424; op2val:0x7424;
op3val:0x7424; valaddr_reg:x4; val_offset:9*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x0, x14, x14, x14, dyn, 0, 0, x4, 9*FLEN/8, x12, x3, x10)

inst_4:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==x8, rs2==x20, rs3==x17, rd==x17,fs1 == 0 and fe1 == 0x1e and fm1 == 0x016 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x8; op2:x20; op3:x17; dest:x17; op1val:0x7816; op2val:0x0;
op3val:0x7bff; valaddr_reg:x4; val_offset:12*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x17, x8, x20, x17, dyn, 0, 0, x4, 12*FLEN/8, x12, x3, x10)

inst_5:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==x1, rs2==x19, rs3==x13, rd==x19,fs1 == 0 and fe1 == 0x1d and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x1; op2:x19; op3:x13; dest:x19; op1val:0x7679; op2val:0x0;
op3val:0x7bff; valaddr_reg:x4; val_offset:15*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x19, x1, x19, x13, dyn, 0, 0, x4, 15*FLEN/8, x12, x3, x10)

inst_6:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==x9, rs2==x13, rs3==x23, rd==x5,fs1 == 0 and fe1 == 0x1e and fm1 == 0x244 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x9; op2:x13; op3:x23; dest:x5; op1val:0x7a44; op2val:0x0;
op3val:0x7bff; valaddr_reg:x4; val_offset:18*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x5, x9, x13, x23, dyn, 0, 0, x4, 18*FLEN/8, x12, x3, x10)

inst_7:
// rd == rs2 == rs3 != rs1, rs1==x29, rs2==x31, rs3==x31, rd==x31,fs1 == 0 and fe1 == 0x1d and fm1 == 0x0d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x29; op2:x31; op3:x31; dest:x31; op1val:0x74d9; op2val:0x8000;
op3val:0x8000; valaddr_reg:x4; val_offset:21*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x29, x31, x31, dyn, 0, 0, x4, 21*FLEN/8, x12, x3, x10)

inst_8:
// rs1 == rd == rs3 != rs2, rs1==x26, rs2==x6, rs3==x26, rd==x26,fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x26; op2:x6; op3:x26; dest:x26; op1val:0x779f; op2val:0x8000;
op3val:0x779f; valaddr_reg:x4; val_offset:24*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x26, x26, x6, x26, dyn, 0, 0, x4, 24*FLEN/8, x12, x3, x10)

inst_9:
// rs1 == rs2 == rs3 == rd, rs1==x28, rs2==x28, rs3==x28, rd==x28,fs1 == 0 and fe1 == 0x1e and fm1 == 0x0aa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x28; op2:x28; op3:x28; dest:x28; op1val:0x78aa; op2val:0x78aa;
op3val:0x78aa; valaddr_reg:x4; val_offset:27*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x28, x28, x28, x28, dyn, 0, 0, x4, 27*FLEN/8, x12, x3, x10)

inst_10:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==x17, rs2==x22, rs3==x22, rd==x8,fs1 == 0 and fe1 == 0x1e and fm1 == 0x342 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x17; op2:x22; op3:x22; dest:x8; op1val:0x7b42; op2val:0x8000;
op3val:0x8000; valaddr_reg:x4; val_offset:30*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x8, x17, x22, x22, dyn, 0, 0, x4, 30*FLEN/8, x12, x3, x10)

inst_11:
// rs1 == rs2 == rd != rs3, rs1==x23, rs2==x23, rs3==x29, rd==x23,fs1 == 0 and fe1 == 0x1e and fm1 == 0x009 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x23; op2:x23; op3:x29; dest:x23; op1val:0x7809; op2val:0x7809;
op3val:0x7bff; valaddr_reg:x4; val_offset:33*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x23, x23, x23, x29, dyn, 0, 0, x4, 33*FLEN/8, x12, x3, x10)

inst_12:
// rs1==x7, rs2==x1, rs3==x0, rd==x13,fs1 == 0 and fe1 == 0x1d and fm1 == 0x081 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x7; op2:x1; op3:x0; dest:x13; op1val:0x7481; op2val:0x8000;
op3val:0x0; valaddr_reg:x4; val_offset:36*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x13, x7, x1, x0, dyn, 0, 0, x4, 36*FLEN/8, x12, x3, x10)
RVTEST_VALBASEUPD(x13,test_dataset_1)

inst_13:
// rs1==x20, rs2==x17, rs3==x27, rd==x4,fs1 == 0 and fe1 == 0x1e and fm1 == 0x20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x20; op2:x17; op3:x27; dest:x4; op1val:0x7a0b; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x13; val_offset:0*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x4, x20, x17, x27, dyn, 0, 0, x13, 0*FLEN/8, x14, x3, x10)

inst_14:
// rs1==x25, rs2==x16, rs3==x18, rd==x7,fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x25; op2:x16; op3:x18; dest:x7; op1val:0x78f1; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x13; val_offset:3*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x7, x25, x16, x18, dyn, 0, 0, x13, 3*FLEN/8, x14, x3, x10)

inst_15:
// rs1==x15, rs2==x4, rs3==x21, rd==x6,fs1 == 0 and fe1 == 0x1d and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x15; op2:x4; op3:x21; dest:x6; op1val:0x7401; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x13; val_offset:6*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x6, x15, x4, x21, dyn, 0, 0, x13, 6*FLEN/8, x14, x3, x1)
RVTEST_SIGBASE(x2,signature_x2_0)

inst_16:
// rs1==x30, rs2==x21, rs3==x20, rd==x27,fs1 == 0 and fe1 == 0x1e and fm1 == 0x346 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x21; op3:x20; dest:x27; op1val:0x7b46; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x13; val_offset:9*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x27, x30, x21, x20, dyn, 0, 0, x13, 9*FLEN/8, x14, x2, x1)

inst_17:
// rs1==x22, rs2==x9, rs3==x12, rd==x29,fs1 == 0 and fe1 == 0x1e and fm1 == 0x3db and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x22; op2:x9; op3:x12; dest:x29; op1val:0x7bdb; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x13; val_offset:12*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x29, x22, x9, x12, dyn, 0, 0, x13, 12*FLEN/8, x14, x2, x1)

inst_18:
// rs1==x18, rs2==x7, rs3==x25, rd==x30,fs1 == 0 and fe1 == 0x1e and fm1 == 0x27a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x18; op2:x7; op3:x25; dest:x30; op1val:0x7a7a; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x13; val_offset:15*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x30, x18, x7, x25, dyn, 0, 0, x13, 15*FLEN/8, x14, x2, x1)

inst_19:
// rs1==x24, rs2==x30, rs3==x7, rd==x12,fs1 == 0 and fe1 == 0x1e and fm1 == 0x336 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x24; op2:x30; op3:x7; dest:x12; op1val:0x7b36; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x13; val_offset:18*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x12, x24, x30, x7, dyn, 0, 0, x13, 18*FLEN/8, x14, x2, x1)

inst_20:
// rs1==x12, rs2==x18, rs3==x10, rd==x15,fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x12; op2:x18; op3:x10; dest:x15; op1val:0x74f5; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x13; val_offset:21*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x15, x12, x18, x10, dyn, 0, 0, x13, 21*FLEN/8, x14, x2, x1)

inst_21:
// rs1==x11, rs2==x5, rs3==x30, rd==x24,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x11; op2:x5; op3:x30; dest:x24; op1val:0x79d5; op2val:0x0;
op3val:0x7bff; valaddr_reg:x13; val_offset:24*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x24, x11, x5, x30, dyn, 0, 0, x13, 24*FLEN/8, x14, x2, x1)

inst_22:
// rs1==x0, rs2==x8, rs3==x11, rd==x10,fs1 == 0 and fe1 == 0x1e and fm1 == 0x32f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x0; op2:x8; op3:x11; dest:x10; op1val:0x0; op2val:0x0;
op3val:0x7bff; valaddr_reg:x13; val_offset:27*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x10, x0, x8, x11, dyn, 0, 0, x13, 27*FLEN/8, x14, x2, x1)
RVTEST_VALBASEUPD(x5,test_dataset_2)

inst_23:
// rs1==x13, rs2==x0, rs3==x19, rd==x25,fs1 == 0 and fe1 == 0x1e and fm1 == 0x178 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x13; op2:x0; op3:x19; dest:x25; op1val:0x7978; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:0*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x25, x13, x0, x19, dyn, 0, 0, x5, 0*FLEN/8, x7, x2, x1)

inst_24:
// rs1==x10, rs2==x12, rs3==x4, rd==x9,fs1 == 0 and fe1 == 0x1d and fm1 == 0x38c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x10; op2:x12; op3:x4; dest:x9; op1val:0x778c; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:3*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x9, x10, x12, x4, dyn, 0, 0, x5, 3*FLEN/8, x7, x2, x1)

inst_25:
// rs1==x4, rs2==x3, rs3==x6, rd==x14,fs1 == 0 and fe1 == 0x1b and fm1 == 0x271 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x4; op2:x3; op3:x6; dest:x14; op1val:0x6e71; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:6*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x14, x4, x3, x6, dyn, 0, 0, x5, 6*FLEN/8, x7, x2, x1)

inst_26:
// rs1==x3, rs2==x26, rs3==x2, rd==x16,fs1 == 0 and fe1 == 0x1d and fm1 == 0x2f1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x3; op2:x26; op3:x2; dest:x16; op1val:0x76f1; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:9*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x16, x3, x26, x2, dyn, 0, 0, x5, 9*FLEN/8, x7, x2, x1)

inst_27:
// rs1==x31, rs2==x24, rs3==x15, rd==x18,fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x31; op2:x24; op3:x15; dest:x18; op1val:0x78e2; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:12*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x18, x31, x24, x15, dyn, 0, 0, x5, 12*FLEN/8, x7, x2, x1)

inst_28:
// rs1==x16, rs2==x29, rs3==x1, rd==x22,fs1 == 0 and fe1 == 0x1e and fm1 == 0x34c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x16; op2:x29; op3:x1; dest:x22; op1val:0x7b4c; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:15*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x22, x16, x29, x1, dyn, 0, 0, x5, 15*FLEN/8, x7, x2, x4)

inst_29:
// rs1==x19, rs2==x11, rs3==x3, rd==x1,fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ba and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x19; op2:x11; op3:x3; dest:x1; op1val:0x7bba; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:18*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x1, x19, x11, x3, dyn, 0, 0, x5, 18*FLEN/8, x7, x2, x4)
RVTEST_SIGBASE(x1,signature_x1_0)

inst_30:
// rs1==x6, rs2==x15, rs3==x9, rd==x3,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x6; op2:x15; op3:x9; dest:x3; op1val:0x77a0; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:21*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x3, x6, x15, x9, dyn, 0, 0, x5, 21*FLEN/8, x7, x1, x4)

inst_31:
// rs1==x27, rs2==x10, rs3==x8, rd==x2,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x27; op2:x10; op3:x8; dest:x2; op1val:0x7aeb; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:24*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x2, x27, x10, x8, dyn, 0, 0, x5, 24*FLEN/8, x7, x1, x4)

inst_32:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x02a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x742a; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:27*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 27*FLEN/8, x7, x1, x4)

inst_33:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:30*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 30*FLEN/8, x7, x1, x4)

inst_34:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x063 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7863; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:33*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 33*FLEN/8, x7, x1, x4)

inst_35:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x331 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6331; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:36*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 36*FLEN/8, x7, x1, x4)

inst_36:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c1; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:39*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 39*FLEN/8, x7, x1, x4)

inst_37:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x260 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7660; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:42*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 42*FLEN/8, x7, x1, x4)

inst_38:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x298 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a98; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:45*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 45*FLEN/8, x7, x1, x4)

inst_39:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x157 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7957; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:48*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 48*FLEN/8, x7, x1, x4)

inst_40:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x54bd; op2val:0x8001;
op3val:0x7bff; valaddr_reg:x5; val_offset:51*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 51*FLEN/8, x7, x1, x4)

inst_41:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77e4; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:54*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 54*FLEN/8, x7, x1, x4)

inst_42:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ef and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aef; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:57*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 57*FLEN/8, x7, x1, x4)

inst_43:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3cd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73cd; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:60*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 60*FLEN/8, x7, x1, x4)

inst_44:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x133 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7533; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:63*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 63*FLEN/8, x7, x1, x4)

inst_45:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7af5; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:66*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 66*FLEN/8, x7, x1, x4)

inst_46:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x21c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x721c; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:69*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 69*FLEN/8, x7, x1, x4)

inst_47:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7889; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:72*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 72*FLEN/8, x7, x1, x4)

inst_48:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3a1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73a1; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:75*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 75*FLEN/8, x7, x1, x4)

inst_49:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3bc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bbc; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:78*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 78*FLEN/8, x7, x1, x4)

inst_50:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6c; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:81*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 81*FLEN/8, x7, x1, x4)

inst_51:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x772a; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:84*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 84*FLEN/8, x7, x1, x4)

inst_52:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x125 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d25; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:87*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 87*FLEN/8, x7, x1, x4)

inst_53:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x11e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x751e; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:90*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 90*FLEN/8, x7, x1, x4)

inst_54:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x780f; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:93*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 93*FLEN/8, x7, x1, x4)

inst_55:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x375 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b75; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:96*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 96*FLEN/8, x7, x1, x4)

inst_56:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2fa and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6efa; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:99*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 99*FLEN/8, x7, x1, x4)

inst_57:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x068 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7868; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:102*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 102*FLEN/8, x7, x1, x4)

inst_58:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a6; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:105*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 105*FLEN/8, x7, x1, x4)

inst_59:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x060 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7860; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:108*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 108*FLEN/8, x7, x1, x4)

inst_60:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x283 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a83; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:111*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 111*FLEN/8, x7, x1, x4)

inst_61:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x051 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7851; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:114*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 114*FLEN/8, x7, x1, x4)

inst_62:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb4; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:117*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 117*FLEN/8, x7, x1, x4)

inst_63:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d2; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:120*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 120*FLEN/8, x7, x1, x4)

inst_64:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b2; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:123*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 123*FLEN/8, x7, x1, x4)

inst_65:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x31d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x771d; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:126*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 126*FLEN/8, x7, x1, x4)

inst_66:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78c4; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:129*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 129*FLEN/8, x7, x1, x4)

inst_67:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x227 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7627; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:132*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 132*FLEN/8, x7, x1, x4)

inst_68:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789a; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:135*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 135*FLEN/8, x7, x1, x4)

inst_69:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a4; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:138*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 138*FLEN/8, x7, x1, x4)

inst_70:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x20e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x720e; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:141*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 141*FLEN/8, x7, x1, x4)

inst_71:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1f9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71f9; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:144*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 144*FLEN/8, x7, x1, x4)

inst_72:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e6; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:147*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 147*FLEN/8, x7, x1, x4)

inst_73:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x140 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7940; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:150*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 150*FLEN/8, x7, x1, x4)

inst_74:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779e; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:153*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 153*FLEN/8, x7, x1, x4)

inst_75:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1bf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dbf; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:156*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 156*FLEN/8, x7, x1, x4)

inst_76:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0e; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:159*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 159*FLEN/8, x7, x1, x4)

inst_77:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x302 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b02; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:162*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 162*FLEN/8, x7, x1, x4)

inst_78:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x362 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b62; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:165*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 165*FLEN/8, x7, x1, x4)

inst_79:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abc; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:168*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 168*FLEN/8, x7, x1, x4)

inst_80:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b2e; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:171*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 171*FLEN/8, x7, x1, x4)

inst_81:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x361 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b61; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:174*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 174*FLEN/8, x7, x1, x4)

inst_82:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x052 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7852; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:177*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 177*FLEN/8, x7, x1, x4)

inst_83:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x242 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7642; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:180*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 180*FLEN/8, x7, x1, x4)

inst_84:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:183*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 183*FLEN/8, x7, x1, x4)

inst_85:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x068 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7468; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:186*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 186*FLEN/8, x7, x1, x4)

inst_86:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a7d; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:189*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 189*FLEN/8, x7, x1, x4)

inst_87:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aca; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:192*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 192*FLEN/8, x7, x1, x4)

inst_88:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x328 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b28; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:195*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 195*FLEN/8, x7, x1, x4)

inst_89:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b7; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:198*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 198*FLEN/8, x7, x1, x4)

inst_90:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b98; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:201*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 201*FLEN/8, x7, x1, x4)

inst_91:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0a2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78a2; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:204*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 204*FLEN/8, x7, x1, x4)

inst_92:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x334 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7734; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:207*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 207*FLEN/8, x7, x1, x4)

inst_93:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x147 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7947; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:210*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 210*FLEN/8, x7, x1, x4)

inst_94:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf7; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:213*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 213*FLEN/8, x7, x1, x4)

inst_95:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x354 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b54; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:216*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 216*FLEN/8, x7, x1, x4)

inst_96:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a57; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:219*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 219*FLEN/8, x7, x1, x4)

inst_97:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x145 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d45; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:222*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 222*FLEN/8, x7, x1, x4)

inst_98:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c7; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:225*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 225*FLEN/8, x7, x1, x4)

inst_99:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x109 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7909; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:228*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 228*FLEN/8, x7, x1, x4)

inst_100:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac1; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:231*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 231*FLEN/8, x7, x1, x4)

inst_101:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73c6; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:234*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 234*FLEN/8, x7, x1, x4)

inst_102:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d9; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:237*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 237*FLEN/8, x7, x1, x4)

inst_103:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f7e; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:240*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 240*FLEN/8, x7, x1, x4)

inst_104:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x30d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x730d; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:243*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 243*FLEN/8, x7, x1, x4)

inst_105:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5a; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:246*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 246*FLEN/8, x7, x1, x4)

inst_106:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x151 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7551; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:249*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 249*FLEN/8, x7, x1, x4)

inst_107:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x286 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a86; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:252*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 252*FLEN/8, x7, x1, x4)

inst_108:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x26f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e6f; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:255*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 255*FLEN/8, x7, x1, x4)

inst_109:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ae; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:258*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 258*FLEN/8, x7, x1, x4)

inst_110:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x194 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7994; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:261*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 261*FLEN/8, x7, x1, x4)

inst_111:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x69c9; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:264*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 264*FLEN/8, x7, x1, x4)

inst_112:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x096 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7896; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:267*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 267*FLEN/8, x7, x1, x4)

inst_113:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x346 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b46; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:270*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 270*FLEN/8, x7, x1, x4)

inst_114:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x045 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7845; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:273*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 273*FLEN/8, x7, x1, x4)

inst_115:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x171 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7971; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:276*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 276*FLEN/8, x7, x1, x4)

inst_116:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x2d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x66d5; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:279*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 279*FLEN/8, x7, x1, x4)

inst_117:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7913; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:282*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 282*FLEN/8, x7, x1, x4)

inst_118:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d9; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:285*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 285*FLEN/8, x7, x1, x4)

inst_119:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x241 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7641; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:288*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 288*FLEN/8, x7, x1, x4)

inst_120:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1eb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75eb; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:291*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 291*FLEN/8, x7, x1, x4)

inst_121:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd7; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:294*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 294*FLEN/8, x7, x1, x4)

inst_122:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x0a8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x68a8; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:297*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 297*FLEN/8, x7, x1, x4)

inst_123:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x18a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x658a; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:300*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 300*FLEN/8, x7, x1, x4)

inst_124:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3af and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7baf; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:303*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 303*FLEN/8, x7, x1, x4)

inst_125:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71ea; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:306*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 306*FLEN/8, x7, x1, x4)

inst_126:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ed and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fed; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:309*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 309*FLEN/8, x7, x1, x4)

inst_127:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72bc; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:312*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 312*FLEN/8, x7, x1, x4)

inst_128:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x267 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a67; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:315*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 315*FLEN/8, x7, x1, x4)

inst_129:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7d; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:318*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 318*FLEN/8, x7, x1, x4)

inst_130:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1d5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x65d5; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:321*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 321*FLEN/8, x7, x1, x4)

inst_131:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2ce and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76ce; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:324*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 324*FLEN/8, x7, x1, x4)

inst_132:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x27e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e7e; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:327*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 327*FLEN/8, x7, x1, x4)

inst_133:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x028 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7428; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:330*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 330*FLEN/8, x7, x1, x4)

inst_134:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x310 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7310; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:333*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 333*FLEN/8, x7, x1, x4)

inst_135:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792c; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:336*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 336*FLEN/8, x7, x1, x4)

inst_136:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x759a; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:339*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 339*FLEN/8, x7, x1, x4)

inst_137:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1c4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71c4; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:342*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 342*FLEN/8, x7, x1, x4)

inst_138:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7806; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:345*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 345*FLEN/8, x7, x1, x4)

inst_139:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x690a; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:348*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 348*FLEN/8, x7, x1, x4)

inst_140:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x274 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e74; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:351*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 351*FLEN/8, x7, x1, x4)

inst_141:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be6; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:354*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 354*FLEN/8, x7, x1, x4)

inst_142:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x260 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7260; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:357*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 357*FLEN/8, x7, x1, x4)

inst_143:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1bb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75bb; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:360*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 360*FLEN/8, x7, x1, x4)

inst_144:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d9; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:363*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 363*FLEN/8, x7, x1, x4)

inst_145:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab4; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:366*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 366*FLEN/8, x7, x1, x4)

inst_146:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b58; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:369*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 369*FLEN/8, x7, x1, x4)

inst_147:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x16b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x716b; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:372*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 372*FLEN/8, x7, x1, x4)

inst_148:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x160 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7960; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:375*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 375*FLEN/8, x7, x1, x4)

inst_149:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ba and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bba; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:378*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 378*FLEN/8, x7, x1, x4)

inst_150:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x36d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6b6d; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:381*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 381*FLEN/8, x7, x1, x4)

inst_151:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x168 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7968; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:384*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 384*FLEN/8, x7, x1, x4)

inst_152:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac2; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:387*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 387*FLEN/8, x7, x1, x4)

inst_153:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x179 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7579; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:390*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 390*FLEN/8, x7, x1, x4)

inst_154:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x002 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7402; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:393*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 393*FLEN/8, x7, x1, x4)

inst_155:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78c5; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:396*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 396*FLEN/8, x7, x1, x4)

inst_156:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x312 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7712; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:399*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 399*FLEN/8, x7, x1, x4)

inst_157:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x197 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7197; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:402*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 402*FLEN/8, x7, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_158:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x778a; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:405*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 405*FLEN/8, x7, x1, x4)

inst_159:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x28e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x768e; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:408*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 408*FLEN/8, x7, x1, x4)

inst_160:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x788c; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:411*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 411*FLEN/8, x7, x1, x4)

inst_161:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x011 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7811; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:414*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 414*FLEN/8, x7, x1, x4)

inst_162:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fb; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:417*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 417*FLEN/8, x7, x1, x4)

inst_163:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b6; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:420*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 420*FLEN/8, x7, x1, x4)

inst_164:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab2; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:423*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 423*FLEN/8, x7, x1, x4)

inst_165:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7403; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:426*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 426*FLEN/8, x7, x1, x4)

inst_166:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07b and fs2 == 0 and fe2 == 0x06 and fm2 == 0x076 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x787b; op2val:0x1876;
op3val:0x7bff; valaddr_reg:x5; val_offset:429*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 429*FLEN/8, x7, x1, x4)

inst_167:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x25f and fs2 == 0 and fe2 == 0x0b and fm2 == 0x247 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x625f; op2val:0x2e47;
op3val:0x7bff; valaddr_reg:x5; val_offset:432*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 432*FLEN/8, x7, x1, x4)

inst_168:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ee and fs2 == 0 and fe2 == 0x05 and fm2 == 0x2be and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ee; op2val:0x16be;
op3val:0x7bff; valaddr_reg:x5; val_offset:435*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 435*FLEN/8, x7, x1, x4)

inst_169:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x15f and fs2 == 0 and fe2 == 0x06 and fm2 == 0x372 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x755f; op2val:0x1b72;
op3val:0x7bff; valaddr_reg:x5; val_offset:438*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 438*FLEN/8, x7, x1, x4)

inst_170:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1d9 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x2d6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x69d9; op2val:0x26d6;
op3val:0x7bff; valaddr_reg:x5; val_offset:441*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 441*FLEN/8, x7, x1, x4)

inst_171:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x07d and fs2 == 0 and fe2 == 0x07 and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x747d; op2val:0x1c73;
op3val:0x7bff; valaddr_reg:x5; val_offset:444*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 444*FLEN/8, x7, x1, x4)

inst_172:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x07 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73ae; op2val:0x1d35;
op3val:0x7bff; valaddr_reg:x5; val_offset:447*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 447*FLEN/8, x7, x1, x4)

inst_173:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x39f and fs2 == 1 and fe2 == 0x05 and fm2 == 0x13f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b9f; op2val:0x953f;
op3val:0x7bff; valaddr_reg:x5; val_offset:450*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 450*FLEN/8, x7, x1, x4)

inst_174:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x319 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75a2; op2val:0x9b19;
op3val:0x7bff; valaddr_reg:x5; val_offset:453*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 453*FLEN/8, x7, x1, x4)

inst_175:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x07 and fm2 == 0x058 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x749a; op2val:0x9c58;
op3val:0x7bff; valaddr_reg:x5; val_offset:456*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 456*FLEN/8, x7, x1, x4)

inst_176:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x06 and fm2 == 0x2f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75be; op2val:0x9af6;
op3val:0x7bff; valaddr_reg:x5; val_offset:459*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 459*FLEN/8, x7, x1, x4)

inst_177:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x148 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b92; op2val:0x9548;
op3val:0x7bff; valaddr_reg:x5; val_offset:462*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 462*FLEN/8, x7, x1, x4)

inst_178:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x3e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7911; op2val:0x97e4;
op3val:0x7bff; valaddr_reg:x5; val_offset:465*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 465*FLEN/8, x7, x1, x4)

inst_179:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x006 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f7; op2val:0x9806;
op3val:0x7bff; valaddr_reg:x5; val_offset:468*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 468*FLEN/8, x7, x1, x4)

inst_180:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x2fd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79b8; op2val:0x96fd;
op3val:0x7bff; valaddr_reg:x5; val_offset:471*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 471*FLEN/8, x7, x1, x4)

inst_181:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x272 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7634; op2val:0x9a72;
op3val:0x7bff; valaddr_reg:x5; val_offset:474*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 474*FLEN/8, x7, x1, x4)

inst_182:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x209 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76a0; op2val:0x9a09;
op3val:0x7bff; valaddr_reg:x5; val_offset:477*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 477*FLEN/8, x7, x1, x4)

inst_183:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x3af and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7934; op2val:0x97af;
op3val:0x7bff; valaddr_reg:x5; val_offset:480*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 480*FLEN/8, x7, x1, x4)

inst_184:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x258 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x564d; op2val:0xba58;
op3val:0x7bff; valaddr_reg:x5; val_offset:483*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 483*FLEN/8, x7, x1, x4)

inst_185:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x07 and fm2 == 0x280 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7226; op2val:0x9e80;
op3val:0x7bff; valaddr_reg:x5; val_offset:486*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 486*FLEN/8, x7, x1, x4)

inst_186:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7559; op2val:0x9b7a;
op3val:0x7bff; valaddr_reg:x5; val_offset:489*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 489*FLEN/8, x7, x1, x4)

inst_187:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x07 and fm2 == 0x139 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73a8; op2val:0x1d39;
op3val:0x7bff; valaddr_reg:x5; val_offset:492*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 492*FLEN/8, x7, x1, x4)

inst_188:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x118 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x3d9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7918; op2val:0x17d9;
op3val:0x7bff; valaddr_reg:x5; val_offset:495*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 495*FLEN/8, x7, x1, x4)

inst_189:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x20e and fs2 == 0 and fe2 == 0x06 and fm2 == 0x29b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x760e; op2val:0x1a9b;
op3val:0x7bff; valaddr_reg:x5; val_offset:498*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 498*FLEN/8, x7, x1, x4)

inst_190:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x05 and fm2 == 0x1b6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aff; op2val:0x15b6;
op3val:0x7bff; valaddr_reg:x5; val_offset:501*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 501*FLEN/8, x7, x1, x4)

inst_191:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x06 and fm2 == 0x066 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x788b; op2val:0x1866;
op3val:0x7bff; valaddr_reg:x5; val_offset:504*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 504*FLEN/8, x7, x1, x4)

inst_192:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x209 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76a0; op2val:0x1a09;
op3val:0x7bff; valaddr_reg:x5; val_offset:507*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 507*FLEN/8, x7, x1, x4)

inst_193:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x26e and fs2 == 0 and fe2 == 0x06 and fm2 == 0x237 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x766e; op2val:0x1a37;
op3val:0x7bff; valaddr_reg:x5; val_offset:510*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 510*FLEN/8, x7, x1, x4)

inst_194:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799c; op2val:0x11;
op3val:0x7bff; valaddr_reg:x5; val_offset:513*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 513*FLEN/8, x7, x1, x4)

inst_195:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2b0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x01c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76b0; op2val:0x1c;
op3val:0x7bff; valaddr_reg:x5; val_offset:516*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 516*FLEN/8, x7, x1, x4)

inst_196:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x012 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x794b; op2val:0x12;
op3val:0x7bff; valaddr_reg:x5; val_offset:519*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 519*FLEN/8, x7, x1, x4)

inst_197:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x100 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x69fc; op2val:0x100;
op3val:0x7bff; valaddr_reg:x5; val_offset:522*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 522*FLEN/8, x7, x1, x4)

inst_198:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x31f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x01a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x771f; op2val:0x1a;
op3val:0x7bff; valaddr_reg:x5; val_offset:525*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 525*FLEN/8, x7, x1, x4)

inst_199:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x025 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x02e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7425; op2val:0x2e;
op3val:0x7bff; valaddr_reg:x5; val_offset:528*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 528*FLEN/8, x7, x1, x4)

inst_200:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x10b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x04c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x710b; op2val:0x4c;
op3val:0x7bff; valaddr_reg:x5; val_offset:531*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 531*FLEN/8, x7, x1, x4)

inst_201:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x037 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x016 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7837; op2val:0x8016;
op3val:0x7bff; valaddr_reg:x5; val_offset:534*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 534*FLEN/8, x7, x1, x4)

inst_202:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x00 and fm2 == 0x018 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ca; op2val:0x8018;
op3val:0x7bff; valaddr_reg:x5; val_offset:537*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 537*FLEN/8, x7, x1, x4)

inst_203:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x015 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x787d; op2val:0x8015;
op3val:0x7bff; valaddr_reg:x5; val_offset:540*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 540*FLEN/8, x7, x1, x4)

inst_204:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0a; op2val:0x800f;
op3val:0x7bff; valaddr_reg:x5; val_offset:543*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 543*FLEN/8, x7, x1, x4)

inst_205:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x311 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b11; op2val:0x800d;
op3val:0x7bff; valaddr_reg:x5; val_offset:546*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 546*FLEN/8, x7, x1, x4)

inst_206:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x018 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77e8; op2val:0x8018;
op3val:0x7bff; valaddr_reg:x5; val_offset:549*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 549*FLEN/8, x7, x1, x4)

inst_207:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x026 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fd; op2val:0x8026;
op3val:0x7bff; valaddr_reg:x5; val_offset:552*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 552*FLEN/8, x7, x1, x4)

inst_208:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x377 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x019 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7777; op2val:0x8019;
op3val:0x7bff; valaddr_reg:x5; val_offset:555*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 555*FLEN/8, x7, x1, x4)

inst_209:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x278 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a78; op2val:0x800e;
op3val:0x7bff; valaddr_reg:x5; val_offset:558*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 558*FLEN/8, x7, x1, x4)

inst_210:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aff; op2val:0x800d;
op3val:0x7bff; valaddr_reg:x5; val_offset:561*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 561*FLEN/8, x7, x1, x4)

inst_211:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a7f; op2val:0x800e;
op3val:0x7bff; valaddr_reg:x5; val_offset:564*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 564*FLEN/8, x7, x1, x4)

inst_212:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x203 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x03f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7203; op2val:0x803f;
op3val:0x7bff; valaddr_reg:x5; val_offset:567*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 567*FLEN/8, x7, x1, x4)

inst_213:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bfd; op2val:0x800c;
op3val:0x7bff; valaddr_reg:x5; val_offset:570*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 570*FLEN/8, x7, x1, x4)

inst_214:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x012 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x790f; op2val:0x8012;
op3val:0x7bff; valaddr_reg:x5; val_offset:573*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 573*FLEN/8, x7, x1, x4)

inst_215:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x157 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x08f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d57; op2val:0x8f;
op3val:0x7bff; valaddr_reg:x5; val_offset:576*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 576*FLEN/8, x7, x1, x4)

inst_216:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x010 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79cd; op2val:0x10;
op3val:0x7bff; valaddr_reg:x5; val_offset:579*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 579*FLEN/8, x7, x1, x4)

inst_217:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be4; op2val:0xc;
op3val:0x7bff; valaddr_reg:x5; val_offset:582*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 582*FLEN/8, x7, x1, x4)

inst_218:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x26d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x01d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x766d; op2val:0x1d;
op3val:0x7bff; valaddr_reg:x5; val_offset:585*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 585*FLEN/8, x7, x1, x4)

inst_219:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x796c; op2val:0x11;
op3val:0x7bff; valaddr_reg:x5; val_offset:588*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 588*FLEN/8, x7, x1, x4)

inst_220:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x025 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x750e; op2val:0x25;
op3val:0x7bff; valaddr_reg:x5; val_offset:591*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 591*FLEN/8, x7, x1, x4)

inst_221:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2d4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x038 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72d4; op2val:0x38;
op3val:0x7bff; valaddr_reg:x5; val_offset:594*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 594*FLEN/8, x7, x1, x4)

inst_222:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x193 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79bc; op2val:0x3d93;
op3val:0x7bff; valaddr_reg:x5; val_offset:597*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 597*FLEN/8, x7, x1, x4)

inst_223:
// fs1 == 0 and fe1 == 0x16 and fm1 == 0x0db and fs2 == 1 and fe2 == 0x17 and fm2 == 0x295 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x58db; op2val:0xde95;
op3val:0x7bff; valaddr_reg:x5; val_offset:600*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 600*FLEN/8, x7, x1, x4)

inst_224:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x294 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0dc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a94; op2val:0x3cdc;
op3val:0x7bff; valaddr_reg:x5; val_offset:603*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 603*FLEN/8, x7, x1, x4)

inst_225:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x039 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x392 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7839; op2val:0xbf92;
op3val:0x7bff; valaddr_reg:x5; val_offset:606*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 606*FLEN/8, x7, x1, x4)

inst_226:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x241 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x11c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e41; op2val:0x491c;
op3val:0x7bff; valaddr_reg:x5; val_offset:609*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 609*FLEN/8, x7, x1, x4)

inst_227:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x39b and fs2 == 1 and fe2 == 0x12 and fm2 == 0x034 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f9b; op2val:0xc834;
op3val:0x7bff; valaddr_reg:x5; val_offset:612*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 612*FLEN/8, x7, x1, x4)

inst_228:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x131 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x229 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7931; op2val:0x3e29;
op3val:0x7bff; valaddr_reg:x5; val_offset:615*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 615*FLEN/8, x7, x1, x4)

inst_229:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x094 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7afc; op2val:0xbc94;
op3val:0x7bff; valaddr_reg:x5; val_offset:618*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 618*FLEN/8, x7, x1, x4)

inst_230:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x07a and fs2 == 0 and fe2 == 0x10 and fm2 == 0x324 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x747a; op2val:0x4324;
op3val:0x7bff; valaddr_reg:x5; val_offset:621*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 621*FLEN/8, x7, x1, x4)

inst_231:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d3 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x016 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd3; op2val:0xbc16;
op3val:0x7bff; valaddr_reg:x5; val_offset:624*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 624*FLEN/8, x7, x1, x4)

inst_232:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x0fd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x48fd;
op3val:0x7bff; valaddr_reg:x5; val_offset:627*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 627*FLEN/8, x7, x1, x4)

inst_233:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d4 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0af and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad4; op2val:0xbcaf;
op3val:0x7bff; valaddr_reg:x5; val_offset:630*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 630*FLEN/8, x7, x1, x4)

inst_234:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x258 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x10a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7658; op2val:0x410a;
op3val:0x7bff; valaddr_reg:x5; val_offset:633*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 633*FLEN/8, x7, x1, x4)

inst_235:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x134 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x225 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d34; op2val:0xca25;
op3val:0x7bff; valaddr_reg:x5; val_offset:636*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 636*FLEN/8, x7, x1, x4)

inst_236:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x064 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x347 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7464; op2val:0x3747;
op3val:0x7bff; valaddr_reg:x5; val_offset:639*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 639*FLEN/8, x7, x1, x4)

inst_237:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33e and fs2 == 1 and fe2 == 0x0d and fm2 == 0x06a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773e; op2val:0xb46a;
op3val:0x7bff; valaddr_reg:x5; val_offset:642*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 642*FLEN/8, x7, x1, x4)

inst_238:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x255 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x10c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a55; op2val:0x350c;
op3val:0x7bff; valaddr_reg:x5; val_offset:645*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 645*FLEN/8, x7, x1, x4)

inst_239:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0a4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae3; op2val:0xb4a4;
op3val:0x7bff; valaddr_reg:x5; val_offset:648*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 648*FLEN/8, x7, x1, x4)

inst_240:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x044 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x37e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7044; op2val:0x437e;
op3val:0x7bff; valaddr_reg:x5; val_offset:651*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 651*FLEN/8, x7, x1, x4)

inst_241:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x02a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x782a; op2val:0xbbad;
op3val:0x7bff; valaddr_reg:x5; val_offset:654*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 654*FLEN/8, x7, x1, x4)

inst_242:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x225 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7934; op2val:0x3e25;
op3val:0x7bff; valaddr_reg:x5; val_offset:657*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 657*FLEN/8, x7, x1, x4)

inst_243:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x18c and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1c3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x758c; op2val:0xc1c3;
op3val:0x7bff; valaddr_reg:x5; val_offset:660*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 660*FLEN/8, x7, x1, x4)

inst_244:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x096 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7af8; op2val:0x4096;
op3val:0x7bff; valaddr_reg:x5; val_offset:663*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 663*FLEN/8, x7, x1, x4)

inst_245:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x073 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x32e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7473; op2val:0xc72e;
op3val:0x7bff; valaddr_reg:x5; val_offset:666*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 666*FLEN/8, x7, x1, x4)

inst_246:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0c1 and fs2 == 0 and fe2 == 0x16 and fm2 == 0x2b9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x64c1; op2val:0x5ab9;
op3val:0x7bff; valaddr_reg:x5; val_offset:669*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 669*FLEN/8, x7, x1, x4)

inst_247:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x134 and fs2 == 1 and fe2 == 0x15 and fm2 == 0x225 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6934; op2val:0xd625;
op3val:0x7bff; valaddr_reg:x5; val_offset:672*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 672*FLEN/8, x7, x1, x4)

inst_248:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7972; op2val:0x49df;
op3val:0x7bff; valaddr_reg:x5; val_offset:675*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 675*FLEN/8, x7, x1, x4)

inst_249:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x076 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x329 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7876; op2val:0xcb29;
op3val:0x7bff; valaddr_reg:x5; val_offset:678*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 678*FLEN/8, x7, x1, x4)

inst_250:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x391 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b91; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:681*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 681*FLEN/8, x7, x1, x4)

inst_251:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b80; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:684*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 684*FLEN/8, x7, x1, x4)

inst_252:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x160 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6960; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:687*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 687*FLEN/8, x7, x1, x4)

inst_253:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1fd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79fd; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:690*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 690*FLEN/8, x7, x1, x4)

inst_254:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799b; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:693*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 693*FLEN/8, x7, x1, x4)

inst_255:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793d; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:696*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 696*FLEN/8, x7, x1, x4)

inst_256:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79b2; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:699*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 699*FLEN/8, x7, x1, x4)

inst_257:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x337 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b37; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:702*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 702*FLEN/8, x7, x1, x4)

inst_258:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x11e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x791e; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:705*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 705*FLEN/8, x7, x1, x4)

inst_259:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f4; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:708*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 708*FLEN/8, x7, x1, x4)

inst_260:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x784d; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:711*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 711*FLEN/8, x7, x1, x4)

inst_261:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72a5; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:714*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 714*FLEN/8, x7, x1, x4)

inst_262:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b1; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:717*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 717*FLEN/8, x7, x1, x4)

inst_263:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x08f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x608f; op2val:0x1;
op3val:0x7bff; valaddr_reg:x5; val_offset:720*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 720*FLEN/8, x7, x1, x4)

inst_264:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70d4; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:723*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 723*FLEN/8, x7, x1, x4)

inst_265:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x155 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7555; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:726*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 726*FLEN/8, x7, x1, x4)

inst_266:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x250 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a50; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:729*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 729*FLEN/8, x7, x1, x4)

inst_267:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:732*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 732*FLEN/8, x7, x1, x4)

inst_268:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x168 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7568; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:735*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 735*FLEN/8, x7, x1, x4)

inst_269:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f6; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:738*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 738*FLEN/8, x7, x1, x4)

inst_270:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x145 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6945; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:741*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 741*FLEN/8, x7, x1, x4)

inst_271:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x13d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x713d; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:744*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 744*FLEN/8, x7, x1, x4)

inst_272:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd9; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:747*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 747*FLEN/8, x7, x1, x4)

inst_273:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a1; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:750*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 750*FLEN/8, x7, x1, x4)

inst_274:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x250 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7650; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:753*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 753*FLEN/8, x7, x1, x4)

inst_275:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x062 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7862; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:756*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 756*FLEN/8, x7, x1, x4)

inst_276:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74b1; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:759*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 759*FLEN/8, x7, x1, x4)

inst_277:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77a5; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:762*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 762*FLEN/8, x7, x1, x4)

inst_278:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3aa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73aa; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:765*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 765*FLEN/8, x7, x1, x4)

inst_279:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6a2c; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:768*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 768*FLEN/8, x7, x1, x4)

inst_280:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71be; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:771*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 771*FLEN/8, x7, x1, x4)

inst_281:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:774*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 774*FLEN/8, x7, x1, x4)

inst_282:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0f; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:777*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 777*FLEN/8, x7, x1, x4)

inst_283:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x024 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7424; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:780*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 780*FLEN/8, x7, x1, x4)

inst_284:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74d9; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:783*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 783*FLEN/8, x7, x1, x4)

inst_285:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779f; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:786*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 786*FLEN/8, x7, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_286:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0aa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78aa; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:789*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 789*FLEN/8, x7, x1, x4)

inst_287:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x342 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b42; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:792*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 792*FLEN/8, x7, x1, x4)

inst_288:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x009 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7809; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:795*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 795*FLEN/8, x7, x1, x4)

inst_289:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x081 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7481; op2val:0x8000;
op3val:0x7bff; valaddr_reg:x5; val_offset:798*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 798*FLEN/8, x7, x1, x4)

inst_290:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b2f; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:801*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 801*FLEN/8, x7, x1, x4)

inst_291:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x178 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7978; op2val:0x0;
op3val:0x7bff; valaddr_reg:x5; val_offset:804*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 804*FLEN/8, x7, x1, x4)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(31424,32,FLEN)
NAN_BOXED(31424,32,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(31247,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31247,32,FLEN)
NAN_BOXED(30393,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(29732,32,FLEN)
NAN_BOXED(29732,32,FLEN)
NAN_BOXED(29732,32,FLEN)
NAN_BOXED(30742,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(30329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(31300,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(29913,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,32,FLEN)
NAN_BOXED(30623,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(30623,32,FLEN)
NAN_BOXED(30890,32,FLEN)
NAN_BOXED(30890,16,FLEN)
NAN_BOXED(30890,32,FLEN)
NAN_BOXED(31554,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,32,FLEN)
NAN_BOXED(30729,32,FLEN)
NAN_BOXED(30729,16,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(29825,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(0,32,FLEN)
test_dataset_1:
NAN_BOXED(31243,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(30961,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(29697,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(31558,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(31707,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(31354,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(31542,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(29941,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(31189,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31743,32,FLEN)
test_dataset_2:
NAN_BOXED(31096,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30604,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28273,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30449,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30946,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31564,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31674,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30624,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29738,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30819,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(25393,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31169,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30304,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31063,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(21693,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30692,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29645,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31477,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29212,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29601,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31676,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27941,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29982,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30735,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31605,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28410,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30824,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31142,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30816,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31363,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30801,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31668,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30898,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30493,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30916,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30247,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29860,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29198,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29177,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30950,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31040,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30622,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28095,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31246,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31490,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31586,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31534,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31585,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30802,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30274,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29800,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31357,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31434,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31528,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30903,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30882,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30516,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31047,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31735,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31572,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27973,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30663,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30985,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31425,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29638,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28542,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29453,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30033,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31366,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28271,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27081,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31558,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30789,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31089,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26325,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30937,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30273,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30187,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31703,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26792,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(25994,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31663,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29162,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28653,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29372,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31335,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26069,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30414,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28286,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29736,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29456,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31020,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30106,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29124,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30726,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26890,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31718,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29280,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30139,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31412,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29035,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31072,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31674,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27501,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31080,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31426,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30073,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29698,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30917,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30482,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29079,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30602,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30350,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30737,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29947,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30134,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31410,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29699,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30843,16,FLEN)
NAN_BOXED(6262,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(25183,16,FLEN)
NAN_BOXED(11847,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31214,16,FLEN)
NAN_BOXED(5822,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30047,16,FLEN)
NAN_BOXED(7026,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27097,16,FLEN)
NAN_BOXED(9942,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29821,16,FLEN)
NAN_BOXED(7283,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29614,16,FLEN)
NAN_BOXED(7477,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31647,16,FLEN)
NAN_BOXED(38207,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30114,16,FLEN)
NAN_BOXED(39705,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(40024,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(39670,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(38216,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(38884,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(38918,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(38653,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(39538,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(39433,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(38831,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(47704,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(40576,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(39802,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29608,16,FLEN)
NAN_BOXED(7481,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31000,16,FLEN)
NAN_BOXED(6105,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30222,16,FLEN)
NAN_BOXED(6811,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(5558,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(6246,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(6665,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30318,16,FLEN)
NAN_BOXED(6711,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31132,16,FLEN)
NAN_BOXED(17,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30384,16,FLEN)
NAN_BOXED(28,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(18,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27132,16,FLEN)
NAN_BOXED(256,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30495,16,FLEN)
NAN_BOXED(26,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29733,16,FLEN)
NAN_BOXED(46,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28939,16,FLEN)
NAN_BOXED(76,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30775,16,FLEN)
NAN_BOXED(32790,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30666,16,FLEN)
NAN_BOXED(32792,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30845,16,FLEN)
NAN_BOXED(32789,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31505,16,FLEN)
NAN_BOXED(32781,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(32792,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29949,16,FLEN)
NAN_BOXED(32806,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30583,16,FLEN)
NAN_BOXED(32793,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31352,16,FLEN)
NAN_BOXED(32782,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(32781,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31359,16,FLEN)
NAN_BOXED(32782,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29187,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31741,16,FLEN)
NAN_BOXED(32780,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30991,16,FLEN)
NAN_BOXED(32786,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27991,16,FLEN)
NAN_BOXED(143,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31181,16,FLEN)
NAN_BOXED(16,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31716,16,FLEN)
NAN_BOXED(12,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30317,16,FLEN)
NAN_BOXED(29,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31084,16,FLEN)
NAN_BOXED(17,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29966,16,FLEN)
NAN_BOXED(37,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29396,16,FLEN)
NAN_BOXED(56,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31164,16,FLEN)
NAN_BOXED(15763,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(22747,16,FLEN)
NAN_BOXED(56981,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31380,16,FLEN)
NAN_BOXED(15580,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30777,16,FLEN)
NAN_BOXED(49042,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28225,16,FLEN)
NAN_BOXED(18716,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28571,16,FLEN)
NAN_BOXED(51252,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(15913,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31484,16,FLEN)
NAN_BOXED(48276,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29818,16,FLEN)
NAN_BOXED(17188,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31699,16,FLEN)
NAN_BOXED(48150,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(18685,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31444,16,FLEN)
NAN_BOXED(48303,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30296,16,FLEN)
NAN_BOXED(16650,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27956,16,FLEN)
NAN_BOXED(51749,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(14151,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30526,16,FLEN)
NAN_BOXED(46186,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31317,16,FLEN)
NAN_BOXED(13580,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31459,16,FLEN)
NAN_BOXED(46244,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28740,16,FLEN)
NAN_BOXED(17278,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30762,16,FLEN)
NAN_BOXED(48045,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(15909,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30092,16,FLEN)
NAN_BOXED(49603,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(16534,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29811,16,FLEN)
NAN_BOXED(50990,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(25793,16,FLEN)
NAN_BOXED(23225,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26932,16,FLEN)
NAN_BOXED(54821,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(18911,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30838,16,FLEN)
NAN_BOXED(52009,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31616,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26976,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31229,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31154,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31543,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31006,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30196,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30797,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29349,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30897,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(24719,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28884,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30037,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31312,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30056,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30966,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26949,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28989,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31705,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30288,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30818,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29873,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30629,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29610,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27180,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29118,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31247,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29732,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29913,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30623,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30890,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30729,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29825,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31535,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31096,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x3_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x3_1:
    .fill 32*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_0:
    .fill 28*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 12*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
