$comment
	File created using the following command:
		vcd file lab9part1.msim.vcd -direction
$end
$date
	Mon Oct 24 03:31:52 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module processor_vhd_vec_tst $end
$var wire 1 ! busWires [8] $end
$var wire 1 " busWires [7] $end
$var wire 1 # busWires [6] $end
$var wire 1 $ busWires [5] $end
$var wire 1 % busWires [4] $end
$var wire 1 & busWires [3] $end
$var wire 1 ' busWires [2] $end
$var wire 1 ( busWires [1] $end
$var wire 1 ) busWires [0] $end
$var wire 1 * clk $end
$var wire 1 + data_in [8] $end
$var wire 1 , data_in [7] $end
$var wire 1 - data_in [6] $end
$var wire 1 . data_in [5] $end
$var wire 1 / data_in [4] $end
$var wire 1 0 data_in [3] $end
$var wire 1 1 data_in [2] $end
$var wire 1 2 data_in [1] $end
$var wire 1 3 data_in [0] $end
$var wire 1 4 done $end
$var wire 1 5 reg_0 [8] $end
$var wire 1 6 reg_0 [7] $end
$var wire 1 7 reg_0 [6] $end
$var wire 1 8 reg_0 [5] $end
$var wire 1 9 reg_0 [4] $end
$var wire 1 : reg_0 [3] $end
$var wire 1 ; reg_0 [2] $end
$var wire 1 < reg_0 [1] $end
$var wire 1 = reg_0 [0] $end
$var wire 1 > reg_1 [8] $end
$var wire 1 ? reg_1 [7] $end
$var wire 1 @ reg_1 [6] $end
$var wire 1 A reg_1 [5] $end
$var wire 1 B reg_1 [4] $end
$var wire 1 C reg_1 [3] $end
$var wire 1 D reg_1 [2] $end
$var wire 1 E reg_1 [1] $end
$var wire 1 F reg_1 [0] $end
$var wire 1 G reg_A [8] $end
$var wire 1 H reg_A [7] $end
$var wire 1 I reg_A [6] $end
$var wire 1 J reg_A [5] $end
$var wire 1 K reg_A [4] $end
$var wire 1 L reg_A [3] $end
$var wire 1 M reg_A [2] $end
$var wire 1 N reg_A [1] $end
$var wire 1 O reg_A [0] $end
$var wire 1 P reg_G [8] $end
$var wire 1 Q reg_G [7] $end
$var wire 1 R reg_G [6] $end
$var wire 1 S reg_G [5] $end
$var wire 1 T reg_G [4] $end
$var wire 1 U reg_G [3] $end
$var wire 1 V reg_G [2] $end
$var wire 1 W reg_G [1] $end
$var wire 1 X reg_G [0] $end
$var wire 1 Y reg_IR [8] $end
$var wire 1 Z reg_IR [7] $end
$var wire 1 [ reg_IR [6] $end
$var wire 1 \ reg_IR [5] $end
$var wire 1 ] reg_IR [4] $end
$var wire 1 ^ reg_IR [3] $end
$var wire 1 _ reg_IR [2] $end
$var wire 1 ` reg_IR [1] $end
$var wire 1 a reg_IR [0] $end
$var wire 1 b reset_n $end
$var wire 1 c run $end
$var wire 1 d Tstep_Q [3] $end
$var wire 1 e Tstep_Q [2] $end
$var wire 1 f Tstep_Q [1] $end
$var wire 1 g Tstep_Q [0] $end

$scope module i1 $end
$var wire 1 h gnd $end
$var wire 1 i vcc $end
$var wire 1 j unknown $end
$var wire 1 k devoe $end
$var wire 1 l devclrn $end
$var wire 1 m devpor $end
$var wire 1 n ww_devoe $end
$var wire 1 o ww_devclrn $end
$var wire 1 p ww_devpor $end
$var wire 1 q ww_data_in [8] $end
$var wire 1 r ww_data_in [7] $end
$var wire 1 s ww_data_in [6] $end
$var wire 1 t ww_data_in [5] $end
$var wire 1 u ww_data_in [4] $end
$var wire 1 v ww_data_in [3] $end
$var wire 1 w ww_data_in [2] $end
$var wire 1 x ww_data_in [1] $end
$var wire 1 y ww_data_in [0] $end
$var wire 1 z ww_reset_n $end
$var wire 1 { ww_clk $end
$var wire 1 | ww_run $end
$var wire 1 } ww_done $end
$var wire 1 ~ ww_busWires [8] $end
$var wire 1 !! ww_busWires [7] $end
$var wire 1 "! ww_busWires [6] $end
$var wire 1 #! ww_busWires [5] $end
$var wire 1 $! ww_busWires [4] $end
$var wire 1 %! ww_busWires [3] $end
$var wire 1 &! ww_busWires [2] $end
$var wire 1 '! ww_busWires [1] $end
$var wire 1 (! ww_busWires [0] $end
$var wire 1 )! ww_reg_A [8] $end
$var wire 1 *! ww_reg_A [7] $end
$var wire 1 +! ww_reg_A [6] $end
$var wire 1 ,! ww_reg_A [5] $end
$var wire 1 -! ww_reg_A [4] $end
$var wire 1 .! ww_reg_A [3] $end
$var wire 1 /! ww_reg_A [2] $end
$var wire 1 0! ww_reg_A [1] $end
$var wire 1 1! ww_reg_A [0] $end
$var wire 1 2! ww_reg_G [8] $end
$var wire 1 3! ww_reg_G [7] $end
$var wire 1 4! ww_reg_G [6] $end
$var wire 1 5! ww_reg_G [5] $end
$var wire 1 6! ww_reg_G [4] $end
$var wire 1 7! ww_reg_G [3] $end
$var wire 1 8! ww_reg_G [2] $end
$var wire 1 9! ww_reg_G [1] $end
$var wire 1 :! ww_reg_G [0] $end
$var wire 1 ;! ww_reg_IR [8] $end
$var wire 1 <! ww_reg_IR [7] $end
$var wire 1 =! ww_reg_IR [6] $end
$var wire 1 >! ww_reg_IR [5] $end
$var wire 1 ?! ww_reg_IR [4] $end
$var wire 1 @! ww_reg_IR [3] $end
$var wire 1 A! ww_reg_IR [2] $end
$var wire 1 B! ww_reg_IR [1] $end
$var wire 1 C! ww_reg_IR [0] $end
$var wire 1 D! ww_reg_0 [8] $end
$var wire 1 E! ww_reg_0 [7] $end
$var wire 1 F! ww_reg_0 [6] $end
$var wire 1 G! ww_reg_0 [5] $end
$var wire 1 H! ww_reg_0 [4] $end
$var wire 1 I! ww_reg_0 [3] $end
$var wire 1 J! ww_reg_0 [2] $end
$var wire 1 K! ww_reg_0 [1] $end
$var wire 1 L! ww_reg_0 [0] $end
$var wire 1 M! ww_reg_1 [8] $end
$var wire 1 N! ww_reg_1 [7] $end
$var wire 1 O! ww_reg_1 [6] $end
$var wire 1 P! ww_reg_1 [5] $end
$var wire 1 Q! ww_reg_1 [4] $end
$var wire 1 R! ww_reg_1 [3] $end
$var wire 1 S! ww_reg_1 [2] $end
$var wire 1 T! ww_reg_1 [1] $end
$var wire 1 U! ww_reg_1 [0] $end
$var wire 1 V! ww_Tstep_Q [3] $end
$var wire 1 W! ww_Tstep_Q [2] $end
$var wire 1 X! ww_Tstep_Q [1] $end
$var wire 1 Y! ww_Tstep_Q [0] $end
$var wire 1 Z! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 [! \clk~input_o\ $end
$var wire 1 \! \clk~inputCLKENA0_outclk\ $end
$var wire 1 ]! \data_in[8]~input_o\ $end
$var wire 1 ^! \reset_n~input_o\ $end
$var wire 1 _! \run~input_o\ $end
$var wire 1 `! \fsm|y_D.T1~0_combout\ $end
$var wire 1 a! \fsm|y_Q.T1~q\ $end
$var wire 1 b! \data_in[7]~input_o\ $end
$var wire 1 c! \fsm|y_D.T2~0_combout\ $end
$var wire 1 d! \fsm|y_Q.T2~q\ $end
$var wire 1 e! \fsm|Selector1~0_combout\ $end
$var wire 1 f! \fsm|y_Q.T0~q\ $end
$var wire 1 g! \fsm|y_D.T3~0_combout\ $end
$var wire 1 h! \fsm|y_Q.T3~q\ $end
$var wire 1 i! \fsm|Selector11~0_combout\ $end
$var wire 1 j! \data_in[6]~input_o\ $end
$var wire 1 k! \data_in[2]~input_o\ $end
$var wire 1 l! \data_in[1]~input_o\ $end
$var wire 1 m! \fsm|Selector16~0_combout\ $end
$var wire 1 n! \data_in[5]~input_o\ $end
$var wire 1 o! \data_in[4]~input_o\ $end
$var wire 1 p! \data_in[0]~input_o\ $end
$var wire 1 q! \data_in[3]~input_o\ $end
$var wire 1 r! \fsm|Selector0~1_combout\ $end
$var wire 1 s! \fsm|Selector17~0_combout\ $end
$var wire 1 t! \fsm|Selector18~0_combout\ $end
$var wire 1 u! \fsm|Selector12~2_combout\ $end
$var wire 1 v! \fsm|Selector16~1_combout\ $end
$var wire 1 w! \fsm|Selector12~0_combout\ $end
$var wire 1 x! \fsm|Selector13~0_combout\ $end
$var wire 1 y! \fsm|Selector12~1_combout\ $end
$var wire 1 z! \fsm|Selector13~1_combout\ $end
$var wire 1 {! \fsm|Selector13~2_combout\ $end
$var wire 1 |! \fsm|Selector15~0_combout\ $end
$var wire 1 }! \fsm|Selector14~0_combout\ $end
$var wire 1 ~! \fsm|Selector0~0_combout\ $end
$var wire 1 !" \fsm|Selector2~0_combout\ $end
$var wire 1 "" \fsm|Selector0~2_combout\ $end
$var wire 1 #" \mux0|y[1]~6_combout\ $end
$var wire 1 $" \fsm|Selector15~1_combout\ $end
$var wire 1 %" \mux0|y[1]~8_combout\ $end
$var wire 1 &" \mux0|y[1]~7_combout\ $end
$var wire 1 '" \mux0|y[1]~9_combout\ $end
$var wire 1 (" \fsm|Equal0~0_combout\ $end
$var wire 1 )" \fsm|Gout~combout\ $end
$var wire 1 *" \mux0|y[1]~10_combout\ $end
$var wire 1 +" \mux0|y[1]~11_combout\ $end
$var wire 1 ," \fsm|Selector4~0_combout\ $end
$var wire 1 -" \fsm|Selector4~1_combout\ $end
$var wire 1 ." \mux0|y[1]~1_combout\ $end
$var wire 1 /" \mux0|y[1]~0_combout\ $end
$var wire 1 0" \fsm|Selector8~0_combout\ $end
$var wire 1 1" \fsm|Selector9~0_combout\ $end
$var wire 1 2" \reg4|Q[0]~feeder_combout\ $end
$var wire 1 3" \fsm|Selector7~0_combout\ $end
$var wire 1 4" \fsm|Selector10~0_combout\ $end
$var wire 1 5" \mux0|y[0]~2_combout\ $end
$var wire 1 6" \fsm|Selector6~0_combout\ $end
$var wire 1 7" \mux0|y[1]~4_combout\ $end
$var wire 1 8" \fsm|Selector5~0_combout\ $end
$var wire 1 9" \mux0|y[1]~3_combout\ $end
$var wire 1 :" \mux0|y[0]~5_combout\ $end
$var wire 1 ;" \mux0|y[1]~12_combout\ $end
$var wire 1 <" \fsm|Selector3~0_combout\ $end
$var wire 1 =" \fsm|Equal0~1_combout\ $end
$var wire 1 >" \fsm|AddSub~combout\ $end
$var wire 1 ?" \fsm|Ain~combout\ $end
$var wire 1 @" \addsub0|Add0~38_cout\ $end
$var wire 1 A" \addsub0|Add0~1_sumout\ $end
$var wire 1 B" \mux0|y[0]~13_combout\ $end
$var wire 1 C" \addsub0|Add0~2\ $end
$var wire 1 D" \addsub0|Add0~5_sumout\ $end
$var wire 1 E" \reg1|Q[1]~feeder_combout\ $end
$var wire 1 F" \mux0|y[1]~14_combout\ $end
$var wire 1 G" \reg2|Q[1]~feeder_combout\ $end
$var wire 1 H" \mux0|y[1]~15_combout\ $end
$var wire 1 I" \mux0|y[1]~16_combout\ $end
$var wire 1 J" \mux0|y[2]~17_combout\ $end
$var wire 1 K" \reg1|Q[2]~feeder_combout\ $end
$var wire 1 L" \reg2|Q[2]~feeder_combout\ $end
$var wire 1 M" \mux0|y[2]~18_combout\ $end
$var wire 1 N" \addsub0|Add0~6\ $end
$var wire 1 O" \addsub0|Add0~9_sumout\ $end
$var wire 1 P" \mux0|y[2]~19_combout\ $end
$var wire 1 Q" \reg2|Q[3]~feeder_combout\ $end
$var wire 1 R" \reg6|Q[3]~feeder_combout\ $end
$var wire 1 S" \reg7|Q[3]~feeder_combout\ $end
$var wire 1 T" \reg5|Q[3]~feeder_combout\ $end
$var wire 1 U" \reg4|Q[3]~feeder_combout\ $end
$var wire 1 V" \mux0|y[3]~20_combout\ $end
$var wire 1 W" \reg1|Q[3]~feeder_combout\ $end
$var wire 1 X" \mux0|y[3]~21_combout\ $end
$var wire 1 Y" \addsub0|Add0~10\ $end
$var wire 1 Z" \addsub0|Add0~13_sumout\ $end
$var wire 1 [" \mux0|y[3]~22_combout\ $end
$var wire 1 \" \reg0|Q[4]~feeder_combout\ $end
$var wire 1 ]" \reg4|Q[4]~feeder_combout\ $end
$var wire 1 ^" \mux0|y[4]~23_combout\ $end
$var wire 1 _" \reg2|Q[4]~feeder_combout\ $end
$var wire 1 `" \reg1|Q[4]~feeder_combout\ $end
$var wire 1 a" \mux0|y[4]~24_combout\ $end
$var wire 1 b" \addsub0|Add0~14\ $end
$var wire 1 c" \addsub0|Add0~17_sumout\ $end
$var wire 1 d" \mux0|y[4]~25_combout\ $end
$var wire 1 e" \reg0|Q[5]~feeder_combout\ $end
$var wire 1 f" \addsub0|Add0~18\ $end
$var wire 1 g" \addsub0|Add0~21_sumout\ $end
$var wire 1 h" \reg5|Q[5]~feeder_combout\ $end
$var wire 1 i" \reg4|Q[5]~feeder_combout\ $end
$var wire 1 j" \mux0|y[5]~26_combout\ $end
$var wire 1 k" \reg1|Q[5]~feeder_combout\ $end
$var wire 1 l" \reg2|Q[5]~feeder_combout\ $end
$var wire 1 m" \mux0|y[5]~27_combout\ $end
$var wire 1 n" \mux0|y[5]~28_combout\ $end
$var wire 1 o" \addsub0|Add0~22\ $end
$var wire 1 p" \addsub0|Add0~25_sumout\ $end
$var wire 1 q" \reg4|Q[6]~feeder_combout\ $end
$var wire 1 r" \mux0|y[6]~29_combout\ $end
$var wire 1 s" \reg1|Q[6]~feeder_combout\ $end
$var wire 1 t" \reg2|Q[6]~feeder_combout\ $end
$var wire 1 u" \mux0|y[6]~30_combout\ $end
$var wire 1 v" \mux0|y[6]~31_combout\ $end
$var wire 1 w" \reg4|Q[7]~feeder_combout\ $end
$var wire 1 x" \reg7|Q[7]~feeder_combout\ $end
$var wire 1 y" \mux0|y[7]~32_combout\ $end
$var wire 1 z" \reg2|Q[7]~feeder_combout\ $end
$var wire 1 {" \reg1|Q[7]~feeder_combout\ $end
$var wire 1 |" \mux0|y[7]~33_combout\ $end
$var wire 1 }" \addsub0|Add0~26\ $end
$var wire 1 ~" \addsub0|Add0~29_sumout\ $end
$var wire 1 !# \reg0|Q[7]~feeder_combout\ $end
$var wire 1 "# \mux0|y[7]~34_combout\ $end
$var wire 1 ## \addsub0|Add0~30\ $end
$var wire 1 $# \addsub0|Add0~33_sumout\ $end
$var wire 1 %# \reg5|Q[8]~feeder_combout\ $end
$var wire 1 &# \reg7|Q[8]~feeder_combout\ $end
$var wire 1 '# \mux0|y[8]~35_combout\ $end
$var wire 1 (# \reg2|Q[8]~feeder_combout\ $end
$var wire 1 )# \reg1|Q[8]~feeder_combout\ $end
$var wire 1 *# \mux0|y[8]~36_combout\ $end
$var wire 1 +# \mux0|y[8]~37_combout\ $end
$var wire 1 ,# \reg1|Q\ [8] $end
$var wire 1 -# \reg1|Q\ [7] $end
$var wire 1 .# \reg1|Q\ [6] $end
$var wire 1 /# \reg1|Q\ [5] $end
$var wire 1 0# \reg1|Q\ [4] $end
$var wire 1 1# \reg1|Q\ [3] $end
$var wire 1 2# \reg1|Q\ [2] $end
$var wire 1 3# \reg1|Q\ [1] $end
$var wire 1 4# \reg1|Q\ [0] $end
$var wire 1 5# \reg5|Q\ [8] $end
$var wire 1 6# \reg5|Q\ [7] $end
$var wire 1 7# \reg5|Q\ [6] $end
$var wire 1 8# \reg5|Q\ [5] $end
$var wire 1 9# \reg5|Q\ [4] $end
$var wire 1 :# \reg5|Q\ [3] $end
$var wire 1 ;# \reg5|Q\ [2] $end
$var wire 1 <# \reg5|Q\ [1] $end
$var wire 1 =# \reg5|Q\ [0] $end
$var wire 1 ># \regG|Q\ [8] $end
$var wire 1 ?# \regG|Q\ [7] $end
$var wire 1 @# \regG|Q\ [6] $end
$var wire 1 A# \regG|Q\ [5] $end
$var wire 1 B# \regG|Q\ [4] $end
$var wire 1 C# \regG|Q\ [3] $end
$var wire 1 D# \regG|Q\ [2] $end
$var wire 1 E# \regG|Q\ [1] $end
$var wire 1 F# \regG|Q\ [0] $end
$var wire 1 G# \reg2|Q\ [8] $end
$var wire 1 H# \reg2|Q\ [7] $end
$var wire 1 I# \reg2|Q\ [6] $end
$var wire 1 J# \reg2|Q\ [5] $end
$var wire 1 K# \reg2|Q\ [4] $end
$var wire 1 L# \reg2|Q\ [3] $end
$var wire 1 M# \reg2|Q\ [2] $end
$var wire 1 N# \reg2|Q\ [1] $end
$var wire 1 O# \reg2|Q\ [0] $end
$var wire 1 P# \reg6|Q\ [8] $end
$var wire 1 Q# \reg6|Q\ [7] $end
$var wire 1 R# \reg6|Q\ [6] $end
$var wire 1 S# \reg6|Q\ [5] $end
$var wire 1 T# \reg6|Q\ [4] $end
$var wire 1 U# \reg6|Q\ [3] $end
$var wire 1 V# \reg6|Q\ [2] $end
$var wire 1 W# \reg6|Q\ [1] $end
$var wire 1 X# \reg6|Q\ [0] $end
$var wire 1 Y# \ir0|Q\ [8] $end
$var wire 1 Z# \ir0|Q\ [7] $end
$var wire 1 [# \ir0|Q\ [6] $end
$var wire 1 \# \ir0|Q\ [5] $end
$var wire 1 ]# \ir0|Q\ [4] $end
$var wire 1 ^# \ir0|Q\ [3] $end
$var wire 1 _# \ir0|Q\ [2] $end
$var wire 1 `# \ir0|Q\ [1] $end
$var wire 1 a# \ir0|Q\ [0] $end
$var wire 1 b# \reg3|Q\ [8] $end
$var wire 1 c# \reg3|Q\ [7] $end
$var wire 1 d# \reg3|Q\ [6] $end
$var wire 1 e# \reg3|Q\ [5] $end
$var wire 1 f# \reg3|Q\ [4] $end
$var wire 1 g# \reg3|Q\ [3] $end
$var wire 1 h# \reg3|Q\ [2] $end
$var wire 1 i# \reg3|Q\ [1] $end
$var wire 1 j# \reg3|Q\ [0] $end
$var wire 1 k# \reg7|Q\ [8] $end
$var wire 1 l# \reg7|Q\ [7] $end
$var wire 1 m# \reg7|Q\ [6] $end
$var wire 1 n# \reg7|Q\ [5] $end
$var wire 1 o# \reg7|Q\ [4] $end
$var wire 1 p# \reg7|Q\ [3] $end
$var wire 1 q# \reg7|Q\ [2] $end
$var wire 1 r# \reg7|Q\ [1] $end
$var wire 1 s# \reg7|Q\ [0] $end
$var wire 1 t# \reg4|Q\ [8] $end
$var wire 1 u# \reg4|Q\ [7] $end
$var wire 1 v# \reg4|Q\ [6] $end
$var wire 1 w# \reg4|Q\ [5] $end
$var wire 1 x# \reg4|Q\ [4] $end
$var wire 1 y# \reg4|Q\ [3] $end
$var wire 1 z# \reg4|Q\ [2] $end
$var wire 1 {# \reg4|Q\ [1] $end
$var wire 1 |# \reg4|Q\ [0] $end
$var wire 1 }# \reg0|Q\ [8] $end
$var wire 1 ~# \reg0|Q\ [7] $end
$var wire 1 !$ \reg0|Q\ [6] $end
$var wire 1 "$ \reg0|Q\ [5] $end
$var wire 1 #$ \reg0|Q\ [4] $end
$var wire 1 $$ \reg0|Q\ [3] $end
$var wire 1 %$ \reg0|Q\ [2] $end
$var wire 1 &$ \reg0|Q\ [1] $end
$var wire 1 '$ \reg0|Q\ [0] $end
$var wire 1 ($ \regA|Q\ [8] $end
$var wire 1 )$ \regA|Q\ [7] $end
$var wire 1 *$ \regA|Q\ [6] $end
$var wire 1 +$ \regA|Q\ [5] $end
$var wire 1 ,$ \regA|Q\ [4] $end
$var wire 1 -$ \regA|Q\ [3] $end
$var wire 1 .$ \regA|Q\ [2] $end
$var wire 1 /$ \regA|Q\ [1] $end
$var wire 1 0$ \regA|Q\ [0] $end
$var wire 1 1$ \fsm|R0toR7out\ [0] $end
$var wire 1 2$ \fsm|R0toR7out\ [1] $end
$var wire 1 3$ \fsm|R0toR7out\ [2] $end
$var wire 1 4$ \fsm|R0toR7out\ [3] $end
$var wire 1 5$ \fsm|R0toR7out\ [4] $end
$var wire 1 6$ \fsm|R0toR7out\ [5] $end
$var wire 1 7$ \fsm|R0toR7out\ [6] $end
$var wire 1 8$ \fsm|R0toR7out\ [7] $end
$var wire 1 9$ \reg4|ALT_INV_Q\ [8] $end
$var wire 1 :$ \reg4|ALT_INV_Q\ [7] $end
$var wire 1 ;$ \reg4|ALT_INV_Q\ [6] $end
$var wire 1 <$ \reg4|ALT_INV_Q\ [5] $end
$var wire 1 =$ \reg4|ALT_INV_Q\ [4] $end
$var wire 1 >$ \reg4|ALT_INV_Q\ [3] $end
$var wire 1 ?$ \reg4|ALT_INV_Q\ [2] $end
$var wire 1 @$ \reg4|ALT_INV_Q\ [1] $end
$var wire 1 A$ \reg4|ALT_INV_Q\ [0] $end
$var wire 1 B$ \reg6|ALT_INV_Q\ [8] $end
$var wire 1 C$ \reg6|ALT_INV_Q\ [7] $end
$var wire 1 D$ \reg6|ALT_INV_Q\ [6] $end
$var wire 1 E$ \reg6|ALT_INV_Q\ [5] $end
$var wire 1 F$ \reg6|ALT_INV_Q\ [4] $end
$var wire 1 G$ \reg6|ALT_INV_Q\ [3] $end
$var wire 1 H$ \reg6|ALT_INV_Q\ [2] $end
$var wire 1 I$ \reg6|ALT_INV_Q\ [1] $end
$var wire 1 J$ \reg6|ALT_INV_Q\ [0] $end
$var wire 1 K$ \reg7|ALT_INV_Q\ [8] $end
$var wire 1 L$ \reg7|ALT_INV_Q\ [7] $end
$var wire 1 M$ \reg7|ALT_INV_Q\ [6] $end
$var wire 1 N$ \reg7|ALT_INV_Q\ [5] $end
$var wire 1 O$ \reg7|ALT_INV_Q\ [4] $end
$var wire 1 P$ \reg7|ALT_INV_Q\ [3] $end
$var wire 1 Q$ \reg7|ALT_INV_Q\ [2] $end
$var wire 1 R$ \reg7|ALT_INV_Q\ [1] $end
$var wire 1 S$ \reg7|ALT_INV_Q\ [0] $end
$var wire 1 T$ \fsm|ALT_INV_y_Q.T1~q\ $end
$var wire 1 U$ \ir0|ALT_INV_Q\ [8] $end
$var wire 1 V$ \ir0|ALT_INV_Q\ [7] $end
$var wire 1 W$ \ir0|ALT_INV_Q\ [6] $end
$var wire 1 X$ \ir0|ALT_INV_Q\ [5] $end
$var wire 1 Y$ \ir0|ALT_INV_Q\ [4] $end
$var wire 1 Z$ \ir0|ALT_INV_Q\ [3] $end
$var wire 1 [$ \ir0|ALT_INV_Q\ [2] $end
$var wire 1 \$ \ir0|ALT_INV_Q\ [1] $end
$var wire 1 ]$ \ir0|ALT_INV_Q\ [0] $end
$var wire 1 ^$ \fsm|ALT_INV_y_Q.T3~q\ $end
$var wire 1 _$ \regG|ALT_INV_Q\ [8] $end
$var wire 1 `$ \regG|ALT_INV_Q\ [7] $end
$var wire 1 a$ \regG|ALT_INV_Q\ [6] $end
$var wire 1 b$ \regG|ALT_INV_Q\ [5] $end
$var wire 1 c$ \regG|ALT_INV_Q\ [4] $end
$var wire 1 d$ \regG|ALT_INV_Q\ [3] $end
$var wire 1 e$ \regG|ALT_INV_Q\ [2] $end
$var wire 1 f$ \regG|ALT_INV_Q\ [1] $end
$var wire 1 g$ \regG|ALT_INV_Q\ [0] $end
$var wire 1 h$ \regA|ALT_INV_Q\ [8] $end
$var wire 1 i$ \regA|ALT_INV_Q\ [7] $end
$var wire 1 j$ \regA|ALT_INV_Q\ [6] $end
$var wire 1 k$ \regA|ALT_INV_Q\ [5] $end
$var wire 1 l$ \regA|ALT_INV_Q\ [4] $end
$var wire 1 m$ \regA|ALT_INV_Q\ [3] $end
$var wire 1 n$ \regA|ALT_INV_Q\ [2] $end
$var wire 1 o$ \regA|ALT_INV_Q\ [1] $end
$var wire 1 p$ \regA|ALT_INV_Q\ [0] $end
$var wire 1 q$ \mux0|ALT_INV_y[8]~37_combout\ $end
$var wire 1 r$ \reg0|ALT_INV_Q\ [8] $end
$var wire 1 s$ \reg0|ALT_INV_Q\ [7] $end
$var wire 1 t$ \reg0|ALT_INV_Q\ [6] $end
$var wire 1 u$ \reg0|ALT_INV_Q\ [5] $end
$var wire 1 v$ \reg0|ALT_INV_Q\ [4] $end
$var wire 1 w$ \reg0|ALT_INV_Q\ [3] $end
$var wire 1 x$ \reg0|ALT_INV_Q\ [2] $end
$var wire 1 y$ \reg0|ALT_INV_Q\ [1] $end
$var wire 1 z$ \reg0|ALT_INV_Q\ [0] $end
$var wire 1 {$ \mux0|ALT_INV_y[8]~36_combout\ $end
$var wire 1 |$ \reg2|ALT_INV_Q\ [8] $end
$var wire 1 }$ \reg2|ALT_INV_Q\ [7] $end
$var wire 1 ~$ \reg2|ALT_INV_Q\ [6] $end
$var wire 1 !% \reg2|ALT_INV_Q\ [5] $end
$var wire 1 "% \reg2|ALT_INV_Q\ [4] $end
$var wire 1 #% \reg2|ALT_INV_Q\ [3] $end
$var wire 1 $% \reg2|ALT_INV_Q\ [2] $end
$var wire 1 %% \reg2|ALT_INV_Q\ [1] $end
$var wire 1 &% \reg2|ALT_INV_Q\ [0] $end
$var wire 1 '% \reg1|ALT_INV_Q\ [8] $end
$var wire 1 (% \reg1|ALT_INV_Q\ [7] $end
$var wire 1 )% \reg1|ALT_INV_Q\ [6] $end
$var wire 1 *% \reg1|ALT_INV_Q\ [5] $end
$var wire 1 +% \reg1|ALT_INV_Q\ [4] $end
$var wire 1 ,% \reg1|ALT_INV_Q\ [3] $end
$var wire 1 -% \reg1|ALT_INV_Q\ [2] $end
$var wire 1 .% \reg1|ALT_INV_Q\ [1] $end
$var wire 1 /% \reg1|ALT_INV_Q\ [0] $end
$var wire 1 0% \reg3|ALT_INV_Q\ [8] $end
$var wire 1 1% \reg3|ALT_INV_Q\ [7] $end
$var wire 1 2% \reg3|ALT_INV_Q\ [6] $end
$var wire 1 3% \reg3|ALT_INV_Q\ [5] $end
$var wire 1 4% \reg3|ALT_INV_Q\ [4] $end
$var wire 1 5% \reg3|ALT_INV_Q\ [3] $end
$var wire 1 6% \reg3|ALT_INV_Q\ [2] $end
$var wire 1 7% \reg3|ALT_INV_Q\ [1] $end
$var wire 1 8% \reg3|ALT_INV_Q\ [0] $end
$var wire 1 9% \mux0|ALT_INV_y[8]~35_combout\ $end
$var wire 1 :% \reg5|ALT_INV_Q\ [8] $end
$var wire 1 ;% \reg5|ALT_INV_Q\ [7] $end
$var wire 1 <% \reg5|ALT_INV_Q\ [6] $end
$var wire 1 =% \reg5|ALT_INV_Q\ [5] $end
$var wire 1 >% \reg5|ALT_INV_Q\ [4] $end
$var wire 1 ?% \reg5|ALT_INV_Q\ [3] $end
$var wire 1 @% \reg5|ALT_INV_Q\ [2] $end
$var wire 1 A% \reg5|ALT_INV_Q\ [1] $end
$var wire 1 B% \reg5|ALT_INV_Q\ [0] $end
$var wire 1 C% \mux0|ALT_INV_y[7]~34_combout\ $end
$var wire 1 D% \mux0|ALT_INV_y[7]~33_combout\ $end
$var wire 1 E% \mux0|ALT_INV_y[7]~32_combout\ $end
$var wire 1 F% \mux0|ALT_INV_y[6]~31_combout\ $end
$var wire 1 G% \mux0|ALT_INV_y[6]~30_combout\ $end
$var wire 1 H% \mux0|ALT_INV_y[6]~29_combout\ $end
$var wire 1 I% \mux0|ALT_INV_y[5]~28_combout\ $end
$var wire 1 J% \mux0|ALT_INV_y[5]~27_combout\ $end
$var wire 1 K% \mux0|ALT_INV_y[5]~26_combout\ $end
$var wire 1 L% \mux0|ALT_INV_y[4]~25_combout\ $end
$var wire 1 M% \mux0|ALT_INV_y[4]~24_combout\ $end
$var wire 1 N% \mux0|ALT_INV_y[4]~23_combout\ $end
$var wire 1 O% \mux0|ALT_INV_y[3]~22_combout\ $end
$var wire 1 P% \mux0|ALT_INV_y[3]~21_combout\ $end
$var wire 1 Q% \mux0|ALT_INV_y[3]~20_combout\ $end
$var wire 1 R% \mux0|ALT_INV_y[2]~19_combout\ $end
$var wire 1 S% \mux0|ALT_INV_y[2]~18_combout\ $end
$var wire 1 T% \mux0|ALT_INV_y[2]~17_combout\ $end
$var wire 1 U% \mux0|ALT_INV_y[1]~16_combout\ $end
$var wire 1 V% \mux0|ALT_INV_y[1]~15_combout\ $end
$var wire 1 W% \mux0|ALT_INV_y[1]~14_combout\ $end
$var wire 1 X% \mux0|ALT_INV_y[0]~13_combout\ $end
$var wire 1 Y% \mux0|ALT_INV_y[1]~12_combout\ $end
$var wire 1 Z% \mux0|ALT_INV_y[1]~11_combout\ $end
$var wire 1 [% \mux0|ALT_INV_y[1]~10_combout\ $end
$var wire 1 \% \mux0|ALT_INV_y[1]~9_combout\ $end
$var wire 1 ]% \mux0|ALT_INV_y[1]~8_combout\ $end
$var wire 1 ^% \mux0|ALT_INV_y[1]~7_combout\ $end
$var wire 1 _% \mux0|ALT_INV_y[1]~6_combout\ $end
$var wire 1 `% \mux0|ALT_INV_y[0]~5_combout\ $end
$var wire 1 a% \mux0|ALT_INV_y[1]~4_combout\ $end
$var wire 1 b% \mux0|ALT_INV_y[1]~3_combout\ $end
$var wire 1 c% \mux0|ALT_INV_y[0]~2_combout\ $end
$var wire 1 d% \mux0|ALT_INV_y[1]~1_combout\ $end
$var wire 1 e% \mux0|ALT_INV_y[1]~0_combout\ $end
$var wire 1 f% \ALT_INV_run~input_o\ $end
$var wire 1 g% \ALT_INV_data_in[8]~input_o\ $end
$var wire 1 h% \ALT_INV_data_in[7]~input_o\ $end
$var wire 1 i% \ALT_INV_data_in[6]~input_o\ $end
$var wire 1 j% \ALT_INV_data_in[5]~input_o\ $end
$var wire 1 k% \ALT_INV_data_in[4]~input_o\ $end
$var wire 1 l% \ALT_INV_data_in[3]~input_o\ $end
$var wire 1 m% \ALT_INV_data_in[2]~input_o\ $end
$var wire 1 n% \ALT_INV_data_in[1]~input_o\ $end
$var wire 1 o% \ALT_INV_data_in[0]~input_o\ $end
$var wire 1 p% \fsm|ALT_INV_AddSub~combout\ $end
$var wire 1 q% \fsm|ALT_INV_Ain~combout\ $end
$var wire 1 r% \fsm|ALT_INV_Gout~combout\ $end
$var wire 1 s% \fsm|ALT_INV_R0toR7out\ [7] $end
$var wire 1 t% \fsm|ALT_INV_R0toR7out\ [6] $end
$var wire 1 u% \fsm|ALT_INV_R0toR7out\ [5] $end
$var wire 1 v% \fsm|ALT_INV_R0toR7out\ [4] $end
$var wire 1 w% \fsm|ALT_INV_R0toR7out\ [3] $end
$var wire 1 x% \fsm|ALT_INV_R0toR7out\ [2] $end
$var wire 1 y% \fsm|ALT_INV_R0toR7out\ [1] $end
$var wire 1 z% \fsm|ALT_INV_R0toR7out\ [0] $end
$var wire 1 {% \fsm|ALT_INV_Equal0~1_combout\ $end
$var wire 1 |% \fsm|ALT_INV_Equal0~0_combout\ $end
$var wire 1 }% \fsm|ALT_INV_Selector2~0_combout\ $end
$var wire 1 ~% \fsm|ALT_INV_Selector17~0_combout\ $end
$var wire 1 !& \fsm|ALT_INV_Selector15~1_combout\ $end
$var wire 1 "& \fsm|ALT_INV_Selector14~0_combout\ $end
$var wire 1 #& \fsm|ALT_INV_Selector15~0_combout\ $end
$var wire 1 $& \fsm|ALT_INV_Selector16~1_combout\ $end
$var wire 1 %& \fsm|ALT_INV_Selector16~0_combout\ $end
$var wire 1 && \fsm|ALT_INV_Selector12~2_combout\ $end
$var wire 1 '& \fsm|ALT_INV_Selector12~1_combout\ $end
$var wire 1 (& \fsm|ALT_INV_Selector12~0_combout\ $end
$var wire 1 )& \fsm|ALT_INV_Selector0~2_combout\ $end
$var wire 1 *& \fsm|ALT_INV_Selector0~1_combout\ $end
$var wire 1 +& \fsm|ALT_INV_Selector0~0_combout\ $end
$var wire 1 ,& \fsm|ALT_INV_Selector18~0_combout\ $end
$var wire 1 -& \fsm|ALT_INV_Selector13~2_combout\ $end
$var wire 1 .& \fsm|ALT_INV_Selector13~1_combout\ $end
$var wire 1 /& \fsm|ALT_INV_Selector13~0_combout\ $end
$var wire 1 0& \fsm|ALT_INV_Selector4~0_combout\ $end
$var wire 1 1& \fsm|ALT_INV_y_Q.T2~q\ $end
$var wire 1 2& \fsm|ALT_INV_y_Q.T0~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
04
0b
0c
0h
1i
xj
1k
1l
1m
1n
1o
1p
0z
0{
0|
0}
xZ!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
1#"
0$"
1%"
0&"
1'"
0("
0)"
0*"
1+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
04"
05"
06"
17"
08"
09"
0:"
0;"
0<"
0="
x>"
x?"
x@"
xA"
0B"
xC"
xD"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
xN"
xO"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
xY"
xZ"
0["
0\"
0]"
0^"
0_"
0`"
0a"
xb"
xc"
0d"
0e"
xf"
xg"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
xo"
xp"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
x}"
x~"
0!#
0"#
x##
x$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
1T$
1^$
1q$
1{$
19%
1C%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
0Z%
1[%
0\%
0]%
1^%
0_%
1`%
0a%
1b%
1c%
0d%
1e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
xp%
xq%
1r%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
0,&
1-&
1.&
0/&
10&
11&
12&
0+
0,
0-
0.
0/
00
01
02
03
0!
0"
0#
0$
0%
0&
0'
0(
0)
0q
0r
0s
0t
0u
0v
0w
0x
0y
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0d
0e
0f
0g
$end
#10000
1*
1{
1[!
1\!
#20000
0*
1b
1c
1-
0{
1z
1|
1s
1j!
1_!
1^!
0[!
0\!
0f%
0i%
1v"
1`!
1e!
0F%
1q"
1s"
1t"
1"!
1#
#30000
1*
1{
1[!
1\!
1a!
1f!
1[#
0W$
02&
0T$
1i!
1,"
0?"
0`!
0e!
1q%
00&
1=!
1Y!
1X!
1<"
1[
1g
1f
1}
14
#40000
0*
0c
0-
11
13
0{
0|
1y
1w
0s
0j!
1k!
1p!
0_!
0[!
0\!
1f%
0o%
0m%
1i%
0v"
1P"
1B"
0X%
0R%
1F%
0q"
0s"
0t"
1K"
1L"
12"
1(!
1&!
0"!
1)
1'
0#
#50000
1*
1{
1[!
1\!
0a!
0f!
1'$
1%$
0x$
0z$
12&
1T$
0i!
0,"
10&
1J!
1L!
0Y!
0X!
0<"
1=
1;
0g
0f
0}
04
#60000
0*
1c
01
03
10
0{
1|
0y
0w
1v
1q!
0k!
0p!
1_!
0[!
0\!
0f%
1o%
1m%
0l%
1["
0P"
0B"
1`!
1e!
1X%
1R%
0O%
1Q"
1R"
1S"
1T"
1U"
1W"
0K"
0L"
02"
0(!
0&!
1%!
0)
0'
1&
#70000
1*
1{
1[!
1\!
1a!
1f!
0[#
1^#
0Z$
1W$
02&
0T$
1i!
1,"
0`!
0e!
1m!
0x!
1/&
0%&
00&
1@!
0=!
1Y!
1X!
1-"
1s!
1^
0[
1g
1f
0~%
1}
11$
14
0z%
0%"
1]%
0'"
1\%
0+"
1;"
0Y%
1Z%
1B"
1P"
0["
1O%
0R%
0X%
12"
1K"
1L"
0Q"
0R"
0S"
0T"
0U"
0W"
0%!
1&!
1(!
1)
1'
0&
#80000
0*
0c
0{
0|
0_!
0[!
0\!
1f%
#90000
1*
1{
1[!
1\!
0a!
0f!
14#
12#
0-%
0/%
12&
1T$
0i!
0m!
1x!
0,"
10&
0/&
1%&
1S!
1U!
0Y!
0X!
0s!
0-"
1F
1D
0g
0f
1~%
0}
01$
04
1z%
1%"
1+"
0Z%
0]%
1'"
0B"
0P"
1R%
1X%
0\%
0;"
02"
0K"
0L"
1Y%
0&!
0(!
1["
0)
0'
0O%
1Q"
1R"
1S"
1T"
1U"
1W"
1%!
1&
#100000
0*
1c
13
00
1,
0{
1|
1y
0v
1r
1b!
0q!
1p!
1_!
0[!
0\!
0f%
0o%
1l%
0h%
1"#
0["
1B"
1`!
1e!
0X%
1O%
0C%
1w"
1x"
1z"
1{"
1!#
0Q"
0R"
0S"
0T"
0U"
0W"
12"
1(!
0%!
1!!
1)
0&
1"
#110000
1*
1{
1[!
1\!
1a!
1Z#
1f!
1a#
0^#
1Z$
0]$
02&
0V$
0T$
1c!
1("
0`!
1r!
0*&
0|%
0@!
1C!
1Y!
1<!
1X!
1?"
1s!
1a
0^
1Z
1g
1f
0~%
0q%
11$
0z%
0%"
1]%
0'"
1\%
0+"
1;"
0Y%
1Z%
1P"
0"#
1C%
0R%
1K"
1L"
0w"
0x"
0z"
0{"
0!#
0!!
1&!
1'
0"
#120000
0*
0c
0{
0|
0_!
0[!
0\!
1f%
#130000
1*
1{
1[!
1\!
0a!
1d!
10$
1.$
0n$
0p$
01&
1T$
0c!
0r!
1g!
1m!
0x!
0>"
1p%
1/&
0%&
1*&
1/!
11!
1W!
0X!
0s!
1v!
0@"
1C"
0N"
1Y"
0b"
0f"
0o"
0}"
0##
1O
1M
0f
1e
0$&
1~%
0$#
0~"
0p"
0g"
0c"
1Z"
0O"
1D"
0A"
01$
12$
0y%
1z%
1+"
07"
1a%
0Z%
0B"
0P"
1:"
1M"
0S%
0`%
1R%
1X%
02"
1A"
0C"
0K"
0L"
1O"
0Y"
1B"
1P"
0R%
0X%
0&!
0(!
0Z"
0D"
12"
0A"
1C"
1K"
1L"
0O"
1Y"
0)
0'
1&!
1(!
1Z"
1D"
1)
1'
#140000
0*
0{
0[!
0\!
#150000
1*
1{
1[!
1\!
0d!
1h!
1E#
1C#
0d$
0f$
0^$
11&
0e!
0g!
0m!
1x!
1i!
1)"
1,"
00&
0r%
0/&
1%&
17!
19!
1V!
0W!
0v!
1*"
0;"
1<"
1W
1U
0e
1d
1Y%
0[%
1$&
1}
02$
0+"
0P"
1"#
14
0C%
1R%
1Z%
1y%
1%"
17"
0B"
1I"
1["
0"#
0K"
0L"
1O"
0Y"
1w"
1x"
1z"
1{"
1~"
1!#
1C%
0O%
0U%
1X%
0a%
0]%
1!!
0&!
0Z"
1'"
0:"
0M"
02"
1A"
0C"
0D"
1N"
1E"
1G"
1Q"
1R"
1S"
1T"
1U"
1W"
1Z"
0w"
0x"
0z"
0{"
0~"
0!#
0'
1"
1S%
1`%
0\%
0!!
1%!
1'!
0(!
0O"
1Y"
1D"
0N"
0)
1(
1&
0"
1O"
0Y"
0Z"
1b"
1c"
1Z"
0b"
0c"
#160000
0*
0{
0[!
0\!
#170000
1*
1{
1[!
1\!
0f!
0h!
0'$
00$
1/$
1&$
0%$
0.$
1-$
1$$
0w$
0m$
1n$
1x$
0y$
0o$
1p$
1z$
1^$
12&
0i!
0)"
0,"
0A"
0D"
1N"
0O"
0Z"
1b"
10&
1r%
1I!
1.!
0/!
0J!
1K!
10!
01!
0L!
0V!
0Y!
1c"
1O"
0*"
0<"
0=
1<
0;
1:
0O
1N
0M
1L
0g
0d
1[%
0}
1+"
04
0Z%
1B"
0I"
0["
1"#
0C%
1O%
1U%
0X%
12"
1A"
1D"
0N"
0E"
0G"
0Q"
0R"
0S"
0T"
0U"
0W"
1Z"
0b"
1w"
1x"
1z"
1{"
1~"
1!#
1!!
0%!
0'!
1(!
0c"
0O"
1)
0(
0&
1"
#180000
0*
1c
03
1-
0{
1|
0y
1s
1j!
0p!
1_!
0[!
0\!
0f%
1o%
0i%
1v"
0B"
1`!
1e!
1X%
0F%
1p"
1q"
1s"
1t"
02"
0A"
0(!
1"!
0)
1#
#190000
1*
1{
1[!
1\!
1a!
1f!
1[#
0a#
0/$
0-$
1*$
1)$
0i$
0j$
1m$
1o$
1]$
0W$
02&
0T$
1c!
1r!
0`!
1="
0D"
0Z"
0p"
1}"
0~"
1##
0{%
0*&
1*!
1+!
0.!
00!
0C!
1=!
1Y!
1X!
1$#
1~"
1s!
0N
0L
1I
1H
0a
1[
1g
1f
0~%
11$
0z%
0%"
1]%
0'"
1\%
0+"
1;"
0Y%
1Z%
1I"
1["
0v"
0"#
1C%
1F%
0O%
0U%
1D"
1E"
1G"
1Q"
1R"
1S"
1T"
1U"
1W"
1Z"
1p"
0}"
0q"
0s"
0t"
0w"
0x"
0z"
0{"
0~"
0!#
0!!
0"!
1%!
1'!
1~"
0##
1(
1&
0#
0"
0$#
#200000
0*
0c
0-
0,
0{
0|
0s
0r
0b!
0j!
0_!
0[!
0\!
1f%
1i%
1h%
#210000
1*
1{
1[!
1\!
0a!
1d!
1/$
1-$
0*$
0)$
1i$
1j$
0m$
0o$
01&
1T$
0c!
0r!
1g!
1m!
0x!
1>"
0D"
1N"
0Z"
1b"
0p"
0~"
0p%
1/&
0%&
1*&
0*!
0+!
1.!
10!
1W!
0X!
1c"
1O"
1@"
1A"
1D"
0N"
0O"
1Y"
1Z"
0b"
0c"
1f"
1g"
1p"
1~"
1$#
1N
1L
0I
0H
0f
1e
0g"
1o"
1c"
0f"
0Z"
1b"
1O"
0Y"
0A"
1C"
0D"
1N"
1Z"
0b"
0c"
1f"
1g"
0o"
0p"
1}"
0~"
1##
1p"
0}"
0g"
1o"
1c"
0f"
0O"
1Y"
0Z"
1b"
1g"
0o"
0p"
1}"
1~"
0##
0$#
1$#
0~"
1##
1p"
0}"
0c"
1f"
0g"
1o"
1~"
0##
0$#
1$#
0p"
1}"
0~"
1##
0$#
#220000
0*
0{
0[!
0\!
#230000
1*
1{
1[!
1\!
0d!
1h!
0E#
0C#
1d$
1f$
0^$
11&
0e!
0g!
0m!
1x!
1i!
1)"
1,"
00&
0r%
0/&
1%&
07!
09!
1V!
0W!
0s!
1*"
0;"
1<"
0W
0U
0e
1d
1Y%
0[%
1~%
1}
01$
0I"
0["
14
1O%
1U%
1z%
1%"
1D"
0E"
0G"
0Q"
0R"
0S"
0T"
0U"
0W"
1Z"
0]%
0%!
0'!
1'"
0(
0&
0\%
#240000
0*
0{
0[!
0\!
#250000
1*
1{
1[!
1\!
0f!
0h!
0/$
0&$
0-$
0$$
1w$
1m$
1y$
1o$
1^$
12&
0i!
0)"
0,"
0D"
0Z"
10&
1r%
0I!
0.!
0K!
00!
0V!
0Y!
0*"
0<"
0<
0:
0N
0L
0g
0d
1[%
0}
1+"
04
0Z%
#260000
0*
0{
0[!
0\!
#270000
1*
1{
1[!
1\!
0Z#
0[#
1W$
1V$
0("
0="
1{%
1|%
0=!
0<!
0[
0Z
#280000
0*
0{
0[!
0\!
#290000
1*
1{
1[!
1\!
#300000
0*
0{
0[!
0\!
#310000
1*
1{
1[!
1\!
#320000
0*
0{
0[!
0\!
#330000
1*
1{
1[!
1\!
#340000
0*
0{
0[!
0\!
#350000
1*
1{
1[!
1\!
#360000
0*
0{
0[!
0\!
#370000
1*
1{
1[!
1\!
#380000
0*
0{
0[!
0\!
#390000
1*
1{
1[!
1\!
#400000
0*
0{
0[!
0\!
#410000
1*
1{
1[!
1\!
#420000
0*
0{
0[!
0\!
#430000
1*
1{
1[!
1\!
#440000
0*
0{
0[!
0\!
#450000
1*
1{
1[!
1\!
#460000
0*
0{
0[!
0\!
#470000
1*
1{
1[!
1\!
#480000
0*
0{
0[!
0\!
#490000
1*
1{
1[!
1\!
#500000
0*
0{
0[!
0\!
#510000
1*
1{
1[!
1\!
#520000
0*
0{
0[!
0\!
#530000
1*
1{
1[!
1\!
#540000
0*
0{
0[!
0\!
#550000
1*
1{
1[!
1\!
#560000
0*
0{
0[!
0\!
#570000
1*
1{
1[!
1\!
#580000
0*
0{
0[!
0\!
#590000
1*
1{
1[!
1\!
#600000
0*
0{
0[!
0\!
#610000
1*
1{
1[!
1\!
#620000
0*
0{
0[!
0\!
#630000
1*
1{
1[!
1\!
#640000
0*
0{
0[!
0\!
#650000
1*
1{
1[!
1\!
#660000
0*
0{
0[!
0\!
#670000
1*
1{
1[!
1\!
#680000
0*
0{
0[!
0\!
#690000
1*
1{
1[!
1\!
#700000
0*
0{
0[!
0\!
#710000
1*
1{
1[!
1\!
#720000
0*
0{
0[!
0\!
#730000
1*
1{
1[!
1\!
#740000
0*
0{
0[!
0\!
#750000
1*
1{
1[!
1\!
#760000
0*
0{
0[!
0\!
#770000
1*
1{
1[!
1\!
#780000
0*
0{
0[!
0\!
#790000
1*
1{
1[!
1\!
#800000
0*
0{
0[!
0\!
#810000
1*
1{
1[!
1\!
#820000
0*
0{
0[!
0\!
#830000
1*
1{
1[!
1\!
#840000
0*
0{
0[!
0\!
#850000
1*
1{
1[!
1\!
#860000
0*
0{
0[!
0\!
#870000
1*
1{
1[!
1\!
#880000
0*
0{
0[!
0\!
#890000
1*
1{
1[!
1\!
#900000
0*
0{
0[!
0\!
#910000
1*
1{
1[!
1\!
#920000
0*
0{
0[!
0\!
#930000
1*
1{
1[!
1\!
#940000
0*
0{
0[!
0\!
#950000
1*
1{
1[!
1\!
#960000
0*
0{
0[!
0\!
#970000
1*
1{
1[!
1\!
#980000
0*
0{
0[!
0\!
#990000
1*
1{
1[!
1\!
#1000000
