# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 6.4e-05 4096 0.71 2070 368000 58.0011 69.4948 3487.85 2095.1 5710.54 5710.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 6.4e-05 4096 0.71 2070 367920 58.2808 69.6483 3962.49 2095.3 6185.8 6185.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 6.4e-05 4096 0.71 2070 367840 58.0557 69.5592 4125.56 2096.28 6349.54 6349.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 6.4e-05 4096 0.71 2070 367872 57.8984 69.4856 3858.54 2095.23 6081.24 6081.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 6.4e-05 4096 0.71 2070 367800 58.3066 69.6873 3901.17 2093.99 6123.25 6123.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 6.4e-05 4096 0.71 2070 367808 58.0915 69.5709 3989.56 2094.7 6212.01 6212.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 6.4e-05 4096 0.71 2070 367920 58.2274 69.6347 4019.38 2096.77 6244.1 6244.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 6.4e-05 4096 0.71 2070 367872 58.026 69.4948 3890.4 2096.75 6114.75 6114.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 6.4e-05 4096 0.71 2070 367488 58.2349 69.4843 3922.98 2094.19 6144.97 6145.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 6.4e-05 4096 0.71 2070 367600 58.1407 69.652 4170.72 2095.35 6393.95 6394.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 6.4e-05 4096 0.71 2070 367616 58.1903 69.4743 4892.72 2095.89 7116.37 7116.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1130 6.4e-05 4096 0.71 2070 367936 58.2532 69.4763 6004.77 2094.93 8227.52 8227.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 6.4e-05 4096 0.71 2070 367920 58.3537 69.6339 3448.17 2095.08 5671.33 5671.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 6.4e-05 4096 0.71 2070 367872 58.0731 69.5683 3432.07 2096.4 5656.2 5656.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 6.4e-05 4096 0.71 2070 367920 58.2141 69.6402 3509.85 2096.51 5734.3 5734.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 6.4e-05 4096 0.71 2070 367872 58.0465 69.4886 3587.12 2095.29 5810.02 5810.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 6.4e-05 4096 0.71 2070 367920 58.1961 69.6443 4033.82 2095.36 6257.11 6257.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 6.4e-05 4096 0.71 2070 367680 58.0153 69.5613 3929.61 2094.68 6151.96 6152.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 6.4e-05 4096 0.71 2070 367872 57.9153 69.4994 4184.49 2095.49 6407.48 6407.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 6.4e-05 4096 0.71 2070 367800 58.2877 69.7054 4152.87 2096.23 6377.19 6377.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 6.4e-05 4096 0.71 2070 367808 58.0444 69.5829 4193.4 2096.43 6417.54 6417.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 6.4e-05 4096 0.71 2070 367680 58.1858 69.6417 4138.71 2096.52 6363.14 6363.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 6.4e-05 4096 0.71 2070 367616 58.0936 69.503 3967.82 2094.85 6190.36 6190.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 6.4e-05 4096 0.71 2070 367488 58.2103 69.4682 4592.59 2095.38 6815.73 6815.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 6.4e-05 4096 0.71 2070 367600 58.1374 69.6259 4624.72 2096.55 6849.13 6849.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 6.4e-05 4096 0.71 2070 367104 58.1781 69.467 4224.41 2095.74 6447.88 6447.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1130 6.4e-05 4096 0.71 2080 367872 58.1249 69.4845 5985.51 2097.14 8210.36 8210.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 6.4e-05 4096 0.71 2080 367840 58.2267 69.6365 3631.89 2097.01 5856.86 5856.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 6.4e-05 4096 0.71 2080 367776 58.067 69.5726 3373.09 2094.52 5595.33 5595.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 6.4e-05 4096 0.71 2080 367808 58.2486 69.6252 3448.14 2095.24 5671.33 5671.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 6.4e-05 4096 0.71 2080 367744 57.9849 69.4886 3483.33 2096.99 5707.89 5707.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 6.4e-05 4096 0.71 2080 367776 58.1612 69.6466 4235.34 2095.01 6458.25 6458.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 6.4e-05 4096 0.71 2080 367488 58.2191 69.5755 2937.41 2095.34 5160.63 5160.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 6.4e-05 4096 0.71 2080 367680 58.0484 69.5744 4091.47 2095.9 6315.08 6315.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 6.4e-05 4096 0.71 2080 367680 57.8981 69.4927 2846.56 2096.33 5070.36 5070.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 6.4e-05 4096 0.71 2080 367680 57.8762 69.4967 3845.87 2094.65 6067.97 6068.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 6.4e-05 4096 0.71 2080 367104 58.1744 69.4694 2724.68 2095.61 4948.02 4948.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 6.4e-05 4096 0.71 2080 367600 58.3394 69.6837 4005.53 2096.02 6229.66 6229.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 6.4e-05 4096 0.71 2080 367600 58.1024 69.641 2807.43 2096.78 5032.04 5032.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 6.4e-05 4096 0.71 2080 367584 57.9864 69.591 5098.62 2096.48 7322.76 7322.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 6.4e-05 4096 0.71 2080 367360 57.8537 69.4901 3336.86 2095.8 5560.09 5560.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 6.4e-05 4096 0.71 2080 367680 58.1427 69.6519 4894.58 2095.02 7117.49 7117.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 6.4e-05 4096 0.71 2080 367200 58.0136 69.5726 3306.38 2094.44 5528.49 5528.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 6.4e-05 4096 0.71 2080 367616 57.9822 69.4849 4766.06 2094.93 6988.55 6988.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 6.4e-05 4096 0.71 2080 367104 58.2017 69.4768 3193.77 2094.29 5415.82 5415.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 6.4e-05 4096 0.71 2080 367104 58.1932 69.4682 4171.13 2093.98 6392.85 6392.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 6.4e-05 4096 0.71 2080 367104 57.9817 69.4886 2896.29 2094.58 5118.43 5118.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 6.4e-05 4096 0.71 2080 367600 58.1391 69.6314 4279.04 2097.08 6503.98 6504.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 6.4e-05 4096 0.71 2080 366400 57.9565 69.5214 3024.67 2093.75 5245.98 5246.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1130 6.4e-05 4096 0.71 2088 367808 58.1841 69.4841 5805.01 2097.16 8029.93 8030.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 6.4e-05 4096 0.71 2088 367760 58.2817 69.6428 3386.51 2097.04 5611.55 5611.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 6.4e-05 4096 0.71 2088 367776 58.0378 69.5788 3328.68 2095.14 5551.53 5551.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 6.4e-05 4096 0.71 2088 367680 57.8401 69.4928 2143.17 2095.51 4366.1 4366.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 6.4e-05 4096 0.71 2088 367808 58.1751 69.6289 3880.35 2095.1 6103.35 6103.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 6.4e-05 4096 0.71 2088 367584 57.9793 69.5829 2448.32 2096.67 4672.65 4672.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 6.4e-05 4096 0.71 2088 367744 57.9891 69.4801 3746.17 2096.94 5970.67 5970.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 6.4e-05 4096 0.71 2088 367616 57.9684 69.4962 2480.54 2096.71 4704.8 4704.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 6.4e-05 4096 0.71 2088 367776 58.1407 69.6526 4086.33 2095.08 6309.3 6309.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 6.4e-05 4096 0.71 2088 367488 58.1924 69.5644 2845.68 2095.4 5068.93 5069.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 6.4e-05 4096 0.71 2088 367520 58.0501 69.5665 3882.63 2094.71 6105.04 6105.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 6.4e-05 4096 0.71 2088 367360 57.8929 69.4927 2760.22 2096.99 4984.68 4984.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 6.4e-05 4096 0.71 2088 367680 57.8536 69.4866 4946.48 2095.15 7169.05 7169.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 6.4e-05 4096 0.71 2088 367104 58.1857 69.4788 3180.33 2095.59 5403.67 5403.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 6.4e-05 4096 0.71 2088 367600 58.2912 69.6996 4877.2 2094.49 7099.77 7099.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 6.4e-05 4096 0.71 2088 367600 58.1251 69.6457 3306 2094.82 5528.68 5528.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 6.4e-05 4096 0.71 2088 367584 58.0561 69.5788 4793.55 2096.16 7017.43 7017.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 6.4e-05 4096 0.71 2088 367360 57.8354 69.4836 3155.26 2094.35 5377.01 5377.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 6.4e-05 4096 0.71 2088 367680 58.1591 69.6545 4626.54 2096.75 6851.2 6851.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 6.4e-05 4096 0.71 2088 367200 57.9773 69.5627 2981.17 2096.39 5205.19 5205.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 6.4e-05 4096 0.71 2088 367616 58.0055 69.5019 4427.99 2096.63 6652.22 6652.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 6.4e-05 4096 0.71 2088 367104 58.1778 69.4702 2989.3 2095.88 5212.92 5213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1130 6.4e-05 4096 0.71 2075 368000 58.0342 69.4887 6458.14 2096.95 8682.7 8682.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 6.4e-05 4096 0.71 2075 368000 58.2325 69.647 3233.73 2097.16 5458.86 5458.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1130 6.4e-05 4096 0.71 2075 367840 58.3803 69.5767 5350.12 2094.91 7573.07 7573.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 6.4e-05 4096 0.71 2075 367968 58.1632 69.5769 3435.42 2096.63 5659.88 5659.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 6.4e-05 4096 0.71 2075 367872 57.8642 69.4801 2218.95 2096.89 4443.27 4443.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 6.4e-05 4096 0.71 2075 367920 58.137 69.6437 3706.04 2095.34 5929.25 5929.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 6.4e-05 4096 0.71 2075 367808 57.9796 69.5827 2347.5 2096.72 4571.87 4571.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 6.4e-05 4096 0.71 2075 367872 57.9711 69.5025 3830.6 2094.87 6053.04 6053.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 6.4e-05 4096 0.71 2075 367616 57.9686 69.4913 2540.81 2094.89 4763.25 4763.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 6.4e-05 4096 0.71 2075 367920 58.1673 69.6467 4057.31 2095.37 6280.58 6280.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 6.4e-05 4096 0.71 2075 367488 58.2035 69.5678 2890.29 2094.1 5112.25 5112.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 6.4e-05 4096 0.71 2075 367840 58.0165 69.5672 3927.76 2094.35 6149.78 6149.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 6.4e-05 4096 0.71 2075 367680 57.8644 69.5092 2751.72 2096.8 4975.98 4976.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 6.4e-05 4096 0.71 2075 367872 57.8503 69.4968 4788.91 2095.49 7011.83 7011.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 6.4e-05 4096 0.71 2075 367488 58.1652 69.4725 3207.29 2095.38 5430.39 5430.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 6.4e-05 4096 0.71 2075 367800 58.2963 69.7054 4811.57 2094.31 7033.97 7034.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 6.4e-05 4096 0.71 2075 367600 58.1403 69.6402 3230.86 2095 5453.72 5453.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 6.4e-05 4096 0.71 2075 367808 58.0076 69.5732 4643.24 2096.1 6867.01 6867.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 6.4e-05 4096 0.71 2075 367360 57.863 69.497 3042.15 2094.19 5263.78 5263.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 6.4e-05 4096 0.71 2075 367920 58.1407 69.6451 4496.89 2095.33 6720.09 6720.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 6.4e-05 4096 0.71 2075 367680 58.0125 69.573 2977.59 2094.68 5208.92 5209.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 6.4e-05 4096 0.71 2075 367616 57.9519 69.4901 4303.1 2096.65 6527.28 6527.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 6.4e-05 4096 0.71 2075 367104 58.1898 69.4927 3056.68 2093.53 5277.97 5278.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1130 6.4e-05 4096 0.71 2080 367872 58.1992 69.4886 5432.53 2095.13 7655.44 7655.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1130 6.4e-05 4096 0.71 2080 367744 58.2449 69.4968 5214.26 2095.21 7437.3 7437.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 6.4e-05 4096 0.71 2080 367840 58.3375 69.6427 3233.37 2094.56 5456 5456.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 6.4e-05 4096 0.71 2080 367680 58.031 69.5808 2088.94 2095.96 4312.6 4312.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 6.4e-05 4096 0.71 2080 367776 58.0332 69.5713 3493.18 2114.97 5735.85 5735.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 6.4e-05 4096 0.71 2080 367680 57.8591 69.4846 2226.01 2095.16 4448.59 4448.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 6.4e-05 4096 0.71 2080 367808 58.1368 69.656 3441.54 2097.01 5666.42 5666.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 6.4e-05 4096 0.71 2080 367584 57.9749 69.5746 2221.51 2096.72 4445.87 4445.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 6.4e-05 4096 0.71 2080 367584 58.1139 69.6247 1836.52 2095.36 4059.71 4059.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 6.4e-05 4096 0.71 2080 367744 57.9953 69.4844 3501.1 2097.11 5725.77 5725.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 6.4e-05 4096 0.71 2080 367616 57.9523 69.4781 2373.07 2094.82 4595.41 4595.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 6.4e-05 4096 0.71 2080 367104 58.19 69.475 1952.83 2095.7 4176.28 4176.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 6.4e-05 4096 0.71 2080 367776 58.1593 69.644 4937.54 2097.02 7162.46 7162.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 6.4e-05 4096 0.71 2080 367488 58.2056 69.5701 3143.76 2095.34 5366.97 5367.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 6.4e-05 4096 0.71 2080 367200 58.3782 69.6324 2569.98 2093.48 4791.55 4791.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 6.4e-05 4096 0.71 2080 367680 57.9748 69.5685 4624.59 2094.77 6847 6847.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 6.4e-05 4096 0.71 2080 367680 57.8579 69.492 3125.01 2095.12 5347.56 5347.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 6.4e-05 4096 0.71 2080 367200 58.0111 69.5708 2621.79 2094.81 4844.27 4844.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 6.4e-05 4096 0.71 2080 367680 57.858 69.4804 4368.97 2096.66 6593.05 6593.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 6.4e-05 4096 0.71 2080 367104 58.1447 69.4703 2824.8 2095.37 5047.88 5047.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 6.4e-05 4096 0.71 2080 366912 58.1533 69.4682 2463.96 2094.57 4686.23 4686.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 6.4e-05 4096 0.71 2080 367600 58.299 69.7016 4316 2115.01 6559.11 6559.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 6.4e-05 4096 0.71 2080 367600 58.0936 69.6381 3011.65 2096.53 5236 5236.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 6.4e-05 4096 0.71 2080 367200 58.497 69.6832 2494.89 2095.38 4718.53 4718.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 6.4e-05 4096 0.71 2080 367584 58.0342 69.5749 4209.47 2094.21 6431.38 6431.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 6.4e-05 4096 0.71 2080 367360 57.8156 69.4661 2930.33 2096.14 5153.84 5153.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 6.4e-05 4096 0.71 2080 366912 57.9813 69.5273 2400.57 2094.43 4622.59 4622.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 6.4e-05 4096 0.71 2080 367680 58.1386 69.6551 4160.09 2095.34 6383.31 6383.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 6.4e-05 4096 0.71 2080 367200 57.9747 69.5674 2933.85 2094.36 5155.84 5155.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 6.4e-05 4096 0.71 2080 367200 58.1132 69.6424 2437.58 2094.9 4660.31 4660.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 6.4e-05 4096 0.71 2080 367616 57.9748 69.4906 4131.7 2094.65 6353.89 6353.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 6.4e-05 4096 0.71 2080 367104 58.153 69.4701 2788.42 2093.71 5009.84 5009.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 6.4e-05 4096 0.71 2080 367104 57.9773 69.5013 2559.45 2094.33 4781.34 4781.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 6.4e-05 4096 0.71 2080 367872 58.1563 69.4937 5609.71 2097.09 7834.54 7834.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1130 6.4e-05 4096 0.71 2080 367744 58.1694 69.4989 5391.79 2096.48 7616.02 7616.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 6.4e-05 4096 0.71 2080 367840 58.1842 69.6454 3672.79 2095.03 5895.74 5895.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 6.4e-05 4096 0.71 2080 367680 58.0046 69.5714 2325.72 2094.67 4548.06 4548.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1130 6.4e-05 4096 0.71 2080 367680 58.284 69.643 6099.23 2096.45 8323.69 8323.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 6.4e-05 4096 0.71 2080 367776 58.0321 69.5831 3357.62 2096.43 5581.75 5581.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 6.4e-05 4096 0.71 2080 367680 57.8118 69.4903 2192.83 2095.18 4415.4 4415.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 6.4e-05 4096 0.71 2080 367488 58.202 69.5666 1795.56 2093.33 4016.74 4016.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 6.4e-05 4096 0.71 2080 367808 58.1612 69.6553 4792.5 2095.01 7015.41 7015.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 6.4e-05 4096 0.71 2080 367584 57.9924 69.5698 3017.77 2096.7 5242.12 5242.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 6.4e-05 4096 0.71 2080 367584 58.1038 69.6505 2463.26 2096.78 4687.87 4687.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 6.4e-05 4096 0.71 2080 367744 57.9297 69.4989 4454.19 2096.95 6678.66 6678.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 6.4e-05 4096 0.71 2080 367616 57.9597 69.5074 2852.5 2094.66 5074.71 5074.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 6.4e-05 4096 0.71 2080 367104 58.1662 69.462 2305.42 2113.68 4546.81 4546.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 6.4e-05 4096 0.71 2080 367776 58.1348 69.6415 4559.08 2096.76 6783.7 6783.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 6.4e-05 4096 0.71 2080 367488 58.204 69.5691 2966.43 2093.82 5188.12 5188.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 6.4e-05 4096 0.71 2080 367200 58.3721 69.634 2616.79 2093.48 4838.36 4838.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 6.4e-05 4096 0.71 2080 366912 58.1325 69.4644 2327.28 2092.55 4547.52 4547.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 6.4e-05 4096 0.71 2080 367680 58.0132 69.5664 4289.33 2094.73 6511.72 6511.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 6.4e-05 4096 0.71 2080 367680 57.8767 69.4888 2913.11 2095.1 5135.65 5135.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 6.4e-05 4096 0.71 2080 367200 57.9883 69.5747 2437.05 2093.91 4658.6 4658.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 6.4e-05 4096 0.71 2080 366720 57.9773 69.4797 2434.83 2094.2 4656.57 4656.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 6.4e-05 4096 0.71 2080 367680 57.8668 69.5092 4085.59 2097.16 6310.21 6310.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 6.4e-05 4096 0.71 2080 367104 58.166 69.4811 2874.24 2093.66 5095.63 5095.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 6.4e-05 4096 0.71 2080 366912 58.1301 69.4574 2366.16 2094.91 4588.74 4588.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 6.4e-05 4096 0.71 2080 367104 57.9686 69.5052 2222.51 2094.61 4444.68 4444.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 6.4e-05 4096 0.71 2080 367600 58.2835 69.686 4191.05 2094.47 6413.58 6413.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 6.4e-05 4096 0.71 2080 367600 58.1366 69.642 2848.75 2094.52 5071.14 5071.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 6.4e-05 4096 0.71 2080 367200 58.5032 69.6855 2537.04 2093.38 4758.7 4758.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 6.4e-05 4096 0.71 2080 366400 57.959 69.5083 2259.31 2092.08 4478.94 4479.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 6.4e-05 4096 0.71 2112 367616 57.9625 69.4948 6462.72 2096.68 8686.94 8687.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1130 6.4e-05 4096 0.71 2112 367488 58.1079 69.4804 6234.44 2096.58 8458.71 8458.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1130 6.4e-05 4096 0.71 2112 367488 57.9527 69.4806 6158.97 2095.25 8381.75 8381.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 6.4e-05 4096 0.71 2112 367600 58.1593 69.6392 3396.74 2095.01 5619.63 5619.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 6.4e-05 4096 0.71 2112 367360 58.0133 69.5582 2219.21 2094.32 4441.19 4441.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 6.4e-05 4096 0.71 2112 367440 58.1174 69.639 1815.59 2095.1 4038.53 4038.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 6.4e-05 4096 0.71 2112 367584 57.9666 69.5836 4689.33 2094.68 6911.65 6911.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 6.4e-05 4096 0.71 2112 367488 57.7966 69.5091 2952.04 2094.89 5174.32 5174.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 6.4e-05 4096 0.71 2112 367200 58.1839 69.5726 2380.7 2094.02 4602.57 4602.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 6.4e-05 4096 0.71 2112 367104 58.1451 69.4711 2013.28 2095.64 4236.62 4236.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 6.4e-05 4096 0.71 2112 367584 58.1357 69.6294 4345.18 2096.51 6569.55 6569.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 6.4e-05 4096 0.71 2112 367360 58.0014 69.5849 2758.86 2094.68 4981.21 4981.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 6.4e-05 4096 0.71 2112 367248 58.1311 69.6379 2270.29 2094.66 4492.8 4492.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 6.4e-05 4096 0.71 2112 366912 57.8435 69.4855 2055.58 2094.16 4277.16 4277.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 6.4e-05 4096 0.71 2112 367488 57.942 69.5044 4217.27 2096.47 6441.28 6441.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 6.4e-05 4096 0.71 2112 367360 57.9593 69.5275 2736.13 2094.72 4958.42 4958.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 6.4e-05 4096 0.71 2112 367104 58.1652 69.4702 2295.84 2095.28 4518.84 4518.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 6.4e-05 4096 0.71 2112 367104 58.1632 69.4658 2023.75 2093.94 4245.41 4245.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 6.4e-05 4096 0.71 2112 367488 58.13 69.6557 4163.76 2095.19 6386.83 6386.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 6.4e-05 4096 0.71 2112 367200 58.196 69.5726 2880.61 2093.84 5102.31 5102.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 6.4e-05 4096 0.71 2112 366768 58.3972 69.6197 2428.32 2093.43 4649.85 4649.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 6.4e-05 4096 0.71 2112 366912 58.1396 69.4695 2433.31 2093.11 4654.12 4654.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 6.4e-05 4096 0.71 2112 367360 58.0096 69.5682 4126.74 2093.86 6348.27 6348.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 6.4e-05 4096 0.71 2112 367360 57.8951 69.4908 2931.62 2094.88 5153.97 5154.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 6.4e-05 4096 0.71 2112 367200 57.9931 69.5722 2411.03 2094.28 4632.96 4633.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 6.4e-05 4096 0.71 2112 366720 57.9701 69.4585 2249.26 2092.28 4469.05 4469.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 6.4e-05 4096 0.71 2100 367808 57.9871 69.4763 6431.94 2095.15 8654.64 8654.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1130 6.4e-05 4096 0.71 2100 367744 58.0826 69.5049 6186.58 2095.2 8409.46 8409.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1130 6.4e-05 4096 0.71 2100 367680 57.9891 69.4948 6107.99 2096.91 8332.46 8332.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 6.4e-05 4096 0.71 2100 367760 58.224 69.6624 3392.21 2095 5615.18 5615.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 6.4e-05 4096 0.71 2100 367520 57.9809 69.5745 2179.84 2095.93 4403.41 4403.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 6.4e-05 4096 0.71 2100 367680 58.0895 69.6525 1814.37 2096.48 4038.68 4038.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1130 6.4e-05 4096 0.71 2100 367360 58.2279 69.4947 5240.96 2096.85 7465.62 7465.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 6.4e-05 4096 0.71 2100 367776 57.9891 69.5684 4593.8 2096.9 6818.35 6818.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 6.4e-05 4096 0.71 2100 367680 57.8135 69.4845 2861.91 2097.25 5086.55 5086.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 6.4e-05 4096 0.71 2100 367488 58.1872 69.5747 2330.82 2093.8 4552.47 4552.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 6.4e-05 4096 0.71 2100 367104 58.1655 69.4836 1981.73 2095.12 4204.6 4204.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 6.4e-05 4096 0.71 2100 367696 58.1383 69.6399 4227.73 2096.8 6452.4 6452.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 6.4e-05 4096 0.71 2100 367584 57.9764 69.5692 2687.2 2094.7 4909.53 4909.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 6.4e-05 4096 0.71 2100 367584 58.1228 69.6361 2214.34 2095.05 4437.23 4437.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 6.4e-05 4096 0.71 2100 367360 57.8357 69.47 1994.7 2095.69 4217.79 4217.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 6.4e-05 4096 0.71 2100 367744 57.9231 69.4941 4187.31 2095 6409.82 6409.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 6.4e-05 4096 0.71 2100 367616 57.9461 69.4968 2711.92 2094.82 4934.28 4934.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 6.4e-05 4096 0.71 2100 367104 58.1841 69.4784 2308.32 2093.88 4529.95 4530.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 6.4e-05 4096 0.71 2100 367104 58.1636 69.4784 2050.46 2095.68 4273.87 4273.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 6.4e-05 4096 0.71 2100 367776 58.1367 69.6402 4312.76 2097.02 6537.65 6537.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 6.4e-05 4096 0.71 2100 367488 58.1928 69.5624 3058.37 2095.33 5281.54 5281.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 6.4e-05 4096 0.71 2100 367200 58.4069 69.6488 2517.5 2093.56 4739.2 4739.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 6.4e-05 4096 0.71 2100 366912 58.1501 69.4712 2380.29 2094.85 4602.85 4602.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 6.4e-05 4096 0.71 2100 367200 58.089 69.632 2175.88 2096.59 4400.28 4400.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 6.4e-05 4096 0.71 2100 367520 58.0319 69.5683 4161.99 2095.78 6385.46 6385.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 6.4e-05 4096 0.71 2100 367360 57.8875 69.4956 2860.01 2096.58 5084.05 5084.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 6.4e-05 4096 0.71 2100 367200 57.9961 69.5678 2441.54 2095.94 4665.13 4665.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 6.4e-05 4096 0.71 2100 366720 57.9238 69.4702 2229.21 2091.66 4448.35 4448.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 6.4e-05 4096 0.71 2100 366400 57.9619 69.5205 2145.31 2093.98 4366.86 4366.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 6.4e-05 4096 0.71 2100 367744 58.0837 69.4902 5685.47 2094.93 7908.07 7908.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1130 6.4e-05 4096 0.71 2100 367616 58.2668 69.4821 5462.24 2097 7687.08 7687.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1130 6.4e-05 4096 0.71 2100 367680 58.1571 69.4922 5401.7 2097.16 7626.61 7626.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1130 6.4e-05 4096 0.71 2100 367360 58.2527 69.4933 5340.52 2096.18 7564.55 7564.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 6.4e-05 4096 0.71 2100 367680 58.1273 69.634 4603.36 2097.02 6828.23 6828.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 6.4e-05 4096 0.71 2100 367520 57.9821 69.5726 2866.58 2096.37 5090.59 5090.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 6.4e-05 4096 0.71 2100 367440 58.0936 69.6381 2341.9 2097.21 4566.92 4567.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1130 6.4e-05 4096 0.71 2100 367360 57.8908 69.4989 7494.84 2096.8 9719.12 9719.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 6.4e-05 4096 0.71 2100 367680 57.9816 69.5748 4219.04 2096.67 6443.36 6443.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 6.4e-05 4096 0.71 2100 367680 57.8148 69.4911 2648.99 2095.13 4871.52 4871.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 6.4e-05 4096 0.71 2100 367200 58.2204 69.5824 2177.04 2095.18 4400.11 4400.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 6.4e-05 4096 0.71 2100 367104 58.1737 69.4723 1966.49 2095.18 4189.4 4189.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 6.4e-05 4096 0.71 2100 367200 58.0198 69.5744 1702.24 2095.85 3925.77 3925.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 6.4e-05 4096 0.71 2100 367696 58.1748 69.6525 4052.03 2094.89 6274.83 6274.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 6.4e-05 4096 0.71 2100 367584 57.9358 69.5735 2577.45 2096.47 4801.52 4801.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 6.4e-05 4096 0.71 2100 367584 58.1022 69.632 2171.83 2095 4394.65 4394.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 6.4e-05 4096 0.71 2100 367360 57.8814 69.4804 1908.41 2093.87 4129.73 4129.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 6.4e-05 4096 0.71 2100 367360 58.1192 69.6584 1698.89 2095.35 3922.09 3922.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 6.4e-05 4096 0.71 2100 367616 57.9547 69.4983 3844.5 2096.42 6068.46 6068.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 6.4e-05 4096 0.71 2100 367360 57.9627 69.4982 2628.95 2095.91 4852.41 4852.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 6.4e-05 4096 0.71 2100 367104 58.1857 69.4682 2179.97 2093.98 4401.68 4401.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 6.4e-05 4096 0.71 2100 367104 58.1926 69.4715 2019.87 2095.99 4243.62 4243.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 6.4e-05 4096 0.71 2100 366720 57.9075 69.4575 1838.92 2093.99 4060.37 4060.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 6.4e-05 4096 0.71 2112 367616 58.1069 69.4908 5540.71 2096.92 7765.32 7765.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1130 6.4e-05 4096 0.71 2112 367488 58.2314 69.4948 5317.33 2095.49 7540.64 7540.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1130 6.4e-05 4096 0.71 2112 367488 58.1003 69.5068 5249.88 2095.19 7472.77 7472.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1130 6.4e-05 4096 0.71 2112 367360 58.3291 69.4907 5196.03 2096.41 7420.35 7420.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 6.4e-05 4096 0.71 2112 367600 58.1242 69.6469 4458.59 2096.5 6682.96 6683.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 6.4e-05 4096 0.71 2112 367360 57.987 69.5706 2712.69 2096.35 4936.68 4936.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 6.4e-05 4096 0.71 2112 367440 58.069 69.634 2247.28 2094.91 4469.97 4470.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 6.4e-05 4096 0.71 2112 367360 57.8984 69.4816 7141.46 2096.79 9365.72 9365.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1130 6.4e-05 4096 0.71 2112 367200 58.1796 69.6328 6893.82 2097.2 9118.92 9119.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 6.4e-05 4096 0.71 2112 367584 58.0075 69.5644 4102.49 2096.85 6326.99 6327.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 6.4e-05 4096 0.71 2112 367488 57.8294 69.4968 2555.52 2096.92 4779.85 4779.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 6.4e-05 4096 0.71 2112 367200 58.1935 69.5697 2107.76 2093.5 4329.12 4329.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 6.4e-05 4096 0.71 2112 367104 58.1621 69.4702 1874.2 2093.23 4095.15 4095.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 6.4e-05 4096 0.71 2112 367200 58.0139 69.5754 1647.06 2096.15 3870.88 3870.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 6.4e-05 4096 0.71 2112 367584 58.1222 69.6433 3864.72 2096.74 6089.3 6089.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 6.4e-05 4096 0.71 2112 367360 57.9885 69.5788 2466.3 2094.97 4688.92 4689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 6.4e-05 4096 0.71 2112 367248 58.088 69.6273 2084.2 2094.51 4306.52 4306.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 6.4e-05 4096 0.71 2112 366912 57.8812 69.4845 1834.54 2096.09 4058.09 4058.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 6.4e-05 4096 0.71 2112 367360 58.114 69.642 1644.09 2095.32 3867.26 3867.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 6.4e-05 4096 0.71 2112 367488 57.94 69.4927 3839.87 2095.05 6062.43 6062.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 6.4e-05 4096 0.71 2112 367360 57.9611 69.491 2582.9 2094.65 4805.1 4805.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 6.4e-05 4096 0.71 2112 367104 58.1875 69.4743 2139.16 2095.1 4362.01 4362.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 6.4e-05 4096 0.71 2112 367104 58.1741 69.4733 1973.96 2095.71 4197.4 4197.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 6.4e-05 4096 0.71 2112 366720 57.9395 69.4561 1810.55 2092.32 4030.35 4030.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 6.4e-05 4096 0.71 2112 367104 57.9454 69.4949 1721.83 2094.66 3944.01 3944.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1130 6.4e-05 4096 0.71 2176 366720 58.2447 69.5718 6148.9 2097.04 8373.85 8373.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 6.4e-05 4096 0.71 2176 366720 57.8297 69.4948 3847.61 2096.91 6071.94 6072.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 6.4e-05 4096 0.71 2176 366592 58.1522 69.4957 5881.19 2096.99 8105.92 8106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1130 6.4e-05 4096 0.71 2176 366528 58.0425 69.4798 5798.6 2097.14 8023.35 8023.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1130 6.4e-05 4096 0.71 2176 366336 58.1791 69.4911 5752.44 2094.67 7974.87 7974.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1130 6.4e-05 4096 0.71 2176 366400 58.0772 69.4784 5742.77 2094.73 7965.15 7965.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1130 6.4e-05 4096 0.71 2176 365952 58.4034 69.4752 5694.23 2093.92 7916.12 7916.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1130 6.4e-05 4096 0.71 2176 366016 58.1003 69.4812 5681.07 2095.89 7904.63 7904.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1130 6.4e-05 4096 0.71 2176 366080 58.3771 69.4569 5668.26 2093.93 7890.12 7890.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1130 6.4e-05 4096 0.71 2100 367360 58.1673 69.4819 5298.34 2095.85 7521.93 7522.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1130 6.4e-05 4096 0.71 2112 366912 58.1517 69.4771 5144.17 2094.46 7366.34 7366.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1130 6.4e-05 4096 0.71 2100 367360 58.4625 69.6238 5218.01 2097.29 7443.47 7443.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1130 6.4e-05 4096 0.71 2112 367360 58.4611 69.6381 5331.46 2096.99 7556.64 7556.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1130 6.4e-05 4096 0.71 2080 367616 58.2758 69.4834 5112.02 2095.91 7335.78 7335.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1130 6.4e-05 4096 0.71 2080 366720 58.1693 69.4756 7156.97 2093.07 9377.76 9377.84
