Analysis & Synthesis report for clockmodule
Tue Oct 04 15:41:44 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated
 16. Parameter Settings for User Entity Instance: memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: vga_controller:Inst_vga_controller
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "vga_controller:Inst_vga_controller"
 20. Port Connectivity Checks: "memoryfirst:memoryfirst_inst"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 04 15:41:44 2016      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; clockmodule                                ;
; Top-level Entity Name           ; clockmodule                                ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 66                                         ;
; Total pins                      ; 40                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 8,192                                      ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; clockmodule        ; clockmodule        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+-----------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+-----------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; clockmodule.vhd                               ; yes             ; User VHDL File                         ; C:/altera/15.0/Projects/clockmodule/clockmodule.vhd                  ;         ;
; memoryfirst.vhd                               ; yes             ; User Wizard-Generated File             ; C:/altera/15.0/Projects/clockmodule/memoryfirst.vhd                  ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                                ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                    ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                    ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ol34.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/altera/15.0/Projects/clockmodule/db/altsyncram_ol34.tdf           ;         ;
; ../../../../../Users/A/Downloads/pokeblue.hex ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/A/Downloads/pokeblue.hex                                    ;         ;
; db/decode_dla.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/altera/15.0/Projects/clockmodule/db/decode_dla.tdf                ;         ;
; db/decode_61a.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/altera/15.0/Projects/clockmodule/db/decode_61a.tdf                ;         ;
; db/mux_tfb.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/altera/15.0/Projects/clockmodule/db/mux_tfb.tdf                   ;         ;
; vga_controller.vhd                            ; yes             ; Auto-Found VHDL File                   ; C:/altera/15.0/Projects/clockmodule/vga_controller.vhd               ;         ;
+-----------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 42    ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 51    ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 10    ;
;     -- 5 input functions                    ; 9     ;
;     -- 4 input functions                    ; 3     ;
;     -- <=3 input functions                  ; 29    ;
;                                             ;       ;
; Dedicated logic registers                   ; 66    ;
;                                             ;       ;
; I/O pins                                    ; 40    ;
; Total MLAB memory bits                      ; 0     ;
; Total block memory bits                     ; 8192  ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk25 ;
; Maximum fan-out                             ; 75    ;
; Total fan-out                               ; 586   ;
; Average fan-out                             ; 2.86  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; |clockmodule                              ; 51 (2)            ; 66 (25)      ; 8192              ; 0          ; 40   ; 0            ; |clockmodule                                                                                             ; work         ;
;    |memoryfirst:memoryfirst_inst|         ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |clockmodule|memoryfirst:memoryfirst_inst                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |clockmodule|memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_ol34:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |clockmodule|memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated ; work         ;
;    |vga_controller:Inst_vga_controller|   ; 49 (49)           ; 41 (41)      ; 0                 ; 0          ; 0    ; 0            ; |clockmodule|vga_controller:Inst_vga_controller                                                          ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                           ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; ../../../../../Users/A/Downloads/pokeblue.hex ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |clockmodule|memoryfirst:memoryfirst_inst ; memoryfirst.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                       ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; vga_controller:Inst_vga_controller|row[10..15]                                                                      ; Stuck at GND due to stuck port data_in ;
; memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|address_reg_b[0..2]     ; Stuck at GND due to stuck port data_in ;
; memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|out_address_reg_b[0..2] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 12                                                                              ;                                        ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                               ;
+--------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register                                                                           ;
+--------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+
; vga_controller:Inst_vga_controller|row[15] ; Stuck at GND              ; memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|address_reg_b[2],    ;
;                                            ; due to stuck port data_in ; memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|out_address_reg_b[2] ;
; vga_controller:Inst_vga_controller|row[14] ; Stuck at GND              ; memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|address_reg_b[1],    ;
;                                            ; due to stuck port data_in ; memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|out_address_reg_b[1] ;
; vga_controller:Inst_vga_controller|row[13] ; Stuck at GND              ; memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|address_reg_b[0],    ;
;                                            ; due to stuck port data_in ; memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|out_address_reg_b[0] ;
+--------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 66    ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; vga_controller:Inst_vga_controller|column[0] ; 2       ;
; vga_controller:Inst_vga_controller|row[0]    ; 2       ;
; Total number of inverted registers = 2       ;         ;
+----------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |clockmodule|vga_controller:Inst_vga_controller|v_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+----------------------+
; Parameter Name                     ; Value                                         ; Type                 ;
+------------------------------------+-----------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped              ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped              ;
; WIDTH_A                            ; 8                                             ; Signed Integer       ;
; WIDTHAD_A                          ; 16                                            ; Signed Integer       ;
; NUMWORDS_A                         ; 65536                                         ; Signed Integer       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped              ;
; WIDTH_B                            ; 8                                             ; Signed Integer       ;
; WIDTHAD_B                          ; 16                                            ; Signed Integer       ;
; NUMWORDS_B                         ; 65536                                         ; Signed Integer       ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped              ;
; OUTDATA_REG_B                      ; CLOCK1                                        ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer       ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer       ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped              ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped              ;
; INIT_FILE                          ; ../../../../../Users/A/Downloads/pokeblue.hex ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                        ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                        ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer       ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_ol34                               ; Untyped              ;
+------------------------------------+-----------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:Inst_vga_controller ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; h_pulse        ; 96    ; Signed Integer                                         ;
; h_bp           ; 48    ; Signed Integer                                         ;
; h_pixels       ; 640   ; Signed Integer                                         ;
; h_fp           ; 16    ; Signed Integer                                         ;
; h_pol          ; '0'   ; Enumerated                                             ;
; v_pulse        ; 2     ; Signed Integer                                         ;
; v_bp           ; 33    ; Signed Integer                                         ;
; v_pixels       ; 480   ; Signed Integer                                         ;
; v_fp           ; 10    ; Signed Integer                                         ;
; v_pol          ; '0'   ; Enumerated                                             ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 1                                                            ;
; Entity Instance                           ; memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 8                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:Inst_vga_controller"                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; column[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; row[31..16]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "memoryfirst:memoryfirst_inst" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; data      ; Input ; Info     ; Stuck at GND              ;
; wraddress ; Input ; Info     ; Stuck at GND              ;
; wrclock   ; Input ; Info     ; Stuck at GND              ;
; wren      ; Input ; Info     ; Stuck at GND              ;
+-----------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 66                          ;
;     ENA SCLR          ; 7                           ;
;     ENA SCLR SLD      ; 9                           ;
;     SCLR              ; 34                          ;
;     SCLR SLD          ; 10                          ;
;     plain             ; 6                           ;
; arriav_lcell_comb     ; 52                          ;
;     arith             ; 20                          ;
;         1 data inputs ; 20                          ;
;     normal            ; 32                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 9                           ;
;         6 data inputs ; 10                          ;
; boundary_port         ; 40                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.25                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Oct 04 15:41:29 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clockmodule -c clockmodule
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file clockmodule.vhd
    Info (12022): Found design unit 1: clockmodule-Behavioral
    Info (12023): Found entity 1: clockmodule
Info (12021): Found 2 design units, including 1 entities, in source file memoryfirst.vhd
    Info (12022): Found design unit 1: memoryfirst-SYN
    Info (12023): Found entity 1: memoryfirst
Info (12127): Elaborating entity "clockmodule" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at clockmodule.vhd(88): signal "outbyte" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10873): Using initial value X (don't care) for net "LEDR[9..8]" at clockmodule.vhd(17)
Info (12128): Elaborating entity "memoryfirst" for hierarchy "memoryfirst:memoryfirst_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../../../Users/A/Downloads/pokeblue.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ol34.tdf
    Info (12023): Found entity 1: altsyncram_ol34
Info (12128): Elaborating entity "altsyncram_ol34" for hierarchy "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated"
Warning (113007): Byte addressed memory initialization file "pokeblue.hex" was read in the word-addressed format
Warning (113015): Width of data items in "pokeblue.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 4096 warnings, reporting 10
    Warning (113009): Data at line (1) of memory initialization file "pokeblue.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (2) of memory initialization file "pokeblue.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (3) of memory initialization file "pokeblue.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (4) of memory initialization file "pokeblue.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (5) of memory initialization file "pokeblue.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (6) of memory initialization file "pokeblue.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (7) of memory initialization file "pokeblue.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (8) of memory initialization file "pokeblue.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (9) of memory initialization file "pokeblue.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (10) of memory initialization file "pokeblue.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla
Info (12128): Elaborating entity "decode_dla" for hierarchy "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|decode_dla:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a
Info (12128): Elaborating entity "decode_61a" for hierarchy "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|decode_61a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb
Info (12128): Elaborating entity "mux_tfb" for hierarchy "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|mux_tfb:mux3"
Warning (12125): Using design file vga_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: vga_controller-behavior
    Info (12023): Found entity 1: vga_controller
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:Inst_vga_controller"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a32"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a33"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a35"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a36"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a37"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a38"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a39"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a40"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a41"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a42"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a43"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a44"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a45"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a46"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a47"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a48"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a49"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a50"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a51"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a52"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a53"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a54"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a55"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a56"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a57"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a58"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a59"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a60"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a61"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a62"
        Warning (14320): Synthesized away node "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a63"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "memoryfirst:memoryfirst_inst|altsyncram:altsyncram_component|altsyncram_ol34:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND
Info (21057): Implemented 158 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 110 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 805 megabytes
    Info: Processing ended: Tue Oct 04 15:41:44 2016
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:34


