vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_tmr_voter_0_2/sim/design_1_tmr_voter_0_2.vhd" \
"../../../bd/design_1/ip/design_1_tmr_voter_1_0/sim/design_1_tmr_voter_1_0.vhd" \

nosort
