module mux5bit(input wire[4:0] input_1,input wire[4:0] input_2,input wire selector,output reg[4:0] write_data);
always @(selector or input_1 or input_2)
begin
case(selector )
0: write_data<=input_1;
1: write_data<=input_2;
endcase
end
endmodule

module mux32bit(input wire[31:0] input_1,input wire[31:0] input_2,input wire selector,output reg[31:0] write_data);
always @(selector)
begin
case(selector)
0: write_data<=input_1;
1: write_data<=input_2;
endcase
end
endmodule

module RegisterFile(Clk, WriteEnb, ReadReg1, ReadReg2, WriteReg, ReadData1, ReadData2, WriteData);

// ??? ??? ??? ???????? ???? ???
	
	input [4:0] ReadReg1;
	input [4:0]ReadReg2,WriteReg;
	input [31:0] WriteData;
	input wire WriteEnb ;		//Note write enable may be 2bits to support various operations later
	input wire Clk;
	//output wire [31:0] ReadData1;
	//output wire [31:0]ReadData2;
	output reg [31:0] ReadData1;
	output reg [31:0]ReadData2;


	reg [31:0] Registers [0:31];
initial begin
		
		Registers[0]  <= 0;
		Registers[1]  <= 1;
		Registers[2]  <= 32'h00000002;
		Registers[3]  <= 32'h00000004;
		Registers[4]  <= 32'h00000500;
		Registers[5]  <= 32'h00000070;
		Registers[6]  <= 32'h00000008;
		Registers[7]  <= 32'h00000060;
		Registers[8]  <= 32'h00000000; //$t0
		Registers[9]  <= 32'h00000007; //$t1
		Registers[10] <= 35; //$t2
		Registers[11] <= 32'h00000002; //$t3
		Registers[12] <= 32'h00000008; //$t4
		Registers[13] <= 32'h00000000;
		Registers[14] <= 32'h00000090;
		Registers[15] <= 32'h00000000;
		Registers[16] <= 32'h00000005;//$s0
		Registers[17] <= 17; // $s1
		Registers[18] <= 18; //$s2
		Registers[19] <= 32'h00000000; //$s3
		Registers[20] <= 32'h00000005; //$s4
		Registers[21] <= 30; //$s5
		Registers[22] <= 0; //s6
		Registers[23] <= 35; //s7
		Registers[24] <= 32'h00000000;
		Registers[25] <= 32'h00000000;
		Registers[26] <= 32'h00000000;
		Registers[27] <= 32'h00000000;
		Registers[28] <= 32'h00000000;
		Registers[29] <= 32'h00000000;
		Registers[30] <= 32'h00000000;
		Registers[31] <= 32'h00000000;
end


always @(posedge Clk)
begin
ReadData1<=Registers[ReadReg1];
ReadData2<=Registers[ReadReg2];
end

//assign ReadData1 = Registers[ReadReg1];
//assign ReadData2 = Registers[ReadReg2];

always @(negedge Clk)
begin

if(WriteEnb && WriteReg!=0) //we dont need to write in $zero reg ,NOTE:dont forget to initialize it in testbench	
begin
Registers[WriteReg]<=WriteData;
end
end

	
endmodule

 module ControlUnit(Fn,Opcode,ControlLines,instruction); 
input wire [31:0] instruction;
input wire [5:0] Fn;
input wire [5:0] Opcode;
output reg [11:0]ControlLines;
//wire RegDst    =ControlLines[0];
//wire Jump      =ControlLines[1];
//wire Branch    =ControlLines[2];
//wire MemRead   =ControlLines[3];
//wire MemtoReg  =ControlLines[4];
//wire [3:0]ALUOp={ControlLines[8],ControlLines[7],ControlLines[6],ControlLines[5]};
//wire MemWrite  =ControlLines[9];
//wire ALUSrc    =ControlLines[10];
//wire RegWrite  =ControlLines[11];  ////Note write enable may be 2bits to support various operations later
	
always@(instruction)
	begin
		case(Opcode)	//R-FORMAT
						0: 
						if(Fn==32) begin ControlLines<=12'b100_0000_00001; end//ADD
						else if(Fn==36) begin ControlLines<=12'b100_0010_00001; end//AND
						else if(Fn==34) begin ControlLines<=12'b100_0001_00001;	end//SUB
						else if(Fn==37) begin ControlLines<=12'b100_0011_00001;	end//OR
	/*//sll not working//*/			else if(Fn==0)  begin ControlLines<=12'b100_0100_00000;	end//SLL
						else if(Fn==42) begin ControlLines<=12'b000_1000_00001;	end//SLT
						else if(Fn==2)  begin ControlLines<=12'b100_0101_00001;	end//SRL
						else if(Fn==3)  begin ControlLines<=12'b100_0110_00001;	end//SRA
						else if(Fn==55) begin  end// take in consedration SGT instruct. 
						//else if(Fn==0)  begin ControlLines<=12'b000_0000_00000; end //nop
			4:  ControlLines<=12'b000_0001_00100; //BEQ
			5:  ControlLines<=12'b000_0001_00000; //BNE      ------NEED to be implemented
			35: ControlLines<=12'b110_0000_11000; //LW
			43: ControlLines<=12'b011_0000_00000; //SW
		endcase
end
endmodule

 
module Decode(Clk,Instruction,ControlLines,DataMEMtoReg,ReadData1,ReadData2,shamt,ImmediateField,PCSrc,BranchAddress,InputAddress,rt,rd,WriteReg,writeregenable,ForwardD,ForwardE,EXMEMALUResult,MemtoMux);
input wire Clk;
input wire [31:0]Instruction;
input wire [31:0]DataMEMtoReg;
output wire [11:0]ControlLines;
output wire [31:0]ReadData1;
output wire [31:0]ReadData2;
output wire [4:0]shamt;
output wire [31:0]ImmediateField;
output wire PCSrc;
output wire [4:0]rt,rd; 
input wire [4:0]WriteReg;
wire BranchComparator;
input wire [31:0]MemtoMux;
input wire writeregenable;

output wire [31:0]BranchAddress;
input wire [31:0]InputAddress;

input wire [1:0]ForwardD,ForwardE;
input [31:0]EXMEMALUResult;
wire [31:0]BranchComparatorInput1,BranchComparatorInput2;
assign rt=Instruction[20:16];
assign rd=Instruction[15:11];

assign BranchComparator=(BranchComparatorInput1==BranchComparatorInput2)?1:0;

assign PCSrc = BranchComparator & ControlLines[2];

assign BranchAddress=(InputAddress)+(ImmediateField<<2);
assign shamt=Instruction[10:6];
assign ImmediateField={ {16{Instruction[15]}}, Instruction[15:0] };

//wire RegFileAssign; assign RegFileAssign=(ForwardD || ForwardE);
ControlUnit CU(Instruction[5:0],Instruction[31:26],ControlLines,Instruction);
RegisterFile RegFile(Clk,writeregenable,Instruction[25:21],Instruction[20:16],WriteReg,ReadData1,ReadData2,DataMEMtoReg);
//MUX beqForwardD(EXMEMALUResult,ReadData1,ForwardD,BranchComparatorInput1); // if ForwardD=1 output=EXMEMALUResult
//MUX beqForwardE(EXMEMALUResult,ReadData2,ForwardE,BranchComparatorInput2);

mux3inputs beqForwardD(ReadData1,EXMEMALUResult,MemtoMux,ForwardD,BranchComparatorInput1);
mux3inputs beqForwardE(ReadData2,EXMEMALUResult,MemtoMux,ForwardE,BranchComparatorInput2);

//initial begin $monitor($time,,"%d ForwardD=%d ForwardE=%d BranchComparatorInput1=%d BranchComparatorInput2=%d BranchComparator=%d",Clk,ForwardD,ForwardE,BranchComparatorInput1,BranchComparatorInput2,BranchComparator); end
endmodule



