// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic_circ_apfixed_11_3_0_s (
        ap_clk,
        ap_rst,
        z_V_read,
        ap_return_0,
        ap_return_1,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [9:0] z_V_read;
output  [10:0] ap_return_0;
output  [10:0] ap_return_1;
input   ap_ce;

wire   [10:0] add_ln101_6_fu_422_p2;
reg   [10:0] add_ln101_6_reg_1079;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_13_reg_1084;
wire  signed [9:0] select_ln101_11_fu_512_p3;
reg  signed [9:0] select_ln101_11_reg_1089;
wire   [9:0] select_ln101_12_fu_520_p3;
reg   [9:0] select_ln101_12_reg_1094;
reg   [4:0] tmp_14_reg_1100;
reg   [4:0] tmp_15_reg_1105;
wire   [10:0] select_ln101_20_fu_841_p3;
reg   [10:0] select_ln101_20_reg_1110;
wire   [9:0] select_ln101_21_fu_849_p3;
reg   [9:0] select_ln101_21_reg_1116;
reg   [1:0] tmp_26_reg_1122;
reg   [2:0] tmp_27_reg_1127;
reg   [0:0] tmp_28_reg_1132;
wire  signed [9:0] z_V_read_cast_fu_114_p0;
wire    ap_block_pp0_stage0;
wire  signed [9:0] tmp_fu_118_p1;
wire   [0:0] tmp_fu_118_p3;
wire  signed [10:0] z_V_read_cast_fu_114_p1;
wire   [10:0] select_ln101_fu_126_p3;
wire   [10:0] add_ln101_fu_134_p2;
wire   [0:0] tmp_2_fu_180_p3;
wire   [10:0] select_ln101_1_fu_188_p3;
wire   [10:0] add_ln101_1_fu_196_p2;
wire   [0:0] tmp_1_fu_140_p3;
wire   [8:0] select_ln203_1_fu_156_p3;
wire   [8:0] select_ln203_3_fu_172_p3;
wire  signed [8:0] select_ln101_2_fu_208_p3;
wire   [7:0] select_ln203_fu_148_p3;
wire   [7:0] select_ln203_2_fu_164_p3;
wire   [7:0] select_ln101_3_fu_220_p3;
wire   [5:0] lshr_ln_fu_232_p4;
wire   [6:0] tmp_3_fu_246_p4;
wire   [10:0] add_ln101_2_fu_202_p2;
wire  signed [8:0] sext_ln101_1_fu_256_p1;
wire   [8:0] zext_ln1333_2_fu_228_p1;
wire  signed [9:0] sext_ln101_fu_216_p1;
wire   [9:0] zext_ln1333_fu_242_p1;
wire   [0:0] tmp_5_fu_292_p3;
wire   [10:0] select_ln101_4_fu_300_p3;
wire   [10:0] add_ln101_3_fu_308_p2;
wire   [0:0] tmp_4_fu_260_p3;
wire   [9:0] sub_ln203_fu_274_p2;
wire   [9:0] add_ln203_1_fu_286_p2;
wire   [8:0] add_ln203_fu_268_p2;
wire   [8:0] sub_ln203_1_fu_280_p2;
wire   [8:0] select_ln101_6_fu_328_p3;
wire   [5:0] tmp_6_fu_340_p4;
wire   [9:0] select_ln101_5_fu_320_p3;
wire   [6:0] tmp_7_fu_354_p4;
wire   [10:0] add_ln101_4_fu_314_p2;
wire  signed [9:0] sext_ln101_3_fu_364_p1;
wire   [9:0] zext_ln101_fu_336_p1;
wire   [9:0] zext_ln1333_1_fu_350_p1;
wire   [0:0] tmp_9_fu_400_p3;
wire   [10:0] select_ln101_7_fu_408_p3;
wire   [10:0] add_ln101_5_fu_416_p2;
wire   [0:0] tmp_8_fu_368_p3;
wire   [9:0] sub_ln203_2_fu_382_p2;
wire   [9:0] add_ln203_3_fu_394_p2;
wire   [9:0] add_ln203_2_fu_376_p2;
wire   [9:0] sub_ln203_3_fu_388_p2;
wire   [9:0] select_ln101_9_fu_436_p3;
wire   [5:0] tmp_10_fu_444_p4;
wire   [9:0] select_ln101_8_fu_428_p3;
wire   [5:0] tmp_11_fu_458_p4;
wire  signed [9:0] sext_ln101_4_fu_468_p1;
wire  signed [9:0] sext_ln1333_fu_454_p1;
wire   [0:0] tmp_12_fu_472_p3;
wire   [9:0] sub_ln203_4_fu_486_p2;
wire   [9:0] add_ln203_11_fu_498_p2;
wire   [9:0] add_ln203_4_fu_480_p2;
wire   [9:0] sub_ln203_11_fu_492_p2;
wire   [10:0] select_ln101_10_fu_548_p3;
wire   [10:0] add_ln101_7_fu_555_p2;
wire   [10:0] add_ln101_8_fu_560_p2;
wire  signed [9:0] sext_ln101_5_fu_572_p1;
wire  signed [10:0] sext_ln101_2_fu_566_p1;
wire  signed [10:0] sext_ln1371_fu_569_p1;
wire   [0:0] tmp_17_fu_605_p3;
wire   [10:0] select_ln101_13_fu_613_p3;
wire   [10:0] add_ln101_9_fu_621_p2;
wire   [0:0] tmp_16_fu_575_p3;
wire   [10:0] sub_ln203_5_fu_588_p2;
wire   [10:0] add_ln203_12_fu_599_p2;
wire   [9:0] add_ln203_5_fu_583_p2;
wire   [9:0] sub_ln203_12_fu_594_p2;
wire   [9:0] select_ln101_15_fu_641_p3;
wire   [3:0] tmp_18_fu_649_p4;
wire   [10:0] select_ln101_14_fu_633_p3;
wire   [4:0] tmp_19_fu_663_p4;
wire   [10:0] add_ln101_10_fu_627_p2;
wire  signed [9:0] sext_ln101_6_fu_673_p1;
wire  signed [10:0] sext_ln1371_1_fu_659_p1;
wire   [0:0] tmp_21_fu_709_p3;
wire   [10:0] select_ln101_16_fu_717_p3;
wire   [10:0] add_ln101_11_fu_725_p2;
wire   [0:0] tmp_20_fu_677_p3;
wire   [10:0] sub_ln203_6_fu_691_p2;
wire   [10:0] add_ln203_13_fu_703_p2;
wire   [9:0] add_ln203_6_fu_685_p2;
wire   [9:0] sub_ln203_13_fu_697_p2;
wire   [9:0] select_ln101_18_fu_745_p3;
wire   [2:0] tmp_22_fu_753_p4;
wire   [10:0] select_ln101_17_fu_737_p3;
wire   [3:0] tmp_23_fu_767_p4;
wire   [10:0] add_ln101_12_fu_731_p2;
wire  signed [9:0] sext_ln101_7_fu_777_p1;
wire  signed [10:0] sext_ln1371_2_fu_763_p1;
wire   [0:0] tmp_25_fu_813_p3;
wire   [10:0] select_ln101_19_fu_821_p3;
wire   [10:0] add_ln101_13_fu_829_p2;
wire   [0:0] tmp_24_fu_781_p3;
wire   [10:0] sub_ln203_7_fu_795_p2;
wire   [10:0] add_ln203_14_fu_807_p2;
wire   [9:0] add_ln203_7_fu_789_p2;
wire   [9:0] sub_ln203_14_fu_801_p2;
wire   [10:0] add_ln101_14_fu_835_p2;
wire  signed [9:0] sext_ln101_8_fu_888_p1;
wire  signed [10:0] sext_ln1371_3_fu_885_p1;
wire   [10:0] sub_ln203_8_fu_896_p2;
wire   [10:0] add_ln203_15_fu_906_p2;
wire   [9:0] add_ln203_8_fu_891_p2;
wire   [9:0] sub_ln203_15_fu_901_p2;
wire   [9:0] select_ln101_23_fu_918_p3;
wire   [0:0] tmp_29_fu_925_p3;
wire   [10:0] select_ln101_22_fu_911_p3;
wire   [1:0] tmp_30_fu_941_p4;
wire  signed [9:0] sext_ln203_fu_951_p1;
wire   [10:0] select_ln1371_fu_933_p3;
wire   [10:0] sub_ln203_9_fu_961_p2;
wire   [10:0] add_ln203_16_fu_973_p2;
wire   [9:0] add_ln203_9_fu_955_p2;
wire   [9:0] sub_ln203_16_fu_967_p2;
wire   [9:0] select_ln101_25_fu_986_p3;
wire   [0:0] tmp_31_fu_993_p3;
wire   [10:0] select_ln101_24_fu_979_p3;
wire   [0:0] tmp_32_fu_1009_p3;
wire   [9:0] select_ln1371_2_fu_1017_p3;
wire   [10:0] select_ln1371_1_fu_1001_p3;
wire   [10:0] sub_ln203_10_fu_1031_p2;
wire   [10:0] add_ln203_17_fu_1043_p2;
wire   [9:0] add_ln203_10_fu_1025_p2;
wire   [9:0] sub_ln203_17_fu_1037_p2;
wire   [9:0] select_ln101_27_fu_1056_p3;
wire  signed [10:0] sext_ln101_9_fu_1063_p1;
wire   [10:0] select_ln101_26_fu_1049_p3;
reg   [9:0] z_V_read_int_reg;

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln101_6_reg_1079 <= add_ln101_6_fu_422_p2;
        select_ln101_11_reg_1089 <= select_ln101_11_fu_512_p3;
        select_ln101_12_reg_1094 <= select_ln101_12_fu_520_p3;
        select_ln101_20_reg_1110 <= select_ln101_20_fu_841_p3;
        select_ln101_21_reg_1116 <= select_ln101_21_fu_849_p3;
        tmp_13_reg_1084 <= add_ln101_6_fu_422_p2[32'd10];
        tmp_14_reg_1100 <= {{select_ln101_12_fu_520_p3[9:5]}};
        tmp_15_reg_1105 <= {{select_ln101_11_fu_512_p3[9:5]}};
        tmp_26_reg_1122 <= {{select_ln101_21_fu_849_p3[9:8]}};
        tmp_27_reg_1127 <= {{select_ln101_20_fu_841_p3[10:8]}};
        tmp_28_reg_1132 <= add_ln101_14_fu_835_p2[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        z_V_read_int_reg <= z_V_read;
    end
end

assign add_ln101_10_fu_627_p2 = (select_ln101_13_fu_613_p3 + add_ln101_9_fu_621_p2);

assign add_ln101_11_fu_725_p2 = ($signed(11'd2045) + $signed(add_ln101_10_fu_627_p2));

assign add_ln101_12_fu_731_p2 = (select_ln101_16_fu_717_p3 + add_ln101_11_fu_725_p2);

assign add_ln101_13_fu_829_p2 = ($signed(11'd2047) + $signed(add_ln101_12_fu_731_p2));

assign add_ln101_14_fu_835_p2 = (select_ln101_19_fu_821_p3 + add_ln101_13_fu_829_p2);

assign add_ln101_1_fu_196_p2 = ($signed(11'd1930) + $signed(add_ln101_fu_134_p2));

assign add_ln101_2_fu_202_p2 = (select_ln101_1_fu_188_p3 + add_ln101_1_fu_196_p2);

assign add_ln101_3_fu_308_p2 = ($signed(11'd1986) + $signed(add_ln101_2_fu_202_p2));

assign add_ln101_4_fu_314_p2 = (select_ln101_4_fu_300_p3 + add_ln101_3_fu_308_p2);

assign add_ln101_5_fu_416_p2 = ($signed(11'd2017) + $signed(add_ln101_4_fu_314_p2));

assign add_ln101_6_fu_422_p2 = (select_ln101_7_fu_408_p3 + add_ln101_5_fu_416_p2);

assign add_ln101_7_fu_555_p2 = ($signed(11'd2033) + $signed(add_ln101_6_reg_1079));

assign add_ln101_8_fu_560_p2 = (select_ln101_10_fu_548_p3 + add_ln101_7_fu_555_p2);

assign add_ln101_9_fu_621_p2 = ($signed(11'd2041) + $signed(add_ln101_8_fu_560_p2));

assign add_ln101_fu_134_p2 = ($signed(z_V_read_cast_fu_114_p1) + $signed(select_ln101_fu_126_p3));

assign add_ln203_10_fu_1025_p2 = (select_ln1371_2_fu_1017_p3 + select_ln101_25_fu_986_p3);

assign add_ln203_11_fu_498_p2 = ($signed(sext_ln1333_fu_454_p1) + $signed(select_ln101_8_fu_428_p3));

assign add_ln203_12_fu_599_p2 = ($signed(sext_ln1371_fu_569_p1) + $signed(sext_ln101_2_fu_566_p1));

assign add_ln203_13_fu_703_p2 = ($signed(sext_ln1371_1_fu_659_p1) + $signed(select_ln101_14_fu_633_p3));

assign add_ln203_14_fu_807_p2 = ($signed(sext_ln1371_2_fu_763_p1) + $signed(select_ln101_17_fu_737_p3));

assign add_ln203_15_fu_906_p2 = ($signed(sext_ln1371_3_fu_885_p1) + $signed(select_ln101_20_reg_1110));

assign add_ln203_16_fu_973_p2 = (select_ln1371_fu_933_p3 + select_ln101_22_fu_911_p3);

assign add_ln203_17_fu_1043_p2 = (select_ln1371_1_fu_1001_p3 + select_ln101_24_fu_979_p3);

assign add_ln203_1_fu_286_p2 = ($signed(zext_ln1333_fu_242_p1) + $signed(sext_ln101_fu_216_p1));

assign add_ln203_2_fu_376_p2 = ($signed(sext_ln101_3_fu_364_p1) + $signed(zext_ln101_fu_336_p1));

assign add_ln203_3_fu_394_p2 = (zext_ln1333_1_fu_350_p1 + select_ln101_5_fu_320_p3);

assign add_ln203_4_fu_480_p2 = ($signed(sext_ln101_4_fu_468_p1) + $signed(select_ln101_9_fu_436_p3));

assign add_ln203_5_fu_583_p2 = ($signed(sext_ln101_5_fu_572_p1) + $signed(select_ln101_12_reg_1094));

assign add_ln203_6_fu_685_p2 = ($signed(sext_ln101_6_fu_673_p1) + $signed(select_ln101_15_fu_641_p3));

assign add_ln203_7_fu_789_p2 = ($signed(sext_ln101_7_fu_777_p1) + $signed(select_ln101_18_fu_745_p3));

assign add_ln203_8_fu_891_p2 = ($signed(sext_ln101_8_fu_888_p1) + $signed(select_ln101_21_reg_1116));

assign add_ln203_9_fu_955_p2 = ($signed(sext_ln203_fu_951_p1) + $signed(select_ln101_23_fu_918_p3));

assign add_ln203_fu_268_p2 = ($signed(sext_ln101_1_fu_256_p1) + $signed(zext_ln1333_2_fu_228_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_return_0 = sext_ln101_9_fu_1063_p1;

assign ap_return_1 = select_ln101_26_fu_1049_p3;

assign lshr_ln_fu_232_p4 = {{select_ln101_3_fu_220_p3[7:2]}};

assign select_ln101_10_fu_548_p3 = ((tmp_13_reg_1084[0:0] === 1'b1) ? 11'd30 : 11'd0);

assign select_ln101_11_fu_512_p3 = ((tmp_12_fu_472_p3[0:0] === 1'b1) ? sub_ln203_4_fu_486_p2 : add_ln203_11_fu_498_p2);

assign select_ln101_12_fu_520_p3 = ((tmp_12_fu_472_p3[0:0] === 1'b1) ? add_ln203_4_fu_480_p2 : sub_ln203_11_fu_492_p2);

assign select_ln101_13_fu_613_p3 = ((tmp_17_fu_605_p3[0:0] === 1'b1) ? 11'd14 : 11'd0);

assign select_ln101_14_fu_633_p3 = ((tmp_16_fu_575_p3[0:0] === 1'b1) ? sub_ln203_5_fu_588_p2 : add_ln203_12_fu_599_p2);

assign select_ln101_15_fu_641_p3 = ((tmp_16_fu_575_p3[0:0] === 1'b1) ? add_ln203_5_fu_583_p2 : sub_ln203_12_fu_594_p2);

assign select_ln101_16_fu_717_p3 = ((tmp_21_fu_709_p3[0:0] === 1'b1) ? 11'd6 : 11'd0);

assign select_ln101_17_fu_737_p3 = ((tmp_20_fu_677_p3[0:0] === 1'b1) ? sub_ln203_6_fu_691_p2 : add_ln203_13_fu_703_p2);

assign select_ln101_18_fu_745_p3 = ((tmp_20_fu_677_p3[0:0] === 1'b1) ? add_ln203_6_fu_685_p2 : sub_ln203_13_fu_697_p2);

assign select_ln101_19_fu_821_p3 = ((tmp_25_fu_813_p3[0:0] === 1'b1) ? 11'd2 : 11'd0);

assign select_ln101_1_fu_188_p3 = ((tmp_2_fu_180_p3[0:0] === 1'b1) ? 11'd236 : 11'd0);

assign select_ln101_20_fu_841_p3 = ((tmp_24_fu_781_p3[0:0] === 1'b1) ? sub_ln203_7_fu_795_p2 : add_ln203_14_fu_807_p2);

assign select_ln101_21_fu_849_p3 = ((tmp_24_fu_781_p3[0:0] === 1'b1) ? add_ln203_7_fu_789_p2 : sub_ln203_14_fu_801_p2);

assign select_ln101_22_fu_911_p3 = ((tmp_28_reg_1132[0:0] === 1'b1) ? sub_ln203_8_fu_896_p2 : add_ln203_15_fu_906_p2);

assign select_ln101_23_fu_918_p3 = ((tmp_28_reg_1132[0:0] === 1'b1) ? add_ln203_8_fu_891_p2 : sub_ln203_15_fu_901_p2);

assign select_ln101_24_fu_979_p3 = ((tmp_28_reg_1132[0:0] === 1'b1) ? sub_ln203_9_fu_961_p2 : add_ln203_16_fu_973_p2);

assign select_ln101_25_fu_986_p3 = ((tmp_28_reg_1132[0:0] === 1'b1) ? add_ln203_9_fu_955_p2 : sub_ln203_16_fu_967_p2);

assign select_ln101_26_fu_1049_p3 = ((tmp_28_reg_1132[0:0] === 1'b1) ? sub_ln203_10_fu_1031_p2 : add_ln203_17_fu_1043_p2);

assign select_ln101_27_fu_1056_p3 = ((tmp_28_reg_1132[0:0] === 1'b1) ? add_ln203_10_fu_1025_p2 : sub_ln203_17_fu_1037_p2);

assign select_ln101_2_fu_208_p3 = ((tmp_1_fu_140_p3[0:0] === 1'b1) ? select_ln203_1_fu_156_p3 : select_ln203_3_fu_172_p3);

assign select_ln101_3_fu_220_p3 = ((tmp_1_fu_140_p3[0:0] === 1'b1) ? select_ln203_fu_148_p3 : select_ln203_2_fu_164_p3);

assign select_ln101_4_fu_300_p3 = ((tmp_5_fu_292_p3[0:0] === 1'b1) ? 11'd124 : 11'd0);

assign select_ln101_5_fu_320_p3 = ((tmp_4_fu_260_p3[0:0] === 1'b1) ? sub_ln203_fu_274_p2 : add_ln203_1_fu_286_p2);

assign select_ln101_6_fu_328_p3 = ((tmp_4_fu_260_p3[0:0] === 1'b1) ? add_ln203_fu_268_p2 : sub_ln203_1_fu_280_p2);

assign select_ln101_7_fu_408_p3 = ((tmp_9_fu_400_p3[0:0] === 1'b1) ? 11'd62 : 11'd0);

assign select_ln101_8_fu_428_p3 = ((tmp_8_fu_368_p3[0:0] === 1'b1) ? sub_ln203_2_fu_382_p2 : add_ln203_3_fu_394_p2);

assign select_ln101_9_fu_436_p3 = ((tmp_8_fu_368_p3[0:0] === 1'b1) ? add_ln203_2_fu_376_p2 : sub_ln203_3_fu_388_p2);

assign select_ln101_fu_126_p3 = ((tmp_fu_118_p3[0:0] === 1'b1) ? 11'd201 : 11'd1847);

assign select_ln1371_1_fu_1001_p3 = ((tmp_31_fu_993_p3[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign select_ln1371_2_fu_1017_p3 = ((tmp_32_fu_1009_p3[0:0] === 1'b1) ? 10'd1023 : 10'd0);

assign select_ln1371_fu_933_p3 = ((tmp_29_fu_925_p3[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign select_ln203_1_fu_156_p3 = ((tmp_fu_118_p3[0:0] === 1'b1) ? 9'd280 : 9'd78);

assign select_ln203_2_fu_164_p3 = ((tmp_fu_118_p3[0:0] === 1'b1) ? 8'd233 : 8'd78);

assign select_ln203_3_fu_172_p3 = ((tmp_fu_118_p3[0:0] === 1'b1) ? 9'd434 : 9'd232);

assign select_ln203_fu_148_p3 = ((tmp_fu_118_p3[0:0] === 1'b1) ? 8'd77 : 8'd232);

assign sext_ln101_1_fu_256_p1 = $signed(tmp_3_fu_246_p4);

assign sext_ln101_2_fu_566_p1 = select_ln101_11_reg_1089;

assign sext_ln101_3_fu_364_p1 = $signed(tmp_7_fu_354_p4);

assign sext_ln101_4_fu_468_p1 = $signed(tmp_11_fu_458_p4);

assign sext_ln101_5_fu_572_p1 = $signed(tmp_15_reg_1105);

assign sext_ln101_6_fu_673_p1 = $signed(tmp_19_fu_663_p4);

assign sext_ln101_7_fu_777_p1 = $signed(tmp_23_fu_767_p4);

assign sext_ln101_8_fu_888_p1 = $signed(tmp_27_reg_1127);

assign sext_ln101_9_fu_1063_p1 = $signed(select_ln101_27_fu_1056_p3);

assign sext_ln101_fu_216_p1 = select_ln101_2_fu_208_p3;

assign sext_ln1333_fu_454_p1 = $signed(tmp_10_fu_444_p4);

assign sext_ln1371_1_fu_659_p1 = $signed(tmp_18_fu_649_p4);

assign sext_ln1371_2_fu_763_p1 = $signed(tmp_22_fu_753_p4);

assign sext_ln1371_3_fu_885_p1 = $signed(tmp_26_reg_1122);

assign sext_ln1371_fu_569_p1 = $signed(tmp_14_reg_1100);

assign sext_ln203_fu_951_p1 = $signed(tmp_30_fu_941_p4);

assign sub_ln203_10_fu_1031_p2 = (select_ln101_24_fu_979_p3 - select_ln1371_1_fu_1001_p3);

assign sub_ln203_11_fu_492_p2 = ($signed(select_ln101_9_fu_436_p3) - $signed(sext_ln101_4_fu_468_p1));

assign sub_ln203_12_fu_594_p2 = ($signed(select_ln101_12_reg_1094) - $signed(sext_ln101_5_fu_572_p1));

assign sub_ln203_13_fu_697_p2 = ($signed(select_ln101_15_fu_641_p3) - $signed(sext_ln101_6_fu_673_p1));

assign sub_ln203_14_fu_801_p2 = ($signed(select_ln101_18_fu_745_p3) - $signed(sext_ln101_7_fu_777_p1));

assign sub_ln203_15_fu_901_p2 = ($signed(select_ln101_21_reg_1116) - $signed(sext_ln101_8_fu_888_p1));

assign sub_ln203_16_fu_967_p2 = ($signed(select_ln101_23_fu_918_p3) - $signed(sext_ln203_fu_951_p1));

assign sub_ln203_17_fu_1037_p2 = (select_ln101_25_fu_986_p3 - select_ln1371_2_fu_1017_p3);

assign sub_ln203_1_fu_280_p2 = ($signed(zext_ln1333_2_fu_228_p1) - $signed(sext_ln101_1_fu_256_p1));

assign sub_ln203_2_fu_382_p2 = (select_ln101_5_fu_320_p3 - zext_ln1333_1_fu_350_p1);

assign sub_ln203_3_fu_388_p2 = ($signed(zext_ln101_fu_336_p1) - $signed(sext_ln101_3_fu_364_p1));

assign sub_ln203_4_fu_486_p2 = ($signed(select_ln101_8_fu_428_p3) - $signed(sext_ln1333_fu_454_p1));

assign sub_ln203_5_fu_588_p2 = ($signed(sext_ln101_2_fu_566_p1) - $signed(sext_ln1371_fu_569_p1));

assign sub_ln203_6_fu_691_p2 = ($signed(select_ln101_14_fu_633_p3) - $signed(sext_ln1371_1_fu_659_p1));

assign sub_ln203_7_fu_795_p2 = ($signed(select_ln101_17_fu_737_p3) - $signed(sext_ln1371_2_fu_763_p1));

assign sub_ln203_8_fu_896_p2 = ($signed(select_ln101_20_reg_1110) - $signed(sext_ln1371_3_fu_885_p1));

assign sub_ln203_9_fu_961_p2 = (select_ln101_22_fu_911_p3 - select_ln1371_fu_933_p3);

assign sub_ln203_fu_274_p2 = ($signed(sext_ln101_fu_216_p1) - $signed(zext_ln1333_fu_242_p1));

assign tmp_10_fu_444_p4 = {{select_ln101_9_fu_436_p3[9:4]}};

assign tmp_11_fu_458_p4 = {{select_ln101_8_fu_428_p3[9:4]}};

assign tmp_12_fu_472_p3 = add_ln101_6_fu_422_p2[32'd10];

assign tmp_16_fu_575_p3 = add_ln101_8_fu_560_p2[32'd10];

assign tmp_17_fu_605_p3 = add_ln101_8_fu_560_p2[32'd10];

assign tmp_18_fu_649_p4 = {{select_ln101_15_fu_641_p3[9:6]}};

assign tmp_19_fu_663_p4 = {{select_ln101_14_fu_633_p3[10:6]}};

assign tmp_1_fu_140_p3 = add_ln101_fu_134_p2[32'd10];

assign tmp_20_fu_677_p3 = add_ln101_10_fu_627_p2[32'd10];

assign tmp_21_fu_709_p3 = add_ln101_10_fu_627_p2[32'd10];

assign tmp_22_fu_753_p4 = {{select_ln101_18_fu_745_p3[9:7]}};

assign tmp_23_fu_767_p4 = {{select_ln101_17_fu_737_p3[10:7]}};

assign tmp_24_fu_781_p3 = add_ln101_12_fu_731_p2[32'd10];

assign tmp_25_fu_813_p3 = add_ln101_12_fu_731_p2[32'd10];

assign tmp_29_fu_925_p3 = select_ln101_23_fu_918_p3[32'd9];

assign tmp_2_fu_180_p3 = add_ln101_fu_134_p2[32'd10];

assign tmp_30_fu_941_p4 = {{select_ln101_22_fu_911_p3[10:9]}};

assign tmp_31_fu_993_p3 = select_ln101_25_fu_986_p3[32'd9];

assign tmp_32_fu_1009_p3 = select_ln101_24_fu_979_p3[32'd10];

assign tmp_3_fu_246_p4 = {{select_ln101_2_fu_208_p3[8:2]}};

assign tmp_4_fu_260_p3 = add_ln101_2_fu_202_p2[32'd10];

assign tmp_5_fu_292_p3 = add_ln101_2_fu_202_p2[32'd10];

assign tmp_6_fu_340_p4 = {{select_ln101_6_fu_328_p3[8:3]}};

assign tmp_7_fu_354_p4 = {{select_ln101_5_fu_320_p3[9:3]}};

assign tmp_8_fu_368_p3 = add_ln101_4_fu_314_p2[32'd10];

assign tmp_9_fu_400_p3 = add_ln101_4_fu_314_p2[32'd10];

assign tmp_fu_118_p1 = z_V_read_int_reg;

assign tmp_fu_118_p3 = tmp_fu_118_p1[32'd9];

assign z_V_read_cast_fu_114_p0 = z_V_read_int_reg;

assign z_V_read_cast_fu_114_p1 = z_V_read_cast_fu_114_p0;

assign zext_ln101_fu_336_p1 = select_ln101_6_fu_328_p3;

assign zext_ln1333_1_fu_350_p1 = tmp_6_fu_340_p4;

assign zext_ln1333_2_fu_228_p1 = select_ln101_3_fu_220_p3;

assign zext_ln1333_fu_242_p1 = lshr_ln_fu_232_p4;

endmodule //cordic_circ_apfixed_11_3_0_s
