

================================================================
== Vitis HLS Report for 'case_3'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.319 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3157|     3157|  37.884 us|  37.884 us|  3158|  3158|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%m27_21_loc = alloca i64 1"   --->   Operation 28 'alloca' 'm27_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%m27_19_loc = alloca i64 1"   --->   Operation 29 'alloca' 'm27_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%m27_17_loc = alloca i64 1"   --->   Operation 30 'alloca' 'm27_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m27_15_loc = alloca i64 1"   --->   Operation 31 'alloca' 'm27_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_phi22_loc = alloca i64 1"   --->   Operation 32 'alloca' 'p_phi22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mul_i2259_phi_loc = alloca i64 1"   --->   Operation 33 'alloca' 'mul_i2259_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%m27_13_loc = alloca i64 1"   --->   Operation 34 'alloca' 'm27_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m27_10_loc = alloca i64 1"   --->   Operation 35 'alloca' 'm27_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%m27_7_loc = alloca i64 1"   --->   Operation 36 'alloca' 'm27_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%phi_ln146_loc = alloca i64 1"   --->   Operation 37 'alloca' 'phi_ln146_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%m27_4_loc = alloca i64 1"   --->   Operation 38 'alloca' 'm27_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%m124_loc = alloca i64 1"   --->   Operation 39 'alloca' 'm124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%m27_3_loc = alloca i64 1"   --->   Operation 40 'alloca' 'm27_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv3_i12_i4097189_phi_loc = alloca i64 1"   --->   Operation 41 'alloca' 'conv3_i12_i4097189_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_i4277_phi_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add_i4277_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv3_i_i4798204_phi_loc = alloca i64 1"   --->   Operation 43 'alloca' 'conv3_i_i4798204_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%phi_ln127_loc = alloca i64 1"   --->   Operation 44 'alloca' 'phi_ln127_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add_i4863_phi_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add_i4863_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add_i5025_phi_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add_i5025_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%m27_2_loc = alloca i64 1"   --->   Operation 47 'alloca' 'm27_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%phi_ln103_loc = alloca i64 1"   --->   Operation 48 'alloca' 'phi_ln103_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%m27_1_loc = alloca i64 1"   --->   Operation 49 'alloca' 'm27_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%m64 = alloca i64 1" [case_3.cc:45]   --->   Operation 50 'alloca' 'm64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in_scalar_addr = getelementptr i4 %in_scalar, i64 0, i64 11"   --->   Operation 51 'getelementptr' 'in_scalar_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%in_scalar_load = load i5 %in_scalar_addr"   --->   Operation 52 'load' 'in_scalar_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in_scalar_addr_1 = getelementptr i4 %in_scalar, i64 0, i64 1"   --->   Operation 53 'getelementptr' 'in_scalar_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%in_scalar_load_1 = load i5 %in_scalar_addr_1"   --->   Operation 54 'load' 'in_scalar_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 55 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load = load i5 %in_scalar_addr"   --->   Operation 55 'load' 'in_scalar_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %in_scalar_load, i6 0" [case_3.cc:94]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_1 = load i5 %in_scalar_addr_1"   --->   Operation 57 'load' 'in_scalar_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_2 : Operation 58 [2/2] (1.58ns)   --->   "%call_ln94 = call void @case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3, i10 %shl_ln, i8 %in_data_8, i4 %in_scalar_load_1, i16 %m27_1_loc, i12 %phi_ln103_loc" [case_3.cc:94]   --->   Operation 58 'call' 'call_ln94' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%in_scalar_addr_2 = getelementptr i4 %in_scalar, i64 0, i64 19"   --->   Operation 59 'getelementptr' 'in_scalar_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%in_scalar_load_2 = load i5 %in_scalar_addr_2"   --->   Operation 60 'load' 'in_scalar_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln94 = call void @case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3, i10 %shl_ln, i8 %in_data_8, i4 %in_scalar_load_1, i16 %m27_1_loc, i12 %phi_ln103_loc" [case_3.cc:94]   --->   Operation 61 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 62 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_2 = load i5 %in_scalar_addr_2"   --->   Operation 62 'load' 'in_scalar_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%in_scalar_addr_3 = getelementptr i4 %in_scalar, i64 0, i64 5"   --->   Operation 63 'getelementptr' 'in_scalar_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%in_scalar_load_3 = load i5 %in_scalar_addr_3"   --->   Operation 64 'load' 'in_scalar_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%in_scalar_addr_4 = getelementptr i4 %in_scalar, i64 0, i64 17"   --->   Operation 65 'getelementptr' 'in_scalar_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%in_scalar_load_4 = load i5 %in_scalar_addr_4"   --->   Operation 66 'load' 'in_scalar_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>

State 4 <SV = 3> <Delay = 4.66>
ST_4 : Operation 67 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_3 = load i5 %in_scalar_addr_3"   --->   Operation 67 'load' 'in_scalar_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%in_scalar_load_2_cast = sext i4 %in_scalar_load_2"   --->   Operation 68 'sext' 'in_scalar_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%in_scalar_load_3_cast = sext i4 %in_scalar_load_3"   --->   Operation 69 'sext' 'in_scalar_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.34ns)   --->   "%m38 = mul i8 %in_scalar_load_3_cast, i8 %in_scalar_load_2_cast"   --->   Operation 70 'mul' 'm38' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_4 = load i5 %in_scalar_addr_4"   --->   Operation 71 'load' 'in_scalar_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%in_scalar_addr_5 = getelementptr i4 %in_scalar, i64 0, i64 7"   --->   Operation 72 'getelementptr' 'in_scalar_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.32ns)   --->   "%in_scalar_load_5 = load i5 %in_scalar_addr_5"   --->   Operation 73 'load' 'in_scalar_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%in_scalar_addr_6 = getelementptr i4 %in_scalar, i64 0, i64 23"   --->   Operation 74 'getelementptr' 'in_scalar_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.32ns)   --->   "%in_scalar_load_6 = load i5 %in_scalar_addr_6"   --->   Operation 75 'load' 'in_scalar_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_13 = trunc i8 %m38"   --->   Operation 76 'trunc' 'empty_13' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.64>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%m27_1_loc_load = load i16 %m27_1_loc"   --->   Operation 77 'load' 'm27_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_5 = load i5 %in_scalar_addr_5"   --->   Operation 78 'load' 'in_scalar_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%in_scalar_load_4_cast = sext i4 %in_scalar_load_4"   --->   Operation 79 'sext' 'in_scalar_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%in_scalar_load_5_cast = sext i4 %in_scalar_load_5"   --->   Operation 80 'sext' 'in_scalar_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.73ns)   --->   "%m43 = add i5 %in_scalar_load_5_cast, i5 %in_scalar_load_4_cast"   --->   Operation 81 'add' 'm43' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_6 = load i5 %in_scalar_addr_6"   --->   Operation 82 'load' 'in_scalar_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_5 : Operation 83 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n3_1_L_n3_2, i16 %m27_1_loc_load, i8 %in_data_0, i8 %in_data_6, i8 %in_data_10, i8 %in_data_2, i8 %in_data_14, i4 %in_scalar_load_2, i8 %in_data_8, i8 %in_data_4, i5 %m43, i8 %m38, i4 %in_scalar_load_6, i16 %m27_2_loc, i9 %add_i5025_phi_loc, i9 %add_i4863_phi_loc, i3 %phi_ln127_loc, i9 %conv3_i_i4798204_phi_loc, i8 %add_i4277_phi_loc, i3 %conv3_i12_i4097189_phi_loc"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n3_1_L_n3_2, i16 %m27_1_loc_load, i8 %in_data_0, i8 %in_data_6, i8 %in_data_10, i8 %in_data_2, i8 %in_data_14, i4 %in_scalar_load_2, i8 %in_data_8, i8 %in_data_4, i5 %m43, i8 %m38, i4 %in_scalar_load_6, i16 %m27_2_loc, i9 %add_i5025_phi_loc, i9 %add_i4863_phi_loc, i3 %phi_ln127_loc, i9 %conv3_i_i4798204_phi_loc, i8 %add_i4277_phi_loc, i3 %conv3_i12_i4097189_phi_loc"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%in_scalar_addr_7 = getelementptr i4 %in_scalar, i64 0, i64 25"   --->   Operation 85 'getelementptr' 'in_scalar_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (2.32ns)   --->   "%in_scalar_load_7 = load i5 %in_scalar_addr_7"   --->   Operation 86 'load' 'in_scalar_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>

State 7 <SV = 6> <Delay = 3.91>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%m27_2_loc_load = load i16 %m27_2_loc"   --->   Operation 87 'load' 'm27_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%add_i4277_phi_loc_load = load i8 %add_i4277_phi_loc"   --->   Operation 88 'load' 'add_i4277_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_7 = load i5 %in_scalar_addr_7"   --->   Operation 89 'load' 'in_scalar_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty = trunc i8 %add_i4277_phi_loc_load"   --->   Operation 90 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.73ns)   --->   "%m55 = add i4 %in_scalar_load_4, i4 %empty"   --->   Operation 91 'add' 'm55' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3, i16 %m27_2_loc_load, i8 %in_data_12, i5 %m43, i4 %in_scalar_load_7, i4 %m55, i16 %m27_3_loc, i9 %m124_loc"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3, i16 %m27_2_loc_load, i8 %in_data_12, i5 %m43, i4 %in_scalar_load_7, i4 %m55, i16 %m27_3_loc, i9 %m124_loc"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%m27_3_loc_load = load i16 %m27_3_loc"   --->   Operation 94 'load' 'm27_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n5_1_L_n5_2, i16 %m27_3_loc_load, i8 %in_data_0, i16 %m27_4_loc, i3 %phi_ln146_loc"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 5.04>
ST_10 : Operation 96 [1/2] (5.04ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n5_1_L_n5_2, i16 %m27_3_loc_load, i8 %in_data_0, i16 %m27_4_loc, i3 %phi_ln146_loc"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_m1_1_L_m1_2, i8 %in_data_0, i15 %m64, i8 %in_data_2"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_m1_1_L_m1_2, i8 %in_data_0, i15 %m64, i8 %in_data_2"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 1.58>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%m27_4_loc_load = load i16 %m27_4_loc"   --->   Operation 99 'load' 'm27_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_s1_1, i16 %m27_4_loc_load, i8 %in_data_2, i4 %in_scalar_load, i16 %m27_7_loc"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 4.91>
ST_14 : Operation 101 [1/2] (4.91ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_s1_1, i16 %m27_4_loc_load, i8 %in_data_2, i4 %in_scalar_load, i16 %m27_7_loc"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.15>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%add_i5025_phi_loc_load = load i9 %add_i5025_phi_loc" [case_3.cc:110]   --->   Operation 102 'load' 'add_i5025_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%phi_ln127_loc_load = load i3 %phi_ln127_loc"   --->   Operation 103 'load' 'phi_ln127_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%m27_7_loc_load = load i16 %m27_7_loc"   --->   Operation 104 'load' 'm27_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%empty_12 = trunc i9 %add_i5025_phi_loc_load" [case_3.cc:110]   --->   Operation 105 'trunc' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%conv2_i3154 = sext i3 %phi_ln127_loc_load"   --->   Operation 106 'sext' 'conv2_i3154' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (3.49ns)   --->   "%mul_i3155 = mul i5 %empty_12, i5 %conv2_i3154" [case_3.cc:110]   --->   Operation 107 'mul' 'mul_i3155' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %mul_i3155, i9 0" [case_3.cc:167]   --->   Operation 108 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i14 %shl_ln1" [case_3.cc:167]   --->   Operation 109 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (2.07ns)   --->   "%m27 = add i16 %m27_7_loc_load, i16 %sext_ln167" [case_3.cc:167]   --->   Operation 110 'add' 'm27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [2/2] (1.58ns)   --->   "%call_ln167 = call void @case_3_Pipeline_L_s2_1, i16 %m27, i8 %in_data_8, i4 %in_scalar_load_6, i16 %m27_10_loc" [case_3.cc:167]   --->   Operation 111 'call' 'call_ln167' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%conv_i1309 = sext i4 %m55"   --->   Operation 112 'sext' 'conv_i1309' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%empty_14 = trunc i9 %add_i5025_phi_loc_load" [case_3.cc:110]   --->   Operation 113 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (1.87ns)   --->   "%m114 = add i7 %empty_14, i7 %conv_i1309" [case_3.cc:110]   --->   Operation 114 'add' 'm114' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln167 = call void @case_3_Pipeline_L_s2_1, i16 %m27, i8 %in_data_8, i4 %in_scalar_load_6, i16 %m27_10_loc" [case_3.cc:167]   --->   Operation 115 'call' 'call_ln167' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 3.41>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%phi_ln103_loc_load = load i12 %phi_ln103_loc"   --->   Operation 116 'load' 'phi_ln103_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%phi_ln103_reload_cast = sext i12 %phi_ln103_loc_load"   --->   Operation 117 'sext' 'phi_ln103_reload_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%add_i4863_phi_loc_load = load i9 %add_i4863_phi_loc" [case_3.cc:113]   --->   Operation 118 'load' 'add_i4863_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%conv3_i_i4798204_phi_loc_load = load i9 %conv3_i_i4798204_phi_loc"   --->   Operation 119 'load' 'conv3_i_i4798204_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%phi_ln146_loc_load = load i3 %phi_ln146_loc"   --->   Operation 120 'load' 'phi_ln146_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%m27_10_loc_load = load i16 %m27_10_loc"   --->   Operation 121 'load' 'm27_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%phi_ln146_reload_cast = sext i3 %phi_ln146_loc_load"   --->   Operation 122 'sext' 'phi_ln146_reload_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%add_i4863_phi_reload_cast191 = sext i9 %add_i4863_phi_loc_load" [case_3.cc:113]   --->   Operation 123 'sext' 'add_i4863_phi_reload_cast191' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (1.82ns)   --->   "%m93 = add i10 %add_i4863_phi_reload_cast191, i10 %phi_ln146_reload_cast" [case_3.cc:113]   --->   Operation 124 'add' 'm93' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%conv_i1963 = sext i4 %in_scalar_load"   --->   Operation 125 'sext' 'conv_i1963' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (1.54ns)   --->   "%m99 = add i13 %phi_ln103_reload_cast, i13 %conv_i1963"   --->   Operation 126 'add' 'm99' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 127 [2/2] (1.58ns)   --->   "%call_ln110 = call void @case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3, i16 %m27_10_loc_load, i8 %in_data_4, i8 %in_data_14, i8 %in_data_6, i8 %in_data_2, i4 %in_scalar_load_2, i9 %add_i5025_phi_loc_load, i6 %empty_13, i4 %in_scalar_load_7, i9 %conv3_i_i4798204_phi_loc_load, i13 %m99, i10 %m93, i16 %m27_13_loc, i7 %mul_i2259_phi_loc, i8 %p_phi22_loc" [case_3.cc:110]   --->   Operation 127 'call' 'call_ln110' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%empty_16 = trunc i9 %add_i4863_phi_loc_load" [case_3.cc:113]   --->   Operation 128 'trunc' 'empty_16' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln110 = call void @case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3, i16 %m27_10_loc_load, i8 %in_data_4, i8 %in_data_14, i8 %in_data_6, i8 %in_data_2, i4 %in_scalar_load_2, i9 %add_i5025_phi_loc_load, i6 %empty_13, i4 %in_scalar_load_7, i9 %conv3_i_i4798204_phi_loc_load, i13 %m99, i10 %m93, i16 %m27_13_loc, i7 %mul_i2259_phi_loc, i8 %p_phi22_loc" [case_3.cc:110]   --->   Operation 129 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 1.58>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%m27_13_loc_load = load i16 %m27_13_loc"   --->   Operation 130 'load' 'm27_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n9_1_L_n9_2, i16 %m27_13_loc_load, i8 %in_data_2, i4 %in_scalar_load_4, i16 %m27_15_loc"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n9_1_L_n9_2, i16 %m27_13_loc_load, i8 %in_data_2, i4 %in_scalar_load_4, i16 %m27_15_loc"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 1.58>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%m27_15_loc_load = load i16 %m27_15_loc"   --->   Operation 133 'load' 'm27_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3, i16 %m27_15_loc_load, i15 %m64, i8 %m38, i8 %add_i4277_phi_loc_load, i16 %m27_17_loc"   --->   Operation 134 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3, i16 %m27_15_loc_load, i15 %m64, i8 %m38, i8 %add_i4277_phi_loc_load, i16 %m27_17_loc"   --->   Operation 135 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%m27_17_loc_load = load i16 %m27_17_loc"   --->   Operation 136 'load' 'm27_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 137 [2/2] (1.58ns)   --->   "%call_ln110 = call void @case_3_Pipeline_L_n11_1_L_n11_2, i16 %m27_17_loc_load, i8 %in_data_8, i4 %in_scalar_load_6, i7 %m114, i16 %m27_19_loc" [case_3.cc:110]   --->   Operation 137 'call' 'call_ln110' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln110 = call void @case_3_Pipeline_L_n11_1_L_n11_2, i16 %m27_17_loc_load, i8 %in_data_8, i4 %in_scalar_load_6, i7 %m114, i16 %m27_19_loc" [case_3.cc:110]   --->   Operation 138 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 3.36>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%conv3_i12_i4097189_phi_loc_load = load i3 %conv3_i12_i4097189_phi_loc"   --->   Operation 139 'load' 'conv3_i12_i4097189_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%m124_loc_load = load i9 %m124_loc"   --->   Operation 140 'load' 'm124_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%mul_i2259_phi_loc_load = load i7 %mul_i2259_phi_loc" [case_3.cc:202]   --->   Operation 141 'load' 'mul_i2259_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%p_phi22_loc_load = load i8 %p_phi22_loc"   --->   Operation 142 'load' 'p_phi22_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%m27_19_loc_load = load i16 %m27_19_loc"   --->   Operation 143 'load' 'm27_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%empty_15 = trunc i7 %mul_i2259_phi_loc_load" [case_3.cc:202]   --->   Operation 144 'trunc' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (1.78ns)   --->   "%m120 = add i5 %empty_15, i5 %empty_16" [case_3.cc:202]   --->   Operation 145 'add' 'm120' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [2/2] (1.58ns)   --->   "%call_ln202 = call void @case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3, i16 %m27_19_loc_load, i8 %in_data_0, i7 %mul_i2259_phi_loc_load, i8 %in_data_12, i8 %p_phi22_loc_load, i9 %m124_loc_load, i3 %conv3_i12_i4097189_phi_loc_load, i5 %m120, i4 %in_scalar_load_6, i16 %m27_21_loc" [case_3.cc:202]   --->   Operation 146 'call' 'call_ln202' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln202 = call void @case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3, i16 %m27_19_loc_load, i8 %in_data_0, i7 %mul_i2259_phi_loc_load, i8 %in_data_12, i8 %p_phi22_loc_load, i9 %m124_loc_load, i3 %conv3_i12_i4097189_phi_loc_load, i5 %m120, i4 %in_scalar_load_6, i16 %m27_21_loc" [case_3.cc:202]   --->   Operation 147 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 148 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [case_3.cc:7]   --->   Operation 148 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0" [case_3.cc:7]   --->   Operation 149 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_0, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_0"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_1, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_1"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_2, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_2"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_3, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_3"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_4, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_4"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_5, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_5"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_6, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_6"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_7, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_7"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_8, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_8"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_9, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_9"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_10, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_10"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_11, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_11"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_12, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_12"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_13, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_13"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_14, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_14"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_15, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_15"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_scalar, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_scalar"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_0"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_0, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_1"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_1, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_2"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_2, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_3"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_3, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%m27_21_loc_load = load i16 %m27_21_loc"   --->   Operation 192 'load' 'm27_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i16 %m27_21_loc_load" [case_3.cc:268]   --->   Operation 193 'trunc' 'trunc_ln268' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32, i16 %m27_21_loc_load, i32 8" [case_3.cc:269]   --->   Operation 194 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32, i16 %m27_21_loc_load, i32 15" [case_3.cc:270]   --->   Operation 195 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_0, i8 %trunc_ln268" [case_3.cc:268]   --->   Operation 196 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%write_ln269 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_1, i8 %tmp_1" [case_3.cc:269]   --->   Operation 197 'write' 'write_ln269' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "%write_ln270 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_2, i8 %tmp_2" [case_3.cc:270]   --->   Operation 198 'write' 'write_ln270' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%write_ln271 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_3, i8 %tmp_2" [case_3.cc:271]   --->   Operation 199 'write' 'write_ln271' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln273 = ret" [case_3.cc:273]   --->   Operation 200 'ret' 'ret_ln273' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('in_scalar_addr') [89]  (0.000 ns)
	'load' operation 4 bit ('in_scalar_load') on array 'in_scalar' [90]  (2.322 ns)

 <State 2>: 3.910ns
The critical path consists of the following:
	'load' operation 4 bit ('in_scalar_load') on array 'in_scalar' [90]  (2.322 ns)
	'call' operation 0 bit ('call_ln94', case_3.cc:94) to 'case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3' [94]  (1.588 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'load' operation 4 bit ('in_scalar_load_2') on array 'in_scalar' [99]  (2.322 ns)

 <State 4>: 4.662ns
The critical path consists of the following:
	'load' operation 4 bit ('in_scalar_load_3') on array 'in_scalar' [101]  (2.322 ns)
	'mul' operation 8 bit ('m38') [104]  (2.340 ns)

 <State 5>: 5.645ns
The critical path consists of the following:
	'load' operation 4 bit ('in_scalar_load_5') on array 'in_scalar' [108]  (2.322 ns)
	'add' operation 5 bit ('m43') [111]  (1.735 ns)
	'call' operation 0 bit ('call_ln0') to 'case_3_Pipeline_L_n3_1_L_n3_2' [114]  (1.588 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('in_scalar_addr_7') [122]  (0.000 ns)
	'load' operation 4 bit ('in_scalar_load_7') on array 'in_scalar' [123]  (2.322 ns)

 <State 7>: 3.910ns
The critical path consists of the following:
	'load' operation 4 bit ('in_scalar_load_7') on array 'in_scalar' [123]  (2.322 ns)
	'call' operation 0 bit ('call_ln0') to 'case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3' [126]  (1.588 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 1.588ns
The critical path consists of the following:
	'load' operation 16 bit ('m27_3_loc_load') on local variable 'm27_3_loc' [127]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'case_3_Pipeline_L_n5_1_L_n5_2' [129]  (1.588 ns)

 <State 10>: 5.046ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'case_3_Pipeline_L_n5_1_L_n5_2' [129]  (5.046 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 1.588ns
The critical path consists of the following:
	'load' operation 16 bit ('m27_4_loc_load') on local variable 'm27_4_loc' [130]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'case_3_Pipeline_L_s1_1' [133]  (1.588 ns)

 <State 14>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'case_3_Pipeline_L_s1_1' [133]  (4.911 ns)

 <State 15>: 7.155ns
The critical path consists of the following:
	'load' operation 9 bit ('add_i5025_phi_loc_load', case_3.cc:110) on local variable 'add_i5025_phi_loc' [116]  (0.000 ns)
	'mul' operation 5 bit ('mul_i3155', case_3.cc:110) [137]  (3.490 ns)
	'add' operation 16 bit ('m27', case_3.cc:167) [140]  (2.077 ns)
	'call' operation 0 bit ('call_ln167', case_3.cc:167) to 'case_3_Pipeline_L_s2_1' [141]  (1.588 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 3.411ns
The critical path consists of the following:
	'load' operation 9 bit ('add_i4863_phi_loc_load', case_3.cc:113) on local variable 'add_i4863_phi_loc' [117]  (0.000 ns)
	'add' operation 10 bit ('m93', case_3.cc:113) [145]  (1.823 ns)
	'call' operation 0 bit ('call_ln110', case_3.cc:110) to 'case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3' [149]  (1.588 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 1.588ns
The critical path consists of the following:
	'load' operation 16 bit ('m27_13_loc_load') on local variable 'm27_13_loc' [150]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'case_3_Pipeline_L_n9_1_L_n9_2' [153]  (1.588 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.588ns
The critical path consists of the following:
	'load' operation 16 bit ('m27_15_loc_load') on local variable 'm27_15_loc' [154]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3' [155]  (1.588 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 1.588ns
The critical path consists of the following:
	'load' operation 16 bit ('m27_17_loc_load') on local variable 'm27_17_loc' [156]  (0.000 ns)
	'call' operation 0 bit ('call_ln110', case_3.cc:110) to 'case_3_Pipeline_L_n11_1_L_n11_2' [160]  (1.588 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 3.368ns
The critical path consists of the following:
	'load' operation 7 bit ('mul_i2259_phi_loc_load', case_3.cc:202) on local variable 'mul_i2259_phi_loc' [151]  (0.000 ns)
	'add' operation 5 bit ('m120', case_3.cc:202) [164]  (1.780 ns)
	'call' operation 0 bit ('call_ln202', case_3.cc:202) to 'case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3' [165]  (1.588 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
