

================================================================
== Vivado HLS Report for 'FFT0'
================================================================
* Date:           Mon Jan  4 10:50:05 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhlsv2.9
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.674 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51| 0.510 us | 0.510 us |   51|   51|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_label1  |       49|       49|        20|          2|          1|    16|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 2, D = 20, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 22 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 2 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pass_shift_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %pass_shift)"   --->   Operation 23 'read' 'pass_shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%index_shift_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %index_shift)"   --->   Operation 24 'read' 'index_shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pass_check_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %pass_check)"   --->   Operation 25 'read' 'pass_check_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%FFT_stage_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %FFT_stage)"   --->   Operation 26 'read' 'FFT_stage_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pass_shift_cast = zext i4 %pass_shift_read to i32"   --->   Operation 27 'zext' 'pass_shift_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%index_shift_cast = zext i4 %index_shift_read to i32"   --->   Operation 28 'zext' 'index_shift_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%FFT_stage_cast1 = zext i6 %FFT_stage_read to i32"   --->   Operation 29 'zext' 'FFT_stage_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i6 %FFT_stage_read to i5" [vhls_src/fft.cpp:85]   --->   Operation 30 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.78ns)   --->   "%add_ln85 = add i5 -1, %trunc_ln85" [vhls_src/fft.cpp:85]   --->   Operation 31 'add' 'add_ln85' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i5 %add_ln85 to i32" [vhls_src/fft.cpp:85]   --->   Operation 32 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i6 %pass_check_read to i5" [vhls_src/fft.cpp:87]   --->   Operation 33 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln87 = add i5 -1, %trunc_ln87" [vhls_src/fft.cpp:87]   --->   Operation 34 'add' 'add_ln87' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i5 %add_ln87 to i32" [vhls_src/fft.cpp:87]   --->   Operation 35 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [vhls_src/fft.cpp:77]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.42>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%butterfly_span_0 = phi i32 [ 0, %0 ], [ %select_ln85, %FFT_label1 ]" [vhls_src/fft.cpp:85]   --->   Operation 37 'phi' 'butterfly_span_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%butterfly_pass_0 = phi i32 [ 0, %0 ], [ %butterfly_pass_2, %FFT_label1 ]"   --->   Operation 38 'phi' 'butterfly_pass_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %FFT_label1 ]"   --->   Operation 39 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln77 = icmp eq i5 %i_0, -16" [vhls_src/fft.cpp:77]   --->   Operation 40 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [vhls_src/fft.cpp:77]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %2, label %FFT_label1" [vhls_src/fft.cpp:77]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node Ulimit)   --->   "%shl_ln80 = shl i32 %butterfly_pass_0, %pass_shift_cast" [vhls_src/fft.cpp:80]   --->   Operation 44 'shl' 'shl_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (4.42ns) (out node of the LUT)   --->   "%Ulimit = add nsw i32 %butterfly_span_0, %shl_ln80" [vhls_src/fft.cpp:80]   --->   Operation 45 'add' 'Ulimit' <Predicate = (!icmp_ln77)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln85 = icmp slt i32 %butterfly_span_0, %zext_ln85" [vhls_src/fft.cpp:85]   --->   Operation 46 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln77)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln87 = icmp slt i32 %butterfly_pass_0, %zext_ln87" [vhls_src/fft.cpp:87]   --->   Operation 47 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln77)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.67>
ST_3 : Operation 48 [1/1] (4.42ns)   --->   "%index = shl i32 %butterfly_span_0, %index_shift_cast" [vhls_src/fft.cpp:79]   --->   Operation 48 'shl' 'index' <Predicate = (!icmp_ln77)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (2.55ns)   --->   "%Llimit = add nsw i32 %Ulimit, %FFT_stage_cast1" [vhls_src/fft.cpp:81]   --->   Operation 49 'add' 'Llimit' <Predicate = (!icmp_ln77)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i32 %index to i64" [vhls_src/fft.cpp:82]   --->   Operation 50 'sext' 'sext_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%W_M_real_addr = getelementptr [16 x float]* @W_M_real, i64 0, i64 %sext_ln82" [vhls_src/fft.cpp:82]   --->   Operation 51 'getelementptr' 'W_M_real_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%W_M_imag_addr = getelementptr [16 x float]* @W_M_imag, i64 0, i64 %sext_ln82" [vhls_src/fft.cpp:82]   --->   Operation 52 'getelementptr' 'W_M_imag_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i32 %Llimit to i64" [vhls_src/fft.cpp:82]   --->   Operation 53 'sext' 'sext_ln82_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %sext_ln82_1" [vhls_src/fft.cpp:82]   --->   Operation 54 'getelementptr' 'data_IN_M_real_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %sext_ln82_1" [vhls_src/fft.cpp:82]   --->   Operation 55 'getelementptr' 'data_IN_M_imag_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (3.25ns)   --->   "%p_r_M_real = load float* %W_M_real_addr, align 4" [vhls_src/fft.cpp:82]   --->   Operation 56 'load' 'p_r_M_real' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%p_r_M_imag = load float* %W_M_imag_addr, align 4" [vhls_src/fft.cpp:82]   --->   Operation 57 'load' 'p_r_M_imag' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%p_t_real = load float* %data_IN_M_real_addr, align 4" [vhls_src/fft.cpp:82]   --->   Operation 58 'load' 'p_t_real' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%p_t_imag = load float* %data_IN_M_imag_addr, align 4" [vhls_src/fft.cpp:82]   --->   Operation 59 'load' 'p_t_imag' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%butterfly_span = add nsw i32 %butterfly_span_0, 1" [vhls_src/fft.cpp:86]   --->   Operation 60 'add' 'butterfly_span' <Predicate = (!icmp_ln77 & icmp_ln85)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (2.55ns)   --->   "%butterfly_pass = add nsw i32 %butterfly_pass_0, 1" [vhls_src/fft.cpp:88]   --->   Operation 61 'add' 'butterfly_pass' <Predicate = (!icmp_ln77 & icmp_ln87 & !icmp_ln85)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node butterfly_pass_2)   --->   "%butterfly_pass_1 = select i1 %icmp_ln87, i32 %butterfly_pass, i32 0" [vhls_src/fft.cpp:87]   --->   Operation 62 'select' 'butterfly_pass_1' <Predicate = (!icmp_ln77 & !icmp_ln85)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.69ns)   --->   "%select_ln85 = select i1 %icmp_ln85, i32 %butterfly_span, i32 0" [vhls_src/fft.cpp:85]   --->   Operation 63 'select' 'select_ln85' <Predicate = (!icmp_ln77)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.69ns) (out node of the LUT)   --->   "%butterfly_pass_2 = select i1 %icmp_ln85, i32 %butterfly_pass_0, i32 %butterfly_pass_1" [vhls_src/fft.cpp:85]   --->   Operation 64 'select' 'butterfly_pass_2' <Predicate = (!icmp_ln77)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 65 [1/2] (3.25ns)   --->   "%p_r_M_real = load float* %W_M_real_addr, align 4" [vhls_src/fft.cpp:82]   --->   Operation 65 'load' 'p_r_M_real' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%p_r_M_imag = load float* %W_M_imag_addr, align 4" [vhls_src/fft.cpp:82]   --->   Operation 66 'load' 'p_r_M_imag' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%p_t_real = load float* %data_IN_M_real_addr, align 4" [vhls_src/fft.cpp:82]   --->   Operation 67 'load' 'p_t_real' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%p_t_imag = load float* %data_IN_M_imag_addr, align 4" [vhls_src/fft.cpp:82]   --->   Operation 68 'load' 'p_t_imag' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 69 [4/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %p_t_real" [vhls_src/fft.cpp:82]   --->   Operation 69 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [4/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %p_r_M_imag, %p_t_imag" [vhls_src/fft.cpp:82]   --->   Operation 70 'fmul' 'tmp_3_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 71 [3/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %p_t_real" [vhls_src/fft.cpp:82]   --->   Operation 71 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [3/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %p_r_M_imag, %p_t_imag" [vhls_src/fft.cpp:82]   --->   Operation 72 'fmul' 'tmp_3_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [4/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag, %p_t_real" [vhls_src/fft.cpp:82]   --->   Operation 73 'fmul' 'tmp_5_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [4/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real, %p_t_imag" [vhls_src/fft.cpp:82]   --->   Operation 74 'fmul' 'tmp_6_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 75 [2/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %p_t_real" [vhls_src/fft.cpp:82]   --->   Operation 75 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [2/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %p_r_M_imag, %p_t_imag" [vhls_src/fft.cpp:82]   --->   Operation 76 'fmul' 'tmp_3_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [3/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag, %p_t_real" [vhls_src/fft.cpp:82]   --->   Operation 77 'fmul' 'tmp_5_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [3/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real, %p_t_imag" [vhls_src/fft.cpp:82]   --->   Operation 78 'fmul' 'tmp_6_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 79 [1/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %p_t_real" [vhls_src/fft.cpp:82]   --->   Operation 79 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %p_r_M_imag, %p_t_imag" [vhls_src/fft.cpp:82]   --->   Operation 80 'fmul' 'tmp_3_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [2/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag, %p_t_real" [vhls_src/fft.cpp:82]   --->   Operation 81 'fmul' 'tmp_5_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [2/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real, %p_t_imag" [vhls_src/fft.cpp:82]   --->   Operation 82 'fmul' 'tmp_6_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 83 [5/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i, %tmp_3_i_i" [vhls_src/fft.cpp:82]   --->   Operation 83 'fsub' 'Product_M_real' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag, %p_t_real" [vhls_src/fft.cpp:82]   --->   Operation 84 'fmul' 'tmp_5_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real, %p_t_imag" [vhls_src/fft.cpp:82]   --->   Operation 85 'fmul' 'tmp_6_i_i' <Predicate = (!icmp_ln77)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 86 [4/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i, %tmp_3_i_i" [vhls_src/fft.cpp:82]   --->   Operation 86 'fsub' 'Product_M_real' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [5/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i, %tmp_6_i_i" [vhls_src/fft.cpp:82]   --->   Operation 87 'fadd' 'Product_M_imag' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 88 [3/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i, %tmp_3_i_i" [vhls_src/fft.cpp:82]   --->   Operation 88 'fsub' 'Product_M_real' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [4/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i, %tmp_6_i_i" [vhls_src/fft.cpp:82]   --->   Operation 89 'fadd' 'Product_M_imag' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 90 [2/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i, %tmp_3_i_i" [vhls_src/fft.cpp:82]   --->   Operation 90 'fsub' 'Product_M_real' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [3/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i, %tmp_6_i_i" [vhls_src/fft.cpp:82]   --->   Operation 91 'fadd' 'Product_M_imag' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i32 %Ulimit to i64" [vhls_src/fft.cpp:83]   --->   Operation 92 'sext' 'sext_ln83' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_2 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %sext_ln83" [vhls_src/fft.cpp:83]   --->   Operation 93 'getelementptr' 'data_IN_M_real_addr_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_2 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %sext_ln83" [vhls_src/fft.cpp:83]   --->   Operation 94 'getelementptr' 'data_IN_M_imag_addr_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_12 : Operation 95 [2/2] (3.25ns)   --->   "%p_r_M_real_2 = load float* %data_IN_M_real_addr_2, align 4" [vhls_src/fft.cpp:83]   --->   Operation 95 'load' 'p_r_M_real_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 96 [2/2] (3.25ns)   --->   "%p_r_M_imag_2 = load float* %data_IN_M_imag_addr_2, align 4" [vhls_src/fft.cpp:83]   --->   Operation 96 'load' 'p_r_M_imag_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 97 [1/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i, %tmp_3_i_i" [vhls_src/fft.cpp:82]   --->   Operation 97 'fsub' 'Product_M_real' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [2/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i, %tmp_6_i_i" [vhls_src/fft.cpp:82]   --->   Operation 98 'fadd' 'Product_M_imag' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/2] (3.25ns)   --->   "%p_r_M_real_2 = load float* %data_IN_M_real_addr_2, align 4" [vhls_src/fft.cpp:83]   --->   Operation 99 'load' 'p_r_M_real_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 100 [1/2] (3.25ns)   --->   "%p_r_M_imag_2 = load float* %data_IN_M_imag_addr_2, align 4" [vhls_src/fft.cpp:83]   --->   Operation 100 'load' 'p_r_M_imag_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 101 [1/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i, %tmp_6_i_i" [vhls_src/fft.cpp:82]   --->   Operation 101 'fadd' 'Product_M_imag' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [5/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_2, %Product_M_real" [vhls_src/fft.cpp:83]   --->   Operation 102 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [5/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fadd float %p_r_M_real_2, %Product_M_real" [vhls_src/fft.cpp:84]   --->   Operation 103 'fadd' 'complex_M_real_writ_2' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 104 [4/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_2, %Product_M_real" [vhls_src/fft.cpp:83]   --->   Operation 104 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [5/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_2, %Product_M_imag" [vhls_src/fft.cpp:83]   --->   Operation 105 'fsub' 'complex_M_imag_writ' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [4/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fadd float %p_r_M_real_2, %Product_M_real" [vhls_src/fft.cpp:84]   --->   Operation 106 'fadd' 'complex_M_real_writ_2' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %Product_M_imag" [vhls_src/fft.cpp:84]   --->   Operation 107 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 108 [3/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_2, %Product_M_real" [vhls_src/fft.cpp:83]   --->   Operation 108 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [4/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_2, %Product_M_imag" [vhls_src/fft.cpp:83]   --->   Operation 109 'fsub' 'complex_M_imag_writ' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [3/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fadd float %p_r_M_real_2, %Product_M_real" [vhls_src/fft.cpp:84]   --->   Operation 110 'fadd' 'complex_M_real_writ_2' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 111 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %Product_M_imag" [vhls_src/fft.cpp:84]   --->   Operation 111 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 112 [2/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_2, %Product_M_real" [vhls_src/fft.cpp:83]   --->   Operation 112 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [3/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_2, %Product_M_imag" [vhls_src/fft.cpp:83]   --->   Operation 113 'fsub' 'complex_M_imag_writ' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 114 [2/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fadd float %p_r_M_real_2, %Product_M_real" [vhls_src/fft.cpp:84]   --->   Operation 114 'fadd' 'complex_M_real_writ_2' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 115 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %Product_M_imag" [vhls_src/fft.cpp:84]   --->   Operation 115 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 116 [1/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_2, %Product_M_real" [vhls_src/fft.cpp:83]   --->   Operation 116 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 117 [2/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_2, %Product_M_imag" [vhls_src/fft.cpp:83]   --->   Operation 117 'fsub' 'complex_M_imag_writ' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fadd float %p_r_M_real_2, %Product_M_real" [vhls_src/fft.cpp:84]   --->   Operation 118 'fadd' 'complex_M_real_writ_2' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 119 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %Product_M_imag" [vhls_src/fft.cpp:84]   --->   Operation 119 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 120 [1/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_2, %Product_M_imag" [vhls_src/fft.cpp:83]   --->   Operation 120 'fsub' 'complex_M_imag_writ' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 %sext_ln82_1" [vhls_src/fft.cpp:83]   --->   Operation 121 'getelementptr' 'data_OUT_M_real_add' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ, float* %data_OUT_M_real_add, align 4" [vhls_src/fft.cpp:83]   --->   Operation 122 'store' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 123 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %Product_M_imag" [vhls_src/fft.cpp:84]   --->   Operation 123 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 %sext_ln82_1" [vhls_src/fft.cpp:83]   --->   Operation 124 'getelementptr' 'data_OUT_M_imag_add' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ, float* %data_OUT_M_imag_add, align 4" [vhls_src/fft.cpp:83]   --->   Operation 125 'store' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_1 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 %sext_ln83" [vhls_src/fft.cpp:84]   --->   Operation 126 'getelementptr' 'data_OUT_M_real_add_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ_2, float* %data_OUT_M_real_add_1, align 4" [vhls_src/fft.cpp:84]   --->   Operation 127 'store' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [vhls_src/fft.cpp:77]   --->   Operation 128 'specloopname' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)" [vhls_src/fft.cpp:77]   --->   Operation 129 'specregionbegin' 'tmp' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:78]   --->   Operation 130 'specpipeline' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_1 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 %sext_ln83" [vhls_src/fft.cpp:84]   --->   Operation 131 'getelementptr' 'data_OUT_M_imag_add_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ_2, float* %data_OUT_M_imag_add_1, align 4" [vhls_src/fft.cpp:84]   --->   Operation 132 'store' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp)" [vhls_src/fft.cpp:92]   --->   Operation 133 'specregionend' 'empty_18' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "br label %1" [vhls_src/fft.cpp:77]   --->   Operation 134 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 22 <SV = 2> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "ret void" [vhls_src/fft.cpp:93]   --->   Operation 135 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FFT_stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pass_check]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ index_shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pass_shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_IN_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_IN_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ W_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pass_shift_read       (read             ) [ 00000000000000000000000]
index_shift_read      (read             ) [ 00000000000000000000000]
pass_check_read       (read             ) [ 00000000000000000000000]
FFT_stage_read        (read             ) [ 00000000000000000000000]
pass_shift_cast       (zext             ) [ 00111111111111111111110]
index_shift_cast      (zext             ) [ 00111111111111111111110]
FFT_stage_cast1       (zext             ) [ 00111111111111111111110]
trunc_ln85            (trunc            ) [ 00000000000000000000000]
add_ln85              (add              ) [ 00000000000000000000000]
zext_ln85             (zext             ) [ 00111111111111111111110]
trunc_ln87            (trunc            ) [ 00000000000000000000000]
add_ln87              (add              ) [ 00000000000000000000000]
zext_ln87             (zext             ) [ 00111111111111111111110]
br_ln77               (br               ) [ 01111111111111111111110]
butterfly_span_0      (phi              ) [ 00110000000000000000000]
butterfly_pass_0      (phi              ) [ 00110000000000000000000]
i_0                   (phi              ) [ 00100000000000000000000]
icmp_ln77             (icmp             ) [ 00111111111111111111110]
empty                 (speclooptripcount) [ 00000000000000000000000]
i                     (add              ) [ 01111111111111111111110]
br_ln77               (br               ) [ 00000000000000000000000]
shl_ln80              (shl              ) [ 00000000000000000000000]
Ulimit                (add              ) [ 00111111111110000000000]
icmp_ln85             (icmp             ) [ 00010000000000000000000]
icmp_ln87             (icmp             ) [ 00010000000000000000000]
index                 (shl              ) [ 00000000000000000000000]
Llimit                (add              ) [ 00000000000000000000000]
sext_ln82             (sext             ) [ 00000000000000000000000]
W_M_real_addr         (getelementptr    ) [ 00101000000000000000000]
W_M_imag_addr         (getelementptr    ) [ 00101000000000000000000]
sext_ln82_1           (sext             ) [ 00111111111111111111100]
data_IN_M_real_addr   (getelementptr    ) [ 00101000000000000000000]
data_IN_M_imag_addr   (getelementptr    ) [ 00101000000000000000000]
butterfly_span        (add              ) [ 00000000000000000000000]
butterfly_pass        (add              ) [ 00000000000000000000000]
butterfly_pass_1      (select           ) [ 00000000000000000000000]
select_ln85           (select           ) [ 01111111111111111111110]
butterfly_pass_2      (select           ) [ 01111111111111111111110]
p_r_M_real            (load             ) [ 00110111110000000000000]
p_r_M_imag            (load             ) [ 00110111110000000000000]
p_t_real              (load             ) [ 00110111110000000000000]
p_t_imag              (load             ) [ 00110111110000000000000]
tmp_i_i               (fmul             ) [ 00110000011111000000000]
tmp_3_i_i             (fmul             ) [ 00110000011111000000000]
tmp_5_i_i             (fmul             ) [ 00110000001111100000000]
tmp_6_i_i             (fmul             ) [ 00110000001111100000000]
sext_ln83             (sext             ) [ 00110000000001111111110]
data_IN_M_real_addr_2 (getelementptr    ) [ 00010000000001000000000]
data_IN_M_imag_addr_2 (getelementptr    ) [ 00010000000001000000000]
Product_M_real        (fsub             ) [ 00110000000000111110000]
p_r_M_real_2          (load             ) [ 00110000000000111110000]
p_r_M_imag_2          (load             ) [ 00110000000000111111000]
Product_M_imag        (fadd             ) [ 00110000000000011111000]
complex_M_real_writ   (fsub             ) [ 00010000000000000001000]
complex_M_real_writ_2 (fadd             ) [ 00110000000000000001100]
complex_M_imag_writ   (fsub             ) [ 00100000000000000000100]
data_OUT_M_real_add   (getelementptr    ) [ 00000000000000000000000]
store_ln83            (store            ) [ 00000000000000000000000]
complex_M_imag_writ_2 (fadd             ) [ 00110000000000000000110]
data_OUT_M_imag_add   (getelementptr    ) [ 00000000000000000000000]
store_ln83            (store            ) [ 00000000000000000000000]
data_OUT_M_real_add_1 (getelementptr    ) [ 00000000000000000000000]
store_ln84            (store            ) [ 00000000000000000000000]
specloopname_ln77     (specloopname     ) [ 00000000000000000000000]
tmp                   (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln78     (specpipeline     ) [ 00000000000000000000000]
data_OUT_M_imag_add_1 (getelementptr    ) [ 00000000000000000000000]
store_ln84            (store            ) [ 00000000000000000000000]
empty_18              (specregionend    ) [ 00000000000000000000000]
br_ln77               (br               ) [ 01111111111111111111110]
ret_ln93              (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FFT_stage">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_stage"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pass_check">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass_check"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="index_shift">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_shift"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pass_shift">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass_shift"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_IN_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_IN_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_OUT_M_real">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_OUT_M_imag">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_M_real">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_M_imag">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="pass_shift_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pass_shift_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="index_shift_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_shift_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="pass_check_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pass_check_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="FFT_stage_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FFT_stage_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="W_M_real_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_M_real_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="W_M_imag_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_IN_M_real_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="data_IN_M_imag_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_real/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_imag/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_t_real/3 p_r_M_real_2/12 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_t_imag/3 p_r_M_imag_2/12 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_IN_M_real_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_addr_2/12 "/>
</bind>
</comp>

<comp id="139" class="1004" name="data_IN_M_imag_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_addr_2/12 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_OUT_M_real_add_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="16"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_real_add/19 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/19 store_ln84/20 "/>
</bind>
</comp>

<comp id="161" class="1004" name="data_OUT_M_imag_add_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="17"/>
<pin id="165" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_imag_add/20 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/20 store_ln84/21 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_OUT_M_real_add_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="8"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_real_add_1/20 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_OUT_M_imag_add_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="9"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_imag_add_1/21 "/>
</bind>
</comp>

<comp id="190" class="1005" name="butterfly_span_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="butterfly_span_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="butterfly_span_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="butterfly_span_0/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="butterfly_pass_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="butterfly_pass_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="butterfly_pass_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="32" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="butterfly_pass_0/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="1"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="Product_M_real/9 Product_M_imag/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ/14 complex_M_imag_writ/15 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_real_writ_2/14 complex_M_imag_writ_2/15 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i/5 tmp_5_i_i/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3_i_i/5 tmp_6_i_i/6 "/>
</bind>
</comp>

<comp id="245" class="1005" name="reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ complex_M_imag_writ "/>
</bind>
</comp>

<comp id="251" class="1004" name="pass_shift_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pass_shift_cast/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="index_shift_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_shift_cast/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="FFT_stage_cast1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="FFT_stage_cast1/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln85_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln85_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln85_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln87_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln87_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="5" slack="0"/>
<pin id="284" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln87_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln77_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="shl_ln80_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="1"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln80/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="Ulimit_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ulimit/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln85_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="1"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln87_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="1"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="index_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="4" slack="2"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="index/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="Llimit_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="0" index="1" bw="6" slack="2"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Llimit/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sext_ln82_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln82_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="butterfly_span_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="butterfly_span/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="butterfly_pass_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="butterfly_pass/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="butterfly_pass_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_pass_1/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln85_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="butterfly_pass_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="32" slack="1"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_pass_2/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln83_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="10"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83/12 "/>
</bind>
</comp>

<comp id="383" class="1005" name="pass_shift_cast_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pass_shift_cast "/>
</bind>
</comp>

<comp id="388" class="1005" name="index_shift_cast_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="index_shift_cast "/>
</bind>
</comp>

<comp id="393" class="1005" name="FFT_stage_cast1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="2"/>
<pin id="395" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="FFT_stage_cast1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="zext_ln85_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln85 "/>
</bind>
</comp>

<comp id="403" class="1005" name="zext_ln87_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87 "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln77_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="412" class="1005" name="i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="417" class="1005" name="Ulimit_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ulimit "/>
</bind>
</comp>

<comp id="423" class="1005" name="icmp_ln85_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="429" class="1005" name="icmp_ln87_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="434" class="1005" name="W_M_real_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="W_M_real_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="W_M_imag_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="W_M_imag_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="sext_ln82_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="16"/>
<pin id="446" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="sext_ln82_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="data_IN_M_real_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="1"/>
<pin id="452" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="data_IN_M_imag_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="1"/>
<pin id="457" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_addr "/>
</bind>
</comp>

<comp id="460" class="1005" name="select_ln85_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85 "/>
</bind>
</comp>

<comp id="465" class="1005" name="butterfly_pass_2_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="butterfly_pass_2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="p_r_M_real_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="476" class="1005" name="p_r_M_imag_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="482" class="1005" name="p_t_real_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real "/>
</bind>
</comp>

<comp id="487" class="1005" name="p_t_imag_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_i_i_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_3_i_i_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_5_i_i_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_6_i_i_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i_i "/>
</bind>
</comp>

<comp id="512" class="1005" name="sext_ln83_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="8"/>
<pin id="514" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="sext_ln83 "/>
</bind>
</comp>

<comp id="518" class="1005" name="data_IN_M_real_addr_2_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="1"/>
<pin id="520" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_addr_2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="data_IN_M_imag_addr_2_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="1"/>
<pin id="525" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="528" class="1005" name="Product_M_real_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Product_M_real "/>
</bind>
</comp>

<comp id="534" class="1005" name="p_r_M_real_2_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="p_r_M_imag_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="2"/>
<pin id="542" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="Product_M_imag_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Product_M_imag "/>
</bind>
</comp>

<comp id="552" class="1005" name="complex_M_real_writ_2_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="2"/>
<pin id="554" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_2 "/>
</bind>
</comp>

<comp id="557" class="1005" name="complex_M_imag_writ_2_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="2"/>
<pin id="559" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="80" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="87" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="94" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="101" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="132" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="248"><net_src comp="229" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="254"><net_src comp="56" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="62" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="74" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="74" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="68" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="218" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="218" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="206" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="194" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="194" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="206" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="190" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="349"><net_src comp="190" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="202" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="40" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="345" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="202" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="357" pin="3"/><net_sink comp="371" pin=2"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="386"><net_src comp="251" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="391"><net_src comp="255" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="396"><net_src comp="259" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="401"><net_src comp="273" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="406"><net_src comp="287" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="411"><net_src comp="291" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="297" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="420"><net_src comp="308" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="426"><net_src comp="314" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="432"><net_src comp="319" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="437"><net_src comp="80" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="442"><net_src comp="87" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="447"><net_src comp="339" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="453"><net_src comp="94" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="458"><net_src comp="101" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="463"><net_src comp="364" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="468"><net_src comp="371" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="473"><net_src comp="108" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="479"><net_src comp="114" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="485"><net_src comp="120" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="490"><net_src comp="126" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="495"><net_src comp="237" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="500"><net_src comp="241" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="505"><net_src comp="237" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="510"><net_src comp="241" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="515"><net_src comp="378" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="521"><net_src comp="132" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="526"><net_src comp="139" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="531"><net_src comp="225" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="537"><net_src comp="120" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="543"><net_src comp="126" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="549"><net_src comp="225" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="555"><net_src comp="233" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="560"><net_src comp="233" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="168" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_OUT_M_real | {19 20 }
	Port: data_OUT_M_imag | {20 21 }
 - Input state : 
	Port: FFT0 : FFT_stage | {1 }
	Port: FFT0 : pass_check | {1 }
	Port: FFT0 : index_shift | {1 }
	Port: FFT0 : pass_shift | {1 }
	Port: FFT0 : data_IN_M_real | {3 4 12 13 }
	Port: FFT0 : data_IN_M_imag | {3 4 12 13 }
	Port: FFT0 : W_M_real | {3 4 }
	Port: FFT0 : W_M_imag | {3 4 }
  - Chain level:
	State 1
		add_ln85 : 1
		zext_ln85 : 2
		add_ln87 : 1
		zext_ln87 : 2
	State 2
		icmp_ln77 : 1
		i : 1
		br_ln77 : 2
		shl_ln80 : 1
		Ulimit : 2
		icmp_ln85 : 1
		icmp_ln87 : 1
	State 3
		sext_ln82 : 1
		W_M_real_addr : 2
		W_M_imag_addr : 2
		sext_ln82_1 : 1
		data_IN_M_real_addr : 2
		data_IN_M_imag_addr : 2
		p_r_M_real : 3
		p_r_M_imag : 3
		p_t_real : 3
		p_t_imag : 3
		butterfly_pass_1 : 1
		select_ln85 : 1
		butterfly_pass_2 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		data_IN_M_real_addr_2 : 1
		data_IN_M_imag_addr_2 : 1
		p_r_M_real_2 : 2
		p_r_M_imag_2 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln83 : 1
	State 20
		store_ln83 : 1
		store_ln84 : 1
	State 21
		store_ln84 : 1
		empty_18 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_225         |    2    |   205   |   390   |
|   fadd   |          grp_fu_229         |    2    |   205   |   390   |
|          |          grp_fu_233         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_237         |    3    |   143   |   321   |
|          |          grp_fu_241         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       shl_ln80_fu_303       |    0    |    0    |   101   |
|          |         index_fu_324        |    0    |    0    |   101   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln85_fu_267       |    0    |    0    |    15   |
|          |       add_ln87_fu_281       |    0    |    0    |    15   |
|          |           i_fu_297          |    0    |    0    |    15   |
|    add   |        Ulimit_fu_308        |    0    |    0    |    39   |
|          |        Llimit_fu_329        |    0    |    0    |    39   |
|          |    butterfly_span_fu_345    |    0    |    0    |    39   |
|          |    butterfly_pass_fu_351    |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |   butterfly_pass_1_fu_357   |    0    |    0    |    32   |
|  select  |      select_ln85_fu_364     |    0    |    0    |    32   |
|          |   butterfly_pass_2_fu_371   |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln77_fu_291      |    0    |    0    |    11   |
|   icmp   |       icmp_ln85_fu_314      |    0    |    0    |    18   |
|          |       icmp_ln87_fu_319      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |  pass_shift_read_read_fu_56 |    0    |    0    |    0    |
|   read   | index_shift_read_read_fu_62 |    0    |    0    |    0    |
|          |  pass_check_read_read_fu_68 |    0    |    0    |    0    |
|          |  FFT_stage_read_read_fu_74  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    pass_shift_cast_fu_251   |    0    |    0    |    0    |
|          |   index_shift_cast_fu_255   |    0    |    0    |    0    |
|   zext   |    FFT_stage_cast1_fu_259   |    0    |    0    |    0    |
|          |       zext_ln85_fu_273      |    0    |    0    |    0    |
|          |       zext_ln87_fu_287      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln85_fu_263      |    0    |    0    |    0    |
|          |      trunc_ln87_fu_277      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln82_fu_333      |    0    |    0    |    0    |
|   sext   |      sext_ln82_1_fu_339     |    0    |    0    |    0    |
|          |       sext_ln83_fu_378      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    12   |   901   |   2358  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   FFT_stage_cast1_reg_393   |   32   |
|    Product_M_imag_reg_546   |   32   |
|    Product_M_real_reg_528   |   32   |
|        Ulimit_reg_417       |   32   |
|    W_M_imag_addr_reg_439    |    4   |
|    W_M_real_addr_reg_434    |    4   |
|   butterfly_pass_0_reg_202  |   32   |
|   butterfly_pass_2_reg_465  |   32   |
|   butterfly_span_0_reg_190  |   32   |
|complex_M_imag_writ_2_reg_557|   32   |
|complex_M_real_writ_2_reg_552|   32   |
|data_IN_M_imag_addr_2_reg_523|    5   |
| data_IN_M_imag_addr_reg_455 |    5   |
|data_IN_M_real_addr_2_reg_518|    5   |
| data_IN_M_real_addr_reg_450 |    5   |
|         i_0_reg_214         |    5   |
|          i_reg_412          |    5   |
|      icmp_ln77_reg_408      |    1   |
|      icmp_ln85_reg_423      |    1   |
|      icmp_ln87_reg_429      |    1   |
|   index_shift_cast_reg_388  |   32   |
|     p_r_M_imag_2_reg_540    |   32   |
|      p_r_M_imag_reg_476     |   32   |
|     p_r_M_real_2_reg_534    |   32   |
|      p_r_M_real_reg_470     |   32   |
|       p_t_imag_reg_487      |   32   |
|       p_t_real_reg_482      |   32   |
|   pass_shift_cast_reg_383   |   32   |
|           reg_245           |   32   |
|     select_ln85_reg_460     |   32   |
|     sext_ln82_1_reg_444     |   64   |
|      sext_ln83_reg_512      |   64   |
|      tmp_3_i_i_reg_497      |   32   |
|      tmp_5_i_i_reg_502      |   32   |
|      tmp_6_i_i_reg_507      |   32   |
|       tmp_i_i_reg_492       |   32   |
|      zext_ln85_reg_398      |   32   |
|      zext_ln87_reg_403      |   32   |
+-----------------------------+--------+
|            Total            |   969  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_108    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_114    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_120    |  p0  |   4  |   5  |   20   ||    21   |
|     grp_access_fu_126    |  p0  |   4  |   5  |   20   ||    21   |
|     grp_access_fu_155    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_155    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_168    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_168    |  p1  |   2  |  32  |   64   ||    9    |
| butterfly_span_0_reg_190 |  p0  |   2  |  32  |   64   ||    9    |
| butterfly_pass_0_reg_202 |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_225        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_225        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_229        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_229        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_233        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_233        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_237        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_241        |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   844  ||  32.025 ||   186   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   901  |  2358  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   32   |    -   |   186  |
|  Register |    -   |    -   |   969  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   32   |  1870  |  2544  |
+-----------+--------+--------+--------+--------+
