LABRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY exa4_1 IS
PORT(A,B:IN STD_LOGIC;
C:OUT STD_LOGIC);
END xor4_1;
ARCHITECTURE fwm OF xor4_1
BEGIN 
C<=(NOT A AND B)+(NOT B AND A);
END
END fwm;