
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000155e4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001418  080157c8  080157c8  000257c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016be0  08016be0  00032088  2**0
                  CONTENTS
  4 .ARM          00000000  08016be0  08016be0  00032088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08016be0  08016be0  00032088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016be0  08016be0  00026be0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016be4  08016be4  00026be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00002088  20000000  08016be8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bf8  20002088  08018c70  00032088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002c80  08018c70  00032c80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00032088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004a36b  00000000  00000000  000320b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007e3f  00000000  00000000  0007c423  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000023a8  00000000  00000000  00084268  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f38  00000000  00000000  00086610  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035c12  00000000  00000000  00088548  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000303fa  00000000  00000000  000be15a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00126c0c  00000000  00000000  000ee554  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00215160  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009d2c  00000000  00000000  002151dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20002088 	.word	0x20002088
 80001fc:	00000000 	.word	0x00000000
 8000200:	080157ac 	.word	0x080157ac

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000208c 	.word	0x2000208c
 800021c:	080157ac 	.word	0x080157ac

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eSystemState pMenu)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2b0f      	cmp	r3, #15
 8000ce6:	d000      	beq.n	8000cea <BiasMenu_DrawMenu+0x12>
		case Bias_Menu_State:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000ce8:	e002      	b.n	8000cf0 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000cea:	f000 f805 	bl	8000cf8 <BiasMenu_DrawMainMenu>
			break;
 8000cee:	bf00      	nop

	}
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->BIAS", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8000cfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d02:	9301      	str	r3, [sp, #4]
 8000d04:	2302      	movs	r3, #2
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2300      	movs	r3, #0
 8000d0a:	220a      	movs	r2, #10
 8000d0c:	210a      	movs	r1, #10
 8000d0e:	4814      	ldr	r0, [pc, #80]	; (8000d60 <BiasMenu_DrawMainMenu+0x68>)
 8000d10:	f00f fdea 	bl	80108e8 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8000d14:	f000 f8a0 	bl	8000e58 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("POS", 15,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8000d18:	f240 23fd 	movw	r3, #765	; 0x2fd
 8000d1c:	9301      	str	r3, [sp, #4]
 8000d1e:	2302      	movs	r3, #2
 8000d20:	9300      	str	r3, [sp, #0]
 8000d22:	2300      	movs	r3, #0
 8000d24:	22d2      	movs	r2, #210	; 0xd2
 8000d26:	210f      	movs	r1, #15
 8000d28:	480e      	ldr	r0, [pc, #56]	; (8000d64 <BiasMenu_DrawMainMenu+0x6c>)
 8000d2a:	f00f fddd 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("NEG", 97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8000d2e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8000d32:	9301      	str	r3, [sp, #4]
 8000d34:	2302      	movs	r3, #2
 8000d36:	9300      	str	r3, [sp, #0]
 8000d38:	2300      	movs	r3, #0
 8000d3a:	22d2      	movs	r2, #210	; 0xd2
 8000d3c:	2161      	movs	r1, #97	; 0x61
 8000d3e:	480a      	ldr	r0, [pc, #40]	; (8000d68 <BiasMenu_DrawMainMenu+0x70>)
 8000d40:	f00f fdd2 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GND",  190, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8000d44:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	2300      	movs	r3, #0
 8000d50:	22d2      	movs	r2, #210	; 0xd2
 8000d52:	21be      	movs	r1, #190	; 0xbe
 8000d54:	4805      	ldr	r0, [pc, #20]	; (8000d6c <BiasMenu_DrawMainMenu+0x74>)
 8000d56:	f00f fdc7 	bl	80108e8 <ILI9341_Draw_Text>

}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	080157c8 	.word	0x080157c8
 8000d64:	080157d4 	.word	0x080157d4
 8000d68:	080157d8 	.word	0x080157d8
 8000d6c:	080157dc 	.word	0x080157dc

08000d70 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000d74:	f00f fdf9 	bl	801096a <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000d78:	2003      	movs	r0, #3
 8000d7a:	f010 fa4f 	bl	801121c <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000d7e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d82:	f010 f831 	bl	8010de8 <ILI9341_Fill_Screen>

}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Initialising", 10, 10, NORMAL_TEXT_FGCOLOUR, 1, NORMAL_TEXT_BGCOLOUR);
 8000d92:	2300      	movs	r3, #0
 8000d94:	9301      	str	r3, [sp, #4]
 8000d96:	2301      	movs	r3, #1
 8000d98:	9300      	str	r3, [sp, #0]
 8000d9a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000d9e:	220a      	movs	r2, #10
 8000da0:	210a      	movs	r1, #10
 8000da2:	4806      	ldr	r0, [pc, #24]	; (8000dbc <DM_PostInit+0x30>)
 8000da4:	f00f fda0 	bl	80108e8 <ILI9341_Draw_Text>
	HAL_Delay(500);
 8000da8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dac:	f008 f8ee 	bl	8008f8c <HAL_Delay>

	DM_RefreshScreen();
 8000db0:	f000 fd38 	bl	8001824 <DM_RefreshScreen>
	#ifdef EVENT_MENU_DEBUG
		  printf("Init Completed\n");
	#endif


}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	080157e0 	.word	0x080157e0

08000dc0 <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0

	eSystemState tempState = EM_GetSystemState();
 8000dc6:	f003 fe43 	bl	8004a50 <EM_GetSystemState>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	71fb      	strb	r3, [r7, #7]
	switch(tempState)
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	2b0f      	cmp	r3, #15
 8000dd2:	d83c      	bhi.n	8000e4e <DM_UpdateDisplay+0x8e>
 8000dd4:	a201      	add	r2, pc, #4	; (adr r2, 8000ddc <DM_UpdateDisplay+0x1c>)
 8000dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dda:	bf00      	nop
 8000ddc:	08000e1d 	.word	0x08000e1d
 8000de0:	08000e1d 	.word	0x08000e1d
 8000de4:	08000e1d 	.word	0x08000e1d
 8000de8:	08000e27 	.word	0x08000e27
 8000dec:	08000e27 	.word	0x08000e27
 8000df0:	08000e27 	.word	0x08000e27
 8000df4:	08000e31 	.word	0x08000e31
 8000df8:	08000e31 	.word	0x08000e31
 8000dfc:	08000e31 	.word	0x08000e31
 8000e00:	08000e4f 	.word	0x08000e4f
 8000e04:	08000e3b 	.word	0x08000e3b
 8000e08:	08000e3b 	.word	0x08000e3b
 8000e0c:	08000e3b 	.word	0x08000e3b
 8000e10:	08000e3b 	.word	0x08000e3b
 8000e14:	08000e3b 	.word	0x08000e3b
 8000e18:	08000e45 	.word	0x08000e45
	{
		case Toplevel_Main_Menu_State:
		case Toplevel_Output_Menu_State:
		case Toplevel_Input_Menu_State:
			ToplevelMenu_DrawMenu(tempState);
 8000e1c:	79fb      	ldrb	r3, [r7, #7]
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f003 f82e 	bl	8003e80 <ToplevelMenu_DrawMenu>
			break;
 8000e24:	e014      	b.n	8000e50 <DM_UpdateDisplay+0x90>

		case Func_Main_Menu_State:
		case Func_Signal_Menu_State:
		case Func_Aux_Menu_State:
			FuncMenu_DrawMenu(tempState);
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f002 fa7b 	bl	8003324 <FuncMenu_DrawMenu>
			break;
 8000e2e:	e00f      	b.n	8000e50 <DM_UpdateDisplay+0x90>

		case Gain_Main_Menu_State:
		case Gain_Signal_Menu_State:
		case Gain_Aux_Menu_State:
			GainMenu_DrawMenu(tempState);
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f002 ff4a 	bl	8003ccc <GainMenu_DrawMenu>
			break;
 8000e38:	e00a      	b.n	8000e50 <DM_UpdateDisplay+0x90>
		case Freq_Main_Menu_State:
		case Freq_Preset_Menu_State:
		case Freq_Adjust_Menu_State:
		case Freq_Sweep_Menu_State:
		case Freq_Prescaler_Menu_State:
			FreqMenu_DrawMenu(tempState);
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 fd55 	bl	80018ec <FreqMenu_DrawMenu>
			break;
 8000e42:	e005      	b.n	8000e50 <DM_UpdateDisplay+0x90>

		case Bias_Menu_State:
			BiasMenu_DrawMenu(tempState);
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	4618      	mov	r0, r3
 8000e48:	f7ff ff46 	bl	8000cd8 <BiasMenu_DrawMenu>
			break;
 8000e4c:	e000      	b.n	8000e50 <DM_UpdateDisplay+0x90>

		default:
			break;
 8000e4e:	bf00      	nop
		ILI9341_Draw_Text(encoder_value, 220, 20, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	#endif //ENCODER_DEBUG



}
 8000e50:	bf00      	nop
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0

	_DisplayOutputSignalHertz(140, 45);
 8000e5c:	212d      	movs	r1, #45	; 0x2d
 8000e5e:	208c      	movs	r0, #140	; 0x8c
 8000e60:	f000 f95c 	bl	800111c <_DisplayOutputSignalHertz>
	_DisplayOutputSignalVpp(175, 70);
 8000e64:	2146      	movs	r1, #70	; 0x46
 8000e66:	20af      	movs	r0, #175	; 0xaf
 8000e68:	f000 fa1c 	bl	80012a4 <_DisplayOutputSignalVpp>
	_DisplayOutputSignalDecibels(138, 95);
 8000e6c:	215f      	movs	r1, #95	; 0x5f
 8000e6e:	208a      	movs	r0, #138	; 0x8a
 8000e70:	f000 fa76 	bl	8001360 <_DisplayOutputSignalDecibels>
	_DisplayOutputSignalOffset(161, 120);
 8000e74:	2178      	movs	r1, #120	; 0x78
 8000e76:	20a1      	movs	r0, #161	; 0xa1
 8000e78:	f000 fae6 	bl	8001448 <_DisplayOutputSignalOffset>
	_DisplayOutputWaveformIcons(80, 160, 245, 160);
 8000e7c:	23a0      	movs	r3, #160	; 0xa0
 8000e7e:	22f5      	movs	r2, #245	; 0xf5
 8000e80:	21a0      	movs	r1, #160	; 0xa0
 8000e82:	2050      	movs	r0, #80	; 0x50
 8000e84:	f000 fb80 	bl	8001588 <_DisplayOutputWaveformIcons>

	DM_DisplayInputTriggerStatus();
 8000e88:	f000 f806 	bl	8000e98 <DM_DisplayInputTriggerStatus>
	DM_DisplayInputTriggerTimerHertz(200, 17);
 8000e8c:	2111      	movs	r1, #17
 8000e8e:	20c8      	movs	r0, #200	; 0xc8
 8000e90:	f000 f888 	bl	8000fa4 <DM_DisplayInputTriggerTimerHertz>

}
 8000e94:	bf00      	nop
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <DM_DisplayInputTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayInputTriggerStatus()
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af02      	add	r7, sp, #8

	uint16_t text_x_pos = 240;
 8000e9e:	23f0      	movs	r3, #240	; 0xf0
 8000ea0:	80fb      	strh	r3, [r7, #6]
	uint16_t text_y_pos = 1;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	80bb      	strh	r3, [r7, #4]
	// eTriggerInputMode
	switch(IT_GetActiveTriggerMode())
 8000ea6:	f005 fc01 	bl	80066ac <IT_GetActiveTriggerMode>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d027      	beq.n	8000f00 <DM_DisplayInputTriggerStatus+0x68>
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d048      	beq.n	8000f46 <DM_DisplayInputTriggerStatus+0xae>
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d000      	beq.n	8000eba <DM_DisplayInputTriggerStatus+0x22>
			else
				ILI9341_Draw_Text("T:ADC ", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
			break;

	}
}
 8000eb8:	e068      	b.n	8000f8c <DM_DisplayInputTriggerStatus+0xf4>
			if(IT_GetTriggerStatus())
 8000eba:	f005 fc13 	bl	80066e4 <IT_GetTriggerStatus>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d00e      	beq.n	8000ee2 <DM_DisplayInputTriggerStatus+0x4a>
				ILI9341_Draw_Text("T:TIM ", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_FGCOLOUR , text_size, HIGHLIGHT_TEXT_BGCOLOUR);
 8000ec4:	4b33      	ldr	r3, [pc, #204]	; (8000f94 <DM_DisplayInputTriggerStatus+0xfc>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	88b8      	ldrh	r0, [r7, #4]
 8000ecc:	88f9      	ldrh	r1, [r7, #6]
 8000ece:	f644 42f6 	movw	r2, #19702	; 0x4cf6
 8000ed2:	9201      	str	r2, [sp, #4]
 8000ed4:	9300      	str	r3, [sp, #0]
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	4602      	mov	r2, r0
 8000eda:	482f      	ldr	r0, [pc, #188]	; (8000f98 <DM_DisplayInputTriggerStatus+0x100>)
 8000edc:	f00f fd04 	bl	80108e8 <ILI9341_Draw_Text>
			break;
 8000ee0:	e054      	b.n	8000f8c <DM_DisplayInputTriggerStatus+0xf4>
				ILI9341_Draw_Text("T:TIM ", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
 8000ee2:	4b2c      	ldr	r3, [pc, #176]	; (8000f94 <DM_DisplayInputTriggerStatus+0xfc>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	88b8      	ldrh	r0, [r7, #4]
 8000eea:	88f9      	ldrh	r1, [r7, #6]
 8000eec:	2200      	movs	r2, #0
 8000eee:	9201      	str	r2, [sp, #4]
 8000ef0:	9300      	str	r3, [sp, #0]
 8000ef2:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	4827      	ldr	r0, [pc, #156]	; (8000f98 <DM_DisplayInputTriggerStatus+0x100>)
 8000efa:	f00f fcf5 	bl	80108e8 <ILI9341_Draw_Text>
			break;
 8000efe:	e045      	b.n	8000f8c <DM_DisplayInputTriggerStatus+0xf4>
			if(IT_GetTriggerStatus())
 8000f00:	f005 fbf0 	bl	80066e4 <IT_GetTriggerStatus>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d00e      	beq.n	8000f28 <DM_DisplayInputTriggerStatus+0x90>
				ILI9341_Draw_Text("T:COMP", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_FGCOLOUR , text_size, HIGHLIGHT_TEXT_BGCOLOUR);
 8000f0a:	4b22      	ldr	r3, [pc, #136]	; (8000f94 <DM_DisplayInputTriggerStatus+0xfc>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	88b8      	ldrh	r0, [r7, #4]
 8000f12:	88f9      	ldrh	r1, [r7, #6]
 8000f14:	f644 42f6 	movw	r2, #19702	; 0x4cf6
 8000f18:	9201      	str	r2, [sp, #4]
 8000f1a:	9300      	str	r3, [sp, #0]
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	4602      	mov	r2, r0
 8000f20:	481e      	ldr	r0, [pc, #120]	; (8000f9c <DM_DisplayInputTriggerStatus+0x104>)
 8000f22:	f00f fce1 	bl	80108e8 <ILI9341_Draw_Text>
			break;
 8000f26:	e031      	b.n	8000f8c <DM_DisplayInputTriggerStatus+0xf4>
				ILI9341_Draw_Text("T:COMP", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
 8000f28:	4b1a      	ldr	r3, [pc, #104]	; (8000f94 <DM_DisplayInputTriggerStatus+0xfc>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	88b8      	ldrh	r0, [r7, #4]
 8000f30:	88f9      	ldrh	r1, [r7, #6]
 8000f32:	2200      	movs	r2, #0
 8000f34:	9201      	str	r2, [sp, #4]
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	4817      	ldr	r0, [pc, #92]	; (8000f9c <DM_DisplayInputTriggerStatus+0x104>)
 8000f40:	f00f fcd2 	bl	80108e8 <ILI9341_Draw_Text>
			break;
 8000f44:	e022      	b.n	8000f8c <DM_DisplayInputTriggerStatus+0xf4>
			if(IT_GetTriggerStatus())
 8000f46:	f005 fbcd 	bl	80066e4 <IT_GetTriggerStatus>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d00e      	beq.n	8000f6e <DM_DisplayInputTriggerStatus+0xd6>
				ILI9341_Draw_Text("T:ADC ", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_FGCOLOUR , text_size, HIGHLIGHT_TEXT_BGCOLOUR);
 8000f50:	4b10      	ldr	r3, [pc, #64]	; (8000f94 <DM_DisplayInputTriggerStatus+0xfc>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	b29b      	uxth	r3, r3
 8000f56:	88b8      	ldrh	r0, [r7, #4]
 8000f58:	88f9      	ldrh	r1, [r7, #6]
 8000f5a:	f644 42f6 	movw	r2, #19702	; 0x4cf6
 8000f5e:	9201      	str	r2, [sp, #4]
 8000f60:	9300      	str	r3, [sp, #0]
 8000f62:	2300      	movs	r3, #0
 8000f64:	4602      	mov	r2, r0
 8000f66:	480e      	ldr	r0, [pc, #56]	; (8000fa0 <DM_DisplayInputTriggerStatus+0x108>)
 8000f68:	f00f fcbe 	bl	80108e8 <ILI9341_Draw_Text>
			break;
 8000f6c:	e00d      	b.n	8000f8a <DM_DisplayInputTriggerStatus+0xf2>
				ILI9341_Draw_Text("T:ADC ", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
 8000f6e:	4b09      	ldr	r3, [pc, #36]	; (8000f94 <DM_DisplayInputTriggerStatus+0xfc>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	b29b      	uxth	r3, r3
 8000f74:	88b8      	ldrh	r0, [r7, #4]
 8000f76:	88f9      	ldrh	r1, [r7, #6]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	9201      	str	r2, [sp, #4]
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8000f82:	4602      	mov	r2, r0
 8000f84:	4806      	ldr	r0, [pc, #24]	; (8000fa0 <DM_DisplayInputTriggerStatus+0x108>)
 8000f86:	f00f fcaf 	bl	80108e8 <ILI9341_Draw_Text>
			break;
 8000f8a:	bf00      	nop
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000000 	.word	0x20000000
 8000f98:	080157f0 	.word	0x080157f0
 8000f9c:	080157f8 	.word	0x080157f8
 8000fa0:	08015800 	.word	0x08015800

08000fa4 <DM_DisplayInputTriggerTimerHertz>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayInputTriggerTimerHertz(uint16_t xpos, uint16_t ypos)
{
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b089      	sub	sp, #36	; 0x24
 8000fa8:	af02      	add	r7, sp, #8
 8000faa:	4603      	mov	r3, r0
 8000fac:	460a      	mov	r2, r1
 8000fae:	80fb      	strh	r3, [r7, #6]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	80bb      	strh	r3, [r7, #4]
	if(IT_GetTriggerStatus())
 8000fb4:	f005 fb96 	bl	80066e4 <IT_GetTriggerStatus>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	f000 808e 	beq.w	80010dc <DM_DisplayInputTriggerTimerHertz+0x138>
	{
		char avg_freq_count_hertz[13] = {};
 8000fc0:	f107 0308 	add.w	r3, r7, #8
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	731a      	strb	r2, [r3, #12]

		if(IT_GetAverageFreqCountHertz() < 1000)
 8000fce:	f005 fb5f 	bl	8006690 <IT_GetAverageFreqCountHertz>
 8000fd2:	eeb0 7a40 	vmov.f32	s14, s0
 8000fd6:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8001100 <DM_DisplayInputTriggerTimerHertz+0x15c>
 8000fda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe2:	d511      	bpl.n	8001008 <DM_DisplayInputTriggerTimerHertz+0x64>
		{
			snprintf(avg_freq_count_hertz, sizeof(avg_freq_count_hertz), "%7.1f Hz", IT_GetAverageFreqCountHertz());
 8000fe4:	f005 fb54 	bl	8006690 <IT_GetAverageFreqCountHertz>
 8000fe8:	ee10 3a10 	vmov	r3, s0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff fad3 	bl	8000598 <__aeabi_f2d>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	460c      	mov	r4, r1
 8000ff6:	f107 0008 	add.w	r0, r7, #8
 8000ffa:	e9cd 3400 	strd	r3, r4, [sp]
 8000ffe:	4a41      	ldr	r2, [pc, #260]	; (8001104 <DM_DisplayInputTriggerTimerHertz+0x160>)
 8001000:	210d      	movs	r1, #13
 8001002:	f011 f82d 	bl	8012060 <sniprintf>
 8001006:	e059      	b.n	80010bc <DM_DisplayInputTriggerTimerHertz+0x118>
		}
		else if(IT_GetAverageFreqCountHertz() < 10000)
 8001008:	f005 fb42 	bl	8006690 <IT_GetAverageFreqCountHertz>
 800100c:	eeb0 7a40 	vmov.f32	s14, s0
 8001010:	eddf 7a3d 	vldr	s15, [pc, #244]	; 8001108 <DM_DisplayInputTriggerTimerHertz+0x164>
 8001014:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101c:	d516      	bpl.n	800104c <DM_DisplayInputTriggerTimerHertz+0xa8>
		{
			snprintf(avg_freq_count_hertz, sizeof(avg_freq_count_hertz), "%6.1f KHz", IT_GetAverageFreqCountHertz() / 1000);
 800101e:	f005 fb37 	bl	8006690 <IT_GetAverageFreqCountHertz>
 8001022:	eeb0 7a40 	vmov.f32	s14, s0
 8001026:	eddf 7a36 	vldr	s15, [pc, #216]	; 8001100 <DM_DisplayInputTriggerTimerHertz+0x15c>
 800102a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800102e:	ee16 0a90 	vmov	r0, s13
 8001032:	f7ff fab1 	bl	8000598 <__aeabi_f2d>
 8001036:	4603      	mov	r3, r0
 8001038:	460c      	mov	r4, r1
 800103a:	f107 0008 	add.w	r0, r7, #8
 800103e:	e9cd 3400 	strd	r3, r4, [sp]
 8001042:	4a32      	ldr	r2, [pc, #200]	; (800110c <DM_DisplayInputTriggerTimerHertz+0x168>)
 8001044:	210d      	movs	r1, #13
 8001046:	f011 f80b 	bl	8012060 <sniprintf>
 800104a:	e037      	b.n	80010bc <DM_DisplayInputTriggerTimerHertz+0x118>
		}
		else if(IT_GetAverageFreqCountHertz() < 100000)
 800104c:	f005 fb20 	bl	8006690 <IT_GetAverageFreqCountHertz>
 8001050:	eeb0 7a40 	vmov.f32	s14, s0
 8001054:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8001110 <DM_DisplayInputTriggerTimerHertz+0x16c>
 8001058:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800105c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001060:	d516      	bpl.n	8001090 <DM_DisplayInputTriggerTimerHertz+0xec>
		{
			snprintf(avg_freq_count_hertz, sizeof(avg_freq_count_hertz), "%6.1f KHz", IT_GetAverageFreqCountHertz()  / 1000);
 8001062:	f005 fb15 	bl	8006690 <IT_GetAverageFreqCountHertz>
 8001066:	eeb0 7a40 	vmov.f32	s14, s0
 800106a:	eddf 7a25 	vldr	s15, [pc, #148]	; 8001100 <DM_DisplayInputTriggerTimerHertz+0x15c>
 800106e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001072:	ee16 0a90 	vmov	r0, s13
 8001076:	f7ff fa8f 	bl	8000598 <__aeabi_f2d>
 800107a:	4603      	mov	r3, r0
 800107c:	460c      	mov	r4, r1
 800107e:	f107 0008 	add.w	r0, r7, #8
 8001082:	e9cd 3400 	strd	r3, r4, [sp]
 8001086:	4a21      	ldr	r2, [pc, #132]	; (800110c <DM_DisplayInputTriggerTimerHertz+0x168>)
 8001088:	210d      	movs	r1, #13
 800108a:	f010 ffe9 	bl	8012060 <sniprintf>
 800108e:	e015      	b.n	80010bc <DM_DisplayInputTriggerTimerHertz+0x118>
		}
		else
		{
			snprintf(avg_freq_count_hertz, sizeof(avg_freq_count_hertz), "%6.1f KHz", IT_GetAverageFreqCountHertz()  / 1000);
 8001090:	f005 fafe 	bl	8006690 <IT_GetAverageFreqCountHertz>
 8001094:	eeb0 7a40 	vmov.f32	s14, s0
 8001098:	eddf 7a19 	vldr	s15, [pc, #100]	; 8001100 <DM_DisplayInputTriggerTimerHertz+0x15c>
 800109c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80010a0:	ee16 0a90 	vmov	r0, s13
 80010a4:	f7ff fa78 	bl	8000598 <__aeabi_f2d>
 80010a8:	4603      	mov	r3, r0
 80010aa:	460c      	mov	r4, r1
 80010ac:	f107 0008 	add.w	r0, r7, #8
 80010b0:	e9cd 3400 	strd	r3, r4, [sp]
 80010b4:	4a15      	ldr	r2, [pc, #84]	; (800110c <DM_DisplayInputTriggerTimerHertz+0x168>)
 80010b6:	210d      	movs	r1, #13
 80010b8:	f010 ffd2 	bl	8012060 <sniprintf>
		}

		ILI9341_Draw_Text(avg_freq_count_hertz, xpos, ypos, NORMAL_TEXT_FGCOLOUR , text_size, NORMAL_TEXT_BGCOLOUR);
 80010bc:	4b15      	ldr	r3, [pc, #84]	; (8001114 <DM_DisplayInputTriggerTimerHertz+0x170>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	88bc      	ldrh	r4, [r7, #4]
 80010c4:	88f9      	ldrh	r1, [r7, #6]
 80010c6:	f107 0008 	add.w	r0, r7, #8
 80010ca:	2200      	movs	r2, #0
 80010cc:	9201      	str	r2, [sp, #4]
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010d4:	4622      	mov	r2, r4
 80010d6:	f00f fc07 	bl	80108e8 <ILI9341_Draw_Text>
	}
	else
	{
		ILI9341_Draw_Text("                   ", xpos, ypos, NORMAL_TEXT_FGCOLOUR , text_size, NORMAL_TEXT_BGCOLOUR);
	}
}
 80010da:	e00d      	b.n	80010f8 <DM_DisplayInputTriggerTimerHertz+0x154>
		ILI9341_Draw_Text("                   ", xpos, ypos, NORMAL_TEXT_FGCOLOUR , text_size, NORMAL_TEXT_BGCOLOUR);
 80010dc:	4b0d      	ldr	r3, [pc, #52]	; (8001114 <DM_DisplayInputTriggerTimerHertz+0x170>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	88b8      	ldrh	r0, [r7, #4]
 80010e4:	88f9      	ldrh	r1, [r7, #6]
 80010e6:	2200      	movs	r2, #0
 80010e8:	9201      	str	r2, [sp, #4]
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010f0:	4602      	mov	r2, r0
 80010f2:	4809      	ldr	r0, [pc, #36]	; (8001118 <DM_DisplayInputTriggerTimerHertz+0x174>)
 80010f4:	f00f fbf8 	bl	80108e8 <ILI9341_Draw_Text>
}
 80010f8:	bf00      	nop
 80010fa:	371c      	adds	r7, #28
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd90      	pop	{r4, r7, pc}
 8001100:	447a0000 	.word	0x447a0000
 8001104:	08015808 	.word	0x08015808
 8001108:	461c4000 	.word	0x461c4000
 800110c:	08015814 	.word	0x08015814
 8001110:	47c35000 	.word	0x47c35000
 8001114:	20000000 	.word	0x20000000
 8001118:	08015820 	.word	0x08015820

0800111c <_DisplayOutputSignalHertz>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayOutputSignalHertz(uint16_t xpos, uint16_t ypos)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af02      	add	r7, sp, #8
 8001122:	4603      	mov	r3, r0
 8001124:	460a      	mov	r2, r1
 8001126:	80fb      	strh	r3, [r7, #6]
 8001128:	4613      	mov	r3, r2
 800112a:	80bb      	strh	r3, [r7, #4]


	// draw row header
	ILI9341_Draw_Text("FREQ   ....", 2, ypos , NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800112c:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <_DisplayOutputSignalHertz+0x4c>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	b29b      	uxth	r3, r3
 8001132:	88b9      	ldrh	r1, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	9201      	str	r2, [sp, #4]
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800113e:	460a      	mov	r2, r1
 8001140:	2102      	movs	r1, #2
 8001142:	480a      	ldr	r0, [pc, #40]	; (800116c <_DisplayOutputSignalHertz+0x50>)
 8001144:	f00f fbd0 	bl	80108e8 <ILI9341_Draw_Text>

	// display output in hertz
	DM_DrawGenericHertzValue(xpos, ypos, SM_GetOutputInHertz());
 8001148:	f005 fe94 	bl	8006e74 <SM_GetOutputInHertz>
 800114c:	eef0 7a40 	vmov.f32	s15, s0
 8001150:	88ba      	ldrh	r2, [r7, #4]
 8001152:	88fb      	ldrh	r3, [r7, #6]
 8001154:	eeb0 0a67 	vmov.f32	s0, s15
 8001158:	4611      	mov	r1, r2
 800115a:	4618      	mov	r0, r3
 800115c:	f000 f808 	bl	8001170 <DM_DrawGenericHertzValue>
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20000000 	.word	0x20000000
 800116c:	08015834 	.word	0x08015834

08001170 <DM_DrawGenericHertzValue>:

void DM_DrawGenericHertzValue(uint16_t xpos, uint16_t ypos, float output_hertz_value)
{
 8001170:	b590      	push	{r4, r7, lr}
 8001172:	b08b      	sub	sp, #44	; 0x2c
 8001174:	af02      	add	r7, sp, #8
 8001176:	4603      	mov	r3, r0
 8001178:	460a      	mov	r2, r1
 800117a:	ed87 0a00 	vstr	s0, [r7]
 800117e:	80fb      	strh	r3, [r7, #6]
 8001180:	4613      	mov	r3, r2
 8001182:	80bb      	strh	r3, [r7, #4]
	char out_hertz[20] = "";
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	f107 0310 	add.w	r3, r7, #16
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]
	if(output_hertz_value < 1000)
 8001196:	edd7 7a00 	vldr	s15, [r7]
 800119a:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800128c <DM_DrawGenericHertzValue+0x11c>
 800119e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a6:	d50d      	bpl.n	80011c4 <DM_DrawGenericHertzValue+0x54>
	{
		snprintf(out_hertz, sizeof(out_hertz), " %7.2f  Hz ", output_hertz_value);
 80011a8:	6838      	ldr	r0, [r7, #0]
 80011aa:	f7ff f9f5 	bl	8000598 <__aeabi_f2d>
 80011ae:	4603      	mov	r3, r0
 80011b0:	460c      	mov	r4, r1
 80011b2:	f107 000c 	add.w	r0, r7, #12
 80011b6:	e9cd 3400 	strd	r3, r4, [sp]
 80011ba:	4a35      	ldr	r2, [pc, #212]	; (8001290 <DM_DrawGenericHertzValue+0x120>)
 80011bc:	2114      	movs	r1, #20
 80011be:	f010 ff4f 	bl	8012060 <sniprintf>
 80011c2:	e04f      	b.n	8001264 <DM_DrawGenericHertzValue+0xf4>
	}
	else if(output_hertz_value < 10000)
 80011c4:	edd7 7a00 	vldr	s15, [r7]
 80011c8:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001294 <DM_DrawGenericHertzValue+0x124>
 80011cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d4:	d514      	bpl.n	8001200 <DM_DrawGenericHertzValue+0x90>
	{
		snprintf(out_hertz, sizeof(out_hertz), " %7.2f  KHz ", output_hertz_value /1000);
 80011d6:	edd7 7a00 	vldr	s15, [r7]
 80011da:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800128c <DM_DrawGenericHertzValue+0x11c>
 80011de:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011e2:	ee16 0a90 	vmov	r0, s13
 80011e6:	f7ff f9d7 	bl	8000598 <__aeabi_f2d>
 80011ea:	4603      	mov	r3, r0
 80011ec:	460c      	mov	r4, r1
 80011ee:	f107 000c 	add.w	r0, r7, #12
 80011f2:	e9cd 3400 	strd	r3, r4, [sp]
 80011f6:	4a28      	ldr	r2, [pc, #160]	; (8001298 <DM_DrawGenericHertzValue+0x128>)
 80011f8:	2114      	movs	r1, #20
 80011fa:	f010 ff31 	bl	8012060 <sniprintf>
 80011fe:	e031      	b.n	8001264 <DM_DrawGenericHertzValue+0xf4>
	}
	else if(output_hertz_value < 100000)
 8001200:	edd7 7a00 	vldr	s15, [r7]
 8001204:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800129c <DM_DrawGenericHertzValue+0x12c>
 8001208:	eef4 7ac7 	vcmpe.f32	s15, s14
 800120c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001210:	d514      	bpl.n	800123c <DM_DrawGenericHertzValue+0xcc>
	{
		snprintf(out_hertz, sizeof(out_hertz), " %7.2f  KHz ", output_hertz_value /1000);
 8001212:	edd7 7a00 	vldr	s15, [r7]
 8001216:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800128c <DM_DrawGenericHertzValue+0x11c>
 800121a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800121e:	ee16 0a90 	vmov	r0, s13
 8001222:	f7ff f9b9 	bl	8000598 <__aeabi_f2d>
 8001226:	4603      	mov	r3, r0
 8001228:	460c      	mov	r4, r1
 800122a:	f107 000c 	add.w	r0, r7, #12
 800122e:	e9cd 3400 	strd	r3, r4, [sp]
 8001232:	4a19      	ldr	r2, [pc, #100]	; (8001298 <DM_DrawGenericHertzValue+0x128>)
 8001234:	2114      	movs	r1, #20
 8001236:	f010 ff13 	bl	8012060 <sniprintf>
 800123a:	e013      	b.n	8001264 <DM_DrawGenericHertzValue+0xf4>
	}
	else
	{
		snprintf(out_hertz, sizeof(out_hertz), " %7.2f  KHz ", output_hertz_value /1000);
 800123c:	edd7 7a00 	vldr	s15, [r7]
 8001240:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800128c <DM_DrawGenericHertzValue+0x11c>
 8001244:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001248:	ee16 0a90 	vmov	r0, s13
 800124c:	f7ff f9a4 	bl	8000598 <__aeabi_f2d>
 8001250:	4603      	mov	r3, r0
 8001252:	460c      	mov	r4, r1
 8001254:	f107 000c 	add.w	r0, r7, #12
 8001258:	e9cd 3400 	strd	r3, r4, [sp]
 800125c:	4a0e      	ldr	r2, [pc, #56]	; (8001298 <DM_DrawGenericHertzValue+0x128>)
 800125e:	2114      	movs	r1, #20
 8001260:	f010 fefe 	bl	8012060 <sniprintf>
	}

	ILI9341_Draw_Text(out_hertz, xpos, ypos, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001264:	4b0e      	ldr	r3, [pc, #56]	; (80012a0 <DM_DrawGenericHertzValue+0x130>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	b29b      	uxth	r3, r3
 800126a:	88bc      	ldrh	r4, [r7, #4]
 800126c:	88f9      	ldrh	r1, [r7, #6]
 800126e:	f107 000c 	add.w	r0, r7, #12
 8001272:	2200      	movs	r2, #0
 8001274:	9201      	str	r2, [sp, #4]
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800127c:	4622      	mov	r2, r4
 800127e:	f00f fb33 	bl	80108e8 <ILI9341_Draw_Text>
}
 8001282:	bf00      	nop
 8001284:	3724      	adds	r7, #36	; 0x24
 8001286:	46bd      	mov	sp, r7
 8001288:	bd90      	pop	{r4, r7, pc}
 800128a:	bf00      	nop
 800128c:	447a0000 	.word	0x447a0000
 8001290:	08015840 	.word	0x08015840
 8001294:	461c4000 	.word	0x461c4000
 8001298:	0801584c 	.word	0x0801584c
 800129c:	47c35000 	.word	0x47c35000
 80012a0:	20000000 	.word	0x20000000

080012a4 <_DisplayOutputSignalVpp>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayOutputSignalVpp(uint16_t xpos, uint16_t ypos)
{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b08d      	sub	sp, #52	; 0x34
 80012a8:	af02      	add	r7, sp, #8
 80012aa:	4603      	mov	r3, r0
 80012ac:	460a      	mov	r2, r1
 80012ae:	80fb      	strh	r3, [r7, #6]
 80012b0:	4613      	mov	r3, r2
 80012b2:	80bb      	strh	r3, [r7, #4]
	char out_vpp[18] = "";
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	f107 0310 	add.w	r3, r7, #16
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	819a      	strh	r2, [r3, #12]
	uint8_t out_vpp_x = xpos;
 80012c6:	88fb      	ldrh	r3, [r7, #6]
 80012c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_vpp_y = ypos;
 80012cc:	88bb      	ldrh	r3, [r7, #4]
 80012ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	// draw row header
	ILI9341_Draw_Text("VPP    ....", 2, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80012d2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012d6:	b299      	uxth	r1, r3
 80012d8:	4b1e      	ldr	r3, [pc, #120]	; (8001354 <_DisplayOutputSignalVpp+0xb0>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	b29b      	uxth	r3, r3
 80012de:	2200      	movs	r2, #0
 80012e0:	9201      	str	r2, [sp, #4]
 80012e2:	9300      	str	r3, [sp, #0]
 80012e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80012e8:	460a      	mov	r2, r1
 80012ea:	2102      	movs	r1, #2
 80012ec:	481a      	ldr	r0, [pc, #104]	; (8001358 <_DisplayOutputSignalVpp+0xb4>)
 80012ee:	f00f fafb 	bl	80108e8 <ILI9341_Draw_Text>

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 80012f2:	2000      	movs	r0, #0
 80012f4:	f005 fb26 	bl	8006944 <SM_GetOutputChannel>
 80012f8:	4603      	mov	r3, r0
 80012fa:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80012fe:	623b      	str	r3, [r7, #32]

	if(pTmpVppPreset)
 8001300:	6a3b      	ldr	r3, [r7, #32]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d00e      	beq.n	8001324 <_DisplayOutputSignalVpp+0x80>
	{
		snprintf(out_vpp, sizeof(out_vpp), " %2.2f   V ", pTmpVppPreset->amp_value);
 8001306:	6a3b      	ldr	r3, [r7, #32]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff f944 	bl	8000598 <__aeabi_f2d>
 8001310:	4603      	mov	r3, r0
 8001312:	460c      	mov	r4, r1
 8001314:	f107 000c 	add.w	r0, r7, #12
 8001318:	e9cd 3400 	strd	r3, r4, [sp]
 800131c:	4a0f      	ldr	r2, [pc, #60]	; (800135c <_DisplayOutputSignalVpp+0xb8>)
 800131e:	2112      	movs	r1, #18
 8001320:	f010 fe9e 	bl	8012060 <sniprintf>
	}

	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001324:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001328:	b299      	uxth	r1, r3
 800132a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800132e:	b29c      	uxth	r4, r3
 8001330:	4b08      	ldr	r3, [pc, #32]	; (8001354 <_DisplayOutputSignalVpp+0xb0>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	b29b      	uxth	r3, r3
 8001336:	f107 000c 	add.w	r0, r7, #12
 800133a:	2200      	movs	r2, #0
 800133c:	9201      	str	r2, [sp, #4]
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001344:	4622      	mov	r2, r4
 8001346:	f00f facf 	bl	80108e8 <ILI9341_Draw_Text>
}
 800134a:	bf00      	nop
 800134c:	372c      	adds	r7, #44	; 0x2c
 800134e:	46bd      	mov	sp, r7
 8001350:	bd90      	pop	{r4, r7, pc}
 8001352:	bf00      	nop
 8001354:	20000000 	.word	0x20000000
 8001358:	0801585c 	.word	0x0801585c
 800135c:	08015868 	.word	0x08015868

08001360 <_DisplayOutputSignalDecibels>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayOutputSignalDecibels(uint16_t xpos, uint16_t ypos)
{
 8001360:	b590      	push	{r4, r7, lr}
 8001362:	b08d      	sub	sp, #52	; 0x34
 8001364:	af02      	add	r7, sp, #8
 8001366:	4603      	mov	r3, r0
 8001368:	460a      	mov	r2, r1
 800136a:	80fb      	strh	r3, [r7, #6]
 800136c:	4613      	mov	r3, r2
 800136e:	80bb      	strh	r3, [r7, #4]
	char out_decibels[20] = "";
 8001370:	2300      	movs	r3, #0
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	f107 0310 	add.w	r3, r7, #16
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
	uint8_t out_decibels_x = xpos;
 8001382:	88fb      	ldrh	r3, [r7, #6]
 8001384:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_decibels_y = ypos;
 8001388:	88bb      	ldrh	r3, [r7, #4]
 800138a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	// draw row header
	ILI9341_Draw_Text("GAIN   ....", 2, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800138e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001392:	b299      	uxth	r1, r3
 8001394:	4b28      	ldr	r3, [pc, #160]	; (8001438 <_DisplayOutputSignalDecibels+0xd8>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	b29b      	uxth	r3, r3
 800139a:	2200      	movs	r2, #0
 800139c:	9201      	str	r2, [sp, #4]
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80013a4:	460a      	mov	r2, r1
 80013a6:	2102      	movs	r1, #2
 80013a8:	4824      	ldr	r0, [pc, #144]	; (800143c <_DisplayOutputSignalDecibels+0xdc>)
 80013aa:	f00f fa9d 	bl	80108e8 <ILI9341_Draw_Text>

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 80013ae:	2000      	movs	r0, #0
 80013b0:	f005 fac8 	bl	8006944 <SM_GetOutputChannel>
 80013b4:	4603      	mov	r3, r0
 80013b6:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80013ba:	623b      	str	r3, [r7, #32]
	if(pTmpVppPreset)
 80013bc:	6a3b      	ldr	r3, [r7, #32]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d00e      	beq.n	80013e0 <_DisplayOutputSignalDecibels+0x80>
	{
		snprintf(out_decibels, sizeof(out_decibels), " %+7.2f ", pTmpVppPreset->gain_decibels);
 80013c2:	6a3b      	ldr	r3, [r7, #32]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff f8e6 	bl	8000598 <__aeabi_f2d>
 80013cc:	4603      	mov	r3, r0
 80013ce:	460c      	mov	r4, r1
 80013d0:	f107 000c 	add.w	r0, r7, #12
 80013d4:	e9cd 3400 	strd	r3, r4, [sp]
 80013d8:	4a19      	ldr	r2, [pc, #100]	; (8001440 <_DisplayOutputSignalDecibels+0xe0>)
 80013da:	2114      	movs	r1, #20
 80013dc:	f010 fe40 	bl	8012060 <sniprintf>
	}

	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80013e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013e4:	b299      	uxth	r1, r3
 80013e6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013ea:	b29c      	uxth	r4, r3
 80013ec:	4b12      	ldr	r3, [pc, #72]	; (8001438 <_DisplayOutputSignalDecibels+0xd8>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	f107 000c 	add.w	r0, r7, #12
 80013f6:	2200      	movs	r2, #0
 80013f8:	9201      	str	r2, [sp, #4]
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001400:	4622      	mov	r2, r4
 8001402:	f00f fa71 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("dBmV", out_decibels_x + 128, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001406:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800140a:	b29b      	uxth	r3, r3
 800140c:	3380      	adds	r3, #128	; 0x80
 800140e:	b299      	uxth	r1, r3
 8001410:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001414:	b298      	uxth	r0, r3
 8001416:	4b08      	ldr	r3, [pc, #32]	; (8001438 <_DisplayOutputSignalDecibels+0xd8>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	b29b      	uxth	r3, r3
 800141c:	2200      	movs	r2, #0
 800141e:	9201      	str	r2, [sp, #4]
 8001420:	9300      	str	r3, [sp, #0]
 8001422:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001426:	4602      	mov	r2, r0
 8001428:	4806      	ldr	r0, [pc, #24]	; (8001444 <_DisplayOutputSignalDecibels+0xe4>)
 800142a:	f00f fa5d 	bl	80108e8 <ILI9341_Draw_Text>

}
 800142e:	bf00      	nop
 8001430:	372c      	adds	r7, #44	; 0x2c
 8001432:	46bd      	mov	sp, r7
 8001434:	bd90      	pop	{r4, r7, pc}
 8001436:	bf00      	nop
 8001438:	20000000 	.word	0x20000000
 800143c:	08015874 	.word	0x08015874
 8001440:	08015880 	.word	0x08015880
 8001444:	0801588c 	.word	0x0801588c

08001448 <_DisplayOutputSignalOffset>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayOutputSignalOffset(uint16_t xpos, uint16_t ypos)
{
 8001448:	b590      	push	{r4, r7, lr}
 800144a:	b08d      	sub	sp, #52	; 0x34
 800144c:	af02      	add	r7, sp, #8
 800144e:	4603      	mov	r3, r0
 8001450:	460a      	mov	r2, r1
 8001452:	80fb      	strh	r3, [r7, #6]
 8001454:	4613      	mov	r3, r2
 8001456:	80bb      	strh	r3, [r7, #4]
	float volts_per_thou = 0.00075;
 8001458:	4b45      	ldr	r3, [pc, #276]	; (8001570 <_DisplayOutputSignalOffset+0x128>)
 800145a:	623b      	str	r3, [r7, #32]
	char out_dcvolts[12] = "";
 800145c:	2300      	movs	r3, #0
 800145e:	613b      	str	r3, [r7, #16]
 8001460:	f107 0314 	add.w	r3, r7, #20
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
	uint8_t out_dcvolts_x = xpos;
 800146a:	88fb      	ldrh	r3, [r7, #6]
 800146c:	77fb      	strb	r3, [r7, #31]
	uint8_t out_dcvolts_y = ypos;
 800146e:	88bb      	ldrh	r3, [r7, #4]
 8001470:	77bb      	strb	r3, [r7, #30]

	ILI9341_Draw_Text("OFFSET ....", 2, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001472:	7fbb      	ldrb	r3, [r7, #30]
 8001474:	b299      	uxth	r1, r3
 8001476:	4b3f      	ldr	r3, [pc, #252]	; (8001574 <_DisplayOutputSignalOffset+0x12c>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	b29b      	uxth	r3, r3
 800147c:	2200      	movs	r2, #0
 800147e:	9201      	str	r2, [sp, #4]
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001486:	460a      	mov	r2, r1
 8001488:	2102      	movs	r1, #2
 800148a:	483b      	ldr	r0, [pc, #236]	; (8001578 <_DisplayOutputSignalOffset+0x130>)
 800148c:	f00f fa2c 	bl	80108e8 <ILI9341_Draw_Text>

	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8001490:	f004 f8c0 	bl	8005614 <BO_GetOutputBias>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d103      	bne.n	80014a2 <_DisplayOutputSignalOffset+0x5a>
 800149a:	f04f 0300 	mov.w	r3, #0
 800149e:	627b      	str	r3, [r7, #36]	; 0x24
 80014a0:	e00b      	b.n	80014ba <_DisplayOutputSignalOffset+0x72>
 80014a2:	f004 f8b7 	bl	8005614 <BO_GetOutputBias>
 80014a6:	ee07 0a90 	vmov	s15, r0
 80014aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ae:	ed97 7a08 	vldr	s14, [r7, #32]
 80014b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%05.2f   v ", dc_volts);
 80014ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80014bc:	f7ff f86c 	bl	8000598 <__aeabi_f2d>
 80014c0:	4603      	mov	r3, r0
 80014c2:	460c      	mov	r4, r1
 80014c4:	f107 0010 	add.w	r0, r7, #16
 80014c8:	e9cd 3400 	strd	r3, r4, [sp]
 80014cc:	4a2b      	ldr	r2, [pc, #172]	; (800157c <_DisplayOutputSignalOffset+0x134>)
 80014ce:	210c      	movs	r1, #12
 80014d0:	f010 fdc6 	bl	8012060 <sniprintf>
	if(BO_GetBiasPolarity())
 80014d4:	f004 f83e 	bl	8005554 <BO_GetBiasPolarity>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d022      	beq.n	8001524 <_DisplayOutputSignalOffset+0xdc>
	{
		char symbol[3] = "+\0";
 80014de:	4a28      	ldr	r2, [pc, #160]	; (8001580 <_DisplayOutputSignalOffset+0x138>)
 80014e0:	f107 030c 	add.w	r3, r7, #12
 80014e4:	6812      	ldr	r2, [r2, #0]
 80014e6:	4611      	mov	r1, r2
 80014e8:	8019      	strh	r1, [r3, #0]
 80014ea:	3302      	adds	r3, #2
 80014ec:	0c12      	lsrs	r2, r2, #16
 80014ee:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80014f0:	f107 0210 	add.w	r2, r7, #16
 80014f4:	f107 030c 	add.w	r3, r7, #12
 80014f8:	4611      	mov	r1, r2
 80014fa:	4618      	mov	r0, r3
 80014fc:	f010 fde4 	bl	80120c8 <strcat>
 8001500:	4604      	mov	r4, r0
 8001502:	7ffb      	ldrb	r3, [r7, #31]
 8001504:	b299      	uxth	r1, r3
 8001506:	7fbb      	ldrb	r3, [r7, #30]
 8001508:	b298      	uxth	r0, r3
 800150a:	4b1a      	ldr	r3, [pc, #104]	; (8001574 <_DisplayOutputSignalOffset+0x12c>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	b29b      	uxth	r3, r3
 8001510:	2200      	movs	r2, #0
 8001512:	9201      	str	r2, [sp, #4]
 8001514:	9300      	str	r3, [sp, #0]
 8001516:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800151a:	4602      	mov	r2, r0
 800151c:	4620      	mov	r0, r4
 800151e:	f00f f9e3 	bl	80108e8 <ILI9341_Draw_Text>
	{
		char symbol[3] = "-\0";
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
	}

}
 8001522:	e021      	b.n	8001568 <_DisplayOutputSignalOffset+0x120>
		char symbol[3] = "-\0";
 8001524:	4a17      	ldr	r2, [pc, #92]	; (8001584 <_DisplayOutputSignalOffset+0x13c>)
 8001526:	f107 0308 	add.w	r3, r7, #8
 800152a:	6812      	ldr	r2, [r2, #0]
 800152c:	4611      	mov	r1, r2
 800152e:	8019      	strh	r1, [r3, #0]
 8001530:	3302      	adds	r3, #2
 8001532:	0c12      	lsrs	r2, r2, #16
 8001534:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001536:	f107 0210 	add.w	r2, r7, #16
 800153a:	f107 0308 	add.w	r3, r7, #8
 800153e:	4611      	mov	r1, r2
 8001540:	4618      	mov	r0, r3
 8001542:	f010 fdc1 	bl	80120c8 <strcat>
 8001546:	4604      	mov	r4, r0
 8001548:	7ffb      	ldrb	r3, [r7, #31]
 800154a:	b299      	uxth	r1, r3
 800154c:	7fbb      	ldrb	r3, [r7, #30]
 800154e:	b298      	uxth	r0, r3
 8001550:	4b08      	ldr	r3, [pc, #32]	; (8001574 <_DisplayOutputSignalOffset+0x12c>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	b29b      	uxth	r3, r3
 8001556:	2200      	movs	r2, #0
 8001558:	9201      	str	r2, [sp, #4]
 800155a:	9300      	str	r3, [sp, #0]
 800155c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001560:	4602      	mov	r2, r0
 8001562:	4620      	mov	r0, r4
 8001564:	f00f f9c0 	bl	80108e8 <ILI9341_Draw_Text>
}
 8001568:	bf00      	nop
 800156a:	372c      	adds	r7, #44	; 0x2c
 800156c:	46bd      	mov	sp, r7
 800156e:	bd90      	pop	{r4, r7, pc}
 8001570:	3a449ba6 	.word	0x3a449ba6
 8001574:	20000000 	.word	0x20000000
 8001578:	08015894 	.word	0x08015894
 800157c:	080158a0 	.word	0x080158a0
 8001580:	080158ac 	.word	0x080158ac
 8001584:	080158b0 	.word	0x080158b0

08001588 <_DisplayOutputWaveformIcons>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayOutputWaveformIcons(uint16_t main_xpos, uint16_t main_ypos, uint16_t aux_xpos, uint16_t aux_ypos)
{
 8001588:	b590      	push	{r4, r7, lr}
 800158a:	b089      	sub	sp, #36	; 0x24
 800158c:	af04      	add	r7, sp, #16
 800158e:	4604      	mov	r4, r0
 8001590:	4608      	mov	r0, r1
 8001592:	4611      	mov	r1, r2
 8001594:	461a      	mov	r2, r3
 8001596:	4623      	mov	r3, r4
 8001598:	80fb      	strh	r3, [r7, #6]
 800159a:	4603      	mov	r3, r0
 800159c:	80bb      	strh	r3, [r7, #4]
 800159e:	460b      	mov	r3, r1
 80015a0:	807b      	strh	r3, [r7, #2]
 80015a2:	4613      	mov	r3, r2
 80015a4:	803b      	strh	r3, [r7, #0]

	ILI9341_Draw_Text(" OUT:", 1, main_ypos+10, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80015a6:	88bb      	ldrh	r3, [r7, #4]
 80015a8:	330a      	adds	r3, #10
 80015aa:	b299      	uxth	r1, r3
 80015ac:	4b94      	ldr	r3, [pc, #592]	; (8001800 <_DisplayOutputWaveformIcons+0x278>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	2200      	movs	r2, #0
 80015b4:	9201      	str	r2, [sp, #4]
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80015bc:	460a      	mov	r2, r1
 80015be:	2101      	movs	r1, #1
 80015c0:	4890      	ldr	r0, [pc, #576]	; (8001804 <_DisplayOutputWaveformIcons+0x27c>)
 80015c2:	f00f f991 	bl	80108e8 <ILI9341_Draw_Text>
	eOutput_mode signal_output_func = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 80015c6:	2000      	movs	r0, #0
 80015c8:	f005 f9bc 	bl	8006944 <SM_GetOutputChannel>
 80015cc:	4603      	mov	r3, r0
 80015ce:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	73fb      	strb	r3, [r7, #15]
	switch(signal_output_func)
 80015d6:	7bfb      	ldrb	r3, [r7, #15]
 80015d8:	2b06      	cmp	r3, #6
 80015da:	d878      	bhi.n	80016ce <_DisplayOutputWaveformIcons+0x146>
 80015dc:	a201      	add	r2, pc, #4	; (adr r2, 80015e4 <_DisplayOutputWaveformIcons+0x5c>)
 80015de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015e2:	bf00      	nop
 80015e4:	08001601 	.word	0x08001601
 80015e8:	08001621 	.word	0x08001621
 80015ec:	0800163d 	.word	0x0800163d
 80015f0:	08001659 	.word	0x08001659
 80015f4:	08001675 	.word	0x08001675
 80015f8:	08001691 	.word	0x08001691
 80015fc:	080016ad 	.word	0x080016ad
	{
		case SINE_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos-20, 3, SIGNAL_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 8001600:	88bb      	ldrh	r3, [r7, #4]
 8001602:	3b14      	subs	r3, #20
 8001604:	b299      	uxth	r1, r3
 8001606:	88f8      	ldrh	r0, [r7, #6]
 8001608:	233c      	movs	r3, #60	; 0x3c
 800160a:	9302      	str	r3, [sp, #8]
 800160c:	4b7e      	ldr	r3, [pc, #504]	; (8001808 <_DisplayOutputWaveformIcons+0x280>)
 800160e:	9301      	str	r3, [sp, #4]
 8001610:	2364      	movs	r3, #100	; 0x64
 8001612:	9300      	str	r3, [sp, #0]
 8001614:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001618:	2203      	movs	r2, #3
 800161a:	f00e ffc1 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 800161e:	e056      	b.n	80016ce <_DisplayOutputWaveformIcons+0x146>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos, 3, SIGNAL_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 8001620:	88b9      	ldrh	r1, [r7, #4]
 8001622:	88f8      	ldrh	r0, [r7, #6]
 8001624:	233c      	movs	r3, #60	; 0x3c
 8001626:	9302      	str	r3, [sp, #8]
 8001628:	4b78      	ldr	r3, [pc, #480]	; (800180c <_DisplayOutputWaveformIcons+0x284>)
 800162a:	9301      	str	r3, [sp, #4]
 800162c:	23c8      	movs	r3, #200	; 0xc8
 800162e:	9300      	str	r3, [sp, #0]
 8001630:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001634:	2203      	movs	r2, #3
 8001636:	f00e ffb3 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 800163a:	e048      	b.n	80016ce <_DisplayOutputWaveformIcons+0x146>
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 800163c:	88b9      	ldrh	r1, [r7, #4]
 800163e:	88f8      	ldrh	r0, [r7, #6]
 8001640:	233c      	movs	r3, #60	; 0x3c
 8001642:	9302      	str	r3, [sp, #8]
 8001644:	4b72      	ldr	r3, [pc, #456]	; (8001810 <_DisplayOutputWaveformIcons+0x288>)
 8001646:	9301      	str	r3, [sp, #4]
 8001648:	23c8      	movs	r3, #200	; 0xc8
 800164a:	9300      	str	r3, [sp, #0]
 800164c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001650:	2203      	movs	r2, #3
 8001652:	f00e ffa5 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 8001656:	e03a      	b.n	80016ce <_DisplayOutputWaveformIcons+0x146>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 8001658:	88b9      	ldrh	r1, [r7, #4]
 800165a:	88f8      	ldrh	r0, [r7, #6]
 800165c:	233c      	movs	r3, #60	; 0x3c
 800165e:	9302      	str	r3, [sp, #8]
 8001660:	4b6c      	ldr	r3, [pc, #432]	; (8001814 <_DisplayOutputWaveformIcons+0x28c>)
 8001662:	9301      	str	r3, [sp, #4]
 8001664:	23c8      	movs	r3, #200	; 0xc8
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	f240 23fd 	movw	r3, #765	; 0x2fd
 800166c:	2203      	movs	r2, #3
 800166e:	f00e ff97 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 8001672:	e02c      	b.n	80016ce <_DisplayOutputWaveformIcons+0x146>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001674:	88b9      	ldrh	r1, [r7, #4]
 8001676:	88f8      	ldrh	r0, [r7, #6]
 8001678:	233c      	movs	r3, #60	; 0x3c
 800167a:	9302      	str	r3, [sp, #8]
 800167c:	4b66      	ldr	r3, [pc, #408]	; (8001818 <_DisplayOutputWaveformIcons+0x290>)
 800167e:	9301      	str	r3, [sp, #4]
 8001680:	23c8      	movs	r3, #200	; 0xc8
 8001682:	9300      	str	r3, [sp, #0]
 8001684:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001688:	2203      	movs	r2, #3
 800168a:	f00e ff89 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 800168e:	e01e      	b.n	80016ce <_DisplayOutputWaveformIcons+0x146>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001690:	88b9      	ldrh	r1, [r7, #4]
 8001692:	88f8      	ldrh	r0, [r7, #6]
 8001694:	233c      	movs	r3, #60	; 0x3c
 8001696:	9302      	str	r3, [sp, #8]
 8001698:	4b5f      	ldr	r3, [pc, #380]	; (8001818 <_DisplayOutputWaveformIcons+0x290>)
 800169a:	9301      	str	r3, [sp, #4]
 800169c:	23c8      	movs	r3, #200	; 0xc8
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80016a4:	2203      	movs	r2, #3
 80016a6:	f00e ff7b 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 80016aa:	e010      	b.n	80016ce <_DisplayOutputWaveformIcons+0x146>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", main_xpos, main_ypos+10, SIGNAL_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 80016ac:	88bb      	ldrh	r3, [r7, #4]
 80016ae:	330a      	adds	r3, #10
 80016b0:	b298      	uxth	r0, r3
 80016b2:	4b53      	ldr	r3, [pc, #332]	; (8001800 <_DisplayOutputWaveformIcons+0x278>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	88f9      	ldrh	r1, [r7, #6]
 80016ba:	2200      	movs	r2, #0
 80016bc:	9201      	str	r2, [sp, #4]
 80016be:	9300      	str	r3, [sp, #0]
 80016c0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80016c4:	4602      	mov	r2, r0
 80016c6:	4855      	ldr	r0, [pc, #340]	; (800181c <_DisplayOutputWaveformIcons+0x294>)
 80016c8:	f00f f90e 	bl	80108e8 <ILI9341_Draw_Text>
			break;
 80016cc:	bf00      	nop
	}

	ILI9341_Draw_Text("AUX:", 170, aux_ypos+10, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80016ce:	883b      	ldrh	r3, [r7, #0]
 80016d0:	330a      	adds	r3, #10
 80016d2:	b299      	uxth	r1, r3
 80016d4:	4b4a      	ldr	r3, [pc, #296]	; (8001800 <_DisplayOutputWaveformIcons+0x278>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	b29b      	uxth	r3, r3
 80016da:	2200      	movs	r2, #0
 80016dc:	9201      	str	r2, [sp, #4]
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80016e4:	460a      	mov	r2, r1
 80016e6:	21aa      	movs	r1, #170	; 0xaa
 80016e8:	484d      	ldr	r0, [pc, #308]	; (8001820 <_DisplayOutputWaveformIcons+0x298>)
 80016ea:	f00f f8fd 	bl	80108e8 <ILI9341_Draw_Text>
	eOutput_mode Aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 80016ee:	2001      	movs	r0, #1
 80016f0:	f005 f928 	bl	8006944 <SM_GetOutputChannel>
 80016f4:	4603      	mov	r3, r0
 80016f6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	73bb      	strb	r3, [r7, #14]
	switch(Aux_output_func)
 80016fe:	7bbb      	ldrb	r3, [r7, #14]
 8001700:	2b06      	cmp	r3, #6
 8001702:	d878      	bhi.n	80017f6 <_DisplayOutputWaveformIcons+0x26e>
 8001704:	a201      	add	r2, pc, #4	; (adr r2, 800170c <_DisplayOutputWaveformIcons+0x184>)
 8001706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800170a:	bf00      	nop
 800170c:	08001729 	.word	0x08001729
 8001710:	08001749 	.word	0x08001749
 8001714:	08001765 	.word	0x08001765
 8001718:	08001781 	.word	0x08001781
 800171c:	0800179d 	.word	0x0800179d
 8001720:	080017b9 	.word	0x080017b9
 8001724:	080017d5 	.word	0x080017d5
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(aux_xpos, aux_ypos-20, 3, Aux_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 8001728:	883b      	ldrh	r3, [r7, #0]
 800172a:	3b14      	subs	r3, #20
 800172c:	b299      	uxth	r1, r3
 800172e:	8878      	ldrh	r0, [r7, #2]
 8001730:	233c      	movs	r3, #60	; 0x3c
 8001732:	9302      	str	r3, [sp, #8]
 8001734:	4b34      	ldr	r3, [pc, #208]	; (8001808 <_DisplayOutputWaveformIcons+0x280>)
 8001736:	9301      	str	r3, [sp, #4]
 8001738:	2364      	movs	r3, #100	; 0x64
 800173a:	9300      	str	r3, [sp, #0]
 800173c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001740:	2203      	movs	r2, #3
 8001742:	f00e ff2d 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 8001746:	e056      	b.n	80017f6 <_DisplayOutputWaveformIcons+0x26e>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(aux_xpos, aux_ypos, 3, Aux_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 8001748:	8839      	ldrh	r1, [r7, #0]
 800174a:	8878      	ldrh	r0, [r7, #2]
 800174c:	233c      	movs	r3, #60	; 0x3c
 800174e:	9302      	str	r3, [sp, #8]
 8001750:	4b2e      	ldr	r3, [pc, #184]	; (800180c <_DisplayOutputWaveformIcons+0x284>)
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	23c8      	movs	r3, #200	; 0xc8
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800175c:	2203      	movs	r2, #3
 800175e:	f00e ff1f 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 8001762:	e048      	b.n	80017f6 <_DisplayOutputWaveformIcons+0x26e>
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(aux_xpos, aux_ypos, 3, Aux_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 8001764:	8839      	ldrh	r1, [r7, #0]
 8001766:	8878      	ldrh	r0, [r7, #2]
 8001768:	233c      	movs	r3, #60	; 0x3c
 800176a:	9302      	str	r3, [sp, #8]
 800176c:	4b28      	ldr	r3, [pc, #160]	; (8001810 <_DisplayOutputWaveformIcons+0x288>)
 800176e:	9301      	str	r3, [sp, #4]
 8001770:	23c8      	movs	r3, #200	; 0xc8
 8001772:	9300      	str	r3, [sp, #0]
 8001774:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001778:	2203      	movs	r2, #3
 800177a:	f00e ff11 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 800177e:	e03a      	b.n	80017f6 <_DisplayOutputWaveformIcons+0x26e>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(aux_xpos, aux_ypos, 3, Aux_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 8001780:	8839      	ldrh	r1, [r7, #0]
 8001782:	8878      	ldrh	r0, [r7, #2]
 8001784:	233c      	movs	r3, #60	; 0x3c
 8001786:	9302      	str	r3, [sp, #8]
 8001788:	4b22      	ldr	r3, [pc, #136]	; (8001814 <_DisplayOutputWaveformIcons+0x28c>)
 800178a:	9301      	str	r3, [sp, #4]
 800178c:	23c8      	movs	r3, #200	; 0xc8
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001794:	2203      	movs	r2, #3
 8001796:	f00e ff03 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 800179a:	e02c      	b.n	80017f6 <_DisplayOutputWaveformIcons+0x26e>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(aux_xpos, aux_ypos, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 800179c:	8839      	ldrh	r1, [r7, #0]
 800179e:	8878      	ldrh	r0, [r7, #2]
 80017a0:	233c      	movs	r3, #60	; 0x3c
 80017a2:	9302      	str	r3, [sp, #8]
 80017a4:	4b1c      	ldr	r3, [pc, #112]	; (8001818 <_DisplayOutputWaveformIcons+0x290>)
 80017a6:	9301      	str	r3, [sp, #4]
 80017a8:	23c8      	movs	r3, #200	; 0xc8
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80017b0:	2203      	movs	r2, #3
 80017b2:	f00e fef5 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 80017b6:	e01e      	b.n	80017f6 <_DisplayOutputWaveformIcons+0x26e>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(aux_xpos, aux_ypos, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 80017b8:	8839      	ldrh	r1, [r7, #0]
 80017ba:	8878      	ldrh	r0, [r7, #2]
 80017bc:	233c      	movs	r3, #60	; 0x3c
 80017be:	9302      	str	r3, [sp, #8]
 80017c0:	4b15      	ldr	r3, [pc, #84]	; (8001818 <_DisplayOutputWaveformIcons+0x290>)
 80017c2:	9301      	str	r3, [sp, #4]
 80017c4:	23c8      	movs	r3, #200	; 0xc8
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80017cc:	2203      	movs	r2, #3
 80017ce:	f00e fee7 	bl	80105a0 <ILI9341_Draw_Wave>
			break;
 80017d2:	e010      	b.n	80017f6 <_DisplayOutputWaveformIcons+0x26e>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", aux_xpos, aux_ypos+10, Aux_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 80017d4:	883b      	ldrh	r3, [r7, #0]
 80017d6:	330a      	adds	r3, #10
 80017d8:	b298      	uxth	r0, r3
 80017da:	4b09      	ldr	r3, [pc, #36]	; (8001800 <_DisplayOutputWaveformIcons+0x278>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	b29b      	uxth	r3, r3
 80017e0:	8879      	ldrh	r1, [r7, #2]
 80017e2:	2200      	movs	r2, #0
 80017e4:	9201      	str	r2, [sp, #4]
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80017ec:	4602      	mov	r2, r0
 80017ee:	480b      	ldr	r0, [pc, #44]	; (800181c <_DisplayOutputWaveformIcons+0x294>)
 80017f0:	f00f f87a 	bl	80108e8 <ILI9341_Draw_Text>
			break;
 80017f4:	bf00      	nop
	}
}
 80017f6:	bf00      	nop
 80017f8:	3714      	adds	r7, #20
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd90      	pop	{r4, r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000000 	.word	0x20000000
 8001804:	080158b4 	.word	0x080158b4
 8001808:	200010a4 	.word	0x200010a4
 800180c:	20001194 	.word	0x20001194
 8001810:	20000ec4 	.word	0x20000ec4
 8001814:	20000fb4 	.word	0x20000fb4
 8001818:	20001284 	.word	0x20001284
 800181c:	080158bc 	.word	0x080158bc
 8001820:	080158c0 	.word	0x080158c0

08001824 <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af04      	add	r7, sp, #16



	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 800182a:	4820      	ldr	r0, [pc, #128]	; (80018ac <DM_RefreshScreen+0x88>)
 800182c:	f00c f842 	bl	800d8b4 <HAL_TIM_Base_Stop_IT>


	ILI9341_Fill_Screen(SCREEN_BGCOLOUR);
 8001830:	2000      	movs	r0, #0
 8001832:	f00f fad9 	bl	8010de8 <ILI9341_Fill_Screen>
	GUI_DrawPolygon(Points, 3, RED);
	GUI_FillPolygon(Points2, 3, BLUE);
	GUI_DrawEllipse(250, 110, 20, 30, GREEN);
	GUI_FillEllipse(250, 110, 20, 30, WHITE);
*/
	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	0,
 8001836:	2300      	movs	r3, #0
 8001838:	9302      	str	r3, [sp, #8]
 800183a:	2302      	movs	r3, #2
 800183c:	9301      	str	r3, [sp, #4]
 800183e:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	2328      	movs	r3, #40	; 0x28
 8001846:	2250      	movs	r2, #80	; 0x50
 8001848:	21c8      	movs	r1, #200	; 0xc8
 800184a:	2000      	movs	r0, #0
 800184c:	f00e fee9 	bl	8010622 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN1_FILL_COLOUR,
													BTN1_BORDER_WEIGHT,
													BTN1_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH,
 8001850:	2300      	movs	r3, #0
 8001852:	9302      	str	r3, [sp, #8]
 8001854:	2302      	movs	r3, #2
 8001856:	9301      	str	r3, [sp, #4]
 8001858:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	2328      	movs	r3, #40	; 0x28
 8001860:	2250      	movs	r2, #80	; 0x50
 8001862:	21c8      	movs	r1, #200	; 0xc8
 8001864:	2050      	movs	r0, #80	; 0x50
 8001866:	f00e fedc 	bl	8010622 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN2_FILL_COLOUR,
													BTN2_BORDER_WEIGHT,
													BTN2_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*2,
 800186a:	2300      	movs	r3, #0
 800186c:	9302      	str	r3, [sp, #8]
 800186e:	2302      	movs	r3, #2
 8001870:	9301      	str	r3, [sp, #4]
 8001872:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001876:	9300      	str	r3, [sp, #0]
 8001878:	2328      	movs	r3, #40	; 0x28
 800187a:	2250      	movs	r2, #80	; 0x50
 800187c:	21c8      	movs	r1, #200	; 0xc8
 800187e:	20a0      	movs	r0, #160	; 0xa0
 8001880:	f00e fecf 	bl	8010622 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN3_FILL_COLOUR,
													BTN3_BORDER_WEIGHT,
													BTN3_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*3,
 8001884:	2300      	movs	r3, #0
 8001886:	9302      	str	r3, [sp, #8]
 8001888:	2302      	movs	r3, #2
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	2328      	movs	r3, #40	; 0x28
 8001894:	2250      	movs	r2, #80	; 0x50
 8001896:	21c8      	movs	r1, #200	; 0xc8
 8001898:	20f0      	movs	r0, #240	; 0xf0
 800189a:	f00e fec2 	bl	8010622 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN4_FILL_COLOUR,
													BTN4_BORDER_WEIGHT,
													BTN4_BORDER_COLOUR);

	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 800189e:	4803      	ldr	r0, [pc, #12]	; (80018ac <DM_RefreshScreen+0x88>)
 80018a0:	f00b ffd2 	bl	800d848 <HAL_TIM_Base_Start_IT>


}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20002ab0 	.word	0x20002ab0

080018b0 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af02      	add	r7, sp, #8
 80018b6:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a0a      	ldr	r2, [pc, #40]	; (80018e4 <DM_SetErrorDebugMsg+0x34>)
 80018bc:	212d      	movs	r1, #45	; 0x2d
 80018be:	480a      	ldr	r0, [pc, #40]	; (80018e8 <DM_SetErrorDebugMsg+0x38>)
 80018c0:	f010 fbce 	bl	8012060 <sniprintf>
	ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 80018c4:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80018c8:	9301      	str	r3, [sp, #4]
 80018ca:	2301      	movs	r3, #1
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	2300      	movs	r3, #0
 80018d0:	22be      	movs	r2, #190	; 0xbe
 80018d2:	210a      	movs	r1, #10
 80018d4:	4804      	ldr	r0, [pc, #16]	; (80018e8 <DM_SetErrorDebugMsg+0x38>)
 80018d6:	f00f f807 	bl	80108e8 <ILI9341_Draw_Text>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	08015944 	.word	0x08015944
 80018e8:	200020a4 	.word	0x200020a4

080018ec <FreqMenu_DrawMenu>:
			Freq_Prescaler_Menu_State,
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eSystemState pMenu)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	3b0a      	subs	r3, #10
 80018fa:	2b04      	cmp	r3, #4
 80018fc:	d81b      	bhi.n	8001936 <FreqMenu_DrawMenu+0x4a>
 80018fe:	a201      	add	r2, pc, #4	; (adr r2, 8001904 <FreqMenu_DrawMenu+0x18>)
 8001900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001904:	08001919 	.word	0x08001919
 8001908:	0800191f 	.word	0x0800191f
 800190c:	08001925 	.word	0x08001925
 8001910:	0800192b 	.word	0x0800192b
 8001914:	08001931 	.word	0x08001931
	{
		case Freq_Main_Menu_State:
			FreqMenu_DrawMainMenu();
 8001918:	f000 f812 	bl	8001940 <FreqMenu_DrawMainMenu>
			break;
 800191c:	e00c      	b.n	8001938 <FreqMenu_DrawMenu+0x4c>
		case Freq_Preset_Menu_State:
			FreqMenu_DrawPresetMenu();
 800191e:	f000 f859 	bl	80019d4 <FreqMenu_DrawPresetMenu>
			break;
 8001922:	e009      	b.n	8001938 <FreqMenu_DrawMenu+0x4c>
		case Freq_Adjust_Menu_State:
			FreqMenu_DrawAdjustMenu();
 8001924:	f001 fb06 	bl	8002f34 <FreqMenu_DrawAdjustMenu>
			break;
 8001928:	e006      	b.n	8001938 <FreqMenu_DrawMenu+0x4c>
		case Freq_Sweep_Menu_State:
			FreqMenu_DrawSweepMenu();
 800192a:	f001 fb19 	bl	8002f60 <FreqMenu_DrawSweepMenu>
			break;
 800192e:	e003      	b.n	8001938 <FreqMenu_DrawMenu+0x4c>
		case Freq_Prescaler_Menu_State:
			FreqMenu_DrawPrescalerMenu();
 8001930:	f001 fce2 	bl	80032f8 <FreqMenu_DrawPrescalerMenu>
			break;
 8001934:	e000      	b.n	8001938 <FreqMenu_DrawMenu+0x4c>
		default:
			break;
 8001936:	bf00      	nop

	}
}
 8001938:	bf00      	nop
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("OUT->FREQ", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8001946:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	2302      	movs	r3, #2
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	2300      	movs	r3, #0
 8001952:	220a      	movs	r2, #10
 8001954:	2105      	movs	r1, #5
 8001956:	481a      	ldr	r0, [pc, #104]	; (80019c0 <FreqMenu_DrawMainMenu+0x80>)
 8001958:	f00e ffc6 	bl	80108e8 <ILI9341_Draw_Text>
//	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);

	DM_DisplayFormattedOutput();
 800195c:	f7ff fa7c 	bl	8000e58 <DM_DisplayFormattedOutput>

	// buttons
	ILI9341_Draw_Text("COARSE", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8001960:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001964:	9301      	str	r3, [sp, #4]
 8001966:	2302      	movs	r3, #2
 8001968:	9300      	str	r3, [sp, #0]
 800196a:	2300      	movs	r3, #0
 800196c:	22d2      	movs	r2, #210	; 0xd2
 800196e:	2105      	movs	r1, #5
 8001970:	4814      	ldr	r0, [pc, #80]	; (80019c4 <FreqMenu_DrawMainMenu+0x84>)
 8001972:	f00e ffb9 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FINE", 97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8001976:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800197a:	9301      	str	r3, [sp, #4]
 800197c:	2302      	movs	r3, #2
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	2300      	movs	r3, #0
 8001982:	22d2      	movs	r2, #210	; 0xd2
 8001984:	2161      	movs	r1, #97	; 0x61
 8001986:	4810      	ldr	r0, [pc, #64]	; (80019c8 <FreqMenu_DrawMainMenu+0x88>)
 8001988:	f00e ffae 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP",  172, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800198c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001990:	9301      	str	r3, [sp, #4]
 8001992:	2302      	movs	r3, #2
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	2300      	movs	r3, #0
 8001998:	22d2      	movs	r2, #210	; 0xd2
 800199a:	21ac      	movs	r1, #172	; 0xac
 800199c:	480b      	ldr	r0, [pc, #44]	; (80019cc <FreqMenu_DrawMainMenu+0x8c>)
 800199e:	f00e ffa3 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("PSC", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80019a2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80019a6:	9301      	str	r3, [sp, #4]
 80019a8:	2302      	movs	r3, #2
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	2300      	movs	r3, #0
 80019ae:	22d2      	movs	r2, #210	; 0xd2
 80019b0:	f44f 7182 	mov.w	r1, #260	; 0x104
 80019b4:	4806      	ldr	r0, [pc, #24]	; (80019d0 <FreqMenu_DrawMainMenu+0x90>)
 80019b6:	f00e ff97 	bl	80108e8 <ILI9341_Draw_Text>
}
 80019ba:	bf00      	nop
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	08015948 	.word	0x08015948
 80019c4:	08015954 	.word	0x08015954
 80019c8:	0801595c 	.word	0x0801595c
 80019cc:	08015964 	.word	0x08015964
 80019d0:	0801596c 	.word	0x0801596c

080019d4 <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af02      	add	r7, sp, #8



	ILI9341_Draw_Text("OUT->FREQ->PRESET", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80019da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019de:	9301      	str	r3, [sp, #4]
 80019e0:	2302      	movs	r3, #2
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	2300      	movs	r3, #0
 80019e6:	220a      	movs	r2, #10
 80019e8:	2105      	movs	r1, #5
 80019ea:	4887      	ldr	r0, [pc, #540]	; (8001c08 <FreqMenu_DrawPresetMenu+0x234>)
 80019ec:	f00e ff7c 	bl	80108e8 <ILI9341_Draw_Text>

	DM_DisplayInputTriggerStatus();
 80019f0:	f7ff fa52 	bl	8000e98 <DM_DisplayInputTriggerStatus>

	uint8_t menu_pos_y1 = 40;
 80019f4:	2328      	movs	r3, #40	; 0x28
 80019f6:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 60;
 80019f8:	233c      	movs	r3, #60	; 0x3c
 80019fa:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 80;
 80019fc:	2350      	movs	r3, #80	; 0x50
 80019fe:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 100;
 8001a00:	2364      	movs	r3, #100	; 0x64
 8001a02:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 120;
 8001a04:	2378      	movs	r3, #120	; 0x78
 8001a06:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 140;
 8001a08:	238c      	movs	r3, #140	; 0x8c
 8001a0a:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 160;
 8001a0c:	23a0      	movs	r3, #160	; 0xa0
 8001a0e:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8001a10:	f003 ffb0 	bl	8005974 <FreqO_GetFPresetObject>
 8001a14:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	f001 825d 	beq.w	8002ed8 <FreqMenu_DrawPresetMenu+0x1504>
	{
		switch(pFreqPresetTmp->hertz)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001a26:	4293      	cmp	r3, r2
 8001a28:	f000 849a 	beq.w	8002360 <FreqMenu_DrawPresetMenu+0x98c>
 8001a2c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d817      	bhi.n	8001a64 <FreqMenu_DrawPresetMenu+0x90>
 8001a34:	2b32      	cmp	r3, #50	; 0x32
 8001a36:	f000 81b3 	beq.w	8001da0 <FreqMenu_DrawPresetMenu+0x3cc>
 8001a3a:	2b32      	cmp	r3, #50	; 0x32
 8001a3c:	d806      	bhi.n	8001a4c <FreqMenu_DrawPresetMenu+0x78>
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d038      	beq.n	8001ab4 <FreqMenu_DrawPresetMenu+0xe0>
 8001a42:	2b0a      	cmp	r3, #10
 8001a44:	f000 8102 	beq.w	8001c4c <FreqMenu_DrawPresetMenu+0x278>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	}

}
 8001a48:	f001 ba52 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
		switch(pFreqPresetTmp->hertz)
 8001a4c:	2bfa      	cmp	r3, #250	; 0xfa
 8001a4e:	f000 8317 	beq.w	8002080 <FreqMenu_DrawPresetMenu+0x6ac>
 8001a52:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a56:	f000 83d9 	beq.w	800220c <FreqMenu_DrawPresetMenu+0x838>
 8001a5a:	2b64      	cmp	r3, #100	; 0x64
 8001a5c:	f000 8266 	beq.w	8001f2c <FreqMenu_DrawPresetMenu+0x558>
}
 8001a60:	f001 ba46 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
		switch(pFreqPresetTmp->hertz)
 8001a64:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	f000 8758 	beq.w	800291e <FreqMenu_DrawPresetMenu+0xf4a>
 8001a6e:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d80f      	bhi.n	8001a96 <FreqMenu_DrawPresetMenu+0xc2>
 8001a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	f000 85e0 	beq.w	8002640 <FreqMenu_DrawPresetMenu+0xc6c>
 8001a80:	f242 7210 	movw	r2, #10000	; 0x2710
 8001a84:	4293      	cmp	r3, r2
 8001a86:	f000 86a1 	beq.w	80027cc <FreqMenu_DrawPresetMenu+0xdf8>
 8001a8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a8e:	f000 852d 	beq.w	80024ec <FreqMenu_DrawPresetMenu+0xb18>
}
 8001a92:	f001 ba2d 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
		switch(pFreqPresetTmp->hertz)
 8001a96:	4a5d      	ldr	r2, [pc, #372]	; (8001c0c <FreqMenu_DrawPresetMenu+0x238>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	f001 80ae 	beq.w	8002bfa <FreqMenu_DrawPresetMenu+0x1226>
 8001a9e:	4a5c      	ldr	r2, [pc, #368]	; (8001c10 <FreqMenu_DrawPresetMenu+0x23c>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	f001 816f 	beq.w	8002d84 <FreqMenu_DrawPresetMenu+0x13b0>
 8001aa6:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	f000 87fc 	beq.w	8002aa8 <FreqMenu_DrawPresetMenu+0x10d4>
}
 8001ab0:	f001 ba1e 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001abc:	9301      	str	r3, [sp, #4]
 8001abe:	2302      	movs	r3, #2
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	2105      	movs	r1, #5
 8001ac6:	4853      	ldr	r0, [pc, #332]	; (8001c14 <FreqMenu_DrawPresetMenu+0x240>)
 8001ac8:	f00e ff0e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001acc:	7bbb      	ldrb	r3, [r7, #14]
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	9301      	str	r3, [sp, #4]
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	9300      	str	r3, [sp, #0]
 8001ad8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001adc:	2105      	movs	r1, #5
 8001ade:	484e      	ldr	r0, [pc, #312]	; (8001c18 <FreqMenu_DrawPresetMenu+0x244>)
 8001ae0:	f00e ff02 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ae4:	7b7b      	ldrb	r3, [r7, #13]
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	2300      	movs	r3, #0
 8001aea:	9301      	str	r3, [sp, #4]
 8001aec:	2302      	movs	r3, #2
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001af4:	2105      	movs	r1, #5
 8001af6:	4849      	ldr	r0, [pc, #292]	; (8001c1c <FreqMenu_DrawPresetMenu+0x248>)
 8001af8:	f00e fef6 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001afc:	7b3b      	ldrb	r3, [r7, #12]
 8001afe:	b29a      	uxth	r2, r3
 8001b00:	2300      	movs	r3, #0
 8001b02:	9301      	str	r3, [sp, #4]
 8001b04:	2302      	movs	r3, #2
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b0c:	2105      	movs	r1, #5
 8001b0e:	4844      	ldr	r0, [pc, #272]	; (8001c20 <FreqMenu_DrawPresetMenu+0x24c>)
 8001b10:	f00e feea 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b14:	7afb      	ldrb	r3, [r7, #11]
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	2300      	movs	r3, #0
 8001b1a:	9301      	str	r3, [sp, #4]
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b24:	2105      	movs	r1, #5
 8001b26:	483f      	ldr	r0, [pc, #252]	; (8001c24 <FreqMenu_DrawPresetMenu+0x250>)
 8001b28:	f00e fede 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b2c:	7abb      	ldrb	r3, [r7, #10]
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	2300      	movs	r3, #0
 8001b32:	9301      	str	r3, [sp, #4]
 8001b34:	2302      	movs	r3, #2
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b3c:	2105      	movs	r1, #5
 8001b3e:	483a      	ldr	r0, [pc, #232]	; (8001c28 <FreqMenu_DrawPresetMenu+0x254>)
 8001b40:	f00e fed2 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b44:	7a7b      	ldrb	r3, [r7, #9]
 8001b46:	b29a      	uxth	r2, r3
 8001b48:	2300      	movs	r3, #0
 8001b4a:	9301      	str	r3, [sp, #4]
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b54:	2105      	movs	r1, #5
 8001b56:	4835      	ldr	r0, [pc, #212]	; (8001c2c <FreqMenu_DrawPresetMenu+0x258>)
 8001b58:	f00e fec6 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b5c:	7bfb      	ldrb	r3, [r7, #15]
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	2300      	movs	r3, #0
 8001b62:	9301      	str	r3, [sp, #4]
 8001b64:	2302      	movs	r3, #2
 8001b66:	9300      	str	r3, [sp, #0]
 8001b68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b6c:	2178      	movs	r1, #120	; 0x78
 8001b6e:	4830      	ldr	r0, [pc, #192]	; (8001c30 <FreqMenu_DrawPresetMenu+0x25c>)
 8001b70:	f00e feba 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b74:	7bbb      	ldrb	r3, [r7, #14]
 8001b76:	b29a      	uxth	r2, r3
 8001b78:	2300      	movs	r3, #0
 8001b7a:	9301      	str	r3, [sp, #4]
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	9300      	str	r3, [sp, #0]
 8001b80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b84:	2178      	movs	r1, #120	; 0x78
 8001b86:	482b      	ldr	r0, [pc, #172]	; (8001c34 <FreqMenu_DrawPresetMenu+0x260>)
 8001b88:	f00e feae 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b8c:	7b7b      	ldrb	r3, [r7, #13]
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	2300      	movs	r3, #0
 8001b92:	9301      	str	r3, [sp, #4]
 8001b94:	2302      	movs	r3, #2
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b9c:	2178      	movs	r1, #120	; 0x78
 8001b9e:	4826      	ldr	r0, [pc, #152]	; (8001c38 <FreqMenu_DrawPresetMenu+0x264>)
 8001ba0:	f00e fea2 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ba4:	7b3b      	ldrb	r3, [r7, #12]
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	2300      	movs	r3, #0
 8001baa:	9301      	str	r3, [sp, #4]
 8001bac:	2302      	movs	r3, #2
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bb4:	2178      	movs	r1, #120	; 0x78
 8001bb6:	4821      	ldr	r0, [pc, #132]	; (8001c3c <FreqMenu_DrawPresetMenu+0x268>)
 8001bb8:	f00e fe96 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bbc:	7afb      	ldrb	r3, [r7, #11]
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	9301      	str	r3, [sp, #4]
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bcc:	2178      	movs	r1, #120	; 0x78
 8001bce:	481c      	ldr	r0, [pc, #112]	; (8001c40 <FreqMenu_DrawPresetMenu+0x26c>)
 8001bd0:	f00e fe8a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bd4:	7abb      	ldrb	r3, [r7, #10]
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	2300      	movs	r3, #0
 8001bda:	9301      	str	r3, [sp, #4]
 8001bdc:	2302      	movs	r3, #2
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001be4:	2178      	movs	r1, #120	; 0x78
 8001be6:	4817      	ldr	r0, [pc, #92]	; (8001c44 <FreqMenu_DrawPresetMenu+0x270>)
 8001be8:	f00e fe7e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bec:	7a7b      	ldrb	r3, [r7, #9]
 8001bee:	b29a      	uxth	r2, r3
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	9301      	str	r3, [sp, #4]
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	9300      	str	r3, [sp, #0]
 8001bf8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bfc:	2178      	movs	r1, #120	; 0x78
 8001bfe:	4812      	ldr	r0, [pc, #72]	; (8001c48 <FreqMenu_DrawPresetMenu+0x274>)
 8001c00:	f00e fe72 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 8001c04:	f001 b974 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
 8001c08:	08015970 	.word	0x08015970
 8001c0c:	000124f8 	.word	0x000124f8
 8001c10:	000186a0 	.word	0x000186a0
 8001c14:	08015984 	.word	0x08015984
 8001c18:	0801598c 	.word	0x0801598c
 8001c1c:	08015994 	.word	0x08015994
 8001c20:	0801599c 	.word	0x0801599c
 8001c24:	080159a4 	.word	0x080159a4
 8001c28:	080159ac 	.word	0x080159ac
 8001c2c:	080159b4 	.word	0x080159b4
 8001c30:	080159bc 	.word	0x080159bc
 8001c34:	080159c4 	.word	0x080159c4
 8001c38:	080159cc 	.word	0x080159cc
 8001c3c:	080159d4 	.word	0x080159d4
 8001c40:	080159dc 	.word	0x080159dc
 8001c44:	080159e4 	.word	0x080159e4
 8001c48:	080159ec 	.word	0x080159ec
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c4c:	7bfb      	ldrb	r3, [r7, #15]
 8001c4e:	b29a      	uxth	r2, r3
 8001c50:	2300      	movs	r3, #0
 8001c52:	9301      	str	r3, [sp, #4]
 8001c54:	2302      	movs	r3, #2
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c5c:	2105      	movs	r1, #5
 8001c5e:	48a5      	ldr	r0, [pc, #660]	; (8001ef4 <FreqMenu_DrawPresetMenu+0x520>)
 8001c60:	f00e fe42 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001c64:	7bbb      	ldrb	r3, [r7, #14]
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001c6c:	9301      	str	r3, [sp, #4]
 8001c6e:	2302      	movs	r3, #2
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	2300      	movs	r3, #0
 8001c74:	2105      	movs	r1, #5
 8001c76:	48a0      	ldr	r0, [pc, #640]	; (8001ef8 <FreqMenu_DrawPresetMenu+0x524>)
 8001c78:	f00e fe36 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c7c:	7b7b      	ldrb	r3, [r7, #13]
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	2300      	movs	r3, #0
 8001c82:	9301      	str	r3, [sp, #4]
 8001c84:	2302      	movs	r3, #2
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c8c:	2105      	movs	r1, #5
 8001c8e:	489b      	ldr	r0, [pc, #620]	; (8001efc <FreqMenu_DrawPresetMenu+0x528>)
 8001c90:	f00e fe2a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c94:	7b3b      	ldrb	r3, [r7, #12]
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	2300      	movs	r3, #0
 8001c9a:	9301      	str	r3, [sp, #4]
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ca4:	2105      	movs	r1, #5
 8001ca6:	4896      	ldr	r0, [pc, #600]	; (8001f00 <FreqMenu_DrawPresetMenu+0x52c>)
 8001ca8:	f00e fe1e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cac:	7afb      	ldrb	r3, [r7, #11]
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	9301      	str	r3, [sp, #4]
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cbc:	2105      	movs	r1, #5
 8001cbe:	4891      	ldr	r0, [pc, #580]	; (8001f04 <FreqMenu_DrawPresetMenu+0x530>)
 8001cc0:	f00e fe12 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cc4:	7abb      	ldrb	r3, [r7, #10]
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	2300      	movs	r3, #0
 8001cca:	9301      	str	r3, [sp, #4]
 8001ccc:	2302      	movs	r3, #2
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cd4:	2105      	movs	r1, #5
 8001cd6:	488c      	ldr	r0, [pc, #560]	; (8001f08 <FreqMenu_DrawPresetMenu+0x534>)
 8001cd8:	f00e fe06 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cdc:	7a7b      	ldrb	r3, [r7, #9]
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	9301      	str	r3, [sp, #4]
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cec:	2105      	movs	r1, #5
 8001cee:	4887      	ldr	r0, [pc, #540]	; (8001f0c <FreqMenu_DrawPresetMenu+0x538>)
 8001cf0:	f00e fdfa 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	9301      	str	r3, [sp, #4]
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	9300      	str	r3, [sp, #0]
 8001d00:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d04:	2178      	movs	r1, #120	; 0x78
 8001d06:	4882      	ldr	r0, [pc, #520]	; (8001f10 <FreqMenu_DrawPresetMenu+0x53c>)
 8001d08:	f00e fdee 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d0c:	7bbb      	ldrb	r3, [r7, #14]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	2300      	movs	r3, #0
 8001d12:	9301      	str	r3, [sp, #4]
 8001d14:	2302      	movs	r3, #2
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d1c:	2178      	movs	r1, #120	; 0x78
 8001d1e:	487d      	ldr	r0, [pc, #500]	; (8001f14 <FreqMenu_DrawPresetMenu+0x540>)
 8001d20:	f00e fde2 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d24:	7b7b      	ldrb	r3, [r7, #13]
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	2300      	movs	r3, #0
 8001d2a:	9301      	str	r3, [sp, #4]
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d34:	2178      	movs	r1, #120	; 0x78
 8001d36:	4878      	ldr	r0, [pc, #480]	; (8001f18 <FreqMenu_DrawPresetMenu+0x544>)
 8001d38:	f00e fdd6 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d3c:	7b3b      	ldrb	r3, [r7, #12]
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	2300      	movs	r3, #0
 8001d42:	9301      	str	r3, [sp, #4]
 8001d44:	2302      	movs	r3, #2
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d4c:	2178      	movs	r1, #120	; 0x78
 8001d4e:	4873      	ldr	r0, [pc, #460]	; (8001f1c <FreqMenu_DrawPresetMenu+0x548>)
 8001d50:	f00e fdca 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d54:	7afb      	ldrb	r3, [r7, #11]
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	2300      	movs	r3, #0
 8001d5a:	9301      	str	r3, [sp, #4]
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d64:	2178      	movs	r1, #120	; 0x78
 8001d66:	486e      	ldr	r0, [pc, #440]	; (8001f20 <FreqMenu_DrawPresetMenu+0x54c>)
 8001d68:	f00e fdbe 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d6c:	7abb      	ldrb	r3, [r7, #10]
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	2300      	movs	r3, #0
 8001d72:	9301      	str	r3, [sp, #4]
 8001d74:	2302      	movs	r3, #2
 8001d76:	9300      	str	r3, [sp, #0]
 8001d78:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d7c:	2178      	movs	r1, #120	; 0x78
 8001d7e:	4869      	ldr	r0, [pc, #420]	; (8001f24 <FreqMenu_DrawPresetMenu+0x550>)
 8001d80:	f00e fdb2 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d84:	7a7b      	ldrb	r3, [r7, #9]
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	2300      	movs	r3, #0
 8001d8a:	9301      	str	r3, [sp, #4]
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	9300      	str	r3, [sp, #0]
 8001d90:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d94:	2178      	movs	r1, #120	; 0x78
 8001d96:	4864      	ldr	r0, [pc, #400]	; (8001f28 <FreqMenu_DrawPresetMenu+0x554>)
 8001d98:	f00e fda6 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 8001d9c:	f001 b8a8 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001da0:	7bfb      	ldrb	r3, [r7, #15]
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	2300      	movs	r3, #0
 8001da6:	9301      	str	r3, [sp, #4]
 8001da8:	2302      	movs	r3, #2
 8001daa:	9300      	str	r3, [sp, #0]
 8001dac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001db0:	2105      	movs	r1, #5
 8001db2:	4850      	ldr	r0, [pc, #320]	; (8001ef4 <FreqMenu_DrawPresetMenu+0x520>)
 8001db4:	f00e fd98 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001db8:	7bbb      	ldrb	r3, [r7, #14]
 8001dba:	b29a      	uxth	r2, r3
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	9301      	str	r3, [sp, #4]
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dc8:	2105      	movs	r1, #5
 8001dca:	484b      	ldr	r0, [pc, #300]	; (8001ef8 <FreqMenu_DrawPresetMenu+0x524>)
 8001dcc:	f00e fd8c 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001dd0:	7b7b      	ldrb	r3, [r7, #13]
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	2302      	movs	r3, #2
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	2300      	movs	r3, #0
 8001de0:	2105      	movs	r1, #5
 8001de2:	4846      	ldr	r0, [pc, #280]	; (8001efc <FreqMenu_DrawPresetMenu+0x528>)
 8001de4:	f00e fd80 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001de8:	7b3b      	ldrb	r3, [r7, #12]
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	2300      	movs	r3, #0
 8001dee:	9301      	str	r3, [sp, #4]
 8001df0:	2302      	movs	r3, #2
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001df8:	2105      	movs	r1, #5
 8001dfa:	4841      	ldr	r0, [pc, #260]	; (8001f00 <FreqMenu_DrawPresetMenu+0x52c>)
 8001dfc:	f00e fd74 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e00:	7afb      	ldrb	r3, [r7, #11]
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	2300      	movs	r3, #0
 8001e06:	9301      	str	r3, [sp, #4]
 8001e08:	2302      	movs	r3, #2
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e10:	2105      	movs	r1, #5
 8001e12:	483c      	ldr	r0, [pc, #240]	; (8001f04 <FreqMenu_DrawPresetMenu+0x530>)
 8001e14:	f00e fd68 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e18:	7abb      	ldrb	r3, [r7, #10]
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	9301      	str	r3, [sp, #4]
 8001e20:	2302      	movs	r3, #2
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e28:	2105      	movs	r1, #5
 8001e2a:	4837      	ldr	r0, [pc, #220]	; (8001f08 <FreqMenu_DrawPresetMenu+0x534>)
 8001e2c:	f00e fd5c 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e30:	7a7b      	ldrb	r3, [r7, #9]
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	2300      	movs	r3, #0
 8001e36:	9301      	str	r3, [sp, #4]
 8001e38:	2302      	movs	r3, #2
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e40:	2105      	movs	r1, #5
 8001e42:	4832      	ldr	r0, [pc, #200]	; (8001f0c <FreqMenu_DrawPresetMenu+0x538>)
 8001e44:	f00e fd50 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	9301      	str	r3, [sp, #4]
 8001e50:	2302      	movs	r3, #2
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e58:	2178      	movs	r1, #120	; 0x78
 8001e5a:	482d      	ldr	r0, [pc, #180]	; (8001f10 <FreqMenu_DrawPresetMenu+0x53c>)
 8001e5c:	f00e fd44 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e60:	7bbb      	ldrb	r3, [r7, #14]
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	2300      	movs	r3, #0
 8001e66:	9301      	str	r3, [sp, #4]
 8001e68:	2302      	movs	r3, #2
 8001e6a:	9300      	str	r3, [sp, #0]
 8001e6c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e70:	2178      	movs	r1, #120	; 0x78
 8001e72:	4828      	ldr	r0, [pc, #160]	; (8001f14 <FreqMenu_DrawPresetMenu+0x540>)
 8001e74:	f00e fd38 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e78:	7b7b      	ldrb	r3, [r7, #13]
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	9301      	str	r3, [sp, #4]
 8001e80:	2302      	movs	r3, #2
 8001e82:	9300      	str	r3, [sp, #0]
 8001e84:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e88:	2178      	movs	r1, #120	; 0x78
 8001e8a:	4823      	ldr	r0, [pc, #140]	; (8001f18 <FreqMenu_DrawPresetMenu+0x544>)
 8001e8c:	f00e fd2c 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e90:	7b3b      	ldrb	r3, [r7, #12]
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	2300      	movs	r3, #0
 8001e96:	9301      	str	r3, [sp, #4]
 8001e98:	2302      	movs	r3, #2
 8001e9a:	9300      	str	r3, [sp, #0]
 8001e9c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ea0:	2178      	movs	r1, #120	; 0x78
 8001ea2:	481e      	ldr	r0, [pc, #120]	; (8001f1c <FreqMenu_DrawPresetMenu+0x548>)
 8001ea4:	f00e fd20 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ea8:	7afb      	ldrb	r3, [r7, #11]
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	2300      	movs	r3, #0
 8001eae:	9301      	str	r3, [sp, #4]
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001eb8:	2178      	movs	r1, #120	; 0x78
 8001eba:	4819      	ldr	r0, [pc, #100]	; (8001f20 <FreqMenu_DrawPresetMenu+0x54c>)
 8001ebc:	f00e fd14 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ec0:	7abb      	ldrb	r3, [r7, #10]
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	9301      	str	r3, [sp, #4]
 8001ec8:	2302      	movs	r3, #2
 8001eca:	9300      	str	r3, [sp, #0]
 8001ecc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ed0:	2178      	movs	r1, #120	; 0x78
 8001ed2:	4814      	ldr	r0, [pc, #80]	; (8001f24 <FreqMenu_DrawPresetMenu+0x550>)
 8001ed4:	f00e fd08 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ed8:	7a7b      	ldrb	r3, [r7, #9]
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	2300      	movs	r3, #0
 8001ede:	9301      	str	r3, [sp, #4]
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ee8:	2178      	movs	r1, #120	; 0x78
 8001eea:	480f      	ldr	r0, [pc, #60]	; (8001f28 <FreqMenu_DrawPresetMenu+0x554>)
 8001eec:	f00e fcfc 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 8001ef0:	f000 bffe 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
 8001ef4:	08015984 	.word	0x08015984
 8001ef8:	0801598c 	.word	0x0801598c
 8001efc:	08015994 	.word	0x08015994
 8001f00:	0801599c 	.word	0x0801599c
 8001f04:	080159a4 	.word	0x080159a4
 8001f08:	080159ac 	.word	0x080159ac
 8001f0c:	080159b4 	.word	0x080159b4
 8001f10:	080159bc 	.word	0x080159bc
 8001f14:	080159c4 	.word	0x080159c4
 8001f18:	080159cc 	.word	0x080159cc
 8001f1c:	080159d4 	.word	0x080159d4
 8001f20:	080159dc 	.word	0x080159dc
 8001f24:	080159e4 	.word	0x080159e4
 8001f28:	080159ec 	.word	0x080159ec
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f2c:	7bfb      	ldrb	r3, [r7, #15]
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	2300      	movs	r3, #0
 8001f32:	9301      	str	r3, [sp, #4]
 8001f34:	2302      	movs	r3, #2
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f3c:	2105      	movs	r1, #5
 8001f3e:	48a5      	ldr	r0, [pc, #660]	; (80021d4 <FreqMenu_DrawPresetMenu+0x800>)
 8001f40:	f00e fcd2 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f44:	7bbb      	ldrb	r3, [r7, #14]
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	2300      	movs	r3, #0
 8001f4a:	9301      	str	r3, [sp, #4]
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	9300      	str	r3, [sp, #0]
 8001f50:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f54:	2105      	movs	r1, #5
 8001f56:	48a0      	ldr	r0, [pc, #640]	; (80021d8 <FreqMenu_DrawPresetMenu+0x804>)
 8001f58:	f00e fcc6 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f5c:	7b7b      	ldrb	r3, [r7, #13]
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	2300      	movs	r3, #0
 8001f62:	9301      	str	r3, [sp, #4]
 8001f64:	2302      	movs	r3, #2
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f6c:	2105      	movs	r1, #5
 8001f6e:	489b      	ldr	r0, [pc, #620]	; (80021dc <FreqMenu_DrawPresetMenu+0x808>)
 8001f70:	f00e fcba 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001f74:	7b3b      	ldrb	r3, [r7, #12]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001f7c:	9301      	str	r3, [sp, #4]
 8001f7e:	2302      	movs	r3, #2
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	2300      	movs	r3, #0
 8001f84:	2105      	movs	r1, #5
 8001f86:	4896      	ldr	r0, [pc, #600]	; (80021e0 <FreqMenu_DrawPresetMenu+0x80c>)
 8001f88:	f00e fcae 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f8c:	7afb      	ldrb	r3, [r7, #11]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	2300      	movs	r3, #0
 8001f92:	9301      	str	r3, [sp, #4]
 8001f94:	2302      	movs	r3, #2
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f9c:	2105      	movs	r1, #5
 8001f9e:	4891      	ldr	r0, [pc, #580]	; (80021e4 <FreqMenu_DrawPresetMenu+0x810>)
 8001fa0:	f00e fca2 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fa4:	7abb      	ldrb	r3, [r7, #10]
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	2300      	movs	r3, #0
 8001faa:	9301      	str	r3, [sp, #4]
 8001fac:	2302      	movs	r3, #2
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fb4:	2105      	movs	r1, #5
 8001fb6:	488c      	ldr	r0, [pc, #560]	; (80021e8 <FreqMenu_DrawPresetMenu+0x814>)
 8001fb8:	f00e fc96 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fbc:	7a7b      	ldrb	r3, [r7, #9]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	9301      	str	r3, [sp, #4]
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fcc:	2105      	movs	r1, #5
 8001fce:	4887      	ldr	r0, [pc, #540]	; (80021ec <FreqMenu_DrawPresetMenu+0x818>)
 8001fd0:	f00e fc8a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	2300      	movs	r3, #0
 8001fda:	9301      	str	r3, [sp, #4]
 8001fdc:	2302      	movs	r3, #2
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fe4:	2178      	movs	r1, #120	; 0x78
 8001fe6:	4882      	ldr	r0, [pc, #520]	; (80021f0 <FreqMenu_DrawPresetMenu+0x81c>)
 8001fe8:	f00e fc7e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fec:	7bbb      	ldrb	r3, [r7, #14]
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	9301      	str	r3, [sp, #4]
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ffc:	2178      	movs	r1, #120	; 0x78
 8001ffe:	487d      	ldr	r0, [pc, #500]	; (80021f4 <FreqMenu_DrawPresetMenu+0x820>)
 8002000:	f00e fc72 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002004:	7b7b      	ldrb	r3, [r7, #13]
 8002006:	b29a      	uxth	r2, r3
 8002008:	2300      	movs	r3, #0
 800200a:	9301      	str	r3, [sp, #4]
 800200c:	2302      	movs	r3, #2
 800200e:	9300      	str	r3, [sp, #0]
 8002010:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002014:	2178      	movs	r1, #120	; 0x78
 8002016:	4878      	ldr	r0, [pc, #480]	; (80021f8 <FreqMenu_DrawPresetMenu+0x824>)
 8002018:	f00e fc66 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800201c:	7b3b      	ldrb	r3, [r7, #12]
 800201e:	b29a      	uxth	r2, r3
 8002020:	2300      	movs	r3, #0
 8002022:	9301      	str	r3, [sp, #4]
 8002024:	2302      	movs	r3, #2
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800202c:	2178      	movs	r1, #120	; 0x78
 800202e:	4873      	ldr	r0, [pc, #460]	; (80021fc <FreqMenu_DrawPresetMenu+0x828>)
 8002030:	f00e fc5a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002034:	7afb      	ldrb	r3, [r7, #11]
 8002036:	b29a      	uxth	r2, r3
 8002038:	2300      	movs	r3, #0
 800203a:	9301      	str	r3, [sp, #4]
 800203c:	2302      	movs	r3, #2
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002044:	2178      	movs	r1, #120	; 0x78
 8002046:	486e      	ldr	r0, [pc, #440]	; (8002200 <FreqMenu_DrawPresetMenu+0x82c>)
 8002048:	f00e fc4e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800204c:	7abb      	ldrb	r3, [r7, #10]
 800204e:	b29a      	uxth	r2, r3
 8002050:	2300      	movs	r3, #0
 8002052:	9301      	str	r3, [sp, #4]
 8002054:	2302      	movs	r3, #2
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800205c:	2178      	movs	r1, #120	; 0x78
 800205e:	4869      	ldr	r0, [pc, #420]	; (8002204 <FreqMenu_DrawPresetMenu+0x830>)
 8002060:	f00e fc42 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002064:	7a7b      	ldrb	r3, [r7, #9]
 8002066:	b29a      	uxth	r2, r3
 8002068:	2300      	movs	r3, #0
 800206a:	9301      	str	r3, [sp, #4]
 800206c:	2302      	movs	r3, #2
 800206e:	9300      	str	r3, [sp, #0]
 8002070:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002074:	2178      	movs	r1, #120	; 0x78
 8002076:	4864      	ldr	r0, [pc, #400]	; (8002208 <FreqMenu_DrawPresetMenu+0x834>)
 8002078:	f00e fc36 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 800207c:	f000 bf38 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002080:	7bfb      	ldrb	r3, [r7, #15]
 8002082:	b29a      	uxth	r2, r3
 8002084:	2300      	movs	r3, #0
 8002086:	9301      	str	r3, [sp, #4]
 8002088:	2302      	movs	r3, #2
 800208a:	9300      	str	r3, [sp, #0]
 800208c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002090:	2105      	movs	r1, #5
 8002092:	4850      	ldr	r0, [pc, #320]	; (80021d4 <FreqMenu_DrawPresetMenu+0x800>)
 8002094:	f00e fc28 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002098:	7bbb      	ldrb	r3, [r7, #14]
 800209a:	b29a      	uxth	r2, r3
 800209c:	2300      	movs	r3, #0
 800209e:	9301      	str	r3, [sp, #4]
 80020a0:	2302      	movs	r3, #2
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020a8:	2105      	movs	r1, #5
 80020aa:	484b      	ldr	r0, [pc, #300]	; (80021d8 <FreqMenu_DrawPresetMenu+0x804>)
 80020ac:	f00e fc1c 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020b0:	7b7b      	ldrb	r3, [r7, #13]
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	2300      	movs	r3, #0
 80020b6:	9301      	str	r3, [sp, #4]
 80020b8:	2302      	movs	r3, #2
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020c0:	2105      	movs	r1, #5
 80020c2:	4846      	ldr	r0, [pc, #280]	; (80021dc <FreqMenu_DrawPresetMenu+0x808>)
 80020c4:	f00e fc10 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020c8:	7b3b      	ldrb	r3, [r7, #12]
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	2300      	movs	r3, #0
 80020ce:	9301      	str	r3, [sp, #4]
 80020d0:	2302      	movs	r3, #2
 80020d2:	9300      	str	r3, [sp, #0]
 80020d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020d8:	2105      	movs	r1, #5
 80020da:	4841      	ldr	r0, [pc, #260]	; (80021e0 <FreqMenu_DrawPresetMenu+0x80c>)
 80020dc:	f00e fc04 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80020e0:	7afb      	ldrb	r3, [r7, #11]
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80020e8:	9301      	str	r3, [sp, #4]
 80020ea:	2302      	movs	r3, #2
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	2300      	movs	r3, #0
 80020f0:	2105      	movs	r1, #5
 80020f2:	483c      	ldr	r0, [pc, #240]	; (80021e4 <FreqMenu_DrawPresetMenu+0x810>)
 80020f4:	f00e fbf8 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020f8:	7abb      	ldrb	r3, [r7, #10]
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	2300      	movs	r3, #0
 80020fe:	9301      	str	r3, [sp, #4]
 8002100:	2302      	movs	r3, #2
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002108:	2105      	movs	r1, #5
 800210a:	4837      	ldr	r0, [pc, #220]	; (80021e8 <FreqMenu_DrawPresetMenu+0x814>)
 800210c:	f00e fbec 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002110:	7a7b      	ldrb	r3, [r7, #9]
 8002112:	b29a      	uxth	r2, r3
 8002114:	2300      	movs	r3, #0
 8002116:	9301      	str	r3, [sp, #4]
 8002118:	2302      	movs	r3, #2
 800211a:	9300      	str	r3, [sp, #0]
 800211c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002120:	2105      	movs	r1, #5
 8002122:	4832      	ldr	r0, [pc, #200]	; (80021ec <FreqMenu_DrawPresetMenu+0x818>)
 8002124:	f00e fbe0 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002128:	7bfb      	ldrb	r3, [r7, #15]
 800212a:	b29a      	uxth	r2, r3
 800212c:	2300      	movs	r3, #0
 800212e:	9301      	str	r3, [sp, #4]
 8002130:	2302      	movs	r3, #2
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002138:	2178      	movs	r1, #120	; 0x78
 800213a:	482d      	ldr	r0, [pc, #180]	; (80021f0 <FreqMenu_DrawPresetMenu+0x81c>)
 800213c:	f00e fbd4 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002140:	7bbb      	ldrb	r3, [r7, #14]
 8002142:	b29a      	uxth	r2, r3
 8002144:	2300      	movs	r3, #0
 8002146:	9301      	str	r3, [sp, #4]
 8002148:	2302      	movs	r3, #2
 800214a:	9300      	str	r3, [sp, #0]
 800214c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002150:	2178      	movs	r1, #120	; 0x78
 8002152:	4828      	ldr	r0, [pc, #160]	; (80021f4 <FreqMenu_DrawPresetMenu+0x820>)
 8002154:	f00e fbc8 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002158:	7b7b      	ldrb	r3, [r7, #13]
 800215a:	b29a      	uxth	r2, r3
 800215c:	2300      	movs	r3, #0
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	2302      	movs	r3, #2
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002168:	2178      	movs	r1, #120	; 0x78
 800216a:	4823      	ldr	r0, [pc, #140]	; (80021f8 <FreqMenu_DrawPresetMenu+0x824>)
 800216c:	f00e fbbc 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002170:	7b3b      	ldrb	r3, [r7, #12]
 8002172:	b29a      	uxth	r2, r3
 8002174:	2300      	movs	r3, #0
 8002176:	9301      	str	r3, [sp, #4]
 8002178:	2302      	movs	r3, #2
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002180:	2178      	movs	r1, #120	; 0x78
 8002182:	481e      	ldr	r0, [pc, #120]	; (80021fc <FreqMenu_DrawPresetMenu+0x828>)
 8002184:	f00e fbb0 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002188:	7afb      	ldrb	r3, [r7, #11]
 800218a:	b29a      	uxth	r2, r3
 800218c:	2300      	movs	r3, #0
 800218e:	9301      	str	r3, [sp, #4]
 8002190:	2302      	movs	r3, #2
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002198:	2178      	movs	r1, #120	; 0x78
 800219a:	4819      	ldr	r0, [pc, #100]	; (8002200 <FreqMenu_DrawPresetMenu+0x82c>)
 800219c:	f00e fba4 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021a0:	7abb      	ldrb	r3, [r7, #10]
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	2300      	movs	r3, #0
 80021a6:	9301      	str	r3, [sp, #4]
 80021a8:	2302      	movs	r3, #2
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021b0:	2178      	movs	r1, #120	; 0x78
 80021b2:	4814      	ldr	r0, [pc, #80]	; (8002204 <FreqMenu_DrawPresetMenu+0x830>)
 80021b4:	f00e fb98 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021b8:	7a7b      	ldrb	r3, [r7, #9]
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	2300      	movs	r3, #0
 80021be:	9301      	str	r3, [sp, #4]
 80021c0:	2302      	movs	r3, #2
 80021c2:	9300      	str	r3, [sp, #0]
 80021c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021c8:	2178      	movs	r1, #120	; 0x78
 80021ca:	480f      	ldr	r0, [pc, #60]	; (8002208 <FreqMenu_DrawPresetMenu+0x834>)
 80021cc:	f00e fb8c 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 80021d0:	f000 be8e 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
 80021d4:	08015984 	.word	0x08015984
 80021d8:	0801598c 	.word	0x0801598c
 80021dc:	08015994 	.word	0x08015994
 80021e0:	0801599c 	.word	0x0801599c
 80021e4:	080159a4 	.word	0x080159a4
 80021e8:	080159ac 	.word	0x080159ac
 80021ec:	080159b4 	.word	0x080159b4
 80021f0:	080159bc 	.word	0x080159bc
 80021f4:	080159c4 	.word	0x080159c4
 80021f8:	080159cc 	.word	0x080159cc
 80021fc:	080159d4 	.word	0x080159d4
 8002200:	080159dc 	.word	0x080159dc
 8002204:	080159e4 	.word	0x080159e4
 8002208:	080159ec 	.word	0x080159ec
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	b29a      	uxth	r2, r3
 8002210:	2300      	movs	r3, #0
 8002212:	9301      	str	r3, [sp, #4]
 8002214:	2302      	movs	r3, #2
 8002216:	9300      	str	r3, [sp, #0]
 8002218:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800221c:	2105      	movs	r1, #5
 800221e:	48a5      	ldr	r0, [pc, #660]	; (80024b4 <FreqMenu_DrawPresetMenu+0xae0>)
 8002220:	f00e fb62 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002224:	7bbb      	ldrb	r3, [r7, #14]
 8002226:	b29a      	uxth	r2, r3
 8002228:	2300      	movs	r3, #0
 800222a:	9301      	str	r3, [sp, #4]
 800222c:	2302      	movs	r3, #2
 800222e:	9300      	str	r3, [sp, #0]
 8002230:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002234:	2105      	movs	r1, #5
 8002236:	48a0      	ldr	r0, [pc, #640]	; (80024b8 <FreqMenu_DrawPresetMenu+0xae4>)
 8002238:	f00e fb56 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800223c:	7b7b      	ldrb	r3, [r7, #13]
 800223e:	b29a      	uxth	r2, r3
 8002240:	2300      	movs	r3, #0
 8002242:	9301      	str	r3, [sp, #4]
 8002244:	2302      	movs	r3, #2
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800224c:	2105      	movs	r1, #5
 800224e:	489b      	ldr	r0, [pc, #620]	; (80024bc <FreqMenu_DrawPresetMenu+0xae8>)
 8002250:	f00e fb4a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002254:	7b3b      	ldrb	r3, [r7, #12]
 8002256:	b29a      	uxth	r2, r3
 8002258:	2300      	movs	r3, #0
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	2302      	movs	r3, #2
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002264:	2105      	movs	r1, #5
 8002266:	4896      	ldr	r0, [pc, #600]	; (80024c0 <FreqMenu_DrawPresetMenu+0xaec>)
 8002268:	f00e fb3e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800226c:	7afb      	ldrb	r3, [r7, #11]
 800226e:	b29a      	uxth	r2, r3
 8002270:	2300      	movs	r3, #0
 8002272:	9301      	str	r3, [sp, #4]
 8002274:	2302      	movs	r3, #2
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800227c:	2105      	movs	r1, #5
 800227e:	4891      	ldr	r0, [pc, #580]	; (80024c4 <FreqMenu_DrawPresetMenu+0xaf0>)
 8002280:	f00e fb32 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002284:	7abb      	ldrb	r3, [r7, #10]
 8002286:	b29a      	uxth	r2, r3
 8002288:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800228c:	9301      	str	r3, [sp, #4]
 800228e:	2302      	movs	r3, #2
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2300      	movs	r3, #0
 8002294:	2105      	movs	r1, #5
 8002296:	488c      	ldr	r0, [pc, #560]	; (80024c8 <FreqMenu_DrawPresetMenu+0xaf4>)
 8002298:	f00e fb26 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800229c:	7a7b      	ldrb	r3, [r7, #9]
 800229e:	b29a      	uxth	r2, r3
 80022a0:	2300      	movs	r3, #0
 80022a2:	9301      	str	r3, [sp, #4]
 80022a4:	2302      	movs	r3, #2
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022ac:	2105      	movs	r1, #5
 80022ae:	4887      	ldr	r0, [pc, #540]	; (80024cc <FreqMenu_DrawPresetMenu+0xaf8>)
 80022b0:	f00e fb1a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	2300      	movs	r3, #0
 80022ba:	9301      	str	r3, [sp, #4]
 80022bc:	2302      	movs	r3, #2
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022c4:	2178      	movs	r1, #120	; 0x78
 80022c6:	4882      	ldr	r0, [pc, #520]	; (80024d0 <FreqMenu_DrawPresetMenu+0xafc>)
 80022c8:	f00e fb0e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022cc:	7bbb      	ldrb	r3, [r7, #14]
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	2300      	movs	r3, #0
 80022d2:	9301      	str	r3, [sp, #4]
 80022d4:	2302      	movs	r3, #2
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022dc:	2178      	movs	r1, #120	; 0x78
 80022de:	487d      	ldr	r0, [pc, #500]	; (80024d4 <FreqMenu_DrawPresetMenu+0xb00>)
 80022e0:	f00e fb02 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022e4:	7b7b      	ldrb	r3, [r7, #13]
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	2300      	movs	r3, #0
 80022ea:	9301      	str	r3, [sp, #4]
 80022ec:	2302      	movs	r3, #2
 80022ee:	9300      	str	r3, [sp, #0]
 80022f0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022f4:	2178      	movs	r1, #120	; 0x78
 80022f6:	4878      	ldr	r0, [pc, #480]	; (80024d8 <FreqMenu_DrawPresetMenu+0xb04>)
 80022f8:	f00e faf6 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022fc:	7b3b      	ldrb	r3, [r7, #12]
 80022fe:	b29a      	uxth	r2, r3
 8002300:	2300      	movs	r3, #0
 8002302:	9301      	str	r3, [sp, #4]
 8002304:	2302      	movs	r3, #2
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800230c:	2178      	movs	r1, #120	; 0x78
 800230e:	4873      	ldr	r0, [pc, #460]	; (80024dc <FreqMenu_DrawPresetMenu+0xb08>)
 8002310:	f00e faea 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002314:	7afb      	ldrb	r3, [r7, #11]
 8002316:	b29a      	uxth	r2, r3
 8002318:	2300      	movs	r3, #0
 800231a:	9301      	str	r3, [sp, #4]
 800231c:	2302      	movs	r3, #2
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002324:	2178      	movs	r1, #120	; 0x78
 8002326:	486e      	ldr	r0, [pc, #440]	; (80024e0 <FreqMenu_DrawPresetMenu+0xb0c>)
 8002328:	f00e fade 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800232c:	7abb      	ldrb	r3, [r7, #10]
 800232e:	b29a      	uxth	r2, r3
 8002330:	2300      	movs	r3, #0
 8002332:	9301      	str	r3, [sp, #4]
 8002334:	2302      	movs	r3, #2
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800233c:	2178      	movs	r1, #120	; 0x78
 800233e:	4869      	ldr	r0, [pc, #420]	; (80024e4 <FreqMenu_DrawPresetMenu+0xb10>)
 8002340:	f00e fad2 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002344:	7a7b      	ldrb	r3, [r7, #9]
 8002346:	b29a      	uxth	r2, r3
 8002348:	2300      	movs	r3, #0
 800234a:	9301      	str	r3, [sp, #4]
 800234c:	2302      	movs	r3, #2
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002354:	2178      	movs	r1, #120	; 0x78
 8002356:	4864      	ldr	r0, [pc, #400]	; (80024e8 <FreqMenu_DrawPresetMenu+0xb14>)
 8002358:	f00e fac6 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 800235c:	f000 bdc8 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	b29a      	uxth	r2, r3
 8002364:	2300      	movs	r3, #0
 8002366:	9301      	str	r3, [sp, #4]
 8002368:	2302      	movs	r3, #2
 800236a:	9300      	str	r3, [sp, #0]
 800236c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002370:	2105      	movs	r1, #5
 8002372:	4850      	ldr	r0, [pc, #320]	; (80024b4 <FreqMenu_DrawPresetMenu+0xae0>)
 8002374:	f00e fab8 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002378:	7bbb      	ldrb	r3, [r7, #14]
 800237a:	b29a      	uxth	r2, r3
 800237c:	2300      	movs	r3, #0
 800237e:	9301      	str	r3, [sp, #4]
 8002380:	2302      	movs	r3, #2
 8002382:	9300      	str	r3, [sp, #0]
 8002384:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002388:	2105      	movs	r1, #5
 800238a:	484b      	ldr	r0, [pc, #300]	; (80024b8 <FreqMenu_DrawPresetMenu+0xae4>)
 800238c:	f00e faac 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002390:	7b7b      	ldrb	r3, [r7, #13]
 8002392:	b29a      	uxth	r2, r3
 8002394:	2300      	movs	r3, #0
 8002396:	9301      	str	r3, [sp, #4]
 8002398:	2302      	movs	r3, #2
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023a0:	2105      	movs	r1, #5
 80023a2:	4846      	ldr	r0, [pc, #280]	; (80024bc <FreqMenu_DrawPresetMenu+0xae8>)
 80023a4:	f00e faa0 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023a8:	7b3b      	ldrb	r3, [r7, #12]
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	2300      	movs	r3, #0
 80023ae:	9301      	str	r3, [sp, #4]
 80023b0:	2302      	movs	r3, #2
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023b8:	2105      	movs	r1, #5
 80023ba:	4841      	ldr	r0, [pc, #260]	; (80024c0 <FreqMenu_DrawPresetMenu+0xaec>)
 80023bc:	f00e fa94 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023c0:	7afb      	ldrb	r3, [r7, #11]
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	2300      	movs	r3, #0
 80023c6:	9301      	str	r3, [sp, #4]
 80023c8:	2302      	movs	r3, #2
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023d0:	2105      	movs	r1, #5
 80023d2:	483c      	ldr	r0, [pc, #240]	; (80024c4 <FreqMenu_DrawPresetMenu+0xaf0>)
 80023d4:	f00e fa88 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023d8:	7abb      	ldrb	r3, [r7, #10]
 80023da:	b29a      	uxth	r2, r3
 80023dc:	2300      	movs	r3, #0
 80023de:	9301      	str	r3, [sp, #4]
 80023e0:	2302      	movs	r3, #2
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023e8:	2105      	movs	r1, #5
 80023ea:	4837      	ldr	r0, [pc, #220]	; (80024c8 <FreqMenu_DrawPresetMenu+0xaf4>)
 80023ec:	f00e fa7c 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80023f0:	7a7b      	ldrb	r3, [r7, #9]
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80023f8:	9301      	str	r3, [sp, #4]
 80023fa:	2302      	movs	r3, #2
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	2300      	movs	r3, #0
 8002400:	2105      	movs	r1, #5
 8002402:	4832      	ldr	r0, [pc, #200]	; (80024cc <FreqMenu_DrawPresetMenu+0xaf8>)
 8002404:	f00e fa70 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002408:	7bfb      	ldrb	r3, [r7, #15]
 800240a:	b29a      	uxth	r2, r3
 800240c:	2300      	movs	r3, #0
 800240e:	9301      	str	r3, [sp, #4]
 8002410:	2302      	movs	r3, #2
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002418:	2178      	movs	r1, #120	; 0x78
 800241a:	482d      	ldr	r0, [pc, #180]	; (80024d0 <FreqMenu_DrawPresetMenu+0xafc>)
 800241c:	f00e fa64 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002420:	7bbb      	ldrb	r3, [r7, #14]
 8002422:	b29a      	uxth	r2, r3
 8002424:	2300      	movs	r3, #0
 8002426:	9301      	str	r3, [sp, #4]
 8002428:	2302      	movs	r3, #2
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002430:	2178      	movs	r1, #120	; 0x78
 8002432:	4828      	ldr	r0, [pc, #160]	; (80024d4 <FreqMenu_DrawPresetMenu+0xb00>)
 8002434:	f00e fa58 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002438:	7b7b      	ldrb	r3, [r7, #13]
 800243a:	b29a      	uxth	r2, r3
 800243c:	2300      	movs	r3, #0
 800243e:	9301      	str	r3, [sp, #4]
 8002440:	2302      	movs	r3, #2
 8002442:	9300      	str	r3, [sp, #0]
 8002444:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002448:	2178      	movs	r1, #120	; 0x78
 800244a:	4823      	ldr	r0, [pc, #140]	; (80024d8 <FreqMenu_DrawPresetMenu+0xb04>)
 800244c:	f00e fa4c 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002450:	7b3b      	ldrb	r3, [r7, #12]
 8002452:	b29a      	uxth	r2, r3
 8002454:	2300      	movs	r3, #0
 8002456:	9301      	str	r3, [sp, #4]
 8002458:	2302      	movs	r3, #2
 800245a:	9300      	str	r3, [sp, #0]
 800245c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002460:	2178      	movs	r1, #120	; 0x78
 8002462:	481e      	ldr	r0, [pc, #120]	; (80024dc <FreqMenu_DrawPresetMenu+0xb08>)
 8002464:	f00e fa40 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002468:	7afb      	ldrb	r3, [r7, #11]
 800246a:	b29a      	uxth	r2, r3
 800246c:	2300      	movs	r3, #0
 800246e:	9301      	str	r3, [sp, #4]
 8002470:	2302      	movs	r3, #2
 8002472:	9300      	str	r3, [sp, #0]
 8002474:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002478:	2178      	movs	r1, #120	; 0x78
 800247a:	4819      	ldr	r0, [pc, #100]	; (80024e0 <FreqMenu_DrawPresetMenu+0xb0c>)
 800247c:	f00e fa34 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002480:	7abb      	ldrb	r3, [r7, #10]
 8002482:	b29a      	uxth	r2, r3
 8002484:	2300      	movs	r3, #0
 8002486:	9301      	str	r3, [sp, #4]
 8002488:	2302      	movs	r3, #2
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002490:	2178      	movs	r1, #120	; 0x78
 8002492:	4814      	ldr	r0, [pc, #80]	; (80024e4 <FreqMenu_DrawPresetMenu+0xb10>)
 8002494:	f00e fa28 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002498:	7a7b      	ldrb	r3, [r7, #9]
 800249a:	b29a      	uxth	r2, r3
 800249c:	2300      	movs	r3, #0
 800249e:	9301      	str	r3, [sp, #4]
 80024a0:	2302      	movs	r3, #2
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024a8:	2178      	movs	r1, #120	; 0x78
 80024aa:	480f      	ldr	r0, [pc, #60]	; (80024e8 <FreqMenu_DrawPresetMenu+0xb14>)
 80024ac:	f00e fa1c 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 80024b0:	f000 bd1e 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
 80024b4:	08015984 	.word	0x08015984
 80024b8:	0801598c 	.word	0x0801598c
 80024bc:	08015994 	.word	0x08015994
 80024c0:	0801599c 	.word	0x0801599c
 80024c4:	080159a4 	.word	0x080159a4
 80024c8:	080159ac 	.word	0x080159ac
 80024cc:	080159b4 	.word	0x080159b4
 80024d0:	080159bc 	.word	0x080159bc
 80024d4:	080159c4 	.word	0x080159c4
 80024d8:	080159cc 	.word	0x080159cc
 80024dc:	080159d4 	.word	0x080159d4
 80024e0:	080159dc 	.word	0x080159dc
 80024e4:	080159e4 	.word	0x080159e4
 80024e8:	080159ec 	.word	0x080159ec
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024ec:	7bfb      	ldrb	r3, [r7, #15]
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	2300      	movs	r3, #0
 80024f2:	9301      	str	r3, [sp, #4]
 80024f4:	2302      	movs	r3, #2
 80024f6:	9300      	str	r3, [sp, #0]
 80024f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024fc:	2105      	movs	r1, #5
 80024fe:	48a5      	ldr	r0, [pc, #660]	; (8002794 <FreqMenu_DrawPresetMenu+0xdc0>)
 8002500:	f00e f9f2 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002504:	7bbb      	ldrb	r3, [r7, #14]
 8002506:	b29a      	uxth	r2, r3
 8002508:	2300      	movs	r3, #0
 800250a:	9301      	str	r3, [sp, #4]
 800250c:	2302      	movs	r3, #2
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002514:	2105      	movs	r1, #5
 8002516:	48a0      	ldr	r0, [pc, #640]	; (8002798 <FreqMenu_DrawPresetMenu+0xdc4>)
 8002518:	f00e f9e6 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800251c:	7b7b      	ldrb	r3, [r7, #13]
 800251e:	b29a      	uxth	r2, r3
 8002520:	2300      	movs	r3, #0
 8002522:	9301      	str	r3, [sp, #4]
 8002524:	2302      	movs	r3, #2
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800252c:	2105      	movs	r1, #5
 800252e:	489b      	ldr	r0, [pc, #620]	; (800279c <FreqMenu_DrawPresetMenu+0xdc8>)
 8002530:	f00e f9da 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002534:	7b3b      	ldrb	r3, [r7, #12]
 8002536:	b29a      	uxth	r2, r3
 8002538:	2300      	movs	r3, #0
 800253a:	9301      	str	r3, [sp, #4]
 800253c:	2302      	movs	r3, #2
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002544:	2105      	movs	r1, #5
 8002546:	4896      	ldr	r0, [pc, #600]	; (80027a0 <FreqMenu_DrawPresetMenu+0xdcc>)
 8002548:	f00e f9ce 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800254c:	7afb      	ldrb	r3, [r7, #11]
 800254e:	b29a      	uxth	r2, r3
 8002550:	2300      	movs	r3, #0
 8002552:	9301      	str	r3, [sp, #4]
 8002554:	2302      	movs	r3, #2
 8002556:	9300      	str	r3, [sp, #0]
 8002558:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800255c:	2105      	movs	r1, #5
 800255e:	4891      	ldr	r0, [pc, #580]	; (80027a4 <FreqMenu_DrawPresetMenu+0xdd0>)
 8002560:	f00e f9c2 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002564:	7abb      	ldrb	r3, [r7, #10]
 8002566:	b29a      	uxth	r2, r3
 8002568:	2300      	movs	r3, #0
 800256a:	9301      	str	r3, [sp, #4]
 800256c:	2302      	movs	r3, #2
 800256e:	9300      	str	r3, [sp, #0]
 8002570:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002574:	2105      	movs	r1, #5
 8002576:	488c      	ldr	r0, [pc, #560]	; (80027a8 <FreqMenu_DrawPresetMenu+0xdd4>)
 8002578:	f00e f9b6 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800257c:	7a7b      	ldrb	r3, [r7, #9]
 800257e:	b29a      	uxth	r2, r3
 8002580:	2300      	movs	r3, #0
 8002582:	9301      	str	r3, [sp, #4]
 8002584:	2302      	movs	r3, #2
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800258c:	2105      	movs	r1, #5
 800258e:	4887      	ldr	r0, [pc, #540]	; (80027ac <FreqMenu_DrawPresetMenu+0xdd8>)
 8002590:	f00e f9aa 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002594:	7bfb      	ldrb	r3, [r7, #15]
 8002596:	b29a      	uxth	r2, r3
 8002598:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800259c:	9301      	str	r3, [sp, #4]
 800259e:	2302      	movs	r3, #2
 80025a0:	9300      	str	r3, [sp, #0]
 80025a2:	2300      	movs	r3, #0
 80025a4:	2178      	movs	r1, #120	; 0x78
 80025a6:	4882      	ldr	r0, [pc, #520]	; (80027b0 <FreqMenu_DrawPresetMenu+0xddc>)
 80025a8:	f00e f99e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025ac:	7bbb      	ldrb	r3, [r7, #14]
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	2300      	movs	r3, #0
 80025b2:	9301      	str	r3, [sp, #4]
 80025b4:	2302      	movs	r3, #2
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025bc:	2178      	movs	r1, #120	; 0x78
 80025be:	487d      	ldr	r0, [pc, #500]	; (80027b4 <FreqMenu_DrawPresetMenu+0xde0>)
 80025c0:	f00e f992 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025c4:	7b7b      	ldrb	r3, [r7, #13]
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	2300      	movs	r3, #0
 80025ca:	9301      	str	r3, [sp, #4]
 80025cc:	2302      	movs	r3, #2
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025d4:	2178      	movs	r1, #120	; 0x78
 80025d6:	4878      	ldr	r0, [pc, #480]	; (80027b8 <FreqMenu_DrawPresetMenu+0xde4>)
 80025d8:	f00e f986 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025dc:	7b3b      	ldrb	r3, [r7, #12]
 80025de:	b29a      	uxth	r2, r3
 80025e0:	2300      	movs	r3, #0
 80025e2:	9301      	str	r3, [sp, #4]
 80025e4:	2302      	movs	r3, #2
 80025e6:	9300      	str	r3, [sp, #0]
 80025e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025ec:	2178      	movs	r1, #120	; 0x78
 80025ee:	4873      	ldr	r0, [pc, #460]	; (80027bc <FreqMenu_DrawPresetMenu+0xde8>)
 80025f0:	f00e f97a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025f4:	7afb      	ldrb	r3, [r7, #11]
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	2300      	movs	r3, #0
 80025fa:	9301      	str	r3, [sp, #4]
 80025fc:	2302      	movs	r3, #2
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002604:	2178      	movs	r1, #120	; 0x78
 8002606:	486e      	ldr	r0, [pc, #440]	; (80027c0 <FreqMenu_DrawPresetMenu+0xdec>)
 8002608:	f00e f96e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800260c:	7abb      	ldrb	r3, [r7, #10]
 800260e:	b29a      	uxth	r2, r3
 8002610:	2300      	movs	r3, #0
 8002612:	9301      	str	r3, [sp, #4]
 8002614:	2302      	movs	r3, #2
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800261c:	2178      	movs	r1, #120	; 0x78
 800261e:	4869      	ldr	r0, [pc, #420]	; (80027c4 <FreqMenu_DrawPresetMenu+0xdf0>)
 8002620:	f00e f962 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002624:	7a7b      	ldrb	r3, [r7, #9]
 8002626:	b29a      	uxth	r2, r3
 8002628:	2300      	movs	r3, #0
 800262a:	9301      	str	r3, [sp, #4]
 800262c:	2302      	movs	r3, #2
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002634:	2178      	movs	r1, #120	; 0x78
 8002636:	4864      	ldr	r0, [pc, #400]	; (80027c8 <FreqMenu_DrawPresetMenu+0xdf4>)
 8002638:	f00e f956 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 800263c:	f000 bc58 	b.w	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002640:	7bfb      	ldrb	r3, [r7, #15]
 8002642:	b29a      	uxth	r2, r3
 8002644:	2300      	movs	r3, #0
 8002646:	9301      	str	r3, [sp, #4]
 8002648:	2302      	movs	r3, #2
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002650:	2105      	movs	r1, #5
 8002652:	4850      	ldr	r0, [pc, #320]	; (8002794 <FreqMenu_DrawPresetMenu+0xdc0>)
 8002654:	f00e f948 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002658:	7bbb      	ldrb	r3, [r7, #14]
 800265a:	b29a      	uxth	r2, r3
 800265c:	2300      	movs	r3, #0
 800265e:	9301      	str	r3, [sp, #4]
 8002660:	2302      	movs	r3, #2
 8002662:	9300      	str	r3, [sp, #0]
 8002664:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002668:	2105      	movs	r1, #5
 800266a:	484b      	ldr	r0, [pc, #300]	; (8002798 <FreqMenu_DrawPresetMenu+0xdc4>)
 800266c:	f00e f93c 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002670:	7b7b      	ldrb	r3, [r7, #13]
 8002672:	b29a      	uxth	r2, r3
 8002674:	2300      	movs	r3, #0
 8002676:	9301      	str	r3, [sp, #4]
 8002678:	2302      	movs	r3, #2
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002680:	2105      	movs	r1, #5
 8002682:	4846      	ldr	r0, [pc, #280]	; (800279c <FreqMenu_DrawPresetMenu+0xdc8>)
 8002684:	f00e f930 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002688:	7b3b      	ldrb	r3, [r7, #12]
 800268a:	b29a      	uxth	r2, r3
 800268c:	2300      	movs	r3, #0
 800268e:	9301      	str	r3, [sp, #4]
 8002690:	2302      	movs	r3, #2
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002698:	2105      	movs	r1, #5
 800269a:	4841      	ldr	r0, [pc, #260]	; (80027a0 <FreqMenu_DrawPresetMenu+0xdcc>)
 800269c:	f00e f924 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026a0:	7afb      	ldrb	r3, [r7, #11]
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	2300      	movs	r3, #0
 80026a6:	9301      	str	r3, [sp, #4]
 80026a8:	2302      	movs	r3, #2
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026b0:	2105      	movs	r1, #5
 80026b2:	483c      	ldr	r0, [pc, #240]	; (80027a4 <FreqMenu_DrawPresetMenu+0xdd0>)
 80026b4:	f00e f918 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026b8:	7abb      	ldrb	r3, [r7, #10]
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	2300      	movs	r3, #0
 80026be:	9301      	str	r3, [sp, #4]
 80026c0:	2302      	movs	r3, #2
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026c8:	2105      	movs	r1, #5
 80026ca:	4837      	ldr	r0, [pc, #220]	; (80027a8 <FreqMenu_DrawPresetMenu+0xdd4>)
 80026cc:	f00e f90c 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026d0:	7a7b      	ldrb	r3, [r7, #9]
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	2300      	movs	r3, #0
 80026d6:	9301      	str	r3, [sp, #4]
 80026d8:	2302      	movs	r3, #2
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026e0:	2105      	movs	r1, #5
 80026e2:	4832      	ldr	r0, [pc, #200]	; (80027ac <FreqMenu_DrawPresetMenu+0xdd8>)
 80026e4:	f00e f900 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	2300      	movs	r3, #0
 80026ee:	9301      	str	r3, [sp, #4]
 80026f0:	2302      	movs	r3, #2
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026f8:	2178      	movs	r1, #120	; 0x78
 80026fa:	482d      	ldr	r0, [pc, #180]	; (80027b0 <FreqMenu_DrawPresetMenu+0xddc>)
 80026fc:	f00e f8f4 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002700:	7bbb      	ldrb	r3, [r7, #14]
 8002702:	b29a      	uxth	r2, r3
 8002704:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002708:	9301      	str	r3, [sp, #4]
 800270a:	2302      	movs	r3, #2
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	2300      	movs	r3, #0
 8002710:	2178      	movs	r1, #120	; 0x78
 8002712:	4828      	ldr	r0, [pc, #160]	; (80027b4 <FreqMenu_DrawPresetMenu+0xde0>)
 8002714:	f00e f8e8 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002718:	7b7b      	ldrb	r3, [r7, #13]
 800271a:	b29a      	uxth	r2, r3
 800271c:	2300      	movs	r3, #0
 800271e:	9301      	str	r3, [sp, #4]
 8002720:	2302      	movs	r3, #2
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002728:	2178      	movs	r1, #120	; 0x78
 800272a:	4823      	ldr	r0, [pc, #140]	; (80027b8 <FreqMenu_DrawPresetMenu+0xde4>)
 800272c:	f00e f8dc 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002730:	7b3b      	ldrb	r3, [r7, #12]
 8002732:	b29a      	uxth	r2, r3
 8002734:	2300      	movs	r3, #0
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	2302      	movs	r3, #2
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002740:	2178      	movs	r1, #120	; 0x78
 8002742:	481e      	ldr	r0, [pc, #120]	; (80027bc <FreqMenu_DrawPresetMenu+0xde8>)
 8002744:	f00e f8d0 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002748:	7afb      	ldrb	r3, [r7, #11]
 800274a:	b29a      	uxth	r2, r3
 800274c:	2300      	movs	r3, #0
 800274e:	9301      	str	r3, [sp, #4]
 8002750:	2302      	movs	r3, #2
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002758:	2178      	movs	r1, #120	; 0x78
 800275a:	4819      	ldr	r0, [pc, #100]	; (80027c0 <FreqMenu_DrawPresetMenu+0xdec>)
 800275c:	f00e f8c4 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002760:	7abb      	ldrb	r3, [r7, #10]
 8002762:	b29a      	uxth	r2, r3
 8002764:	2300      	movs	r3, #0
 8002766:	9301      	str	r3, [sp, #4]
 8002768:	2302      	movs	r3, #2
 800276a:	9300      	str	r3, [sp, #0]
 800276c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002770:	2178      	movs	r1, #120	; 0x78
 8002772:	4814      	ldr	r0, [pc, #80]	; (80027c4 <FreqMenu_DrawPresetMenu+0xdf0>)
 8002774:	f00e f8b8 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002778:	7a7b      	ldrb	r3, [r7, #9]
 800277a:	b29a      	uxth	r2, r3
 800277c:	2300      	movs	r3, #0
 800277e:	9301      	str	r3, [sp, #4]
 8002780:	2302      	movs	r3, #2
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002788:	2178      	movs	r1, #120	; 0x78
 800278a:	480f      	ldr	r0, [pc, #60]	; (80027c8 <FreqMenu_DrawPresetMenu+0xdf4>)
 800278c:	f00e f8ac 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 8002790:	e3ae      	b.n	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
 8002792:	bf00      	nop
 8002794:	08015984 	.word	0x08015984
 8002798:	0801598c 	.word	0x0801598c
 800279c:	08015994 	.word	0x08015994
 80027a0:	0801599c 	.word	0x0801599c
 80027a4:	080159a4 	.word	0x080159a4
 80027a8:	080159ac 	.word	0x080159ac
 80027ac:	080159b4 	.word	0x080159b4
 80027b0:	080159bc 	.word	0x080159bc
 80027b4:	080159c4 	.word	0x080159c4
 80027b8:	080159cc 	.word	0x080159cc
 80027bc:	080159d4 	.word	0x080159d4
 80027c0:	080159dc 	.word	0x080159dc
 80027c4:	080159e4 	.word	0x080159e4
 80027c8:	080159ec 	.word	0x080159ec
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027cc:	7bfb      	ldrb	r3, [r7, #15]
 80027ce:	b29a      	uxth	r2, r3
 80027d0:	2300      	movs	r3, #0
 80027d2:	9301      	str	r3, [sp, #4]
 80027d4:	2302      	movs	r3, #2
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027dc:	2105      	movs	r1, #5
 80027de:	48a4      	ldr	r0, [pc, #656]	; (8002a70 <FreqMenu_DrawPresetMenu+0x109c>)
 80027e0:	f00e f882 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027e4:	7bbb      	ldrb	r3, [r7, #14]
 80027e6:	b29a      	uxth	r2, r3
 80027e8:	2300      	movs	r3, #0
 80027ea:	9301      	str	r3, [sp, #4]
 80027ec:	2302      	movs	r3, #2
 80027ee:	9300      	str	r3, [sp, #0]
 80027f0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027f4:	2105      	movs	r1, #5
 80027f6:	489f      	ldr	r0, [pc, #636]	; (8002a74 <FreqMenu_DrawPresetMenu+0x10a0>)
 80027f8:	f00e f876 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027fc:	7b7b      	ldrb	r3, [r7, #13]
 80027fe:	b29a      	uxth	r2, r3
 8002800:	2300      	movs	r3, #0
 8002802:	9301      	str	r3, [sp, #4]
 8002804:	2302      	movs	r3, #2
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800280c:	2105      	movs	r1, #5
 800280e:	489a      	ldr	r0, [pc, #616]	; (8002a78 <FreqMenu_DrawPresetMenu+0x10a4>)
 8002810:	f00e f86a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002814:	7b3b      	ldrb	r3, [r7, #12]
 8002816:	b29a      	uxth	r2, r3
 8002818:	2300      	movs	r3, #0
 800281a:	9301      	str	r3, [sp, #4]
 800281c:	2302      	movs	r3, #2
 800281e:	9300      	str	r3, [sp, #0]
 8002820:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002824:	2105      	movs	r1, #5
 8002826:	4895      	ldr	r0, [pc, #596]	; (8002a7c <FreqMenu_DrawPresetMenu+0x10a8>)
 8002828:	f00e f85e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800282c:	7afb      	ldrb	r3, [r7, #11]
 800282e:	b29a      	uxth	r2, r3
 8002830:	2300      	movs	r3, #0
 8002832:	9301      	str	r3, [sp, #4]
 8002834:	2302      	movs	r3, #2
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800283c:	2105      	movs	r1, #5
 800283e:	4890      	ldr	r0, [pc, #576]	; (8002a80 <FreqMenu_DrawPresetMenu+0x10ac>)
 8002840:	f00e f852 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002844:	7abb      	ldrb	r3, [r7, #10]
 8002846:	b29a      	uxth	r2, r3
 8002848:	2300      	movs	r3, #0
 800284a:	9301      	str	r3, [sp, #4]
 800284c:	2302      	movs	r3, #2
 800284e:	9300      	str	r3, [sp, #0]
 8002850:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002854:	2105      	movs	r1, #5
 8002856:	488b      	ldr	r0, [pc, #556]	; (8002a84 <FreqMenu_DrawPresetMenu+0x10b0>)
 8002858:	f00e f846 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800285c:	7a7b      	ldrb	r3, [r7, #9]
 800285e:	b29a      	uxth	r2, r3
 8002860:	2300      	movs	r3, #0
 8002862:	9301      	str	r3, [sp, #4]
 8002864:	2302      	movs	r3, #2
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800286c:	2105      	movs	r1, #5
 800286e:	4886      	ldr	r0, [pc, #536]	; (8002a88 <FreqMenu_DrawPresetMenu+0x10b4>)
 8002870:	f00e f83a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002874:	7bfb      	ldrb	r3, [r7, #15]
 8002876:	b29a      	uxth	r2, r3
 8002878:	2300      	movs	r3, #0
 800287a:	9301      	str	r3, [sp, #4]
 800287c:	2302      	movs	r3, #2
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002884:	2178      	movs	r1, #120	; 0x78
 8002886:	4881      	ldr	r0, [pc, #516]	; (8002a8c <FreqMenu_DrawPresetMenu+0x10b8>)
 8002888:	f00e f82e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800288c:	7bbb      	ldrb	r3, [r7, #14]
 800288e:	b29a      	uxth	r2, r3
 8002890:	2300      	movs	r3, #0
 8002892:	9301      	str	r3, [sp, #4]
 8002894:	2302      	movs	r3, #2
 8002896:	9300      	str	r3, [sp, #0]
 8002898:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800289c:	2178      	movs	r1, #120	; 0x78
 800289e:	487c      	ldr	r0, [pc, #496]	; (8002a90 <FreqMenu_DrawPresetMenu+0x10bc>)
 80028a0:	f00e f822 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80028a4:	7b7b      	ldrb	r3, [r7, #13]
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80028ac:	9301      	str	r3, [sp, #4]
 80028ae:	2302      	movs	r3, #2
 80028b0:	9300      	str	r3, [sp, #0]
 80028b2:	2300      	movs	r3, #0
 80028b4:	2178      	movs	r1, #120	; 0x78
 80028b6:	4877      	ldr	r0, [pc, #476]	; (8002a94 <FreqMenu_DrawPresetMenu+0x10c0>)
 80028b8:	f00e f816 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028bc:	7b3b      	ldrb	r3, [r7, #12]
 80028be:	b29a      	uxth	r2, r3
 80028c0:	2300      	movs	r3, #0
 80028c2:	9301      	str	r3, [sp, #4]
 80028c4:	2302      	movs	r3, #2
 80028c6:	9300      	str	r3, [sp, #0]
 80028c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028cc:	2178      	movs	r1, #120	; 0x78
 80028ce:	4872      	ldr	r0, [pc, #456]	; (8002a98 <FreqMenu_DrawPresetMenu+0x10c4>)
 80028d0:	f00e f80a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028d4:	7afb      	ldrb	r3, [r7, #11]
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	2300      	movs	r3, #0
 80028da:	9301      	str	r3, [sp, #4]
 80028dc:	2302      	movs	r3, #2
 80028de:	9300      	str	r3, [sp, #0]
 80028e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028e4:	2178      	movs	r1, #120	; 0x78
 80028e6:	486d      	ldr	r0, [pc, #436]	; (8002a9c <FreqMenu_DrawPresetMenu+0x10c8>)
 80028e8:	f00d fffe 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028ec:	7abb      	ldrb	r3, [r7, #10]
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	2300      	movs	r3, #0
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	2302      	movs	r3, #2
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028fc:	2178      	movs	r1, #120	; 0x78
 80028fe:	4868      	ldr	r0, [pc, #416]	; (8002aa0 <FreqMenu_DrawPresetMenu+0x10cc>)
 8002900:	f00d fff2 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002904:	7a7b      	ldrb	r3, [r7, #9]
 8002906:	b29a      	uxth	r2, r3
 8002908:	2300      	movs	r3, #0
 800290a:	9301      	str	r3, [sp, #4]
 800290c:	2302      	movs	r3, #2
 800290e:	9300      	str	r3, [sp, #0]
 8002910:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002914:	2178      	movs	r1, #120	; 0x78
 8002916:	4863      	ldr	r0, [pc, #396]	; (8002aa4 <FreqMenu_DrawPresetMenu+0x10d0>)
 8002918:	f00d ffe6 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 800291c:	e2e8      	b.n	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800291e:	7bfb      	ldrb	r3, [r7, #15]
 8002920:	b29a      	uxth	r2, r3
 8002922:	2300      	movs	r3, #0
 8002924:	9301      	str	r3, [sp, #4]
 8002926:	2302      	movs	r3, #2
 8002928:	9300      	str	r3, [sp, #0]
 800292a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800292e:	2105      	movs	r1, #5
 8002930:	484f      	ldr	r0, [pc, #316]	; (8002a70 <FreqMenu_DrawPresetMenu+0x109c>)
 8002932:	f00d ffd9 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002936:	7bbb      	ldrb	r3, [r7, #14]
 8002938:	b29a      	uxth	r2, r3
 800293a:	2300      	movs	r3, #0
 800293c:	9301      	str	r3, [sp, #4]
 800293e:	2302      	movs	r3, #2
 8002940:	9300      	str	r3, [sp, #0]
 8002942:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002946:	2105      	movs	r1, #5
 8002948:	484a      	ldr	r0, [pc, #296]	; (8002a74 <FreqMenu_DrawPresetMenu+0x10a0>)
 800294a:	f00d ffcd 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800294e:	7b7b      	ldrb	r3, [r7, #13]
 8002950:	b29a      	uxth	r2, r3
 8002952:	2300      	movs	r3, #0
 8002954:	9301      	str	r3, [sp, #4]
 8002956:	2302      	movs	r3, #2
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800295e:	2105      	movs	r1, #5
 8002960:	4845      	ldr	r0, [pc, #276]	; (8002a78 <FreqMenu_DrawPresetMenu+0x10a4>)
 8002962:	f00d ffc1 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002966:	7b3b      	ldrb	r3, [r7, #12]
 8002968:	b29a      	uxth	r2, r3
 800296a:	2300      	movs	r3, #0
 800296c:	9301      	str	r3, [sp, #4]
 800296e:	2302      	movs	r3, #2
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002976:	2105      	movs	r1, #5
 8002978:	4840      	ldr	r0, [pc, #256]	; (8002a7c <FreqMenu_DrawPresetMenu+0x10a8>)
 800297a:	f00d ffb5 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800297e:	7afb      	ldrb	r3, [r7, #11]
 8002980:	b29a      	uxth	r2, r3
 8002982:	2300      	movs	r3, #0
 8002984:	9301      	str	r3, [sp, #4]
 8002986:	2302      	movs	r3, #2
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800298e:	2105      	movs	r1, #5
 8002990:	483b      	ldr	r0, [pc, #236]	; (8002a80 <FreqMenu_DrawPresetMenu+0x10ac>)
 8002992:	f00d ffa9 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002996:	7abb      	ldrb	r3, [r7, #10]
 8002998:	b29a      	uxth	r2, r3
 800299a:	2300      	movs	r3, #0
 800299c:	9301      	str	r3, [sp, #4]
 800299e:	2302      	movs	r3, #2
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029a6:	2105      	movs	r1, #5
 80029a8:	4836      	ldr	r0, [pc, #216]	; (8002a84 <FreqMenu_DrawPresetMenu+0x10b0>)
 80029aa:	f00d ff9d 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029ae:	7a7b      	ldrb	r3, [r7, #9]
 80029b0:	b29a      	uxth	r2, r3
 80029b2:	2300      	movs	r3, #0
 80029b4:	9301      	str	r3, [sp, #4]
 80029b6:	2302      	movs	r3, #2
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029be:	2105      	movs	r1, #5
 80029c0:	4831      	ldr	r0, [pc, #196]	; (8002a88 <FreqMenu_DrawPresetMenu+0x10b4>)
 80029c2:	f00d ff91 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029c6:	7bfb      	ldrb	r3, [r7, #15]
 80029c8:	b29a      	uxth	r2, r3
 80029ca:	2300      	movs	r3, #0
 80029cc:	9301      	str	r3, [sp, #4]
 80029ce:	2302      	movs	r3, #2
 80029d0:	9300      	str	r3, [sp, #0]
 80029d2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029d6:	2178      	movs	r1, #120	; 0x78
 80029d8:	482c      	ldr	r0, [pc, #176]	; (8002a8c <FreqMenu_DrawPresetMenu+0x10b8>)
 80029da:	f00d ff85 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029de:	7bbb      	ldrb	r3, [r7, #14]
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	2300      	movs	r3, #0
 80029e4:	9301      	str	r3, [sp, #4]
 80029e6:	2302      	movs	r3, #2
 80029e8:	9300      	str	r3, [sp, #0]
 80029ea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029ee:	2178      	movs	r1, #120	; 0x78
 80029f0:	4827      	ldr	r0, [pc, #156]	; (8002a90 <FreqMenu_DrawPresetMenu+0x10bc>)
 80029f2:	f00d ff79 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029f6:	7b7b      	ldrb	r3, [r7, #13]
 80029f8:	b29a      	uxth	r2, r3
 80029fa:	2300      	movs	r3, #0
 80029fc:	9301      	str	r3, [sp, #4]
 80029fe:	2302      	movs	r3, #2
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a06:	2178      	movs	r1, #120	; 0x78
 8002a08:	4822      	ldr	r0, [pc, #136]	; (8002a94 <FreqMenu_DrawPresetMenu+0x10c0>)
 8002a0a:	f00d ff6d 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002a0e:	7b3b      	ldrb	r3, [r7, #12]
 8002a10:	b29a      	uxth	r2, r3
 8002a12:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002a16:	9301      	str	r3, [sp, #4]
 8002a18:	2302      	movs	r3, #2
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	2178      	movs	r1, #120	; 0x78
 8002a20:	481d      	ldr	r0, [pc, #116]	; (8002a98 <FreqMenu_DrawPresetMenu+0x10c4>)
 8002a22:	f00d ff61 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a26:	7afb      	ldrb	r3, [r7, #11]
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	9301      	str	r3, [sp, #4]
 8002a2e:	2302      	movs	r3, #2
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a36:	2178      	movs	r1, #120	; 0x78
 8002a38:	4818      	ldr	r0, [pc, #96]	; (8002a9c <FreqMenu_DrawPresetMenu+0x10c8>)
 8002a3a:	f00d ff55 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a3e:	7abb      	ldrb	r3, [r7, #10]
 8002a40:	b29a      	uxth	r2, r3
 8002a42:	2300      	movs	r3, #0
 8002a44:	9301      	str	r3, [sp, #4]
 8002a46:	2302      	movs	r3, #2
 8002a48:	9300      	str	r3, [sp, #0]
 8002a4a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a4e:	2178      	movs	r1, #120	; 0x78
 8002a50:	4813      	ldr	r0, [pc, #76]	; (8002aa0 <FreqMenu_DrawPresetMenu+0x10cc>)
 8002a52:	f00d ff49 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a56:	7a7b      	ldrb	r3, [r7, #9]
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	9301      	str	r3, [sp, #4]
 8002a5e:	2302      	movs	r3, #2
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a66:	2178      	movs	r1, #120	; 0x78
 8002a68:	480e      	ldr	r0, [pc, #56]	; (8002aa4 <FreqMenu_DrawPresetMenu+0x10d0>)
 8002a6a:	f00d ff3d 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 8002a6e:	e23f      	b.n	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
 8002a70:	08015984 	.word	0x08015984
 8002a74:	0801598c 	.word	0x0801598c
 8002a78:	08015994 	.word	0x08015994
 8002a7c:	0801599c 	.word	0x0801599c
 8002a80:	080159a4 	.word	0x080159a4
 8002a84:	080159ac 	.word	0x080159ac
 8002a88:	080159b4 	.word	0x080159b4
 8002a8c:	080159bc 	.word	0x080159bc
 8002a90:	080159c4 	.word	0x080159c4
 8002a94:	080159cc 	.word	0x080159cc
 8002a98:	080159d4 	.word	0x080159d4
 8002a9c:	080159dc 	.word	0x080159dc
 8002aa0:	080159e4 	.word	0x080159e4
 8002aa4:	080159ec 	.word	0x080159ec
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	2300      	movs	r3, #0
 8002aae:	9301      	str	r3, [sp, #4]
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	9300      	str	r3, [sp, #0]
 8002ab4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ab8:	2105      	movs	r1, #5
 8002aba:	48a4      	ldr	r0, [pc, #656]	; (8002d4c <FreqMenu_DrawPresetMenu+0x1378>)
 8002abc:	f00d ff14 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ac0:	7bbb      	ldrb	r3, [r7, #14]
 8002ac2:	b29a      	uxth	r2, r3
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	9301      	str	r3, [sp, #4]
 8002ac8:	2302      	movs	r3, #2
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ad0:	2105      	movs	r1, #5
 8002ad2:	489f      	ldr	r0, [pc, #636]	; (8002d50 <FreqMenu_DrawPresetMenu+0x137c>)
 8002ad4:	f00d ff08 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ad8:	7b7b      	ldrb	r3, [r7, #13]
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	2300      	movs	r3, #0
 8002ade:	9301      	str	r3, [sp, #4]
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ae8:	2105      	movs	r1, #5
 8002aea:	489a      	ldr	r0, [pc, #616]	; (8002d54 <FreqMenu_DrawPresetMenu+0x1380>)
 8002aec:	f00d fefc 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002af0:	7b3b      	ldrb	r3, [r7, #12]
 8002af2:	b29a      	uxth	r2, r3
 8002af4:	2300      	movs	r3, #0
 8002af6:	9301      	str	r3, [sp, #4]
 8002af8:	2302      	movs	r3, #2
 8002afa:	9300      	str	r3, [sp, #0]
 8002afc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b00:	2105      	movs	r1, #5
 8002b02:	4895      	ldr	r0, [pc, #596]	; (8002d58 <FreqMenu_DrawPresetMenu+0x1384>)
 8002b04:	f00d fef0 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b08:	7afb      	ldrb	r3, [r7, #11]
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	9301      	str	r3, [sp, #4]
 8002b10:	2302      	movs	r3, #2
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b18:	2105      	movs	r1, #5
 8002b1a:	4890      	ldr	r0, [pc, #576]	; (8002d5c <FreqMenu_DrawPresetMenu+0x1388>)
 8002b1c:	f00d fee4 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b20:	7abb      	ldrb	r3, [r7, #10]
 8002b22:	b29a      	uxth	r2, r3
 8002b24:	2300      	movs	r3, #0
 8002b26:	9301      	str	r3, [sp, #4]
 8002b28:	2302      	movs	r3, #2
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b30:	2105      	movs	r1, #5
 8002b32:	488b      	ldr	r0, [pc, #556]	; (8002d60 <FreqMenu_DrawPresetMenu+0x138c>)
 8002b34:	f00d fed8 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b38:	7a7b      	ldrb	r3, [r7, #9]
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	9301      	str	r3, [sp, #4]
 8002b40:	2302      	movs	r3, #2
 8002b42:	9300      	str	r3, [sp, #0]
 8002b44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b48:	2105      	movs	r1, #5
 8002b4a:	4886      	ldr	r0, [pc, #536]	; (8002d64 <FreqMenu_DrawPresetMenu+0x1390>)
 8002b4c:	f00d fecc 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b50:	7bfb      	ldrb	r3, [r7, #15]
 8002b52:	b29a      	uxth	r2, r3
 8002b54:	2300      	movs	r3, #0
 8002b56:	9301      	str	r3, [sp, #4]
 8002b58:	2302      	movs	r3, #2
 8002b5a:	9300      	str	r3, [sp, #0]
 8002b5c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b60:	2178      	movs	r1, #120	; 0x78
 8002b62:	4881      	ldr	r0, [pc, #516]	; (8002d68 <FreqMenu_DrawPresetMenu+0x1394>)
 8002b64:	f00d fec0 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b68:	7bbb      	ldrb	r3, [r7, #14]
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	9301      	str	r3, [sp, #4]
 8002b70:	2302      	movs	r3, #2
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b78:	2178      	movs	r1, #120	; 0x78
 8002b7a:	487c      	ldr	r0, [pc, #496]	; (8002d6c <FreqMenu_DrawPresetMenu+0x1398>)
 8002b7c:	f00d feb4 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b80:	7b7b      	ldrb	r3, [r7, #13]
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	2300      	movs	r3, #0
 8002b86:	9301      	str	r3, [sp, #4]
 8002b88:	2302      	movs	r3, #2
 8002b8a:	9300      	str	r3, [sp, #0]
 8002b8c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b90:	2178      	movs	r1, #120	; 0x78
 8002b92:	4877      	ldr	r0, [pc, #476]	; (8002d70 <FreqMenu_DrawPresetMenu+0x139c>)
 8002b94:	f00d fea8 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b98:	7b3b      	ldrb	r3, [r7, #12]
 8002b9a:	b29a      	uxth	r2, r3
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	9301      	str	r3, [sp, #4]
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ba8:	2178      	movs	r1, #120	; 0x78
 8002baa:	4872      	ldr	r0, [pc, #456]	; (8002d74 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002bac:	f00d fe9c 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002bb0:	7afb      	ldrb	r3, [r7, #11]
 8002bb2:	b29a      	uxth	r2, r3
 8002bb4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002bb8:	9301      	str	r3, [sp, #4]
 8002bba:	2302      	movs	r3, #2
 8002bbc:	9300      	str	r3, [sp, #0]
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	2178      	movs	r1, #120	; 0x78
 8002bc2:	486d      	ldr	r0, [pc, #436]	; (8002d78 <FreqMenu_DrawPresetMenu+0x13a4>)
 8002bc4:	f00d fe90 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002bc8:	7abb      	ldrb	r3, [r7, #10]
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	2300      	movs	r3, #0
 8002bce:	9301      	str	r3, [sp, #4]
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002bd8:	2178      	movs	r1, #120	; 0x78
 8002bda:	4868      	ldr	r0, [pc, #416]	; (8002d7c <FreqMenu_DrawPresetMenu+0x13a8>)
 8002bdc:	f00d fe84 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002be0:	7a7b      	ldrb	r3, [r7, #9]
 8002be2:	b29a      	uxth	r2, r3
 8002be4:	2300      	movs	r3, #0
 8002be6:	9301      	str	r3, [sp, #4]
 8002be8:	2302      	movs	r3, #2
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002bf0:	2178      	movs	r1, #120	; 0x78
 8002bf2:	4863      	ldr	r0, [pc, #396]	; (8002d80 <FreqMenu_DrawPresetMenu+0x13ac>)
 8002bf4:	f00d fe78 	bl	80108e8 <ILI9341_Draw_Text>
			break;
 8002bf8:	e17a      	b.n	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	2300      	movs	r3, #0
 8002c00:	9301      	str	r3, [sp, #4]
 8002c02:	2302      	movs	r3, #2
 8002c04:	9300      	str	r3, [sp, #0]
 8002c06:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c0a:	2105      	movs	r1, #5
 8002c0c:	484f      	ldr	r0, [pc, #316]	; (8002d4c <FreqMenu_DrawPresetMenu+0x1378>)
 8002c0e:	f00d fe6b 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c12:	7bbb      	ldrb	r3, [r7, #14]
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	2300      	movs	r3, #0
 8002c18:	9301      	str	r3, [sp, #4]
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	9300      	str	r3, [sp, #0]
 8002c1e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c22:	2105      	movs	r1, #5
 8002c24:	484a      	ldr	r0, [pc, #296]	; (8002d50 <FreqMenu_DrawPresetMenu+0x137c>)
 8002c26:	f00d fe5f 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c2a:	7b7b      	ldrb	r3, [r7, #13]
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	2300      	movs	r3, #0
 8002c30:	9301      	str	r3, [sp, #4]
 8002c32:	2302      	movs	r3, #2
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c3a:	2105      	movs	r1, #5
 8002c3c:	4845      	ldr	r0, [pc, #276]	; (8002d54 <FreqMenu_DrawPresetMenu+0x1380>)
 8002c3e:	f00d fe53 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c42:	7b3b      	ldrb	r3, [r7, #12]
 8002c44:	b29a      	uxth	r2, r3
 8002c46:	2300      	movs	r3, #0
 8002c48:	9301      	str	r3, [sp, #4]
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c52:	2105      	movs	r1, #5
 8002c54:	4840      	ldr	r0, [pc, #256]	; (8002d58 <FreqMenu_DrawPresetMenu+0x1384>)
 8002c56:	f00d fe47 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c5a:	7afb      	ldrb	r3, [r7, #11]
 8002c5c:	b29a      	uxth	r2, r3
 8002c5e:	2300      	movs	r3, #0
 8002c60:	9301      	str	r3, [sp, #4]
 8002c62:	2302      	movs	r3, #2
 8002c64:	9300      	str	r3, [sp, #0]
 8002c66:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c6a:	2105      	movs	r1, #5
 8002c6c:	483b      	ldr	r0, [pc, #236]	; (8002d5c <FreqMenu_DrawPresetMenu+0x1388>)
 8002c6e:	f00d fe3b 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c72:	7abb      	ldrb	r3, [r7, #10]
 8002c74:	b29a      	uxth	r2, r3
 8002c76:	2300      	movs	r3, #0
 8002c78:	9301      	str	r3, [sp, #4]
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c82:	2105      	movs	r1, #5
 8002c84:	4836      	ldr	r0, [pc, #216]	; (8002d60 <FreqMenu_DrawPresetMenu+0x138c>)
 8002c86:	f00d fe2f 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c8a:	7a7b      	ldrb	r3, [r7, #9]
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	2300      	movs	r3, #0
 8002c90:	9301      	str	r3, [sp, #4]
 8002c92:	2302      	movs	r3, #2
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c9a:	2105      	movs	r1, #5
 8002c9c:	4831      	ldr	r0, [pc, #196]	; (8002d64 <FreqMenu_DrawPresetMenu+0x1390>)
 8002c9e:	f00d fe23 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ca2:	7bfb      	ldrb	r3, [r7, #15]
 8002ca4:	b29a      	uxth	r2, r3
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	9301      	str	r3, [sp, #4]
 8002caa:	2302      	movs	r3, #2
 8002cac:	9300      	str	r3, [sp, #0]
 8002cae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cb2:	2178      	movs	r1, #120	; 0x78
 8002cb4:	482c      	ldr	r0, [pc, #176]	; (8002d68 <FreqMenu_DrawPresetMenu+0x1394>)
 8002cb6:	f00d fe17 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cba:	7bbb      	ldrb	r3, [r7, #14]
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	9301      	str	r3, [sp, #4]
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	9300      	str	r3, [sp, #0]
 8002cc6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cca:	2178      	movs	r1, #120	; 0x78
 8002ccc:	4827      	ldr	r0, [pc, #156]	; (8002d6c <FreqMenu_DrawPresetMenu+0x1398>)
 8002cce:	f00d fe0b 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cd2:	7b7b      	ldrb	r3, [r7, #13]
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	9301      	str	r3, [sp, #4]
 8002cda:	2302      	movs	r3, #2
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ce2:	2178      	movs	r1, #120	; 0x78
 8002ce4:	4822      	ldr	r0, [pc, #136]	; (8002d70 <FreqMenu_DrawPresetMenu+0x139c>)
 8002ce6:	f00d fdff 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cea:	7b3b      	ldrb	r3, [r7, #12]
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	2300      	movs	r3, #0
 8002cf0:	9301      	str	r3, [sp, #4]
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cfa:	2178      	movs	r1, #120	; 0x78
 8002cfc:	481d      	ldr	r0, [pc, #116]	; (8002d74 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002cfe:	f00d fdf3 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d02:	7afb      	ldrb	r3, [r7, #11]
 8002d04:	b29a      	uxth	r2, r3
 8002d06:	2300      	movs	r3, #0
 8002d08:	9301      	str	r3, [sp, #4]
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	9300      	str	r3, [sp, #0]
 8002d0e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d12:	2178      	movs	r1, #120	; 0x78
 8002d14:	4818      	ldr	r0, [pc, #96]	; (8002d78 <FreqMenu_DrawPresetMenu+0x13a4>)
 8002d16:	f00d fde7 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002d1a:	7abb      	ldrb	r3, [r7, #10]
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d22:	9301      	str	r3, [sp, #4]
 8002d24:	2302      	movs	r3, #2
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	2300      	movs	r3, #0
 8002d2a:	2178      	movs	r1, #120	; 0x78
 8002d2c:	4813      	ldr	r0, [pc, #76]	; (8002d7c <FreqMenu_DrawPresetMenu+0x13a8>)
 8002d2e:	f00d fddb 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d32:	7a7b      	ldrb	r3, [r7, #9]
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	2300      	movs	r3, #0
 8002d38:	9301      	str	r3, [sp, #4]
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	9300      	str	r3, [sp, #0]
 8002d3e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d42:	2178      	movs	r1, #120	; 0x78
 8002d44:	480e      	ldr	r0, [pc, #56]	; (8002d80 <FreqMenu_DrawPresetMenu+0x13ac>)
 8002d46:	f00d fdcf 	bl	80108e8 <ILI9341_Draw_Text>
			break;
 8002d4a:	e0d1      	b.n	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
 8002d4c:	08015984 	.word	0x08015984
 8002d50:	0801598c 	.word	0x0801598c
 8002d54:	08015994 	.word	0x08015994
 8002d58:	0801599c 	.word	0x0801599c
 8002d5c:	080159a4 	.word	0x080159a4
 8002d60:	080159ac 	.word	0x080159ac
 8002d64:	080159b4 	.word	0x080159b4
 8002d68:	080159bc 	.word	0x080159bc
 8002d6c:	080159c4 	.word	0x080159c4
 8002d70:	080159cc 	.word	0x080159cc
 8002d74:	080159d4 	.word	0x080159d4
 8002d78:	080159dc 	.word	0x080159dc
 8002d7c:	080159e4 	.word	0x080159e4
 8002d80:	080159ec 	.word	0x080159ec
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	2300      	movs	r3, #0
 8002d8a:	9301      	str	r3, [sp, #4]
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d94:	2105      	movs	r1, #5
 8002d96:	4858      	ldr	r0, [pc, #352]	; (8002ef8 <FreqMenu_DrawPresetMenu+0x1524>)
 8002d98:	f00d fda6 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d9c:	7bbb      	ldrb	r3, [r7, #14]
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	2300      	movs	r3, #0
 8002da2:	9301      	str	r3, [sp, #4]
 8002da4:	2302      	movs	r3, #2
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002dac:	2105      	movs	r1, #5
 8002dae:	4853      	ldr	r0, [pc, #332]	; (8002efc <FreqMenu_DrawPresetMenu+0x1528>)
 8002db0:	f00d fd9a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002db4:	7b7b      	ldrb	r3, [r7, #13]
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	2300      	movs	r3, #0
 8002dba:	9301      	str	r3, [sp, #4]
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002dc4:	2105      	movs	r1, #5
 8002dc6:	484e      	ldr	r0, [pc, #312]	; (8002f00 <FreqMenu_DrawPresetMenu+0x152c>)
 8002dc8:	f00d fd8e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002dcc:	7b3b      	ldrb	r3, [r7, #12]
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	9301      	str	r3, [sp, #4]
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ddc:	2105      	movs	r1, #5
 8002dde:	4849      	ldr	r0, [pc, #292]	; (8002f04 <FreqMenu_DrawPresetMenu+0x1530>)
 8002de0:	f00d fd82 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002de4:	7afb      	ldrb	r3, [r7, #11]
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	2300      	movs	r3, #0
 8002dea:	9301      	str	r3, [sp, #4]
 8002dec:	2302      	movs	r3, #2
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002df4:	2105      	movs	r1, #5
 8002df6:	4844      	ldr	r0, [pc, #272]	; (8002f08 <FreqMenu_DrawPresetMenu+0x1534>)
 8002df8:	f00d fd76 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002dfc:	7abb      	ldrb	r3, [r7, #10]
 8002dfe:	b29a      	uxth	r2, r3
 8002e00:	2300      	movs	r3, #0
 8002e02:	9301      	str	r3, [sp, #4]
 8002e04:	2302      	movs	r3, #2
 8002e06:	9300      	str	r3, [sp, #0]
 8002e08:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e0c:	2105      	movs	r1, #5
 8002e0e:	483f      	ldr	r0, [pc, #252]	; (8002f0c <FreqMenu_DrawPresetMenu+0x1538>)
 8002e10:	f00d fd6a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e14:	7a7b      	ldrb	r3, [r7, #9]
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	2300      	movs	r3, #0
 8002e1a:	9301      	str	r3, [sp, #4]
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	9300      	str	r3, [sp, #0]
 8002e20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e24:	2105      	movs	r1, #5
 8002e26:	483a      	ldr	r0, [pc, #232]	; (8002f10 <FreqMenu_DrawPresetMenu+0x153c>)
 8002e28:	f00d fd5e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e2c:	7bfb      	ldrb	r3, [r7, #15]
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	2300      	movs	r3, #0
 8002e32:	9301      	str	r3, [sp, #4]
 8002e34:	2302      	movs	r3, #2
 8002e36:	9300      	str	r3, [sp, #0]
 8002e38:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e3c:	2178      	movs	r1, #120	; 0x78
 8002e3e:	4835      	ldr	r0, [pc, #212]	; (8002f14 <FreqMenu_DrawPresetMenu+0x1540>)
 8002e40:	f00d fd52 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e44:	7bbb      	ldrb	r3, [r7, #14]
 8002e46:	b29a      	uxth	r2, r3
 8002e48:	2300      	movs	r3, #0
 8002e4a:	9301      	str	r3, [sp, #4]
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e54:	2178      	movs	r1, #120	; 0x78
 8002e56:	4830      	ldr	r0, [pc, #192]	; (8002f18 <FreqMenu_DrawPresetMenu+0x1544>)
 8002e58:	f00d fd46 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e5c:	7b7b      	ldrb	r3, [r7, #13]
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	2300      	movs	r3, #0
 8002e62:	9301      	str	r3, [sp, #4]
 8002e64:	2302      	movs	r3, #2
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e6c:	2178      	movs	r1, #120	; 0x78
 8002e6e:	482b      	ldr	r0, [pc, #172]	; (8002f1c <FreqMenu_DrawPresetMenu+0x1548>)
 8002e70:	f00d fd3a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e74:	7b3b      	ldrb	r3, [r7, #12]
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	2300      	movs	r3, #0
 8002e7a:	9301      	str	r3, [sp, #4]
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	9300      	str	r3, [sp, #0]
 8002e80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e84:	2178      	movs	r1, #120	; 0x78
 8002e86:	4826      	ldr	r0, [pc, #152]	; (8002f20 <FreqMenu_DrawPresetMenu+0x154c>)
 8002e88:	f00d fd2e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e8c:	7afb      	ldrb	r3, [r7, #11]
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	2300      	movs	r3, #0
 8002e92:	9301      	str	r3, [sp, #4]
 8002e94:	2302      	movs	r3, #2
 8002e96:	9300      	str	r3, [sp, #0]
 8002e98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e9c:	2178      	movs	r1, #120	; 0x78
 8002e9e:	4821      	ldr	r0, [pc, #132]	; (8002f24 <FreqMenu_DrawPresetMenu+0x1550>)
 8002ea0:	f00d fd22 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ea4:	7abb      	ldrb	r3, [r7, #10]
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	9301      	str	r3, [sp, #4]
 8002eac:	2302      	movs	r3, #2
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002eb4:	2178      	movs	r1, #120	; 0x78
 8002eb6:	481c      	ldr	r0, [pc, #112]	; (8002f28 <FreqMenu_DrawPresetMenu+0x1554>)
 8002eb8:	f00d fd16 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002ebc:	7a7b      	ldrb	r3, [r7, #9]
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002ec4:	9301      	str	r3, [sp, #4]
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	9300      	str	r3, [sp, #0]
 8002eca:	2300      	movs	r3, #0
 8002ecc:	2178      	movs	r1, #120	; 0x78
 8002ece:	4817      	ldr	r0, [pc, #92]	; (8002f2c <FreqMenu_DrawPresetMenu+0x1558>)
 8002ed0:	f00d fd0a 	bl	80108e8 <ILI9341_Draw_Text>
			break;
 8002ed4:	bf00      	nop
 8002ed6:	e00b      	b.n	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8002ed8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002edc:	9301      	str	r3, [sp, #4]
 8002ede:	2301      	movs	r3, #1
 8002ee0:	9300      	str	r3, [sp, #0]
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	22b4      	movs	r2, #180	; 0xb4
 8002ee6:	2105      	movs	r1, #5
 8002ee8:	4811      	ldr	r0, [pc, #68]	; (8002f30 <FreqMenu_DrawPresetMenu+0x155c>)
 8002eea:	f00d fcfd 	bl	80108e8 <ILI9341_Draw_Text>
}
 8002eee:	e7ff      	b.n	8002ef0 <FreqMenu_DrawPresetMenu+0x151c>
 8002ef0:	bf00      	nop
 8002ef2:	3710      	adds	r7, #16
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	08015984 	.word	0x08015984
 8002efc:	0801598c 	.word	0x0801598c
 8002f00:	08015994 	.word	0x08015994
 8002f04:	0801599c 	.word	0x0801599c
 8002f08:	080159a4 	.word	0x080159a4
 8002f0c:	080159ac 	.word	0x080159ac
 8002f10:	080159b4 	.word	0x080159b4
 8002f14:	080159bc 	.word	0x080159bc
 8002f18:	080159c4 	.word	0x080159c4
 8002f1c:	080159cc 	.word	0x080159cc
 8002f20:	080159d4 	.word	0x080159d4
 8002f24:	080159dc 	.word	0x080159dc
 8002f28:	080159e4 	.word	0x080159e4
 8002f2c:	080159ec 	.word	0x080159ec
 8002f30:	080159f8 	.word	0x080159f8

08002f34 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->ADJUST", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002f3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f3e:	9301      	str	r3, [sp, #4]
 8002f40:	2302      	movs	r3, #2
 8002f42:	9300      	str	r3, [sp, #0]
 8002f44:	2300      	movs	r3, #0
 8002f46:	220a      	movs	r2, #10
 8002f48:	2105      	movs	r1, #5
 8002f4a:	4804      	ldr	r0, [pc, #16]	; (8002f5c <FreqMenu_DrawAdjustMenu+0x28>)
 8002f4c:	f00d fccc 	bl	80108e8 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8002f50:	f7fd ff82 	bl	8000e58 <DM_DisplayFormattedOutput>
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
*/

}
 8002f54:	bf00      	nop
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	08015a28 	.word	0x08015a28

08002f60 <FreqMenu_DrawSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawSweepMenu()
{
 8002f60:	b5b0      	push	{r4, r5, r7, lr}
 8002f62:	b08e      	sub	sp, #56	; 0x38
 8002f64:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->SWEEP", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002f66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f6a:	9301      	str	r3, [sp, #4]
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	9300      	str	r3, [sp, #0]
 8002f70:	2300      	movs	r3, #0
 8002f72:	220a      	movs	r2, #10
 8002f74:	2105      	movs	r1, #5
 8002f76:	489f      	ldr	r0, [pc, #636]	; (80031f4 <FreqMenu_DrawSweepMenu+0x294>)
 8002f78:	f00d fcb6 	bl	80108e8 <ILI9341_Draw_Text>
	DM_DisplayInputTriggerStatus();
 8002f7c:	f7fd ff8c 	bl	8000e98 <DM_DisplayInputTriggerStatus>

	// draw enabled status


	char enabled_text[20] = "";
 8002f80:	2300      	movs	r3, #0
 8002f82:	61fb      	str	r3, [r7, #28]
 8002f84:	f107 0320 	add.w	r3, r7, #32
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]
 8002f8c:	605a      	str	r2, [r3, #4]
 8002f8e:	609a      	str	r2, [r3, #8]
 8002f90:	60da      	str	r2, [r3, #12]
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002f92:	4b99      	ldr	r3, [pc, #612]	; (80031f8 <FreqMenu_DrawSweepMenu+0x298>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d109      	bne.n	8002fb2 <FreqMenu_DrawSweepMenu+0x52>
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  RUNNING");
 8002f9e:	f107 031c 	add.w	r3, r7, #28
 8002fa2:	4a96      	ldr	r2, [pc, #600]	; (80031fc <FreqMenu_DrawSweepMenu+0x29c>)
 8002fa4:	461c      	mov	r4, r3
 8002fa6:	4615      	mov	r5, r2
 8002fa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002faa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fac:	682b      	ldr	r3, [r5, #0]
 8002fae:	7023      	strb	r3, [r4, #0]
 8002fb0:	e008      	b.n	8002fc4 <FreqMenu_DrawSweepMenu+0x64>
	}
	else
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  STOPPED");
 8002fb2:	f107 031c 	add.w	r3, r7, #28
 8002fb6:	4a92      	ldr	r2, [pc, #584]	; (8003200 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002fb8:	461c      	mov	r4, r3
 8002fba:	4615      	mov	r5, r2
 8002fbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fc0:	682b      	ldr	r3, [r5, #0]
 8002fc2:	7023      	strb	r3, [r4, #0]
	}

	ILI9341_Draw_Text(enabled_text, 5, 40, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002fc4:	f107 001c 	add.w	r0, r7, #28
 8002fc8:	2300      	movs	r3, #0
 8002fca:	9301      	str	r3, [sp, #4]
 8002fcc:	2302      	movs	r3, #2
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002fd4:	2228      	movs	r2, #40	; 0x28
 8002fd6:	2105      	movs	r1, #5
 8002fd8:	f00d fc86 	bl	80108e8 <ILI9341_Draw_Text>

	// draw output freq status
	char out_hertz[25] = "";
 8002fdc:	2300      	movs	r3, #0
 8002fde:	603b      	str	r3, [r7, #0]
 8002fe0:	1d3b      	adds	r3, r7, #4
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	601a      	str	r2, [r3, #0]
 8002fe6:	605a      	str	r2, [r3, #4]
 8002fe8:	609a      	str	r2, [r3, #8]
 8002fea:	60da      	str	r2, [r3, #12]
 8002fec:	611a      	str	r2, [r3, #16]
 8002fee:	751a      	strb	r2, [r3, #20]
	snprintf(out_hertz, sizeof(out_hertz), "OUTPUT:");
 8002ff0:	463b      	mov	r3, r7
 8002ff2:	4a84      	ldr	r2, [pc, #528]	; (8003204 <FreqMenu_DrawSweepMenu+0x2a4>)
 8002ff4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ff8:	e883 0003 	stmia.w	r3, {r0, r1}
	ILI9341_Draw_Text(out_hertz, 5, 60, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ffc:	4638      	mov	r0, r7
 8002ffe:	2300      	movs	r3, #0
 8003000:	9301      	str	r3, [sp, #4]
 8003002:	2302      	movs	r3, #2
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800300a:	223c      	movs	r2, #60	; 0x3c
 800300c:	2105      	movs	r1, #5
 800300e:	f00d fc6b 	bl	80108e8 <ILI9341_Draw_Text>

	DM_DrawGenericHertzValue(80, 60, SM_GetOutputInHertz());
 8003012:	f003 ff2f 	bl	8006e74 <SM_GetOutputInHertz>
 8003016:	eef0 7a40 	vmov.f32	s15, s0
 800301a:	eeb0 0a67 	vmov.f32	s0, s15
 800301e:	213c      	movs	r1, #60	; 0x3c
 8003020:	2050      	movs	r0, #80	; 0x50
 8003022:	f7fe f8a5 	bl	8001170 <DM_DrawGenericHertzValue>



	ILI9341_Draw_Text("SWEEP MODE:", 5, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003026:	2300      	movs	r3, #0
 8003028:	9301      	str	r3, [sp, #4]
 800302a:	2302      	movs	r3, #2
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003032:	2264      	movs	r2, #100	; 0x64
 8003034:	2105      	movs	r1, #5
 8003036:	4874      	ldr	r0, [pc, #464]	; (8003208 <FreqMenu_DrawSweepMenu+0x2a8>)
 8003038:	f00d fc56 	bl	80108e8 <ILI9341_Draw_Text>

	// get direction
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 800303c:	4b6e      	ldr	r3, [pc, #440]	; (80031f8 <FreqMenu_DrawSweepMenu+0x298>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0310 	and.w	r3, r3, #16
 8003044:	2b10      	cmp	r3, #16
 8003046:	d117      	bne.n	8003078 <FreqMenu_DrawSweepMenu+0x118>
	{
		ILI9341_Draw_Text("UP", 235, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003048:	2300      	movs	r3, #0
 800304a:	9301      	str	r3, [sp, #4]
 800304c:	2302      	movs	r3, #2
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003054:	2264      	movs	r2, #100	; 0x64
 8003056:	21eb      	movs	r1, #235	; 0xeb
 8003058:	486c      	ldr	r0, [pc, #432]	; (800320c <FreqMenu_DrawSweepMenu+0x2ac>)
 800305a:	f00d fc45 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("DOWN", 265, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800305e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003062:	9301      	str	r3, [sp, #4]
 8003064:	2302      	movs	r3, #2
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	2300      	movs	r3, #0
 800306a:	2264      	movs	r2, #100	; 0x64
 800306c:	f240 1109 	movw	r1, #265	; 0x109
 8003070:	4867      	ldr	r0, [pc, #412]	; (8003210 <FreqMenu_DrawSweepMenu+0x2b0>)
 8003072:	f00d fc39 	bl	80108e8 <ILI9341_Draw_Text>
 8003076:	e016      	b.n	80030a6 <FreqMenu_DrawSweepMenu+0x146>
	}
	else
	{
		ILI9341_Draw_Text("DOWN", 265, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003078:	2300      	movs	r3, #0
 800307a:	9301      	str	r3, [sp, #4]
 800307c:	2302      	movs	r3, #2
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003084:	2264      	movs	r2, #100	; 0x64
 8003086:	f240 1109 	movw	r1, #265	; 0x109
 800308a:	4861      	ldr	r0, [pc, #388]	; (8003210 <FreqMenu_DrawSweepMenu+0x2b0>)
 800308c:	f00d fc2c 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("UP", 235, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003090:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003094:	9301      	str	r3, [sp, #4]
 8003096:	2302      	movs	r3, #2
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	2300      	movs	r3, #0
 800309c:	2264      	movs	r2, #100	; 0x64
 800309e:	21eb      	movs	r1, #235	; 0xeb
 80030a0:	485a      	ldr	r0, [pc, #360]	; (800320c <FreqMenu_DrawSweepMenu+0x2ac>)
 80030a2:	f00d fc21 	bl	80108e8 <ILI9341_Draw_Text>




	// draw rate status
	if(theCurrentEncoderSweepFunction == ENCODER_SWEEP_SPEED_FUNCTION)
 80030a6:	4b5b      	ldr	r3, [pc, #364]	; (8003214 <FreqMenu_DrawSweepMenu+0x2b4>)
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10b      	bne.n	80030c6 <FreqMenu_DrawSweepMenu+0x166>
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80030ae:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80030b2:	9301      	str	r3, [sp, #4]
 80030b4:	2302      	movs	r3, #2
 80030b6:	9300      	str	r3, [sp, #0]
 80030b8:	2300      	movs	r3, #0
 80030ba:	2278      	movs	r2, #120	; 0x78
 80030bc:	2105      	movs	r1, #5
 80030be:	4856      	ldr	r0, [pc, #344]	; (8003218 <FreqMenu_DrawSweepMenu+0x2b8>)
 80030c0:	f00d fc12 	bl	80108e8 <ILI9341_Draw_Text>
 80030c4:	e00a      	b.n	80030dc <FreqMenu_DrawSweepMenu+0x17c>
	}
	else
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80030c6:	2300      	movs	r3, #0
 80030c8:	9301      	str	r3, [sp, #4]
 80030ca:	2302      	movs	r3, #2
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80030d2:	2278      	movs	r2, #120	; 0x78
 80030d4:	2105      	movs	r1, #5
 80030d6:	4850      	ldr	r0, [pc, #320]	; (8003218 <FreqMenu_DrawSweepMenu+0x2b8>)
 80030d8:	f00d fc06 	bl	80108e8 <ILI9341_Draw_Text>
	}
/*	char arr_text[25] = "";
	snprintf(arr_text, sizeof(arr_text), "%8.3f Hz", calculated_sweep_in_hertz);
	ILI9341_Draw_Text(arr_text, 182, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
*/
	DM_DrawGenericHertzValue(158, 120, calculated_sweep_in_hertz);
 80030dc:	4b4f      	ldr	r3, [pc, #316]	; (800321c <FreqMenu_DrawSweepMenu+0x2bc>)
 80030de:	edd3 7a00 	vldr	s15, [r3]
 80030e2:	eeb0 0a67 	vmov.f32	s0, s15
 80030e6:	2178      	movs	r1, #120	; 0x78
 80030e8:	209e      	movs	r0, #158	; 0x9e
 80030ea:	f7fe f841 	bl	8001170 <DM_DrawGenericHertzValue>


	// draw upper sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_UP) )
 80030ee:	4b49      	ldr	r3, [pc, #292]	; (8003214 <FreqMenu_DrawSweepMenu+0x2b4>)
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d10f      	bne.n	8003116 <FreqMenu_DrawSweepMenu+0x1b6>
 80030f6:	4b4a      	ldr	r3, [pc, #296]	; (8003220 <FreqMenu_DrawSweepMenu+0x2c0>)
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10b      	bne.n	8003116 <FreqMenu_DrawSweepMenu+0x1b6>
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);	// highlighted
 80030fe:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003102:	9301      	str	r3, [sp, #4]
 8003104:	2302      	movs	r3, #2
 8003106:	9300      	str	r3, [sp, #0]
 8003108:	2300      	movs	r3, #0
 800310a:	228c      	movs	r2, #140	; 0x8c
 800310c:	2105      	movs	r1, #5
 800310e:	4845      	ldr	r0, [pc, #276]	; (8003224 <FreqMenu_DrawSweepMenu+0x2c4>)
 8003110:	f00d fbea 	bl	80108e8 <ILI9341_Draw_Text>
 8003114:	e00a      	b.n	800312c <FreqMenu_DrawSweepMenu+0x1cc>
		//ILI9341_Draw_Arrow(ARROW_UP, 280, 120, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003116:	2300      	movs	r3, #0
 8003118:	9301      	str	r3, [sp, #4]
 800311a:	2302      	movs	r3, #2
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003122:	228c      	movs	r2, #140	; 0x8c
 8003124:	2105      	movs	r1, #5
 8003126:	483f      	ldr	r0, [pc, #252]	; (8003224 <FreqMenu_DrawSweepMenu+0x2c4>)
 8003128:	f00d fbde 	bl	80108e8 <ILI9341_Draw_Text>
	}
/*	char sweep_lower_text[20] = "";
	snprintf(sweep_lower_text, sizeof(sweep_lower_text), "%9.2f  Hz", SM_ConvertPeriodToHertz(sweep_lower_bounds_shortest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP);
	ILI9341_Draw_Text(sweep_lower_text, 158, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
*/
	DM_DrawGenericHertzValue(158, 140, SM_ConvertPeriodToHertz(sweep_lower_bounds_shortest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP);
 800312c:	4b3e      	ldr	r3, [pc, #248]	; (8003228 <FreqMenu_DrawSweepMenu+0x2c8>)
 800312e:	edd3 7a00 	vldr	s15, [r3]
 8003132:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003136:	4b3d      	ldr	r3, [pc, #244]	; (800322c <FreqMenu_DrawSweepMenu+0x2cc>)
 8003138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800313a:	b29b      	uxth	r3, r3
 800313c:	4619      	mov	r1, r3
 800313e:	ee17 0a90 	vmov	r0, s15
 8003142:	f003 fedb 	bl	8006efc <SM_ConvertPeriodToHertz>
 8003146:	eef0 6a40 	vmov.f32	s13, s0
 800314a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8003230 <FreqMenu_DrawSweepMenu+0x2d0>
 800314e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003152:	eeb0 0a47 	vmov.f32	s0, s14
 8003156:	218c      	movs	r1, #140	; 0x8c
 8003158:	209e      	movs	r0, #158	; 0x9e
 800315a:	f7fe f809 	bl	8001170 <DM_DrawGenericHertzValue>

	// draw lower sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_DOWN) )
 800315e:	4b2d      	ldr	r3, [pc, #180]	; (8003214 <FreqMenu_DrawSweepMenu+0x2b4>)
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d10f      	bne.n	8003186 <FreqMenu_DrawSweepMenu+0x226>
 8003166:	4b2e      	ldr	r3, [pc, #184]	; (8003220 <FreqMenu_DrawSweepMenu+0x2c0>)
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d10b      	bne.n	8003186 <FreqMenu_DrawSweepMenu+0x226>
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR); 	// highlighted
 800316e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003172:	9301      	str	r3, [sp, #4]
 8003174:	2302      	movs	r3, #2
 8003176:	9300      	str	r3, [sp, #0]
 8003178:	2300      	movs	r3, #0
 800317a:	22a0      	movs	r2, #160	; 0xa0
 800317c:	2105      	movs	r1, #5
 800317e:	482d      	ldr	r0, [pc, #180]	; (8003234 <FreqMenu_DrawSweepMenu+0x2d4>)
 8003180:	f00d fbb2 	bl	80108e8 <ILI9341_Draw_Text>
 8003184:	e00a      	b.n	800319c <FreqMenu_DrawSweepMenu+0x23c>
		//ILI9341_Draw_Arrow(ARROW_DOWN, 280, 130, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003186:	2300      	movs	r3, #0
 8003188:	9301      	str	r3, [sp, #4]
 800318a:	2302      	movs	r3, #2
 800318c:	9300      	str	r3, [sp, #0]
 800318e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003192:	22a0      	movs	r2, #160	; 0xa0
 8003194:	2105      	movs	r1, #5
 8003196:	4827      	ldr	r0, [pc, #156]	; (8003234 <FreqMenu_DrawSweepMenu+0x2d4>)
 8003198:	f00d fba6 	bl	80108e8 <ILI9341_Draw_Text>
	}
/*	char sweep_upper_text[20] = "";
	snprintf(sweep_upper_text, sizeof(sweep_upper_text), "%8.2f  Hz", SM_ConvertPeriodToHertz(sweep_upper_bounds_longest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP );
	ILI9341_Draw_Text(sweep_upper_text, 170, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
*/
	DM_DrawGenericHertzValue(158, 160, SM_ConvertPeriodToHertz(sweep_upper_bounds_longest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP );
 800319c:	4b26      	ldr	r3, [pc, #152]	; (8003238 <FreqMenu_DrawSweepMenu+0x2d8>)
 800319e:	edd3 7a00 	vldr	s15, [r3]
 80031a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031a6:	4b21      	ldr	r3, [pc, #132]	; (800322c <FreqMenu_DrawSweepMenu+0x2cc>)
 80031a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	4619      	mov	r1, r3
 80031ae:	ee17 0a90 	vmov	r0, s15
 80031b2:	f003 fea3 	bl	8006efc <SM_ConvertPeriodToHertz>
 80031b6:	eef0 6a40 	vmov.f32	s13, s0
 80031ba:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8003230 <FreqMenu_DrawSweepMenu+0x2d0>
 80031be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031c2:	eeb0 0a47 	vmov.f32	s0, s14
 80031c6:	21a0      	movs	r1, #160	; 0xa0
 80031c8:	209e      	movs	r0, #158	; 0x9e
 80031ca:	f7fd ffd1 	bl	8001170 <DM_DrawGenericHertzValue>

	// draw bottom menu button text
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 80031ce:	4b0a      	ldr	r3, [pc, #40]	; (80031f8 <FreqMenu_DrawSweepMenu+0x298>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d132      	bne.n	8003240 <FreqMenu_DrawSweepMenu+0x2e0>
		ILI9341_Draw_Text("PAUSE ", 6, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80031da:	f240 23fd 	movw	r3, #765	; 0x2fd
 80031de:	9301      	str	r3, [sp, #4]
 80031e0:	2302      	movs	r3, #2
 80031e2:	9300      	str	r3, [sp, #0]
 80031e4:	2300      	movs	r3, #0
 80031e6:	22d5      	movs	r2, #213	; 0xd5
 80031e8:	2106      	movs	r1, #6
 80031ea:	4814      	ldr	r0, [pc, #80]	; (800323c <FreqMenu_DrawSweepMenu+0x2dc>)
 80031ec:	f00d fb7c 	bl	80108e8 <ILI9341_Draw_Text>
 80031f0:	e031      	b.n	8003256 <FreqMenu_DrawSweepMenu+0x2f6>
 80031f2:	bf00      	nop
 80031f4:	08015a3c 	.word	0x08015a3c
 80031f8:	40000c00 	.word	0x40000c00
 80031fc:	08015a50 	.word	0x08015a50
 8003200:	08015a64 	.word	0x08015a64
 8003204:	08015a78 	.word	0x08015a78
 8003208:	08015a80 	.word	0x08015a80
 800320c:	08015a8c 	.word	0x08015a8c
 8003210:	08015a90 	.word	0x08015a90
 8003214:	200020d4 	.word	0x200020d4
 8003218:	08015a98 	.word	0x08015a98
 800321c:	20002168 	.word	0x20002168
 8003220:	200020d3 	.word	0x200020d3
 8003224:	08015aa8 	.word	0x08015aa8
 8003228:	20000120 	.word	0x20000120
 800322c:	40013400 	.word	0x40013400
 8003230:	42f00000 	.word	0x42f00000
 8003234:	08015ab8 	.word	0x08015ab8
 8003238:	20000124 	.word	0x20000124
 800323c:	08015ac8 	.word	0x08015ac8
	else
		ILI9341_Draw_Text("RESUME", 5, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003240:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003244:	9301      	str	r3, [sp, #4]
 8003246:	2302      	movs	r3, #2
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	2300      	movs	r3, #0
 800324c:	22d5      	movs	r2, #213	; 0xd5
 800324e:	2105      	movs	r1, #5
 8003250:	4824      	ldr	r0, [pc, #144]	; (80032e4 <FreqMenu_DrawSweepMenu+0x384>)
 8003252:	f00d fb49 	bl	80108e8 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	104,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003256:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800325a:	9301      	str	r3, [sp, #4]
 800325c:	2302      	movs	r3, #2
 800325e:	9300      	str	r3, [sp, #0]
 8003260:	2300      	movs	r3, #0
 8003262:	22cc      	movs	r2, #204	; 0xcc
 8003264:	2168      	movs	r1, #104	; 0x68
 8003266:	4820      	ldr	r0, [pc, #128]	; (80032e8 <FreqMenu_DrawSweepMenu+0x388>)
 8003268:	f00d fb3e 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	97, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800326c:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003270:	9301      	str	r3, [sp, #4]
 8003272:	2302      	movs	r3, #2
 8003274:	9300      	str	r3, [sp, #0]
 8003276:	2300      	movs	r3, #0
 8003278:	22de      	movs	r2, #222	; 0xde
 800327a:	2161      	movs	r1, #97	; 0x61
 800327c:	481b      	ldr	r0, [pc, #108]	; (80032ec <FreqMenu_DrawSweepMenu+0x38c>)
 800327e:	f00d fb33 	bl	80108e8 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	183,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003282:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003286:	9301      	str	r3, [sp, #4]
 8003288:	2302      	movs	r3, #2
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	2300      	movs	r3, #0
 800328e:	22cc      	movs	r2, #204	; 0xcc
 8003290:	21b7      	movs	r1, #183	; 0xb7
 8003292:	4815      	ldr	r0, [pc, #84]	; (80032e8 <FreqMenu_DrawSweepMenu+0x388>)
 8003294:	f00d fb28 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003298:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	2302      	movs	r3, #2
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	2300      	movs	r3, #0
 80032a4:	22de      	movs	r2, #222	; 0xde
 80032a6:	21ad      	movs	r1, #173	; 0xad
 80032a8:	4811      	ldr	r0, [pc, #68]	; (80032f0 <FreqMenu_DrawSweepMenu+0x390>)
 80032aa:	f00d fb1d 	bl	80108e8 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80032ae:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80032b2:	9301      	str	r3, [sp, #4]
 80032b4:	2302      	movs	r3, #2
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	2300      	movs	r3, #0
 80032ba:	22cc      	movs	r2, #204	; 0xcc
 80032bc:	f240 1107 	movw	r1, #263	; 0x107
 80032c0:	4809      	ldr	r0, [pc, #36]	; (80032e8 <FreqMenu_DrawSweepMenu+0x388>)
 80032c2:	f00d fb11 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80032c6:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80032ca:	9301      	str	r3, [sp, #4]
 80032cc:	2302      	movs	r3, #2
 80032ce:	9300      	str	r3, [sp, #0]
 80032d0:	2300      	movs	r3, #0
 80032d2:	22de      	movs	r2, #222	; 0xde
 80032d4:	21fc      	movs	r1, #252	; 0xfc
 80032d6:	4807      	ldr	r0, [pc, #28]	; (80032f4 <FreqMenu_DrawSweepMenu+0x394>)
 80032d8:	f00d fb06 	bl	80108e8 <ILI9341_Draw_Text>
}
 80032dc:	bf00      	nop
 80032de:	3730      	adds	r7, #48	; 0x30
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bdb0      	pop	{r4, r5, r7, pc}
 80032e4:	08015ad0 	.word	0x08015ad0
 80032e8:	08015ad8 	.word	0x08015ad8
 80032ec:	08015adc 	.word	0x08015adc
 80032f0:	08015ae4 	.word	0x08015ae4
 80032f4:	08015aec 	.word	0x08015aec

080032f8 <FreqMenu_DrawPrescalerMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPrescalerMenu()
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->PSC", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80032fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003302:	9301      	str	r3, [sp, #4]
 8003304:	2302      	movs	r3, #2
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	2300      	movs	r3, #0
 800330a:	220a      	movs	r2, #10
 800330c:	2105      	movs	r1, #5
 800330e:	4804      	ldr	r0, [pc, #16]	; (8003320 <FreqMenu_DrawPrescalerMenu+0x28>)
 8003310:	f00d faea 	bl	80108e8 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003314:	f7fd fda0 	bl	8000e58 <DM_DisplayFormattedOutput>

}
 8003318:	bf00      	nop
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	08015af4 	.word	0x08015af4

08003324 <FuncMenu_DrawMenu>:
			Func_Aux_Menu_State,
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eSystemState pMenu)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	4603      	mov	r3, r0
 800332c:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 800332e:	79fb      	ldrb	r3, [r7, #7]
 8003330:	2b04      	cmp	r3, #4
 8003332:	d007      	beq.n	8003344 <FuncMenu_DrawMenu+0x20>
 8003334:	2b05      	cmp	r3, #5
 8003336:	d009      	beq.n	800334c <FuncMenu_DrawMenu+0x28>
 8003338:	2b03      	cmp	r3, #3
 800333a:	d000      	beq.n	800333e <FuncMenu_DrawMenu+0x1a>
		case Func_Aux_Menu_State:
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
			break;

		default:
			break;
 800333c:	e00a      	b.n	8003354 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawMainMenu();
 800333e:	f000 f80d 	bl	800335c <FuncMenu_DrawMainMenu>
			break;
 8003342:	e007      	b.n	8003354 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SIGNAL_CHANNEL);
 8003344:	2000      	movs	r0, #0
 8003346:	f000 f851 	bl	80033ec <FuncMenu_DrawOutputMenu>
			break;
 800334a:	e003      	b.n	8003354 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
 800334c:	2001      	movs	r0, #1
 800334e:	f000 f84d 	bl	80033ec <FuncMenu_DrawOutputMenu>
			break;
 8003352:	bf00      	nop

	}
}
 8003354:	bf00      	nop
 8003356:	3708      	adds	r7, #8
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003362:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003366:	9301      	str	r3, [sp, #4]
 8003368:	2302      	movs	r3, #2
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	2300      	movs	r3, #0
 800336e:	220a      	movs	r2, #10
 8003370:	210a      	movs	r1, #10
 8003372:	481a      	ldr	r0, [pc, #104]	; (80033dc <FuncMenu_DrawMainMenu+0x80>)
 8003374:	f00d fab8 	bl	80108e8 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003378:	f7fd fd6e 	bl	8000e58 <DM_DisplayFormattedOutput>

 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800337c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003380:	9301      	str	r3, [sp, #4]
 8003382:	2302      	movs	r3, #2
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	2300      	movs	r3, #0
 8003388:	22d2      	movs	r2, #210	; 0xd2
 800338a:	2105      	movs	r1, #5
 800338c:	4814      	ldr	r0, [pc, #80]	; (80033e0 <FuncMenu_DrawMainMenu+0x84>)
 800338e:	f00d faab 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("AUX", 	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003392:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003396:	9301      	str	r3, [sp, #4]
 8003398:	2302      	movs	r3, #2
 800339a:	9300      	str	r3, [sp, #0]
 800339c:	2300      	movs	r3, #0
 800339e:	22d2      	movs	r2, #210	; 0xd2
 80033a0:	2164      	movs	r1, #100	; 0x64
 80033a2:	4810      	ldr	r0, [pc, #64]	; (80033e4 <FuncMenu_DrawMainMenu+0x88>)
 80033a4:	f00d faa0 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80033a8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80033ac:	9301      	str	r3, [sp, #4]
 80033ae:	2302      	movs	r3, #2
 80033b0:	9300      	str	r3, [sp, #0]
 80033b2:	2300      	movs	r3, #0
 80033b4:	22d2      	movs	r2, #210	; 0xd2
 80033b6:	21af      	movs	r1, #175	; 0xaf
 80033b8:	480b      	ldr	r0, [pc, #44]	; (80033e8 <FuncMenu_DrawMainMenu+0x8c>)
 80033ba:	f00d fa95 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80033be:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80033c2:	9301      	str	r3, [sp, #4]
 80033c4:	2302      	movs	r3, #2
 80033c6:	9300      	str	r3, [sp, #0]
 80033c8:	2300      	movs	r3, #0
 80033ca:	22d2      	movs	r2, #210	; 0xd2
 80033cc:	f44f 7182 	mov.w	r1, #260	; 0x104
 80033d0:	4805      	ldr	r0, [pc, #20]	; (80033e8 <FuncMenu_DrawMainMenu+0x8c>)
 80033d2:	f00d fa89 	bl	80108e8 <ILI9341_Draw_Text>
}
 80033d6:	bf00      	nop
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	08015b04 	.word	0x08015b04
 80033e0:	08015b10 	.word	0x08015b10
 80033e4:	08015b18 	.word	0x08015b18
 80033e8:	08015b1c 	.word	0x08015b1c

080033ec <FuncMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawOutputMenu(eOutputChannel_t pOutChan)
{
 80033ec:	b590      	push	{r4, r7, lr}
 80033ee:	b089      	sub	sp, #36	; 0x24
 80033f0:	af02      	add	r7, sp, #8
 80033f2:	4603      	mov	r3, r0
 80033f4:	71fb      	strb	r3, [r7, #7]
	if(pOutChan)
 80033f6:	79fb      	ldrb	r3, [r7, #7]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00b      	beq.n	8003414 <FuncMenu_DrawOutputMenu+0x28>
		ILI9341_Draw_Text("OUT->FUNC->AUX", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80033fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003400:	9301      	str	r3, [sp, #4]
 8003402:	2302      	movs	r3, #2
 8003404:	9300      	str	r3, [sp, #0]
 8003406:	2300      	movs	r3, #0
 8003408:	220a      	movs	r2, #10
 800340a:	210a      	movs	r1, #10
 800340c:	4896      	ldr	r0, [pc, #600]	; (8003668 <FuncMenu_DrawOutputMenu+0x27c>)
 800340e:	f00d fa6b 	bl	80108e8 <ILI9341_Draw_Text>
 8003412:	e00a      	b.n	800342a <FuncMenu_DrawOutputMenu+0x3e>
	else
		ILI9341_Draw_Text("OUT->FUNC->SIG", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003414:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003418:	9301      	str	r3, [sp, #4]
 800341a:	2302      	movs	r3, #2
 800341c:	9300      	str	r3, [sp, #0]
 800341e:	2300      	movs	r3, #0
 8003420:	220a      	movs	r2, #10
 8003422:	210a      	movs	r1, #10
 8003424:	4891      	ldr	r0, [pc, #580]	; (800366c <FuncMenu_DrawOutputMenu+0x280>)
 8003426:	f00d fa5f 	bl	80108e8 <ILI9341_Draw_Text>

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(pOutChan)->func_profile;
 800342a:	79fb      	ldrb	r3, [r7, #7]
 800342c:	4618      	mov	r0, r3
 800342e:	f003 fa89 	bl	8006944 <SM_GetOutputChannel>
 8003432:	4603      	mov	r3, r0
 8003434:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003438:	617b      	str	r3, [r7, #20]
	if(func_profileTmp)
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	2b00      	cmp	r3, #0
 800343e:	f000 8424 	beq.w	8003c8a <FuncMenu_DrawOutputMenu+0x89e>
	{
		switch(func_profileTmp->func)
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	2b06      	cmp	r3, #6
 8003448:	f200 841f 	bhi.w	8003c8a <FuncMenu_DrawOutputMenu+0x89e>
 800344c:	a201      	add	r2, pc, #4	; (adr r2, 8003454 <FuncMenu_DrawOutputMenu+0x68>)
 800344e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003452:	bf00      	nop
 8003454:	08003471 	.word	0x08003471
 8003458:	0800356d 	.word	0x0800356d
 800345c:	08003691 	.word	0x08003691
 8003460:	0800378d 	.word	0x0800378d
 8003464:	08003889 	.word	0x08003889
 8003468:	080039c1 	.word	0x080039c1
 800346c:	08003ad3 	.word	0x08003ad3
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003470:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003474:	9301      	str	r3, [sp, #4]
 8003476:	2302      	movs	r3, #2
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	2300      	movs	r3, #0
 800347c:	2232      	movs	r2, #50	; 0x32
 800347e:	210a      	movs	r1, #10
 8003480:	487b      	ldr	r0, [pc, #492]	; (8003670 <FuncMenu_DrawOutputMenu+0x284>)
 8003482:	f00d fa31 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003486:	2300      	movs	r3, #0
 8003488:	9301      	str	r3, [sp, #4]
 800348a:	2302      	movs	r3, #2
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003492:	2246      	movs	r2, #70	; 0x46
 8003494:	210a      	movs	r1, #10
 8003496:	4877      	ldr	r0, [pc, #476]	; (8003674 <FuncMenu_DrawOutputMenu+0x288>)
 8003498:	f00d fa26 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800349c:	2300      	movs	r3, #0
 800349e:	9301      	str	r3, [sp, #4]
 80034a0:	2302      	movs	r3, #2
 80034a2:	9300      	str	r3, [sp, #0]
 80034a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034a8:	225a      	movs	r2, #90	; 0x5a
 80034aa:	210a      	movs	r1, #10
 80034ac:	4872      	ldr	r0, [pc, #456]	; (8003678 <FuncMenu_DrawOutputMenu+0x28c>)
 80034ae:	f00d fa1b 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034b2:	2300      	movs	r3, #0
 80034b4:	9301      	str	r3, [sp, #4]
 80034b6:	2302      	movs	r3, #2
 80034b8:	9300      	str	r3, [sp, #0]
 80034ba:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034be:	226e      	movs	r2, #110	; 0x6e
 80034c0:	210a      	movs	r1, #10
 80034c2:	486e      	ldr	r0, [pc, #440]	; (800367c <FuncMenu_DrawOutputMenu+0x290>)
 80034c4:	f00d fa10 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034c8:	2300      	movs	r3, #0
 80034ca:	9301      	str	r3, [sp, #4]
 80034cc:	2302      	movs	r3, #2
 80034ce:	9300      	str	r3, [sp, #0]
 80034d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034d4:	2282      	movs	r2, #130	; 0x82
 80034d6:	210a      	movs	r1, #10
 80034d8:	4869      	ldr	r0, [pc, #420]	; (8003680 <FuncMenu_DrawOutputMenu+0x294>)
 80034da:	f00d fa05 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034de:	2300      	movs	r3, #0
 80034e0:	9301      	str	r3, [sp, #4]
 80034e2:	2302      	movs	r3, #2
 80034e4:	9300      	str	r3, [sp, #0]
 80034e6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034ea:	2296      	movs	r2, #150	; 0x96
 80034ec:	210a      	movs	r1, #10
 80034ee:	4865      	ldr	r0, [pc, #404]	; (8003684 <FuncMenu_DrawOutputMenu+0x298>)
 80034f0:	f00d f9fa 	bl	80108e8 <ILI9341_Draw_Text>

				if(pOutChan)
 80034f4:	79fb      	ldrb	r3, [r7, #7]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00a      	beq.n	8003510 <FuncMenu_DrawOutputMenu+0x124>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034fa:	2300      	movs	r3, #0
 80034fc:	9301      	str	r3, [sp, #4]
 80034fe:	2302      	movs	r3, #2
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003506:	22aa      	movs	r2, #170	; 0xaa
 8003508:	210a      	movs	r1, #10
 800350a:	485f      	ldr	r0, [pc, #380]	; (8003688 <FuncMenu_DrawOutputMenu+0x29c>)
 800350c:	f00d f9ec 	bl	80108e8 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003510:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003514:	9301      	str	r3, [sp, #4]
 8003516:	2302      	movs	r3, #2
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	2300      	movs	r3, #0
 800351c:	22d2      	movs	r2, #210	; 0xd2
 800351e:	2105      	movs	r1, #5
 8003520:	485a      	ldr	r0, [pc, #360]	; (800368c <FuncMenu_DrawOutputMenu+0x2a0>)
 8003522:	f00d f9e1 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003526:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800352a:	9301      	str	r3, [sp, #4]
 800352c:	2302      	movs	r3, #2
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	2300      	movs	r3, #0
 8003532:	22d2      	movs	r2, #210	; 0xd2
 8003534:	2161      	movs	r1, #97	; 0x61
 8003536:	4855      	ldr	r0, [pc, #340]	; (800368c <FuncMenu_DrawOutputMenu+0x2a0>)
 8003538:	f00d f9d6 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800353c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003540:	9301      	str	r3, [sp, #4]
 8003542:	2302      	movs	r3, #2
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	2300      	movs	r3, #0
 8003548:	22d2      	movs	r2, #210	; 0xd2
 800354a:	21af      	movs	r1, #175	; 0xaf
 800354c:	484f      	ldr	r0, [pc, #316]	; (800368c <FuncMenu_DrawOutputMenu+0x2a0>)
 800354e:	f00d f9cb 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003552:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003556:	9301      	str	r3, [sp, #4]
 8003558:	2302      	movs	r3, #2
 800355a:	9300      	str	r3, [sp, #0]
 800355c:	2300      	movs	r3, #0
 800355e:	22d2      	movs	r2, #210	; 0xd2
 8003560:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003564:	4849      	ldr	r0, [pc, #292]	; (800368c <FuncMenu_DrawOutputMenu+0x2a0>)
 8003566:	f00d f9bf 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 800356a:	e38e      	b.n	8003c8a <FuncMenu_DrawOutputMenu+0x89e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800356c:	2300      	movs	r3, #0
 800356e:	9301      	str	r3, [sp, #4]
 8003570:	2302      	movs	r3, #2
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003578:	2232      	movs	r2, #50	; 0x32
 800357a:	210a      	movs	r1, #10
 800357c:	483c      	ldr	r0, [pc, #240]	; (8003670 <FuncMenu_DrawOutputMenu+0x284>)
 800357e:	f00d f9b3 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003582:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003586:	9301      	str	r3, [sp, #4]
 8003588:	2302      	movs	r3, #2
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	2300      	movs	r3, #0
 800358e:	2246      	movs	r2, #70	; 0x46
 8003590:	210a      	movs	r1, #10
 8003592:	4838      	ldr	r0, [pc, #224]	; (8003674 <FuncMenu_DrawOutputMenu+0x288>)
 8003594:	f00d f9a8 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003598:	2300      	movs	r3, #0
 800359a:	9301      	str	r3, [sp, #4]
 800359c:	2302      	movs	r3, #2
 800359e:	9300      	str	r3, [sp, #0]
 80035a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035a4:	225a      	movs	r2, #90	; 0x5a
 80035a6:	210a      	movs	r1, #10
 80035a8:	4833      	ldr	r0, [pc, #204]	; (8003678 <FuncMenu_DrawOutputMenu+0x28c>)
 80035aa:	f00d f99d 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035ae:	2300      	movs	r3, #0
 80035b0:	9301      	str	r3, [sp, #4]
 80035b2:	2302      	movs	r3, #2
 80035b4:	9300      	str	r3, [sp, #0]
 80035b6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035ba:	226e      	movs	r2, #110	; 0x6e
 80035bc:	210a      	movs	r1, #10
 80035be:	482f      	ldr	r0, [pc, #188]	; (800367c <FuncMenu_DrawOutputMenu+0x290>)
 80035c0:	f00d f992 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035c4:	2300      	movs	r3, #0
 80035c6:	9301      	str	r3, [sp, #4]
 80035c8:	2302      	movs	r3, #2
 80035ca:	9300      	str	r3, [sp, #0]
 80035cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035d0:	2282      	movs	r2, #130	; 0x82
 80035d2:	210a      	movs	r1, #10
 80035d4:	482a      	ldr	r0, [pc, #168]	; (8003680 <FuncMenu_DrawOutputMenu+0x294>)
 80035d6:	f00d f987 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035da:	2300      	movs	r3, #0
 80035dc:	9301      	str	r3, [sp, #4]
 80035de:	2302      	movs	r3, #2
 80035e0:	9300      	str	r3, [sp, #0]
 80035e2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035e6:	2296      	movs	r2, #150	; 0x96
 80035e8:	210a      	movs	r1, #10
 80035ea:	4826      	ldr	r0, [pc, #152]	; (8003684 <FuncMenu_DrawOutputMenu+0x298>)
 80035ec:	f00d f97c 	bl	80108e8 <ILI9341_Draw_Text>

				if(pOutChan)
 80035f0:	79fb      	ldrb	r3, [r7, #7]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00a      	beq.n	800360c <FuncMenu_DrawOutputMenu+0x220>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035f6:	2300      	movs	r3, #0
 80035f8:	9301      	str	r3, [sp, #4]
 80035fa:	2302      	movs	r3, #2
 80035fc:	9300      	str	r3, [sp, #0]
 80035fe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003602:	22aa      	movs	r2, #170	; 0xaa
 8003604:	210a      	movs	r1, #10
 8003606:	4820      	ldr	r0, [pc, #128]	; (8003688 <FuncMenu_DrawOutputMenu+0x29c>)
 8003608:	f00d f96e 	bl	80108e8 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800360c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003610:	9301      	str	r3, [sp, #4]
 8003612:	2302      	movs	r3, #2
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	2300      	movs	r3, #0
 8003618:	22d2      	movs	r2, #210	; 0xd2
 800361a:	2105      	movs	r1, #5
 800361c:	481b      	ldr	r0, [pc, #108]	; (800368c <FuncMenu_DrawOutputMenu+0x2a0>)
 800361e:	f00d f963 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003622:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003626:	9301      	str	r3, [sp, #4]
 8003628:	2302      	movs	r3, #2
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	2300      	movs	r3, #0
 800362e:	22d2      	movs	r2, #210	; 0xd2
 8003630:	2161      	movs	r1, #97	; 0x61
 8003632:	4816      	ldr	r0, [pc, #88]	; (800368c <FuncMenu_DrawOutputMenu+0x2a0>)
 8003634:	f00d f958 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003638:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800363c:	9301      	str	r3, [sp, #4]
 800363e:	2302      	movs	r3, #2
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	2300      	movs	r3, #0
 8003644:	22d2      	movs	r2, #210	; 0xd2
 8003646:	21af      	movs	r1, #175	; 0xaf
 8003648:	4810      	ldr	r0, [pc, #64]	; (800368c <FuncMenu_DrawOutputMenu+0x2a0>)
 800364a:	f00d f94d 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800364e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003652:	9301      	str	r3, [sp, #4]
 8003654:	2302      	movs	r3, #2
 8003656:	9300      	str	r3, [sp, #0]
 8003658:	2300      	movs	r3, #0
 800365a:	22d2      	movs	r2, #210	; 0xd2
 800365c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003660:	480a      	ldr	r0, [pc, #40]	; (800368c <FuncMenu_DrawOutputMenu+0x2a0>)
 8003662:	f00d f941 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 8003666:	e310      	b.n	8003c8a <FuncMenu_DrawOutputMenu+0x89e>
 8003668:	08015b24 	.word	0x08015b24
 800366c:	08015b34 	.word	0x08015b34
 8003670:	08015b44 	.word	0x08015b44
 8003674:	08015b4c 	.word	0x08015b4c
 8003678:	08015b58 	.word	0x08015b58
 800367c:	08015b60 	.word	0x08015b60
 8003680:	08015b6c 	.word	0x08015b6c
 8003684:	08015b78 	.word	0x08015b78
 8003688:	08015b80 	.word	0x08015b80
 800368c:	08015b1c 	.word	0x08015b1c
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003690:	2300      	movs	r3, #0
 8003692:	9301      	str	r3, [sp, #4]
 8003694:	2302      	movs	r3, #2
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800369c:	2232      	movs	r2, #50	; 0x32
 800369e:	210a      	movs	r1, #10
 80036a0:	48be      	ldr	r0, [pc, #760]	; (800399c <FuncMenu_DrawOutputMenu+0x5b0>)
 80036a2:	f00d f921 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036a6:	2300      	movs	r3, #0
 80036a8:	9301      	str	r3, [sp, #4]
 80036aa:	2302      	movs	r3, #2
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036b2:	2246      	movs	r2, #70	; 0x46
 80036b4:	210a      	movs	r1, #10
 80036b6:	48ba      	ldr	r0, [pc, #744]	; (80039a0 <FuncMenu_DrawOutputMenu+0x5b4>)
 80036b8:	f00d f916 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80036bc:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80036c0:	9301      	str	r3, [sp, #4]
 80036c2:	2302      	movs	r3, #2
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	2300      	movs	r3, #0
 80036c8:	225a      	movs	r2, #90	; 0x5a
 80036ca:	210a      	movs	r1, #10
 80036cc:	48b5      	ldr	r0, [pc, #724]	; (80039a4 <FuncMenu_DrawOutputMenu+0x5b8>)
 80036ce:	f00d f90b 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036d2:	2300      	movs	r3, #0
 80036d4:	9301      	str	r3, [sp, #4]
 80036d6:	2302      	movs	r3, #2
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036de:	226e      	movs	r2, #110	; 0x6e
 80036e0:	210a      	movs	r1, #10
 80036e2:	48b1      	ldr	r0, [pc, #708]	; (80039a8 <FuncMenu_DrawOutputMenu+0x5bc>)
 80036e4:	f00d f900 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036e8:	2300      	movs	r3, #0
 80036ea:	9301      	str	r3, [sp, #4]
 80036ec:	2302      	movs	r3, #2
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036f4:	2282      	movs	r2, #130	; 0x82
 80036f6:	210a      	movs	r1, #10
 80036f8:	48ac      	ldr	r0, [pc, #688]	; (80039ac <FuncMenu_DrawOutputMenu+0x5c0>)
 80036fa:	f00d f8f5 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036fe:	2300      	movs	r3, #0
 8003700:	9301      	str	r3, [sp, #4]
 8003702:	2302      	movs	r3, #2
 8003704:	9300      	str	r3, [sp, #0]
 8003706:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800370a:	2296      	movs	r2, #150	; 0x96
 800370c:	210a      	movs	r1, #10
 800370e:	48a8      	ldr	r0, [pc, #672]	; (80039b0 <FuncMenu_DrawOutputMenu+0x5c4>)
 8003710:	f00d f8ea 	bl	80108e8 <ILI9341_Draw_Text>
				if(pOutChan)
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <FuncMenu_DrawOutputMenu+0x344>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800371a:	2300      	movs	r3, #0
 800371c:	9301      	str	r3, [sp, #4]
 800371e:	2302      	movs	r3, #2
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003726:	22aa      	movs	r2, #170	; 0xaa
 8003728:	210a      	movs	r1, #10
 800372a:	48a2      	ldr	r0, [pc, #648]	; (80039b4 <FuncMenu_DrawOutputMenu+0x5c8>)
 800372c:	f00d f8dc 	bl	80108e8 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003730:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003734:	9301      	str	r3, [sp, #4]
 8003736:	2302      	movs	r3, #2
 8003738:	9300      	str	r3, [sp, #0]
 800373a:	2300      	movs	r3, #0
 800373c:	22d2      	movs	r2, #210	; 0xd2
 800373e:	2105      	movs	r1, #5
 8003740:	489d      	ldr	r0, [pc, #628]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003742:	f00d f8d1 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003746:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800374a:	9301      	str	r3, [sp, #4]
 800374c:	2302      	movs	r3, #2
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	2300      	movs	r3, #0
 8003752:	22d2      	movs	r2, #210	; 0xd2
 8003754:	2161      	movs	r1, #97	; 0x61
 8003756:	4898      	ldr	r0, [pc, #608]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003758:	f00d f8c6 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800375c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003760:	9301      	str	r3, [sp, #4]
 8003762:	2302      	movs	r3, #2
 8003764:	9300      	str	r3, [sp, #0]
 8003766:	2300      	movs	r3, #0
 8003768:	22d2      	movs	r2, #210	; 0xd2
 800376a:	21af      	movs	r1, #175	; 0xaf
 800376c:	4892      	ldr	r0, [pc, #584]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 800376e:	f00d f8bb 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003772:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003776:	9301      	str	r3, [sp, #4]
 8003778:	2302      	movs	r3, #2
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	2300      	movs	r3, #0
 800377e:	22d2      	movs	r2, #210	; 0xd2
 8003780:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003784:	488c      	ldr	r0, [pc, #560]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003786:	f00d f8af 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 800378a:	e27e      	b.n	8003c8a <FuncMenu_DrawOutputMenu+0x89e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800378c:	2300      	movs	r3, #0
 800378e:	9301      	str	r3, [sp, #4]
 8003790:	2302      	movs	r3, #2
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003798:	2232      	movs	r2, #50	; 0x32
 800379a:	210a      	movs	r1, #10
 800379c:	487f      	ldr	r0, [pc, #508]	; (800399c <FuncMenu_DrawOutputMenu+0x5b0>)
 800379e:	f00d f8a3 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037a2:	2300      	movs	r3, #0
 80037a4:	9301      	str	r3, [sp, #4]
 80037a6:	2302      	movs	r3, #2
 80037a8:	9300      	str	r3, [sp, #0]
 80037aa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037ae:	2246      	movs	r2, #70	; 0x46
 80037b0:	210a      	movs	r1, #10
 80037b2:	487b      	ldr	r0, [pc, #492]	; (80039a0 <FuncMenu_DrawOutputMenu+0x5b4>)
 80037b4:	f00d f898 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037b8:	2300      	movs	r3, #0
 80037ba:	9301      	str	r3, [sp, #4]
 80037bc:	2302      	movs	r3, #2
 80037be:	9300      	str	r3, [sp, #0]
 80037c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037c4:	225a      	movs	r2, #90	; 0x5a
 80037c6:	210a      	movs	r1, #10
 80037c8:	4876      	ldr	r0, [pc, #472]	; (80039a4 <FuncMenu_DrawOutputMenu+0x5b8>)
 80037ca:	f00d f88d 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80037ce:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80037d2:	9301      	str	r3, [sp, #4]
 80037d4:	2302      	movs	r3, #2
 80037d6:	9300      	str	r3, [sp, #0]
 80037d8:	2300      	movs	r3, #0
 80037da:	226e      	movs	r2, #110	; 0x6e
 80037dc:	210a      	movs	r1, #10
 80037de:	4872      	ldr	r0, [pc, #456]	; (80039a8 <FuncMenu_DrawOutputMenu+0x5bc>)
 80037e0:	f00d f882 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037e4:	2300      	movs	r3, #0
 80037e6:	9301      	str	r3, [sp, #4]
 80037e8:	2302      	movs	r3, #2
 80037ea:	9300      	str	r3, [sp, #0]
 80037ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037f0:	2282      	movs	r2, #130	; 0x82
 80037f2:	210a      	movs	r1, #10
 80037f4:	486d      	ldr	r0, [pc, #436]	; (80039ac <FuncMenu_DrawOutputMenu+0x5c0>)
 80037f6:	f00d f877 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037fa:	2300      	movs	r3, #0
 80037fc:	9301      	str	r3, [sp, #4]
 80037fe:	2302      	movs	r3, #2
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003806:	2296      	movs	r2, #150	; 0x96
 8003808:	210a      	movs	r1, #10
 800380a:	4869      	ldr	r0, [pc, #420]	; (80039b0 <FuncMenu_DrawOutputMenu+0x5c4>)
 800380c:	f00d f86c 	bl	80108e8 <ILI9341_Draw_Text>

				if(pOutChan)
 8003810:	79fb      	ldrb	r3, [r7, #7]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <FuncMenu_DrawOutputMenu+0x440>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003816:	2300      	movs	r3, #0
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	2302      	movs	r3, #2
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003822:	22aa      	movs	r2, #170	; 0xaa
 8003824:	210a      	movs	r1, #10
 8003826:	4863      	ldr	r0, [pc, #396]	; (80039b4 <FuncMenu_DrawOutputMenu+0x5c8>)
 8003828:	f00d f85e 	bl	80108e8 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800382c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003830:	9301      	str	r3, [sp, #4]
 8003832:	2302      	movs	r3, #2
 8003834:	9300      	str	r3, [sp, #0]
 8003836:	2300      	movs	r3, #0
 8003838:	22d2      	movs	r2, #210	; 0xd2
 800383a:	2105      	movs	r1, #5
 800383c:	485e      	ldr	r0, [pc, #376]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 800383e:	f00d f853 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003842:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003846:	9301      	str	r3, [sp, #4]
 8003848:	2302      	movs	r3, #2
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	2300      	movs	r3, #0
 800384e:	22d2      	movs	r2, #210	; 0xd2
 8003850:	2161      	movs	r1, #97	; 0x61
 8003852:	4859      	ldr	r0, [pc, #356]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003854:	f00d f848 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003858:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800385c:	9301      	str	r3, [sp, #4]
 800385e:	2302      	movs	r3, #2
 8003860:	9300      	str	r3, [sp, #0]
 8003862:	2300      	movs	r3, #0
 8003864:	22d2      	movs	r2, #210	; 0xd2
 8003866:	21af      	movs	r1, #175	; 0xaf
 8003868:	4853      	ldr	r0, [pc, #332]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 800386a:	f00d f83d 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800386e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003872:	9301      	str	r3, [sp, #4]
 8003874:	2302      	movs	r3, #2
 8003876:	9300      	str	r3, [sp, #0]
 8003878:	2300      	movs	r3, #0
 800387a:	22d2      	movs	r2, #210	; 0xd2
 800387c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003880:	484d      	ldr	r0, [pc, #308]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003882:	f00d f831 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 8003886:	e200      	b.n	8003c8a <FuncMenu_DrawOutputMenu+0x89e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003888:	2300      	movs	r3, #0
 800388a:	9301      	str	r3, [sp, #4]
 800388c:	2302      	movs	r3, #2
 800388e:	9300      	str	r3, [sp, #0]
 8003890:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003894:	2232      	movs	r2, #50	; 0x32
 8003896:	210a      	movs	r1, #10
 8003898:	4840      	ldr	r0, [pc, #256]	; (800399c <FuncMenu_DrawOutputMenu+0x5b0>)
 800389a:	f00d f825 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800389e:	2300      	movs	r3, #0
 80038a0:	9301      	str	r3, [sp, #4]
 80038a2:	2302      	movs	r3, #2
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80038aa:	2246      	movs	r2, #70	; 0x46
 80038ac:	210a      	movs	r1, #10
 80038ae:	483c      	ldr	r0, [pc, #240]	; (80039a0 <FuncMenu_DrawOutputMenu+0x5b4>)
 80038b0:	f00d f81a 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038b4:	2300      	movs	r3, #0
 80038b6:	9301      	str	r3, [sp, #4]
 80038b8:	2302      	movs	r3, #2
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80038c0:	225a      	movs	r2, #90	; 0x5a
 80038c2:	210a      	movs	r1, #10
 80038c4:	4837      	ldr	r0, [pc, #220]	; (80039a4 <FuncMenu_DrawOutputMenu+0x5b8>)
 80038c6:	f00d f80f 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038ca:	2300      	movs	r3, #0
 80038cc:	9301      	str	r3, [sp, #4]
 80038ce:	2302      	movs	r3, #2
 80038d0:	9300      	str	r3, [sp, #0]
 80038d2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80038d6:	226e      	movs	r2, #110	; 0x6e
 80038d8:	210a      	movs	r1, #10
 80038da:	4833      	ldr	r0, [pc, #204]	; (80039a8 <FuncMenu_DrawOutputMenu+0x5bc>)
 80038dc:	f00d f804 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80038e0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80038e4:	9301      	str	r3, [sp, #4]
 80038e6:	2302      	movs	r3, #2
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	2300      	movs	r3, #0
 80038ec:	2282      	movs	r2, #130	; 0x82
 80038ee:	210a      	movs	r1, #10
 80038f0:	482e      	ldr	r0, [pc, #184]	; (80039ac <FuncMenu_DrawOutputMenu+0x5c0>)
 80038f2:	f00c fff9 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038f6:	2300      	movs	r3, #0
 80038f8:	9301      	str	r3, [sp, #4]
 80038fa:	2302      	movs	r3, #2
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003902:	2296      	movs	r2, #150	; 0x96
 8003904:	210a      	movs	r1, #10
 8003906:	482a      	ldr	r0, [pc, #168]	; (80039b0 <FuncMenu_DrawOutputMenu+0x5c4>)
 8003908:	f00c ffee 	bl	80108e8 <ILI9341_Draw_Text>

				if(pOutChan)
 800390c:	79fb      	ldrb	r3, [r7, #7]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00a      	beq.n	8003928 <FuncMenu_DrawOutputMenu+0x53c>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003912:	2300      	movs	r3, #0
 8003914:	9301      	str	r3, [sp, #4]
 8003916:	2302      	movs	r3, #2
 8003918:	9300      	str	r3, [sp, #0]
 800391a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800391e:	22aa      	movs	r2, #170	; 0xaa
 8003920:	210a      	movs	r1, #10
 8003922:	4824      	ldr	r0, [pc, #144]	; (80039b4 <FuncMenu_DrawOutputMenu+0x5c8>)
 8003924:	f00c ffe0 	bl	80108e8 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003928:	f240 23fd 	movw	r3, #765	; 0x2fd
 800392c:	9301      	str	r3, [sp, #4]
 800392e:	2302      	movs	r3, #2
 8003930:	9300      	str	r3, [sp, #0]
 8003932:	2300      	movs	r3, #0
 8003934:	22d2      	movs	r2, #210	; 0xd2
 8003936:	2105      	movs	r1, #5
 8003938:	481f      	ldr	r0, [pc, #124]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 800393a:	f00c ffd5 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800393e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003942:	9301      	str	r3, [sp, #4]
 8003944:	2302      	movs	r3, #2
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	2300      	movs	r3, #0
 800394a:	22d2      	movs	r2, #210	; 0xd2
 800394c:	2161      	movs	r1, #97	; 0x61
 800394e:	481a      	ldr	r0, [pc, #104]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003950:	f00c ffca 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003954:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003958:	9301      	str	r3, [sp, #4]
 800395a:	2302      	movs	r3, #2
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	2300      	movs	r3, #0
 8003960:	22d2      	movs	r2, #210	; 0xd2
 8003962:	21af      	movs	r1, #175	; 0xaf
 8003964:	4814      	ldr	r0, [pc, #80]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003966:	f00c ffbf 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800396a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800396e:	9301      	str	r3, [sp, #4]
 8003970:	2302      	movs	r3, #2
 8003972:	9300      	str	r3, [sp, #0]
 8003974:	2300      	movs	r3, #0
 8003976:	22d2      	movs	r2, #210	; 0xd2
 8003978:	f44f 7182 	mov.w	r1, #260	; 0x104
 800397c:	480e      	ldr	r0, [pc, #56]	; (80039b8 <FuncMenu_DrawOutputMenu+0x5cc>)
 800397e:	f00c ffb3 	bl	80108e8 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003982:	2300      	movs	r3, #0
 8003984:	9301      	str	r3, [sp, #4]
 8003986:	2302      	movs	r3, #2
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800398e:	2232      	movs	r2, #50	; 0x32
 8003990:	2196      	movs	r1, #150	; 0x96
 8003992:	480a      	ldr	r0, [pc, #40]	; (80039bc <FuncMenu_DrawOutputMenu+0x5d0>)
 8003994:	f00c ffa8 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 8003998:	e177      	b.n	8003c8a <FuncMenu_DrawOutputMenu+0x89e>
 800399a:	bf00      	nop
 800399c:	08015b44 	.word	0x08015b44
 80039a0:	08015b4c 	.word	0x08015b4c
 80039a4:	08015b58 	.word	0x08015b58
 80039a8:	08015b60 	.word	0x08015b60
 80039ac:	08015b6c 	.word	0x08015b6c
 80039b0:	08015b78 	.word	0x08015b78
 80039b4:	08015b80 	.word	0x08015b80
 80039b8:	08015b1c 	.word	0x08015b1c
 80039bc:	08015b88 	.word	0x08015b88
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80039c0:	2300      	movs	r3, #0
 80039c2:	9301      	str	r3, [sp, #4]
 80039c4:	2302      	movs	r3, #2
 80039c6:	9300      	str	r3, [sp, #0]
 80039c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80039cc:	2232      	movs	r2, #50	; 0x32
 80039ce:	210a      	movs	r1, #10
 80039d0:	48b0      	ldr	r0, [pc, #704]	; (8003c94 <FuncMenu_DrawOutputMenu+0x8a8>)
 80039d2:	f00c ff89 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80039d6:	2300      	movs	r3, #0
 80039d8:	9301      	str	r3, [sp, #4]
 80039da:	2302      	movs	r3, #2
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80039e2:	2246      	movs	r2, #70	; 0x46
 80039e4:	210a      	movs	r1, #10
 80039e6:	48ac      	ldr	r0, [pc, #688]	; (8003c98 <FuncMenu_DrawOutputMenu+0x8ac>)
 80039e8:	f00c ff7e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80039ec:	2300      	movs	r3, #0
 80039ee:	9301      	str	r3, [sp, #4]
 80039f0:	2302      	movs	r3, #2
 80039f2:	9300      	str	r3, [sp, #0]
 80039f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80039f8:	225a      	movs	r2, #90	; 0x5a
 80039fa:	210a      	movs	r1, #10
 80039fc:	48a7      	ldr	r0, [pc, #668]	; (8003c9c <FuncMenu_DrawOutputMenu+0x8b0>)
 80039fe:	f00c ff73 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003a02:	2300      	movs	r3, #0
 8003a04:	9301      	str	r3, [sp, #4]
 8003a06:	2302      	movs	r3, #2
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003a0e:	226e      	movs	r2, #110	; 0x6e
 8003a10:	210a      	movs	r1, #10
 8003a12:	48a3      	ldr	r0, [pc, #652]	; (8003ca0 <FuncMenu_DrawOutputMenu+0x8b4>)
 8003a14:	f00c ff68 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003a18:	2300      	movs	r3, #0
 8003a1a:	9301      	str	r3, [sp, #4]
 8003a1c:	2302      	movs	r3, #2
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003a24:	2282      	movs	r2, #130	; 0x82
 8003a26:	210a      	movs	r1, #10
 8003a28:	489e      	ldr	r0, [pc, #632]	; (8003ca4 <FuncMenu_DrawOutputMenu+0x8b8>)
 8003a2a:	f00c ff5d 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003a2e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003a32:	9301      	str	r3, [sp, #4]
 8003a34:	2302      	movs	r3, #2
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	2300      	movs	r3, #0
 8003a3a:	2296      	movs	r2, #150	; 0x96
 8003a3c:	210a      	movs	r1, #10
 8003a3e:	489a      	ldr	r0, [pc, #616]	; (8003ca8 <FuncMenu_DrawOutputMenu+0x8bc>)
 8003a40:	f00c ff52 	bl	80108e8 <ILI9341_Draw_Text>

				if(pOutChan)
 8003a44:	79fb      	ldrb	r3, [r7, #7]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00a      	beq.n	8003a60 <FuncMenu_DrawOutputMenu+0x674>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	9301      	str	r3, [sp, #4]
 8003a4e:	2302      	movs	r3, #2
 8003a50:	9300      	str	r3, [sp, #0]
 8003a52:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003a56:	22aa      	movs	r2, #170	; 0xaa
 8003a58:	210a      	movs	r1, #10
 8003a5a:	4894      	ldr	r0, [pc, #592]	; (8003cac <FuncMenu_DrawOutputMenu+0x8c0>)
 8003a5c:	f00c ff44 	bl	80108e8 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003a60:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003a64:	9301      	str	r3, [sp, #4]
 8003a66:	2302      	movs	r3, #2
 8003a68:	9300      	str	r3, [sp, #0]
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	22d2      	movs	r2, #210	; 0xd2
 8003a6e:	2105      	movs	r1, #5
 8003a70:	488f      	ldr	r0, [pc, #572]	; (8003cb0 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003a72:	f00c ff39 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003a76:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003a7a:	9301      	str	r3, [sp, #4]
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	9300      	str	r3, [sp, #0]
 8003a80:	2300      	movs	r3, #0
 8003a82:	22d2      	movs	r2, #210	; 0xd2
 8003a84:	2161      	movs	r1, #97	; 0x61
 8003a86:	488a      	ldr	r0, [pc, #552]	; (8003cb0 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003a88:	f00c ff2e 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003a8c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003a90:	9301      	str	r3, [sp, #4]
 8003a92:	2302      	movs	r3, #2
 8003a94:	9300      	str	r3, [sp, #0]
 8003a96:	2300      	movs	r3, #0
 8003a98:	22d2      	movs	r2, #210	; 0xd2
 8003a9a:	21af      	movs	r1, #175	; 0xaf
 8003a9c:	4884      	ldr	r0, [pc, #528]	; (8003cb0 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003a9e:	f00c ff23 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003aa2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003aa6:	9301      	str	r3, [sp, #4]
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	2300      	movs	r3, #0
 8003aae:	22d2      	movs	r2, #210	; 0xd2
 8003ab0:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003ab4:	487e      	ldr	r0, [pc, #504]	; (8003cb0 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003ab6:	f00c ff17 	bl	80108e8 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003aba:	2300      	movs	r3, #0
 8003abc:	9301      	str	r3, [sp, #4]
 8003abe:	2302      	movs	r3, #2
 8003ac0:	9300      	str	r3, [sp, #0]
 8003ac2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003ac6:	2232      	movs	r2, #50	; 0x32
 8003ac8:	2196      	movs	r1, #150	; 0x96
 8003aca:	487a      	ldr	r0, [pc, #488]	; (8003cb4 <FuncMenu_DrawOutputMenu+0x8c8>)
 8003acc:	f00c ff0c 	bl	80108e8 <ILI9341_Draw_Text>
				break;
 8003ad0:	e0db      	b.n	8003c8a <FuncMenu_DrawOutputMenu+0x89e>
			case PWM_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	9301      	str	r3, [sp, #4]
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003ade:	2232      	movs	r2, #50	; 0x32
 8003ae0:	210a      	movs	r1, #10
 8003ae2:	486c      	ldr	r0, [pc, #432]	; (8003c94 <FuncMenu_DrawOutputMenu+0x8a8>)
 8003ae4:	f00c ff00 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003ae8:	2300      	movs	r3, #0
 8003aea:	9301      	str	r3, [sp, #4]
 8003aec:	2302      	movs	r3, #2
 8003aee:	9300      	str	r3, [sp, #0]
 8003af0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003af4:	2246      	movs	r2, #70	; 0x46
 8003af6:	210a      	movs	r1, #10
 8003af8:	4867      	ldr	r0, [pc, #412]	; (8003c98 <FuncMenu_DrawOutputMenu+0x8ac>)
 8003afa:	f00c fef5 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003afe:	2300      	movs	r3, #0
 8003b00:	9301      	str	r3, [sp, #4]
 8003b02:	2302      	movs	r3, #2
 8003b04:	9300      	str	r3, [sp, #0]
 8003b06:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003b0a:	225a      	movs	r2, #90	; 0x5a
 8003b0c:	210a      	movs	r1, #10
 8003b0e:	4863      	ldr	r0, [pc, #396]	; (8003c9c <FuncMenu_DrawOutputMenu+0x8b0>)
 8003b10:	f00c feea 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003b14:	2300      	movs	r3, #0
 8003b16:	9301      	str	r3, [sp, #4]
 8003b18:	2302      	movs	r3, #2
 8003b1a:	9300      	str	r3, [sp, #0]
 8003b1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003b20:	226e      	movs	r2, #110	; 0x6e
 8003b22:	210a      	movs	r1, #10
 8003b24:	485e      	ldr	r0, [pc, #376]	; (8003ca0 <FuncMenu_DrawOutputMenu+0x8b4>)
 8003b26:	f00c fedf 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	9301      	str	r3, [sp, #4]
 8003b2e:	2302      	movs	r3, #2
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003b36:	2282      	movs	r2, #130	; 0x82
 8003b38:	210a      	movs	r1, #10
 8003b3a:	485a      	ldr	r0, [pc, #360]	; (8003ca4 <FuncMenu_DrawOutputMenu+0x8b8>)
 8003b3c:	f00c fed4 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003b40:	2300      	movs	r3, #0
 8003b42:	9301      	str	r3, [sp, #4]
 8003b44:	2302      	movs	r3, #2
 8003b46:	9300      	str	r3, [sp, #0]
 8003b48:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003b4c:	2296      	movs	r2, #150	; 0x96
 8003b4e:	210a      	movs	r1, #10
 8003b50:	4855      	ldr	r0, [pc, #340]	; (8003ca8 <FuncMenu_DrawOutputMenu+0x8bc>)
 8003b52:	f00c fec9 	bl	80108e8 <ILI9341_Draw_Text>

				if(pOutChan)
 8003b56:	79fb      	ldrb	r3, [r7, #7]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00a      	beq.n	8003b72 <FuncMenu_DrawOutputMenu+0x786>
					ILI9341_Draw_Text("- PWM", 		10, 170, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003b5c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003b60:	9301      	str	r3, [sp, #4]
 8003b62:	2302      	movs	r3, #2
 8003b64:	9300      	str	r3, [sp, #0]
 8003b66:	2300      	movs	r3, #0
 8003b68:	22aa      	movs	r2, #170	; 0xaa
 8003b6a:	210a      	movs	r1, #10
 8003b6c:	484f      	ldr	r0, [pc, #316]	; (8003cac <FuncMenu_DrawOutputMenu+0x8c0>)
 8003b6e:	f00c febb 	bl	80108e8 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003b72:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003b76:	9301      	str	r3, [sp, #4]
 8003b78:	2302      	movs	r3, #2
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	22d2      	movs	r2, #210	; 0xd2
 8003b80:	2105      	movs	r1, #5
 8003b82:	484b      	ldr	r0, [pc, #300]	; (8003cb0 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003b84:	f00c feb0 	bl	80108e8 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003b88:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003b8c:	9301      	str	r3, [sp, #4]
 8003b8e:	2302      	movs	r3, #2
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	2300      	movs	r3, #0
 8003b94:	22d2      	movs	r2, #210	; 0xd2
 8003b96:	2161      	movs	r1, #97	; 0x61
 8003b98:	4845      	ldr	r0, [pc, #276]	; (8003cb0 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003b9a:	f00c fea5 	bl	80108e8 <ILI9341_Draw_Text>

				if(pOutChan)
 8003b9e:	79fb      	ldrb	r3, [r7, #7]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d05a      	beq.n	8003c5a <FuncMenu_DrawOutputMenu+0x86e>
				{
					ILI9341_Draw_Text("DUTY", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003ba4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003ba8:	9301      	str	r3, [sp, #4]
 8003baa:	2302      	movs	r3, #2
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	2300      	movs	r3, #0
 8003bb0:	22d2      	movs	r2, #210	; 0xd2
 8003bb2:	21af      	movs	r1, #175	; 0xaf
 8003bb4:	4840      	ldr	r0, [pc, #256]	; (8003cb8 <FuncMenu_DrawOutputMenu+0x8cc>)
 8003bb6:	f00c fe97 	bl	80108e8 <ILI9341_Draw_Text>
					char duty[10] = "";
 8003bba:	2300      	movs	r3, #0
 8003bbc:	60bb      	str	r3, [r7, #8]
 8003bbe:	f107 030c 	add.w	r3, r7, #12
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	601a      	str	r2, [r3, #0]
 8003bc6:	809a      	strh	r2, [r3, #4]
					snprintf(duty, sizeof(duty), "%0.2f%%", ((float)PWM_AUX_OUT_TIM->CCR1 / (float)PWM_AUX_OUT_TIM->ARR) * 100);
 8003bc8:	4b3c      	ldr	r3, [pc, #240]	; (8003cbc <FuncMenu_DrawOutputMenu+0x8d0>)
 8003bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bcc:	ee07 3a90 	vmov	s15, r3
 8003bd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bd4:	4b39      	ldr	r3, [pc, #228]	; (8003cbc <FuncMenu_DrawOutputMenu+0x8d0>)
 8003bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd8:	ee07 3a90 	vmov	s15, r3
 8003bdc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003be0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003be4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8003cc0 <FuncMenu_DrawOutputMenu+0x8d4>
 8003be8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bec:	ee17 0a90 	vmov	r0, s15
 8003bf0:	f7fc fcd2 	bl	8000598 <__aeabi_f2d>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	460c      	mov	r4, r1
 8003bf8:	f107 0008 	add.w	r0, r7, #8
 8003bfc:	e9cd 3400 	strd	r3, r4, [sp]
 8003c00:	4a30      	ldr	r2, [pc, #192]	; (8003cc4 <FuncMenu_DrawOutputMenu+0x8d8>)
 8003c02:	210a      	movs	r1, #10
 8003c04:	f00e fa2c 	bl	8012060 <sniprintf>
					ILI9341_Draw_Text(duty, 	220, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003c08:	f107 0008 	add.w	r0, r7, #8
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	9301      	str	r3, [sp, #4]
 8003c10:	2302      	movs	r3, #2
 8003c12:	9300      	str	r3, [sp, #0]
 8003c14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003c18:	2232      	movs	r2, #50	; 0x32
 8003c1a:	21dc      	movs	r1, #220	; 0xdc
 8003c1c:	f00c fe64 	bl	80108e8 <ILI9341_Draw_Text>
					if(SM_IsFuncPwmDutyMode())
 8003c20:	f003 f992 	bl	8006f48 <SM_IsFuncPwmDutyMode>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00b      	beq.n	8003c42 <FuncMenu_DrawOutputMenu+0x856>
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003c2a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003c2e:	9301      	str	r3, [sp, #4]
 8003c30:	2302      	movs	r3, #2
 8003c32:	9300      	str	r3, [sp, #0]
 8003c34:	2300      	movs	r3, #0
 8003c36:	2232      	movs	r2, #50	; 0x32
 8003c38:	2196      	movs	r1, #150	; 0x96
 8003c3a:	4823      	ldr	r0, [pc, #140]	; (8003cc8 <FuncMenu_DrawOutputMenu+0x8dc>)
 8003c3c:	f00c fe54 	bl	80108e8 <ILI9341_Draw_Text>
 8003c40:	e016      	b.n	8003c70 <FuncMenu_DrawOutputMenu+0x884>

					}
					else
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003c42:	2300      	movs	r3, #0
 8003c44:	9301      	str	r3, [sp, #4]
 8003c46:	2302      	movs	r3, #2
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003c4e:	2232      	movs	r2, #50	; 0x32
 8003c50:	2196      	movs	r1, #150	; 0x96
 8003c52:	481d      	ldr	r0, [pc, #116]	; (8003cc8 <FuncMenu_DrawOutputMenu+0x8dc>)
 8003c54:	f00c fe48 	bl	80108e8 <ILI9341_Draw_Text>
 8003c58:	e00a      	b.n	8003c70 <FuncMenu_DrawOutputMenu+0x884>
					}
				}
				else
				{
					ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003c5a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003c5e:	9301      	str	r3, [sp, #4]
 8003c60:	2302      	movs	r3, #2
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	2300      	movs	r3, #0
 8003c66:	22d2      	movs	r2, #210	; 0xd2
 8003c68:	21af      	movs	r1, #175	; 0xaf
 8003c6a:	4811      	ldr	r0, [pc, #68]	; (8003cb0 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003c6c:	f00c fe3c 	bl	80108e8 <ILI9341_Draw_Text>
				}

				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003c70:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003c74:	9301      	str	r3, [sp, #4]
 8003c76:	2302      	movs	r3, #2
 8003c78:	9300      	str	r3, [sp, #0]
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	22d2      	movs	r2, #210	; 0xd2
 8003c7e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003c82:	480b      	ldr	r0, [pc, #44]	; (8003cb0 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003c84:	f00c fe30 	bl	80108e8 <ILI9341_Draw_Text>

				break;
 8003c88:	bf00      	nop
				//
		}
	}
}
 8003c8a:	bf00      	nop
 8003c8c:	371c      	adds	r7, #28
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd90      	pop	{r4, r7, pc}
 8003c92:	bf00      	nop
 8003c94:	08015b44 	.word	0x08015b44
 8003c98:	08015b4c 	.word	0x08015b4c
 8003c9c:	08015b58 	.word	0x08015b58
 8003ca0:	08015b60 	.word	0x08015b60
 8003ca4:	08015b6c 	.word	0x08015b6c
 8003ca8:	08015b78 	.word	0x08015b78
 8003cac:	08015b80 	.word	0x08015b80
 8003cb0:	08015b1c 	.word	0x08015b1c
 8003cb4:	08015b88 	.word	0x08015b88
 8003cb8:	08015b98 	.word	0x08015b98
 8003cbc:	40000400 	.word	0x40000400
 8003cc0:	42c80000 	.word	0x42c80000
 8003cc4:	08015ba0 	.word	0x08015ba0
 8003cc8:	08015ba8 	.word	0x08015ba8

08003ccc <GainMenu_DrawMenu>:
			Gain_Aux_Menu_State,
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eSystemState pMenu)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	2b07      	cmp	r3, #7
 8003cda:	d007      	beq.n	8003cec <GainMenu_DrawMenu+0x20>
 8003cdc:	2b08      	cmp	r3, #8
 8003cde:	d008      	beq.n	8003cf2 <GainMenu_DrawMenu+0x26>
 8003ce0:	2b06      	cmp	r3, #6
 8003ce2:	d000      	beq.n	8003ce6 <GainMenu_DrawMenu+0x1a>
		case Gain_Aux_Menu_State:
			GainMenu_DrawAuxMenu();
			break;

		default:
			break;
 8003ce4:	e008      	b.n	8003cf8 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 8003ce6:	f000 f80b 	bl	8003d00 <GainMenu_DrawMainMenu>
			break;
 8003cea:	e005      	b.n	8003cf8 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 8003cec:	f000 f868 	bl	8003dc0 <GainMenu_DrawSignalMenu>
			break;
 8003cf0:	e002      	b.n	8003cf8 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawAuxMenu();
 8003cf2:	f000 f8af 	bl	8003e54 <GainMenu_DrawAuxMenu>
			break;
 8003cf6:	bf00      	nop

	}
}
 8003cf8:	bf00      	nop
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->GAIN", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003d06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d0a:	9301      	str	r3, [sp, #4]
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	9300      	str	r3, [sp, #0]
 8003d10:	2300      	movs	r3, #0
 8003d12:	220a      	movs	r2, #10
 8003d14:	210a      	movs	r1, #10
 8003d16:	4826      	ldr	r0, [pc, #152]	; (8003db0 <GainMenu_DrawMainMenu+0xb0>)
 8003d18:	f00c fde6 	bl	80108e8 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003d1c:	f7fd f89c 	bl	8000e58 <DM_DisplayFormattedOutput>

	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 	 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003d20:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003d24:	9301      	str	r3, [sp, #4]
 8003d26:	2302      	movs	r3, #2
 8003d28:	9300      	str	r3, [sp, #0]
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	22d2      	movs	r2, #210	; 0xd2
 8003d2e:	2105      	movs	r1, #5
 8003d30:	4820      	ldr	r0, [pc, #128]	; (8003db4 <GainMenu_DrawMainMenu+0xb4>)
 8003d32:	f00c fdd9 	bl	80108e8 <ILI9341_Draw_Text>

	eOutput_mode aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8003d36:	2001      	movs	r0, #1
 8003d38:	f002 fe04 	bl	8006944 <SM_GetOutputChannel>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	71fb      	strb	r3, [r7, #7]
	if(aux_output_func == PWM_FUNC_MODE)
 8003d46:	79fb      	ldrb	r3, [r7, #7]
 8003d48:	2b06      	cmp	r3, #6
 8003d4a:	d10b      	bne.n	8003d64 <GainMenu_DrawMainMenu+0x64>
	{
		ILI9341_Draw_Text("    ",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003d4c:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003d50:	9301      	str	r3, [sp, #4]
 8003d52:	2302      	movs	r3, #2
 8003d54:	9300      	str	r3, [sp, #0]
 8003d56:	2300      	movs	r3, #0
 8003d58:	22d2      	movs	r2, #210	; 0xd2
 8003d5a:	2164      	movs	r1, #100	; 0x64
 8003d5c:	4816      	ldr	r0, [pc, #88]	; (8003db8 <GainMenu_DrawMainMenu+0xb8>)
 8003d5e:	f00c fdc3 	bl	80108e8 <ILI9341_Draw_Text>
 8003d62:	e00a      	b.n	8003d7a <GainMenu_DrawMainMenu+0x7a>
	}
	else
	{
		ILI9341_Draw_Text("AUX",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003d64:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003d68:	9301      	str	r3, [sp, #4]
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	9300      	str	r3, [sp, #0]
 8003d6e:	2300      	movs	r3, #0
 8003d70:	22d2      	movs	r2, #210	; 0xd2
 8003d72:	2164      	movs	r1, #100	; 0x64
 8003d74:	4811      	ldr	r0, [pc, #68]	; (8003dbc <GainMenu_DrawMainMenu+0xbc>)
 8003d76:	f00c fdb7 	bl	80108e8 <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003d7a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003d7e:	9301      	str	r3, [sp, #4]
 8003d80:	2302      	movs	r3, #2
 8003d82:	9300      	str	r3, [sp, #0]
 8003d84:	2300      	movs	r3, #0
 8003d86:	22d2      	movs	r2, #210	; 0xd2
 8003d88:	21af      	movs	r1, #175	; 0xaf
 8003d8a:	480b      	ldr	r0, [pc, #44]	; (8003db8 <GainMenu_DrawMainMenu+0xb8>)
 8003d8c:	f00c fdac 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003d90:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003d94:	9301      	str	r3, [sp, #4]
 8003d96:	2302      	movs	r3, #2
 8003d98:	9300      	str	r3, [sp, #0]
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	22d2      	movs	r2, #210	; 0xd2
 8003d9e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003da2:	4805      	ldr	r0, [pc, #20]	; (8003db8 <GainMenu_DrawMainMenu+0xb8>)
 8003da4:	f00c fda0 	bl	80108e8 <ILI9341_Draw_Text>
}
 8003da8:	bf00      	nop
 8003daa:	3708      	adds	r7, #8
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	08015bb0 	.word	0x08015bb0
 8003db4:	08015bbc 	.word	0x08015bbc
 8003db8:	08015bc4 	.word	0x08015bc4
 8003dbc:	08015bcc 	.word	0x08015bcc

08003dc0 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SIG", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003dc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003dca:	9301      	str	r3, [sp, #4]
 8003dcc:	2302      	movs	r3, #2
 8003dce:	9300      	str	r3, [sp, #0]
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	220a      	movs	r2, #10
 8003dd4:	210a      	movs	r1, #10
 8003dd6:	481a      	ldr	r0, [pc, #104]	; (8003e40 <GainMenu_DrawSignalMenu+0x80>)
 8003dd8:	f00c fd86 	bl	80108e8 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003ddc:	f7fd f83c 	bl	8000e58 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("1.8V", 15,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003de0:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003de4:	9301      	str	r3, [sp, #4]
 8003de6:	2302      	movs	r3, #2
 8003de8:	9300      	str	r3, [sp, #0]
 8003dea:	2300      	movs	r3, #0
 8003dec:	22d2      	movs	r2, #210	; 0xd2
 8003dee:	210f      	movs	r1, #15
 8003df0:	4814      	ldr	r0, [pc, #80]	; (8003e44 <GainMenu_DrawSignalMenu+0x84>)
 8003df2:	f00c fd79 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("3.3V", 97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003df6:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003dfa:	9301      	str	r3, [sp, #4]
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	2300      	movs	r3, #0
 8003e02:	22d2      	movs	r2, #210	; 0xd2
 8003e04:	2161      	movs	r1, #97	; 0x61
 8003e06:	4810      	ldr	r0, [pc, #64]	; (8003e48 <GainMenu_DrawSignalMenu+0x88>)
 8003e08:	f00c fd6e 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("5V",  190, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003e0c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003e10:	9301      	str	r3, [sp, #4]
 8003e12:	2302      	movs	r3, #2
 8003e14:	9300      	str	r3, [sp, #0]
 8003e16:	2300      	movs	r3, #0
 8003e18:	22d2      	movs	r2, #210	; 0xd2
 8003e1a:	21be      	movs	r1, #190	; 0xbe
 8003e1c:	480b      	ldr	r0, [pc, #44]	; (8003e4c <GainMenu_DrawSignalMenu+0x8c>)
 8003e1e:	f00c fd63 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("9V", 265, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003e22:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003e26:	9301      	str	r3, [sp, #4]
 8003e28:	2302      	movs	r3, #2
 8003e2a:	9300      	str	r3, [sp, #0]
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	22d2      	movs	r2, #210	; 0xd2
 8003e30:	f240 1109 	movw	r1, #265	; 0x109
 8003e34:	4806      	ldr	r0, [pc, #24]	; (8003e50 <GainMenu_DrawSignalMenu+0x90>)
 8003e36:	f00c fd57 	bl	80108e8 <ILI9341_Draw_Text>
}
 8003e3a:	bf00      	nop
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	08015bd0 	.word	0x08015bd0
 8003e44:	08015be0 	.word	0x08015be0
 8003e48:	08015be8 	.word	0x08015be8
 8003e4c:	08015bf0 	.word	0x08015bf0
 8003e50:	08015bf4 	.word	0x08015bf4

08003e54 <GainMenu_DrawAuxMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawAuxMenu()
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->Aux", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003e5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e5e:	9301      	str	r3, [sp, #4]
 8003e60:	2302      	movs	r3, #2
 8003e62:	9300      	str	r3, [sp, #0]
 8003e64:	2300      	movs	r3, #0
 8003e66:	220a      	movs	r2, #10
 8003e68:	210a      	movs	r1, #10
 8003e6a:	4804      	ldr	r0, [pc, #16]	; (8003e7c <GainMenu_DrawAuxMenu+0x28>)
 8003e6c:	f00c fd3c 	bl	80108e8 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003e70:	f7fc fff2 	bl	8000e58 <DM_DisplayFormattedOutput>
}
 8003e74:	bf00      	nop
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	08015bf8 	.word	0x08015bf8

08003e80 <ToplevelMenu_DrawMenu>:
			Toplevel_Input_Menu_State,
 *	@retval None
 *
 */
void ToplevelMenu_DrawMenu(eSystemState pMenu)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	4603      	mov	r3, r0
 8003e88:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003e8a:	79fb      	ldrb	r3, [r7, #7]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d007      	beq.n	8003ea0 <ToplevelMenu_DrawMenu+0x20>
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d008      	beq.n	8003ea6 <ToplevelMenu_DrawMenu+0x26>
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d000      	beq.n	8003e9a <ToplevelMenu_DrawMenu+0x1a>
		case Toplevel_Input_Menu_State:
			ToplevelMenu_DrawInputMenu();
			break;

		default:
			break;
 8003e98:	e008      	b.n	8003eac <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawMainMenu();
 8003e9a:	f000 f80b 	bl	8003eb4 <ToplevelMenu_DrawMainMenu>
			break;
 8003e9e:	e005      	b.n	8003eac <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawOutputMenu();
 8003ea0:	f000 f844 	bl	8003f2c <ToplevelMenu_DrawOutputMenu>
			break;
 8003ea4:	e002      	b.n	8003eac <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawInputMenu();
 8003ea6:	f000 f88b 	bl	8003fc0 <ToplevelMenu_DrawInputMenu>
			break;
 8003eaa:	bf00      	nop

	}
}
 8003eac:	bf00      	nop
 8003eae:	3708      	adds	r7, #8
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <ToplevelMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMainMenu()
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af02      	add	r7, sp, #8
	#endif

	// Main screen
	//ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 2, BLACK);

	DM_DisplayFormattedOutput();
 8003eba:	f7fc ffcd 	bl	8000e58 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("OUTPUT", 6, 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003ebe:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003ec2:	9301      	str	r3, [sp, #4]
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	2300      	movs	r3, #0
 8003eca:	22d2      	movs	r2, #210	; 0xd2
 8003ecc:	2106      	movs	r1, #6
 8003ece:	4814      	ldr	r0, [pc, #80]	; (8003f20 <ToplevelMenu_DrawMainMenu+0x6c>)
 8003ed0:	f00c fd0a 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("INPUT", 93, 210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003ed4:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003ed8:	9301      	str	r3, [sp, #4]
 8003eda:	2302      	movs	r3, #2
 8003edc:	9300      	str	r3, [sp, #0]
 8003ede:	2300      	movs	r3, #0
 8003ee0:	22d2      	movs	r2, #210	; 0xd2
 8003ee2:	215d      	movs	r1, #93	; 0x5d
 8003ee4:	480f      	ldr	r0, [pc, #60]	; (8003f24 <ToplevelMenu_DrawMainMenu+0x70>)
 8003ee6:	f00c fcff 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003eea:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003eee:	9301      	str	r3, [sp, #4]
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	22d2      	movs	r2, #210	; 0xd2
 8003ef8:	21af      	movs	r1, #175	; 0xaf
 8003efa:	480b      	ldr	r0, [pc, #44]	; (8003f28 <ToplevelMenu_DrawMainMenu+0x74>)
 8003efc:	f00c fcf4 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003f00:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003f04:	9301      	str	r3, [sp, #4]
 8003f06:	2302      	movs	r3, #2
 8003f08:	9300      	str	r3, [sp, #0]
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	22d2      	movs	r2, #210	; 0xd2
 8003f0e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003f12:	4805      	ldr	r0, [pc, #20]	; (8003f28 <ToplevelMenu_DrawMainMenu+0x74>)
 8003f14:	f00c fce8 	bl	80108e8 <ILI9341_Draw_Text>


}
 8003f18:	bf00      	nop
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	08015c08 	.word	0x08015c08
 8003f24:	08015c10 	.word	0x08015c10
 8003f28:	08015c18 	.word	0x08015c18

08003f2c <ToplevelMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawOutputMenu()
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003f32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f36:	9301      	str	r3, [sp, #4]
 8003f38:	2302      	movs	r3, #2
 8003f3a:	9300      	str	r3, [sp, #0]
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	220a      	movs	r2, #10
 8003f40:	210a      	movs	r1, #10
 8003f42:	481a      	ldr	r0, [pc, #104]	; (8003fac <ToplevelMenu_DrawOutputMenu+0x80>)
 8003f44:	f00c fcd0 	bl	80108e8 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003f48:	f7fc ff86 	bl	8000e58 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("FUNC", 15,  210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003f4c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003f50:	9301      	str	r3, [sp, #4]
 8003f52:	2302      	movs	r3, #2
 8003f54:	9300      	str	r3, [sp, #0]
 8003f56:	2300      	movs	r3, #0
 8003f58:	22d2      	movs	r2, #210	; 0xd2
 8003f5a:	210f      	movs	r1, #15
 8003f5c:	4814      	ldr	r0, [pc, #80]	; (8003fb0 <ToplevelMenu_DrawOutputMenu+0x84>)
 8003f5e:	f00c fcc3 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 98,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003f62:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003f66:	9301      	str	r3, [sp, #4]
 8003f68:	2302      	movs	r3, #2
 8003f6a:	9300      	str	r3, [sp, #0]
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	22d2      	movs	r2, #210	; 0xd2
 8003f70:	2162      	movs	r1, #98	; 0x62
 8003f72:	4810      	ldr	r0, [pc, #64]	; (8003fb4 <ToplevelMenu_DrawOutputMenu+0x88>)
 8003f74:	f00c fcb8 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 176, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003f78:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003f7c:	9301      	str	r3, [sp, #4]
 8003f7e:	2302      	movs	r3, #2
 8003f80:	9300      	str	r3, [sp, #0]
 8003f82:	2300      	movs	r3, #0
 8003f84:	22d2      	movs	r2, #210	; 0xd2
 8003f86:	21b0      	movs	r1, #176	; 0xb0
 8003f88:	480b      	ldr	r0, [pc, #44]	; (8003fb8 <ToplevelMenu_DrawOutputMenu+0x8c>)
 8003f8a:	f00c fcad 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFFSET", 245, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003f8e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003f92:	9301      	str	r3, [sp, #4]
 8003f94:	2302      	movs	r3, #2
 8003f96:	9300      	str	r3, [sp, #0]
 8003f98:	2300      	movs	r3, #0
 8003f9a:	22d2      	movs	r2, #210	; 0xd2
 8003f9c:	21f5      	movs	r1, #245	; 0xf5
 8003f9e:	4807      	ldr	r0, [pc, #28]	; (8003fbc <ToplevelMenu_DrawOutputMenu+0x90>)
 8003fa0:	f00c fca2 	bl	80108e8 <ILI9341_Draw_Text>
}
 8003fa4:	bf00      	nop
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	08015c20 	.word	0x08015c20
 8003fb0:	08015c28 	.word	0x08015c28
 8003fb4:	08015c30 	.word	0x08015c30
 8003fb8:	08015c38 	.word	0x08015c38
 8003fbc:	08015c40 	.word	0x08015c40

08003fc0 <ToplevelMenu_DrawInputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawInputMenu()
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b088      	sub	sp, #32
 8003fc4:	af02      	add	r7, sp, #8

	DM_DisplayInputTriggerStatus();
 8003fc6:	f7fc ff67 	bl	8000e98 <DM_DisplayInputTriggerStatus>

	//
	// BREADCRUMB TRAIL
	//
	ILI9341_Draw_Text("IN->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003fca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003fce:	9301      	str	r3, [sp, #4]
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	220a      	movs	r2, #10
 8003fd8:	210a      	movs	r1, #10
 8003fda:	48c5      	ldr	r0, [pc, #788]	; (80042f0 <ToplevelMenu_DrawInputMenu+0x330>)
 8003fdc:	f00c fc84 	bl	80108e8 <ILI9341_Draw_Text>

	//
	// TRIGGER SETTINGS DISPLAY
	//
	ILI9341_Draw_Text("TRIGGER:", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	9301      	str	r3, [sp, #4]
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003fec:	2232      	movs	r2, #50	; 0x32
 8003fee:	210a      	movs	r1, #10
 8003ff0:	48c0      	ldr	r0, [pc, #768]	; (80042f4 <ToplevelMenu_DrawInputMenu+0x334>)
 8003ff2:	f00c fc79 	bl	80108e8 <ILI9341_Draw_Text>
	if(IT_GetTriggerStatus())
 8003ff6:	f002 fb75 	bl	80066e4 <IT_GetTriggerStatus>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d016      	beq.n	800402e <ToplevelMenu_DrawInputMenu+0x6e>
	{
		ILI9341_Draw_Text("ON", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8004000:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8004004:	9301      	str	r3, [sp, #4]
 8004006:	2302      	movs	r3, #2
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	2300      	movs	r3, #0
 800400c:	2232      	movs	r2, #50	; 0x32
 800400e:	2196      	movs	r1, #150	; 0x96
 8004010:	48b9      	ldr	r0, [pc, #740]	; (80042f8 <ToplevelMenu_DrawInputMenu+0x338>)
 8004012:	f00c fc69 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("OFF", 	200, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004016:	2300      	movs	r3, #0
 8004018:	9301      	str	r3, [sp, #4]
 800401a:	2302      	movs	r3, #2
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8004022:	2232      	movs	r2, #50	; 0x32
 8004024:	21c8      	movs	r1, #200	; 0xc8
 8004026:	48b5      	ldr	r0, [pc, #724]	; (80042fc <ToplevelMenu_DrawInputMenu+0x33c>)
 8004028:	f00c fc5e 	bl	80108e8 <ILI9341_Draw_Text>
 800402c:	e015      	b.n	800405a <ToplevelMenu_DrawInputMenu+0x9a>
	}
	else
	{
		ILI9341_Draw_Text("ON", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800402e:	2300      	movs	r3, #0
 8004030:	9301      	str	r3, [sp, #4]
 8004032:	2302      	movs	r3, #2
 8004034:	9300      	str	r3, [sp, #0]
 8004036:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800403a:	2232      	movs	r2, #50	; 0x32
 800403c:	2196      	movs	r1, #150	; 0x96
 800403e:	48ae      	ldr	r0, [pc, #696]	; (80042f8 <ToplevelMenu_DrawInputMenu+0x338>)
 8004040:	f00c fc52 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("OFF", 	200, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8004044:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8004048:	9301      	str	r3, [sp, #4]
 800404a:	2302      	movs	r3, #2
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	2300      	movs	r3, #0
 8004050:	2232      	movs	r2, #50	; 0x32
 8004052:	21c8      	movs	r1, #200	; 0xc8
 8004054:	48a9      	ldr	r0, [pc, #676]	; (80042fc <ToplevelMenu_DrawInputMenu+0x33c>)
 8004056:	f00c fc47 	bl	80108e8 <ILI9341_Draw_Text>
	}

	//
	// MODE SETTINGS DISPLAY
	//
	ILI9341_Draw_Text("MODE:", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800405a:	2300      	movs	r3, #0
 800405c:	9301      	str	r3, [sp, #4]
 800405e:	2302      	movs	r3, #2
 8004060:	9300      	str	r3, [sp, #0]
 8004062:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8004066:	2246      	movs	r2, #70	; 0x46
 8004068:	210a      	movs	r1, #10
 800406a:	48a5      	ldr	r0, [pc, #660]	; (8004300 <ToplevelMenu_DrawInputMenu+0x340>)
 800406c:	f00c fc3c 	bl	80108e8 <ILI9341_Draw_Text>
	if(IT_GetActiveTriggerMode() == INPUT_TIMER_TIM)
 8004070:	f002 fb1c 	bl	80066ac <IT_GetActiveTriggerMode>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d122      	bne.n	80040c0 <ToplevelMenu_DrawInputMenu+0x100>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800407a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800407e:	9301      	str	r3, [sp, #4]
 8004080:	2302      	movs	r3, #2
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	2300      	movs	r3, #0
 8004086:	2246      	movs	r2, #70	; 0x46
 8004088:	2196      	movs	r1, #150	; 0x96
 800408a:	489e      	ldr	r0, [pc, #632]	; (8004304 <ToplevelMenu_DrawInputMenu+0x344>)
 800408c:	f00c fc2c 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004090:	2300      	movs	r3, #0
 8004092:	9301      	str	r3, [sp, #4]
 8004094:	2302      	movs	r3, #2
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800409c:	2246      	movs	r2, #70	; 0x46
 800409e:	21c8      	movs	r1, #200	; 0xc8
 80040a0:	4899      	ldr	r0, [pc, #612]	; (8004308 <ToplevelMenu_DrawInputMenu+0x348>)
 80040a2:	f00c fc21 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80040a6:	2300      	movs	r3, #0
 80040a8:	9301      	str	r3, [sp, #4]
 80040aa:	2302      	movs	r3, #2
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80040b2:	2246      	movs	r2, #70	; 0x46
 80040b4:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80040b8:	4894      	ldr	r0, [pc, #592]	; (800430c <ToplevelMenu_DrawInputMenu+0x34c>)
 80040ba:	f00c fc15 	bl	80108e8 <ILI9341_Draw_Text>
 80040be:	e04e      	b.n	800415e <ToplevelMenu_DrawInputMenu+0x19e>


	}
	else if(IT_GetActiveTriggerMode() == INPUT_TIMER_COMP)
 80040c0:	f002 faf4 	bl	80066ac <IT_GetActiveTriggerMode>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d122      	bne.n	8004110 <ToplevelMenu_DrawInputMenu+0x150>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80040ca:	2300      	movs	r3, #0
 80040cc:	9301      	str	r3, [sp, #4]
 80040ce:	2302      	movs	r3, #2
 80040d0:	9300      	str	r3, [sp, #0]
 80040d2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80040d6:	2246      	movs	r2, #70	; 0x46
 80040d8:	2196      	movs	r1, #150	; 0x96
 80040da:	488a      	ldr	r0, [pc, #552]	; (8004304 <ToplevelMenu_DrawInputMenu+0x344>)
 80040dc:	f00c fc04 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80040e0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80040e4:	9301      	str	r3, [sp, #4]
 80040e6:	2302      	movs	r3, #2
 80040e8:	9300      	str	r3, [sp, #0]
 80040ea:	2300      	movs	r3, #0
 80040ec:	2246      	movs	r2, #70	; 0x46
 80040ee:	21c8      	movs	r1, #200	; 0xc8
 80040f0:	4885      	ldr	r0, [pc, #532]	; (8004308 <ToplevelMenu_DrawInputMenu+0x348>)
 80040f2:	f00c fbf9 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80040f6:	2300      	movs	r3, #0
 80040f8:	9301      	str	r3, [sp, #4]
 80040fa:	2302      	movs	r3, #2
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8004102:	2246      	movs	r2, #70	; 0x46
 8004104:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8004108:	4880      	ldr	r0, [pc, #512]	; (800430c <ToplevelMenu_DrawInputMenu+0x34c>)
 800410a:	f00c fbed 	bl	80108e8 <ILI9341_Draw_Text>
 800410e:	e026      	b.n	800415e <ToplevelMenu_DrawInputMenu+0x19e>


	}
	else if(IT_GetActiveTriggerMode() == INPUT_TIMER_ADC)
 8004110:	f002 facc 	bl	80066ac <IT_GetActiveTriggerMode>
 8004114:	4603      	mov	r3, r0
 8004116:	2b02      	cmp	r3, #2
 8004118:	d121      	bne.n	800415e <ToplevelMenu_DrawInputMenu+0x19e>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800411a:	2300      	movs	r3, #0
 800411c:	9301      	str	r3, [sp, #4]
 800411e:	2302      	movs	r3, #2
 8004120:	9300      	str	r3, [sp, #0]
 8004122:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8004126:	2246      	movs	r2, #70	; 0x46
 8004128:	2196      	movs	r1, #150	; 0x96
 800412a:	4876      	ldr	r0, [pc, #472]	; (8004304 <ToplevelMenu_DrawInputMenu+0x344>)
 800412c:	f00c fbdc 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004130:	2300      	movs	r3, #0
 8004132:	9301      	str	r3, [sp, #4]
 8004134:	2302      	movs	r3, #2
 8004136:	9300      	str	r3, [sp, #0]
 8004138:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800413c:	2246      	movs	r2, #70	; 0x46
 800413e:	21c8      	movs	r1, #200	; 0xc8
 8004140:	4871      	ldr	r0, [pc, #452]	; (8004308 <ToplevelMenu_DrawInputMenu+0x348>)
 8004142:	f00c fbd1 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8004146:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800414a:	9301      	str	r3, [sp, #4]
 800414c:	2302      	movs	r3, #2
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	2300      	movs	r3, #0
 8004152:	2246      	movs	r2, #70	; 0x46
 8004154:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8004158:	486c      	ldr	r0, [pc, #432]	; (800430c <ToplevelMenu_DrawInputMenu+0x34c>)
 800415a:	f00c fbc5 	bl	80108e8 <ILI9341_Draw_Text>
	}

	//
	// LFO/COMPVOLT MODE DISPLAY
	//
	if(IT_GetActiveTriggerMode() == INPUT_TIMER_TIM)
 800415e:	f002 faa5 	bl	80066ac <IT_GetActiveTriggerMode>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d141      	bne.n	80041ec <ToplevelMenu_DrawInputMenu+0x22c>
	{
		ILI9341_Draw_Text("LF MODE:", 	10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004168:	2300      	movs	r3, #0
 800416a:	9301      	str	r3, [sp, #4]
 800416c:	2302      	movs	r3, #2
 800416e:	9300      	str	r3, [sp, #0]
 8004170:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8004174:	225a      	movs	r2, #90	; 0x5a
 8004176:	210a      	movs	r1, #10
 8004178:	4865      	ldr	r0, [pc, #404]	; (8004310 <ToplevelMenu_DrawInputMenu+0x350>)
 800417a:	f00c fbb5 	bl	80108e8 <ILI9341_Draw_Text>
		if(INPUT_TIMER->PSC > 128)
 800417e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004184:	2b80      	cmp	r3, #128	; 0x80
 8004186:	d916      	bls.n	80041b6 <ToplevelMenu_DrawInputMenu+0x1f6>
		{
			ILI9341_Draw_Text("ON", 	150, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8004188:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800418c:	9301      	str	r3, [sp, #4]
 800418e:	2302      	movs	r3, #2
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	2300      	movs	r3, #0
 8004194:	225a      	movs	r2, #90	; 0x5a
 8004196:	2196      	movs	r1, #150	; 0x96
 8004198:	4857      	ldr	r0, [pc, #348]	; (80042f8 <ToplevelMenu_DrawInputMenu+0x338>)
 800419a:	f00c fba5 	bl	80108e8 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("OFF", 	200, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800419e:	2300      	movs	r3, #0
 80041a0:	9301      	str	r3, [sp, #4]
 80041a2:	2302      	movs	r3, #2
 80041a4:	9300      	str	r3, [sp, #0]
 80041a6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80041aa:	225a      	movs	r2, #90	; 0x5a
 80041ac:	21c8      	movs	r1, #200	; 0xc8
 80041ae:	4853      	ldr	r0, [pc, #332]	; (80042fc <ToplevelMenu_DrawInputMenu+0x33c>)
 80041b0:	f00c fb9a 	bl	80108e8 <ILI9341_Draw_Text>
 80041b4:	e015      	b.n	80041e2 <ToplevelMenu_DrawInputMenu+0x222>
		}
		else
		{
			ILI9341_Draw_Text("ON", 	150, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80041b6:	2300      	movs	r3, #0
 80041b8:	9301      	str	r3, [sp, #4]
 80041ba:	2302      	movs	r3, #2
 80041bc:	9300      	str	r3, [sp, #0]
 80041be:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80041c2:	225a      	movs	r2, #90	; 0x5a
 80041c4:	2196      	movs	r1, #150	; 0x96
 80041c6:	484c      	ldr	r0, [pc, #304]	; (80042f8 <ToplevelMenu_DrawInputMenu+0x338>)
 80041c8:	f00c fb8e 	bl	80108e8 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("OFF", 	200, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80041cc:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80041d0:	9301      	str	r3, [sp, #4]
 80041d2:	2302      	movs	r3, #2
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	2300      	movs	r3, #0
 80041d8:	225a      	movs	r2, #90	; 0x5a
 80041da:	21c8      	movs	r1, #200	; 0xc8
 80041dc:	4847      	ldr	r0, [pc, #284]	; (80042fc <ToplevelMenu_DrawInputMenu+0x33c>)
 80041de:	f00c fb83 	bl	80108e8 <ILI9341_Draw_Text>
		}

		DM_DisplayInputTriggerTimerHertz(200, 17);
 80041e2:	2111      	movs	r1, #17
 80041e4:	20c8      	movs	r0, #200	; 0xc8
 80041e6:	f7fc fedd 	bl	8000fa4 <DM_DisplayInputTriggerTimerHertz>
 80041ea:	e038      	b.n	800425e <ToplevelMenu_DrawInputMenu+0x29e>
	}
	else if(IT_GetActiveTriggerMode() == INPUT_TIMER_COMP)
 80041ec:	f002 fa5e 	bl	80066ac <IT_GetActiveTriggerMode>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d128      	bne.n	8004248 <ToplevelMenu_DrawInputMenu+0x288>
	{
		char comp_text[20] = "";
 80041f6:	2300      	movs	r3, #0
 80041f8:	607b      	str	r3, [r7, #4]
 80041fa:	f107 0308 	add.w	r3, r7, #8
 80041fe:	2200      	movs	r2, #0
 8004200:	601a      	str	r2, [r3, #0]
 8004202:	605a      	str	r2, [r3, #4]
 8004204:	609a      	str	r2, [r3, #8]
 8004206:	60da      	str	r2, [r3, #12]
		snprintf(comp_text, sizeof(comp_text), "%lu V", HAL_COMP_GetOutputLevel(&hcomp1));
 8004208:	4842      	ldr	r0, [pc, #264]	; (8004314 <ToplevelMenu_DrawInputMenu+0x354>)
 800420a:	f006 fec9 	bl	800afa0 <HAL_COMP_GetOutputLevel>
 800420e:	4603      	mov	r3, r0
 8004210:	1d38      	adds	r0, r7, #4
 8004212:	4a41      	ldr	r2, [pc, #260]	; (8004318 <ToplevelMenu_DrawInputMenu+0x358>)
 8004214:	2114      	movs	r1, #20
 8004216:	f00d ff23 	bl	8012060 <sniprintf>
		ILI9341_Draw_Text(comp_text, 150, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800421a:	1d38      	adds	r0, r7, #4
 800421c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8004220:	9301      	str	r3, [sp, #4]
 8004222:	2302      	movs	r3, #2
 8004224:	9300      	str	r3, [sp, #0]
 8004226:	2300      	movs	r3, #0
 8004228:	225a      	movs	r2, #90	; 0x5a
 800422a:	2196      	movs	r1, #150	; 0x96
 800422c:	f00c fb5c 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("                ", 	200, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004230:	2300      	movs	r3, #0
 8004232:	9301      	str	r3, [sp, #4]
 8004234:	2302      	movs	r3, #2
 8004236:	9300      	str	r3, [sp, #0]
 8004238:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800423c:	225a      	movs	r2, #90	; 0x5a
 800423e:	21c8      	movs	r1, #200	; 0xc8
 8004240:	4836      	ldr	r0, [pc, #216]	; (800431c <ToplevelMenu_DrawInputMenu+0x35c>)
 8004242:	f00c fb51 	bl	80108e8 <ILI9341_Draw_Text>
 8004246:	e00a      	b.n	800425e <ToplevelMenu_DrawInputMenu+0x29e>
	}
	else
	{
		ILI9341_Draw_Text("                                    ", 	10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004248:	2300      	movs	r3, #0
 800424a:	9301      	str	r3, [sp, #4]
 800424c:	2302      	movs	r3, #2
 800424e:	9300      	str	r3, [sp, #0]
 8004250:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8004254:	225a      	movs	r2, #90	; 0x5a
 8004256:	210a      	movs	r1, #10
 8004258:	4831      	ldr	r0, [pc, #196]	; (8004320 <ToplevelMenu_DrawInputMenu+0x360>)
 800425a:	f00c fb45 	bl	80108e8 <ILI9341_Draw_Text>
	}

	//
	// MENU BUTTON DISPLAY
	//
	ILI9341_Draw_Text("ON/", 	20, 	204, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800425e:	f240 23fd 	movw	r3, #765	; 0x2fd
 8004262:	9301      	str	r3, [sp, #4]
 8004264:	2302      	movs	r3, #2
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	2300      	movs	r3, #0
 800426a:	22cc      	movs	r2, #204	; 0xcc
 800426c:	2114      	movs	r1, #20
 800426e:	482d      	ldr	r0, [pc, #180]	; (8004324 <ToplevelMenu_DrawInputMenu+0x364>)
 8004270:	f00c fb3a 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFF ",	20, 	222, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8004274:	f240 23fd 	movw	r3, #765	; 0x2fd
 8004278:	9301      	str	r3, [sp, #4]
 800427a:	2302      	movs	r3, #2
 800427c:	9300      	str	r3, [sp, #0]
 800427e:	2300      	movs	r3, #0
 8004280:	22de      	movs	r2, #222	; 0xde
 8004282:	2114      	movs	r1, #20
 8004284:	4828      	ldr	r0, [pc, #160]	; (8004328 <ToplevelMenu_DrawInputMenu+0x368>)
 8004286:	f00c fb2f 	bl	80108e8 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	104,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800428a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800428e:	9301      	str	r3, [sp, #4]
 8004290:	2302      	movs	r3, #2
 8004292:	9300      	str	r3, [sp, #0]
 8004294:	2300      	movs	r3, #0
 8004296:	22cc      	movs	r2, #204	; 0xcc
 8004298:	2168      	movs	r1, #104	; 0x68
 800429a:	4824      	ldr	r0, [pc, #144]	; (800432c <ToplevelMenu_DrawInputMenu+0x36c>)
 800429c:	f00c fb24 	bl	80108e8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	97, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80042a0:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80042a4:	9301      	str	r3, [sp, #4]
 80042a6:	2302      	movs	r3, #2
 80042a8:	9300      	str	r3, [sp, #0]
 80042aa:	2300      	movs	r3, #0
 80042ac:	22de      	movs	r2, #222	; 0xde
 80042ae:	2161      	movs	r1, #97	; 0x61
 80042b0:	481f      	ldr	r0, [pc, #124]	; (8004330 <ToplevelMenu_DrawInputMenu+0x370>)
 80042b2:	f00c fb19 	bl	80108e8 <ILI9341_Draw_Text>

	if(IT_GetActiveTriggerMode() == INPUT_TIMER_TIM)
 80042b6:	f002 f9f9 	bl	80066ac <IT_GetActiveTriggerMode>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d13b      	bne.n	8004338 <ToplevelMenu_DrawInputMenu+0x378>
	{
		// draw additional "LFO Mode" menu option
		ILI9341_Draw_Text("LF", 	190,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80042c0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80042c4:	9301      	str	r3, [sp, #4]
 80042c6:	2302      	movs	r3, #2
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	2300      	movs	r3, #0
 80042cc:	22cc      	movs	r2, #204	; 0xcc
 80042ce:	21be      	movs	r1, #190	; 0xbe
 80042d0:	4818      	ldr	r0, [pc, #96]	; (8004334 <ToplevelMenu_DrawInputMenu+0x374>)
 80042d2:	f00c fb09 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("MODE",	175, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80042d6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80042da:	9301      	str	r3, [sp, #4]
 80042dc:	2302      	movs	r3, #2
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	2300      	movs	r3, #0
 80042e2:	22de      	movs	r2, #222	; 0xde
 80042e4:	21af      	movs	r1, #175	; 0xaf
 80042e6:	4812      	ldr	r0, [pc, #72]	; (8004330 <ToplevelMenu_DrawInputMenu+0x370>)
 80042e8:	f00c fafe 	bl	80108e8 <ILI9341_Draw_Text>

/*
	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
*/
}
 80042ec:	e03a      	b.n	8004364 <ToplevelMenu_DrawInputMenu+0x3a4>
 80042ee:	bf00      	nop
 80042f0:	08015c48 	.word	0x08015c48
 80042f4:	08015c50 	.word	0x08015c50
 80042f8:	08015c5c 	.word	0x08015c5c
 80042fc:	08015c60 	.word	0x08015c60
 8004300:	08015c64 	.word	0x08015c64
 8004304:	08015c6c 	.word	0x08015c6c
 8004308:	08015c70 	.word	0x08015c70
 800430c:	08015c78 	.word	0x08015c78
 8004310:	08015c7c 	.word	0x08015c7c
 8004314:	200028f4 	.word	0x200028f4
 8004318:	08015c88 	.word	0x08015c88
 800431c:	08015c90 	.word	0x08015c90
 8004320:	08015ca4 	.word	0x08015ca4
 8004324:	08015ccc 	.word	0x08015ccc
 8004328:	08015cd0 	.word	0x08015cd0
 800432c:	08015cd8 	.word	0x08015cd8
 8004330:	08015cdc 	.word	0x08015cdc
 8004334:	08015ce4 	.word	0x08015ce4
		ILI9341_Draw_Text("   ", 	183,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8004338:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800433c:	9301      	str	r3, [sp, #4]
 800433e:	2302      	movs	r3, #2
 8004340:	9300      	str	r3, [sp, #0]
 8004342:	2300      	movs	r3, #0
 8004344:	22cc      	movs	r2, #204	; 0xcc
 8004346:	21b7      	movs	r1, #183	; 0xb7
 8004348:	4808      	ldr	r0, [pc, #32]	; (800436c <ToplevelMenu_DrawInputMenu+0x3ac>)
 800434a:	f00c facd 	bl	80108e8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("    ",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800434e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8004352:	9301      	str	r3, [sp, #4]
 8004354:	2302      	movs	r3, #2
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	2300      	movs	r3, #0
 800435a:	22de      	movs	r2, #222	; 0xde
 800435c:	21ad      	movs	r1, #173	; 0xad
 800435e:	4804      	ldr	r0, [pc, #16]	; (8004370 <ToplevelMenu_DrawInputMenu+0x3b0>)
 8004360:	f00c fac2 	bl	80108e8 <ILI9341_Draw_Text>
}
 8004364:	bf00      	nop
 8004366:	3718      	adds	r7, #24
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	08015ce8 	.word	0x08015ce8
 8004370:	08015c18 	.word	0x08015c18

08004374 <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 8004374:	b580      	push	{r7, lr}
 8004376:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004378:	f7fd fa54 	bl	8001824 <DM_RefreshScreen>

	//_setBiasMenuStatus(ENABLE_BIAS_MENU);

	ENCODER_TIMER->ARR = BIAS_MAX;
 800437c:	4b07      	ldr	r3, [pc, #28]	; (800439c <BiasMenuEntryHandler+0x28>)
 800437e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8004382:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8004384:	f001 f8f2 	bl	800556c <BO_GetDcBiasEncoderValue>
 8004388:	4603      	mov	r3, r0
 800438a:	461a      	mov	r2, r3
 800438c:	4b03      	ldr	r3, [pc, #12]	; (800439c <BiasMenuEntryHandler+0x28>)
 800438e:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 8004390:	4b03      	ldr	r3, [pc, #12]	; (80043a0 <BiasMenuEntryHandler+0x2c>)
 8004392:	2200      	movs	r2, #0
 8004394:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8004396:	230f      	movs	r3, #15
}
 8004398:	4618      	mov	r0, r3
 800439a:	bd80      	pop	{r7, pc}
 800439c:	40012c00 	.word	0x40012c00
 80043a0:	200020d2 	.word	0x200020d2

080043a4 <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler(eSystemEvent pEvent)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	4603      	mov	r3, r0
 80043ac:	71fb      	strb	r3, [r7, #7]
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuInputHandler Event captured\n");
	#endif


	switch(pEvent)
 80043ae:	79fb      	ldrb	r3, [r7, #7]
 80043b0:	3b01      	subs	r3, #1
 80043b2:	2b04      	cmp	r3, #4
 80043b4:	d82d      	bhi.n	8004412 <BiasMenuInputHandler+0x6e>
 80043b6:	a201      	add	r2, pc, #4	; (adr r2, 80043bc <BiasMenuInputHandler+0x18>)
 80043b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043bc:	080043e1 	.word	0x080043e1
 80043c0:	080043f3 	.word	0x080043f3
 80043c4:	08004401 	.word	0x08004401
 80043c8:	08004413 	.word	0x08004413
 80043cc:	080043d1 	.word	0x080043d1
	{
		case evEncoderSet:
			BO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 80043d0:	2000      	movs	r0, #0
 80043d2:	f002 fd33 	bl	8006e3c <SM_GetEncoderValue>
 80043d6:	4603      	mov	r3, r0
 80043d8:	4618      	mov	r0, r3
 80043da:	f001 f8d3 	bl	8005584 <BO_MapEncoderPositionToSignalOutput>
			break;
 80043de:	e019      	b.n	8004414 <BiasMenuInputHandler+0x70>
		case evBlueBtn:
			BO_MapEncoderPositionToSignalOutput(BIAS_MAX);
 80043e0:	f44f 7048 	mov.w	r0, #800	; 0x320
 80043e4:	f001 f8ce 	bl	8005584 <BO_MapEncoderPositionToSignalOutput>
			ENCODER_TIMER->CNT = BIAS_MAX;
 80043e8:	4b0e      	ldr	r3, [pc, #56]	; (8004424 <BiasMenuInputHandler+0x80>)
 80043ea:	f44f 7248 	mov.w	r2, #800	; 0x320
 80043ee:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 80043f0:	e010      	b.n	8004414 <BiasMenuInputHandler+0x70>
		case evGreenBtn:
			BO_MapEncoderPositionToSignalOutput(10);
 80043f2:	200a      	movs	r0, #10
 80043f4:	f001 f8c6 	bl	8005584 <BO_MapEncoderPositionToSignalOutput>
			ENCODER_TIMER->CNT = 10;
 80043f8:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <BiasMenuInputHandler+0x80>)
 80043fa:	220a      	movs	r2, #10
 80043fc:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 80043fe:	e009      	b.n	8004414 <BiasMenuInputHandler+0x70>
		case evYellowBtn:
			// jump to zero crossing point
			BO_MapEncoderPositionToSignalOutput(BIAS_CENTER);
 8004400:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8004404:	f001 f8be 	bl	8005584 <BO_MapEncoderPositionToSignalOutput>
			ENCODER_TIMER->CNT = BIAS_CENTER;
 8004408:	4b06      	ldr	r3, [pc, #24]	; (8004424 <BiasMenuInputHandler+0x80>)
 800440a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800440e:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8004410:	e000      	b.n	8004414 <BiasMenuInputHandler+0x70>

		default:
			break;
 8004412:	bf00      	nop
	}


	eNewEvent = evIdle;
 8004414:	4b04      	ldr	r3, [pc, #16]	; (8004428 <BiasMenuInputHandler+0x84>)
 8004416:	2200      	movs	r2, #0
 8004418:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 800441a:	230f      	movs	r3, #15
}
 800441c:	4618      	mov	r0, r3
 800441e:	3708      	adds	r7, #8
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	40012c00 	.word	0x40012c00
 8004428:	200020d2 	.word	0x200020d2

0800442c <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
	#endif

	// disable the menu
	//_setBiasMenuStatus(DISABLE_BIAS_MENU);

	DM_RefreshScreen();
 8004430:	f7fd f9f8 	bl	8001824 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004434:	4b02      	ldr	r3, [pc, #8]	; (8004440 <BiasMenuExitHandler+0x14>)
 8004436:	2200      	movs	r2, #0
 8004438:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 800443a:	2301      	movs	r3, #1
}
 800443c:	4618      	mov	r0, r3
 800443e:	bd80      	pop	{r7, pc}
 8004440:	200020d2 	.word	0x200020d2

08004444 <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0

	switch(eNextState)
 8004448:	4b2b      	ldr	r3, [pc, #172]	; (80044f8 <EM_ProcessEvent+0xb4>)
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	2b0f      	cmp	r3, #15
 800444e:	d850      	bhi.n	80044f2 <EM_ProcessEvent+0xae>
 8004450:	a201      	add	r2, pc, #4	; (adr r2, 8004458 <EM_ProcessEvent+0x14>)
 8004452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004456:	bf00      	nop
 8004458:	08004499 	.word	0x08004499
 800445c:	0800449f 	.word	0x0800449f
 8004460:	080044a5 	.word	0x080044a5
 8004464:	080044ab 	.word	0x080044ab
 8004468:	080044b1 	.word	0x080044b1
 800446c:	080044b7 	.word	0x080044b7
 8004470:	080044bd 	.word	0x080044bd
 8004474:	080044c3 	.word	0x080044c3
 8004478:	080044c9 	.word	0x080044c9
 800447c:	080044f3 	.word	0x080044f3
 8004480:	080044cf 	.word	0x080044cf
 8004484:	080044d5 	.word	0x080044d5
 8004488:	080044db 	.word	0x080044db
 800448c:	080044e7 	.word	0x080044e7
 8004490:	080044e1 	.word	0x080044e1
 8004494:	080044ed 	.word	0x080044ed
	{

// MAIN MENU
		case Idle_State:

			_ProcessIdleStateEvents();
 8004498:	f000 f830 	bl	80044fc <_ProcessIdleStateEvents>
			break;
 800449c:	e02a      	b.n	80044f4 <EM_ProcessEvent+0xb0>

		case Toplevel_Output_Menu_State:

			_ProcessTopLevelOutputMenuStateEvents();
 800449e:	f000 f849 	bl	8004534 <_ProcessTopLevelOutputMenuStateEvents>
			break;
 80044a2:	e027      	b.n	80044f4 <EM_ProcessEvent+0xb0>

		case Toplevel_Input_Menu_State:

			_ProcessTopLevelInputMenuStateEvents();
 80044a4:	f000 f880 	bl	80045a8 <_ProcessTopLevelInputMenuStateEvents>
			break;
 80044a8:	e024      	b.n	80044f4 <EM_ProcessEvent+0xb0>

// FUNC MENUS

		case Func_Main_Menu_State:

			_ProcessFuncMainMenuStateEvents();
 80044aa:	f000 f8a9 	bl	8004600 <_ProcessFuncMainMenuStateEvents>
			break;
 80044ae:	e021      	b.n	80044f4 <EM_ProcessEvent+0xb0>

		case Func_Signal_Menu_State:

			_ProcessFuncSignalMenuStateEvents();
 80044b0:	f000 f8cc 	bl	800464c <_ProcessFuncSignalMenuStateEvents>
			break;
 80044b4:	e01e      	b.n	80044f4 <EM_ProcessEvent+0xb0>

		case Func_Aux_Menu_State:

			_ProcessFuncAuxMenuStateEvents();
 80044b6:	f000 f8e5 	bl	8004684 <_ProcessFuncAuxMenuStateEvents>
			break;
 80044ba:	e01b      	b.n	80044f4 <EM_ProcessEvent+0xb0>

// GAIN MENUS

		case Gain_Main_Menu_State:

			_ProcessGainMainMenuStateEvents();
 80044bc:	f000 f908 	bl	80046d0 <_ProcessGainMainMenuStateEvents>
			break;
 80044c0:	e018      	b.n	80044f4 <EM_ProcessEvent+0xb0>

		case Gain_Signal_Menu_State:

			_ProcessGainSignalMenuStateEvents();
 80044c2:	f000 f939 	bl	8004738 <_ProcessGainSignalMenuStateEvents>
			break;
 80044c6:	e015      	b.n	80044f4 <EM_ProcessEvent+0xb0>

		case Gain_Aux_Menu_State:

			_ProcessGainAuxMenuStateEvents();
 80044c8:	f000 f980 	bl	80047cc <_ProcessGainAuxMenuStateEvents>
			break;
 80044cc:	e012      	b.n	80044f4 <EM_ProcessEvent+0xb0>

// FREQ MENUS

		case Freq_Main_Menu_State:

			_ProcessFreqMainMenuStateEvents();
 80044ce:	f000 f999 	bl	8004804 <_ProcessFreqMainMenuStateEvents>
			break;
 80044d2:	e00f      	b.n	80044f4 <EM_ProcessEvent+0xb0>

		case Freq_Preset_Menu_State:

			_ProcessFreqPresetMenuStateEvents();
 80044d4:	f000 f9d0 	bl	8004878 <_ProcessFreqPresetMenuStateEvents>
			break;
 80044d8:	e00c      	b.n	80044f4 <EM_ProcessEvent+0xb0>

		case Freq_Adjust_Menu_State:

			_ProcessFreqAdjustMenuState();
 80044da:	f000 f9e9 	bl	80048b0 <_ProcessFreqAdjustMenuState>
			break;
 80044de:	e009      	b.n	80044f4 <EM_ProcessEvent+0xb0>

		case Freq_Prescaler_Menu_State:

			_ProcessFreqPrescalerMenuStateEvents();
 80044e0:	f000 fa02 	bl	80048e8 <_ProcessFreqPrescalerMenuStateEvents>
			break;
 80044e4:	e006      	b.n	80044f4 <EM_ProcessEvent+0xb0>


		case Freq_Sweep_Menu_State:

			_ProcessFreqSweepMenuStateEvents();
 80044e6:	f000 fa1b 	bl	8004920 <_ProcessFreqSweepMenuStateEvents>
			break;
 80044ea:	e003      	b.n	80044f4 <EM_ProcessEvent+0xb0>

// BIAS MENUS

		case Bias_Menu_State:

			_ProcessBiasMainMenuEvents();
 80044ec:	f000 fa62 	bl	80049b4 <_ProcessBiasMainMenuEvents>
			break;
 80044f0:	e000      	b.n	80044f4 <EM_ProcessEvent+0xb0>

		default:
			break;
 80044f2:	bf00      	nop
	}

}
 80044f4:	bf00      	nop
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	200020d1 	.word	0x200020d1

080044fc <_ProcessIdleStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessIdleStateEvents()
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
	  printf("Idle_State\n");
	#endif

	if(eNewEvent == evBlueBtn)
 8004500:	4b0a      	ldr	r3, [pc, #40]	; (800452c <_ProcessIdleStateEvents+0x30>)
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	2b01      	cmp	r3, #1
 8004506:	d105      	bne.n	8004514 <_ProcessIdleStateEvents+0x18>
	{
		eNextState = ToplevelOutputMenuEntryHandler();
 8004508:	f000 fe64 	bl	80051d4 <ToplevelOutputMenuEntryHandler>
 800450c:	4603      	mov	r3, r0
 800450e:	461a      	mov	r2, r3
 8004510:	4b07      	ldr	r3, [pc, #28]	; (8004530 <_ProcessIdleStateEvents+0x34>)
 8004512:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004514:	4b05      	ldr	r3, [pc, #20]	; (800452c <_ProcessIdleStateEvents+0x30>)
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	2b02      	cmp	r3, #2
 800451a:	d105      	bne.n	8004528 <_ProcessIdleStateEvents+0x2c>
	{
		eNextState = ToplevelInputMenuEntryHandler();
 800451c:	f000 fe72 	bl	8005204 <ToplevelInputMenuEntryHandler>
 8004520:	4603      	mov	r3, r0
 8004522:	461a      	mov	r2, r3
 8004524:	4b02      	ldr	r3, [pc, #8]	; (8004530 <_ProcessIdleStateEvents+0x34>)
 8004526:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
	{
		// no menu action
	}
}
 8004528:	bf00      	nop
 800452a:	bd80      	pop	{r7, pc}
 800452c:	200020d2 	.word	0x200020d2
 8004530:	200020d1 	.word	0x200020d1

08004534 <_ProcessTopLevelOutputMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessTopLevelOutputMenuStateEvents()
{
 8004534:	b580      	push	{r7, lr}
 8004536:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
	  printf("Toplevel_Output_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderPush)
 8004538:	4b19      	ldr	r3, [pc, #100]	; (80045a0 <_ProcessTopLevelOutputMenuStateEvents+0x6c>)
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	2b06      	cmp	r3, #6
 800453e:	d105      	bne.n	800454c <_ProcessTopLevelOutputMenuStateEvents+0x18>
	{
		eNextState = ToplevelOutputMenuExitHandler();
 8004540:	f000 fe54 	bl	80051ec <ToplevelOutputMenuExitHandler>
 8004544:	4603      	mov	r3, r0
 8004546:	461a      	mov	r2, r3
 8004548:	4b16      	ldr	r3, [pc, #88]	; (80045a4 <_ProcessTopLevelOutputMenuStateEvents+0x70>)
 800454a:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evBlueBtn)
 800454c:	4b14      	ldr	r3, [pc, #80]	; (80045a0 <_ProcessTopLevelOutputMenuStateEvents+0x6c>)
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d105      	bne.n	8004560 <_ProcessTopLevelOutputMenuStateEvents+0x2c>
	{
		//ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
		eNextState = FuncMainMenuEntryHandler();
 8004554:	f000 fc8c 	bl	8004e70 <FuncMainMenuEntryHandler>
 8004558:	4603      	mov	r3, r0
 800455a:	461a      	mov	r2, r3
 800455c:	4b11      	ldr	r3, [pc, #68]	; (80045a4 <_ProcessTopLevelOutputMenuStateEvents+0x70>)
 800455e:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004560:	4b0f      	ldr	r3, [pc, #60]	; (80045a0 <_ProcessTopLevelOutputMenuStateEvents+0x6c>)
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	2b02      	cmp	r3, #2
 8004566:	d105      	bne.n	8004574 <_ProcessTopLevelOutputMenuStateEvents+0x40>
	{
		//ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
		eNextState = FreqMainMenuEntryHandler();
 8004568:	f000 fbc0 	bl	8004cec <FreqMainMenuEntryHandler>
 800456c:	4603      	mov	r3, r0
 800456e:	461a      	mov	r2, r3
 8004570:	4b0c      	ldr	r3, [pc, #48]	; (80045a4 <_ProcessTopLevelOutputMenuStateEvents+0x70>)
 8004572:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 8004574:	4b0a      	ldr	r3, [pc, #40]	; (80045a0 <_ProcessTopLevelOutputMenuStateEvents+0x6c>)
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	2b03      	cmp	r3, #3
 800457a:	d105      	bne.n	8004588 <_ProcessTopLevelOutputMenuStateEvents+0x54>
	{
		//ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
		eNextState = GainMainMenuEntryHandler();
 800457c:	f000 fd3c 	bl	8004ff8 <GainMainMenuEntryHandler>
 8004580:	4603      	mov	r3, r0
 8004582:	461a      	mov	r2, r3
 8004584:	4b07      	ldr	r3, [pc, #28]	; (80045a4 <_ProcessTopLevelOutputMenuStateEvents+0x70>)
 8004586:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 8004588:	4b05      	ldr	r3, [pc, #20]	; (80045a0 <_ProcessTopLevelOutputMenuStateEvents+0x6c>)
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	2b04      	cmp	r3, #4
 800458e:	d105      	bne.n	800459c <_ProcessTopLevelOutputMenuStateEvents+0x68>
	{
		//ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
		eNextState = BiasMenuEntryHandler();
 8004590:	f7ff fef0 	bl	8004374 <BiasMenuEntryHandler>
 8004594:	4603      	mov	r3, r0
 8004596:	461a      	mov	r2, r3
 8004598:	4b02      	ldr	r3, [pc, #8]	; (80045a4 <_ProcessTopLevelOutputMenuStateEvents+0x70>)
 800459a:	701a      	strb	r2, [r3, #0]
	}
}
 800459c:	bf00      	nop
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	200020d2 	.word	0x200020d2
 80045a4:	200020d1 	.word	0x200020d1

080045a8 <_ProcessTopLevelInputMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessTopLevelInputMenuStateEvents()
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
	  printf("Toplevel_Input_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderPush)
 80045ac:	4b12      	ldr	r3, [pc, #72]	; (80045f8 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	2b06      	cmp	r3, #6
 80045b2:	d105      	bne.n	80045c0 <_ProcessTopLevelInputMenuStateEvents+0x18>
	{
		eNextState = ToplevelInputMenuExitHandler();
 80045b4:	f000 fe54 	bl	8005260 <ToplevelInputMenuExitHandler>
 80045b8:	4603      	mov	r3, r0
 80045ba:	461a      	mov	r2, r3
 80045bc:	4b0f      	ldr	r3, [pc, #60]	; (80045fc <_ProcessTopLevelInputMenuStateEvents+0x54>)
 80045be:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evBlueBtn)
 80045c0:	4b0d      	ldr	r3, [pc, #52]	; (80045f8 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d108      	bne.n	80045da <_ProcessTopLevelInputMenuStateEvents+0x32>
	{
		eNextState = ToplevelInputMenuInputHandler(eNewEvent);
 80045c8:	4b0b      	ldr	r3, [pc, #44]	; (80045f8 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	4618      	mov	r0, r3
 80045ce:	f000 fe25 	bl	800521c <ToplevelInputMenuInputHandler>
 80045d2:	4603      	mov	r3, r0
 80045d4:	461a      	mov	r2, r3
 80045d6:	4b09      	ldr	r3, [pc, #36]	; (80045fc <_ProcessTopLevelInputMenuStateEvents+0x54>)
 80045d8:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 80045da:	4b07      	ldr	r3, [pc, #28]	; (80045f8 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d108      	bne.n	80045f4 <_ProcessTopLevelInputMenuStateEvents+0x4c>
	{

		eNextState = ToplevelInputMenuInputHandler(eNewEvent);
 80045e2:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f000 fe18 	bl	800521c <ToplevelInputMenuInputHandler>
 80045ec:	4603      	mov	r3, r0
 80045ee:	461a      	mov	r2, r3
 80045f0:	4b02      	ldr	r3, [pc, #8]	; (80045fc <_ProcessTopLevelInputMenuStateEvents+0x54>)
 80045f2:	701a      	strb	r2, [r3, #0]
	}
}
 80045f4:	bf00      	nop
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	200020d2 	.word	0x200020d2
 80045fc:	200020d1 	.word	0x200020d1

08004600 <_ProcessFuncMainMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFuncMainMenuStateEvents()
{
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0

	if(eNewEvent == evEncoderSet)
	{
		// No menu action
	}
	if(eNewEvent == evEncoderPush)
 8004604:	4b0f      	ldr	r3, [pc, #60]	; (8004644 <_ProcessFuncMainMenuStateEvents+0x44>)
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	2b06      	cmp	r3, #6
 800460a:	d105      	bne.n	8004618 <_ProcessFuncMainMenuStateEvents+0x18>
	{
		eNextState = FuncMainMenuExitHandler();
 800460c:	f000 fc3c 	bl	8004e88 <FuncMainMenuExitHandler>
 8004610:	4603      	mov	r3, r0
 8004612:	461a      	mov	r2, r3
 8004614:	4b0c      	ldr	r3, [pc, #48]	; (8004648 <_ProcessFuncMainMenuStateEvents+0x48>)
 8004616:	701a      	strb	r2, [r3, #0]

	}
	if(eNewEvent == evBlueBtn)
 8004618:	4b0a      	ldr	r3, [pc, #40]	; (8004644 <_ProcessFuncMainMenuStateEvents+0x44>)
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d105      	bne.n	800462c <_ProcessFuncMainMenuStateEvents+0x2c>
	{
		eNextState = FuncSignalMenuEntryHandler();
 8004620:	f000 fc3e 	bl	8004ea0 <FuncSignalMenuEntryHandler>
 8004624:	4603      	mov	r3, r0
 8004626:	461a      	mov	r2, r3
 8004628:	4b07      	ldr	r3, [pc, #28]	; (8004648 <_ProcessFuncMainMenuStateEvents+0x48>)
 800462a:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 800462c:	4b05      	ldr	r3, [pc, #20]	; (8004644 <_ProcessFuncMainMenuStateEvents+0x44>)
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	2b02      	cmp	r3, #2
 8004632:	d105      	bne.n	8004640 <_ProcessFuncMainMenuStateEvents+0x40>
	{
		eNextState = FuncAuxMenuEntryHandler();
 8004634:	f000 fc6c 	bl	8004f10 <FuncAuxMenuEntryHandler>
 8004638:	4603      	mov	r3, r0
 800463a:	461a      	mov	r2, r3
 800463c:	4b02      	ldr	r3, [pc, #8]	; (8004648 <_ProcessFuncMainMenuStateEvents+0x48>)
 800463e:	701a      	strb	r2, [r3, #0]
	}
}
 8004640:	bf00      	nop
 8004642:	bd80      	pop	{r7, pc}
 8004644:	200020d2 	.word	0x200020d2
 8004648:	200020d1 	.word	0x200020d1

0800464c <_ProcessFuncSignalMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFuncSignalMenuStateEvents()
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Func_Signal_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 8004650:	4b0a      	ldr	r3, [pc, #40]	; (800467c <_ProcessFuncSignalMenuStateEvents+0x30>)
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	2b05      	cmp	r3, #5
 8004656:	d105      	bne.n	8004664 <_ProcessFuncSignalMenuStateEvents+0x18>
	{
		eNextState = FuncSignalMenuInputHandler();
 8004658:	f000 fc3a 	bl	8004ed0 <FuncSignalMenuInputHandler>
 800465c:	4603      	mov	r3, r0
 800465e:	461a      	mov	r2, r3
 8004660:	4b07      	ldr	r3, [pc, #28]	; (8004680 <_ProcessFuncSignalMenuStateEvents+0x34>)
 8004662:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004664:	4b05      	ldr	r3, [pc, #20]	; (800467c <_ProcessFuncSignalMenuStateEvents+0x30>)
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	2b06      	cmp	r3, #6
 800466a:	d105      	bne.n	8004678 <_ProcessFuncSignalMenuStateEvents+0x2c>
	{
		eNextState = FuncSignalMenuExitHandler();
 800466c:	f000 fc42 	bl	8004ef4 <FuncSignalMenuExitHandler>
 8004670:	4603      	mov	r3, r0
 8004672:	461a      	mov	r2, r3
 8004674:	4b02      	ldr	r3, [pc, #8]	; (8004680 <_ProcessFuncSignalMenuStateEvents+0x34>)
 8004676:	701a      	strb	r2, [r3, #0]
	}
}
 8004678:	bf00      	nop
 800467a:	bd80      	pop	{r7, pc}
 800467c:	200020d2 	.word	0x200020d2
 8004680:	200020d1 	.word	0x200020d1

08004684 <_ProcessFuncAuxMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFuncAuxMenuStateEvents()
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Func_Aux_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 8004688:	4b0f      	ldr	r3, [pc, #60]	; (80046c8 <_ProcessFuncAuxMenuStateEvents+0x44>)
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	2b05      	cmp	r3, #5
 800468e:	d105      	bne.n	800469c <_ProcessFuncAuxMenuStateEvents+0x18>
	{
		eNextState = FuncAuxMenuInputHandler();
 8004690:	f000 fc56 	bl	8004f40 <FuncAuxMenuInputHandler>
 8004694:	4603      	mov	r3, r0
 8004696:	461a      	mov	r2, r3
 8004698:	4b0c      	ldr	r3, [pc, #48]	; (80046cc <_ProcessFuncAuxMenuStateEvents+0x48>)
 800469a:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 800469c:	4b0a      	ldr	r3, [pc, #40]	; (80046c8 <_ProcessFuncAuxMenuStateEvents+0x44>)
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	2b06      	cmp	r3, #6
 80046a2:	d105      	bne.n	80046b0 <_ProcessFuncAuxMenuStateEvents+0x2c>
	{
		eNextState = FuncAuxMenuExitHandler();
 80046a4:	f000 fc9a 	bl	8004fdc <FuncAuxMenuExitHandler>
 80046a8:	4603      	mov	r3, r0
 80046aa:	461a      	mov	r2, r3
 80046ac:	4b07      	ldr	r3, [pc, #28]	; (80046cc <_ProcessFuncAuxMenuStateEvents+0x48>)
 80046ae:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 80046b0:	4b05      	ldr	r3, [pc, #20]	; (80046c8 <_ProcessFuncAuxMenuStateEvents+0x44>)
 80046b2:	781b      	ldrb	r3, [r3, #0]
 80046b4:	2b03      	cmp	r3, #3
 80046b6:	d105      	bne.n	80046c4 <_ProcessFuncAuxMenuStateEvents+0x40>
	{
		eNextState = FuncAuxToggleDutyMode();
 80046b8:	f000 fc7e 	bl	8004fb8 <FuncAuxToggleDutyMode>
 80046bc:	4603      	mov	r3, r0
 80046be:	461a      	mov	r2, r3
 80046c0:	4b02      	ldr	r3, [pc, #8]	; (80046cc <_ProcessFuncAuxMenuStateEvents+0x48>)
 80046c2:	701a      	strb	r2, [r3, #0]
	}

}
 80046c4:	bf00      	nop
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	200020d2 	.word	0x200020d2
 80046cc:	200020d1 	.word	0x200020d1

080046d0 <_ProcessGainMainMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessGainMainMenuStateEvents()
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
	#endif
	if(eNewEvent == evEncoderSet)
	{
		// No menu action
	}
	if(eNewEvent == evEncoderPush)
 80046d6:	4b16      	ldr	r3, [pc, #88]	; (8004730 <_ProcessGainMainMenuStateEvents+0x60>)
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	2b06      	cmp	r3, #6
 80046dc:	d105      	bne.n	80046ea <_ProcessGainMainMenuStateEvents+0x1a>
	{
		eNextState = GainMainMenuExitHandler();
 80046de:	f000 fc97 	bl	8005010 <GainMainMenuExitHandler>
 80046e2:	4603      	mov	r3, r0
 80046e4:	461a      	mov	r2, r3
 80046e6:	4b13      	ldr	r3, [pc, #76]	; (8004734 <_ProcessGainMainMenuStateEvents+0x64>)
 80046e8:	701a      	strb	r2, [r3, #0]
		//ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
	}
	if(eNewEvent == evBlueBtn)
 80046ea:	4b11      	ldr	r3, [pc, #68]	; (8004730 <_ProcessGainMainMenuStateEvents+0x60>)
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d105      	bne.n	80046fe <_ProcessGainMainMenuStateEvents+0x2e>
	{
		eNextState = GainSignalMenuEntryHandler();
 80046f2:	f000 fc99 	bl	8005028 <GainSignalMenuEntryHandler>
 80046f6:	4603      	mov	r3, r0
 80046f8:	461a      	mov	r2, r3
 80046fa:	4b0e      	ldr	r3, [pc, #56]	; (8004734 <_ProcessGainMainMenuStateEvents+0x64>)
 80046fc:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 80046fe:	4b0c      	ldr	r3, [pc, #48]	; (8004730 <_ProcessGainMainMenuStateEvents+0x60>)
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	2b02      	cmp	r3, #2
 8004704:	d110      	bne.n	8004728 <_ProcessGainMainMenuStateEvents+0x58>
	{
		eOutput_mode aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8004706:	2001      	movs	r0, #1
 8004708:	f002 f91c 	bl	8006944 <SM_GetOutputChannel>
 800470c:	4603      	mov	r3, r0
 800470e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004712:	781b      	ldrb	r3, [r3, #0]
 8004714:	71fb      	strb	r3, [r7, #7]
		if(aux_output_func != PWM_FUNC_MODE)
 8004716:	79fb      	ldrb	r3, [r7, #7]
 8004718:	2b06      	cmp	r3, #6
 800471a:	d005      	beq.n	8004728 <_ProcessGainMainMenuStateEvents+0x58>
			eNextState = GainAuxMenuEntryHandler();
 800471c:	f000 fd10 	bl	8005140 <GainAuxMenuEntryHandler>
 8004720:	4603      	mov	r3, r0
 8004722:	461a      	mov	r2, r3
 8004724:	4b03      	ldr	r3, [pc, #12]	; (8004734 <_ProcessGainMainMenuStateEvents+0x64>)
 8004726:	701a      	strb	r2, [r3, #0]
	}
}
 8004728:	bf00      	nop
 800472a:	3708      	adds	r7, #8
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	200020d2 	.word	0x200020d2
 8004734:	200020d1 	.word	0x200020d1

08004738 <_ProcessGainSignalMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessGainSignalMenuStateEvents()
{
 8004738:	b580      	push	{r7, lr}
 800473a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Gain_Signal_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 800473c:	4b21      	ldr	r3, [pc, #132]	; (80047c4 <_ProcessGainSignalMenuStateEvents+0x8c>)
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	2b05      	cmp	r3, #5
 8004742:	d106      	bne.n	8004752 <_ProcessGainSignalMenuStateEvents+0x1a>
	{
		eNextState = GainSignalMenuInputHandler(evEncoderSet);
 8004744:	2005      	movs	r0, #5
 8004746:	f000 fc9d 	bl	8005084 <GainSignalMenuInputHandler>
 800474a:	4603      	mov	r3, r0
 800474c:	461a      	mov	r2, r3
 800474e:	4b1e      	ldr	r3, [pc, #120]	; (80047c8 <_ProcessGainSignalMenuStateEvents+0x90>)
 8004750:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004752:	4b1c      	ldr	r3, [pc, #112]	; (80047c4 <_ProcessGainSignalMenuStateEvents+0x8c>)
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	2b06      	cmp	r3, #6
 8004758:	d105      	bne.n	8004766 <_ProcessGainSignalMenuStateEvents+0x2e>
	{
		eNextState = GainSignalMenuExitHandler();
 800475a:	f000 fce5 	bl	8005128 <GainSignalMenuExitHandler>
 800475e:	4603      	mov	r3, r0
 8004760:	461a      	mov	r2, r3
 8004762:	4b19      	ldr	r3, [pc, #100]	; (80047c8 <_ProcessGainSignalMenuStateEvents+0x90>)
 8004764:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evBlueBtn)
 8004766:	4b17      	ldr	r3, [pc, #92]	; (80047c4 <_ProcessGainSignalMenuStateEvents+0x8c>)
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d106      	bne.n	800477c <_ProcessGainSignalMenuStateEvents+0x44>
	{
		eNextState = GainSignalMenuInputHandler(evBlueBtn);
 800476e:	2001      	movs	r0, #1
 8004770:	f000 fc88 	bl	8005084 <GainSignalMenuInputHandler>
 8004774:	4603      	mov	r3, r0
 8004776:	461a      	mov	r2, r3
 8004778:	4b13      	ldr	r3, [pc, #76]	; (80047c8 <_ProcessGainSignalMenuStateEvents+0x90>)
 800477a:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 800477c:	4b11      	ldr	r3, [pc, #68]	; (80047c4 <_ProcessGainSignalMenuStateEvents+0x8c>)
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	2b02      	cmp	r3, #2
 8004782:	d106      	bne.n	8004792 <_ProcessGainSignalMenuStateEvents+0x5a>
	{
		eNextState = GainSignalMenuInputHandler(evGreenBtn);
 8004784:	2002      	movs	r0, #2
 8004786:	f000 fc7d 	bl	8005084 <GainSignalMenuInputHandler>
 800478a:	4603      	mov	r3, r0
 800478c:	461a      	mov	r2, r3
 800478e:	4b0e      	ldr	r3, [pc, #56]	; (80047c8 <_ProcessGainSignalMenuStateEvents+0x90>)
 8004790:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 8004792:	4b0c      	ldr	r3, [pc, #48]	; (80047c4 <_ProcessGainSignalMenuStateEvents+0x8c>)
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	2b03      	cmp	r3, #3
 8004798:	d106      	bne.n	80047a8 <_ProcessGainSignalMenuStateEvents+0x70>
	{
		eNextState = GainSignalMenuInputHandler(evYellowBtn);
 800479a:	2003      	movs	r0, #3
 800479c:	f000 fc72 	bl	8005084 <GainSignalMenuInputHandler>
 80047a0:	4603      	mov	r3, r0
 80047a2:	461a      	mov	r2, r3
 80047a4:	4b08      	ldr	r3, [pc, #32]	; (80047c8 <_ProcessGainSignalMenuStateEvents+0x90>)
 80047a6:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 80047a8:	4b06      	ldr	r3, [pc, #24]	; (80047c4 <_ProcessGainSignalMenuStateEvents+0x8c>)
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d106      	bne.n	80047be <_ProcessGainSignalMenuStateEvents+0x86>
	{
		eNextState = GainSignalMenuInputHandler(evRedBtn);
 80047b0:	2004      	movs	r0, #4
 80047b2:	f000 fc67 	bl	8005084 <GainSignalMenuInputHandler>
 80047b6:	4603      	mov	r3, r0
 80047b8:	461a      	mov	r2, r3
 80047ba:	4b03      	ldr	r3, [pc, #12]	; (80047c8 <_ProcessGainSignalMenuStateEvents+0x90>)
 80047bc:	701a      	strb	r2, [r3, #0]
	}

}
 80047be:	bf00      	nop
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	200020d2 	.word	0x200020d2
 80047c8:	200020d1 	.word	0x200020d1

080047cc <_ProcessGainAuxMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessGainAuxMenuStateEvents()
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Gain_Aux_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 80047d0:	4b0a      	ldr	r3, [pc, #40]	; (80047fc <_ProcessGainAuxMenuStateEvents+0x30>)
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	2b05      	cmp	r3, #5
 80047d6:	d105      	bne.n	80047e4 <_ProcessGainAuxMenuStateEvents+0x18>
	{
		eNextState = GainAuxMenuInputHandler();
 80047d8:	f000 fcde 	bl	8005198 <GainAuxMenuInputHandler>
 80047dc:	4603      	mov	r3, r0
 80047de:	461a      	mov	r2, r3
 80047e0:	4b07      	ldr	r3, [pc, #28]	; (8004800 <_ProcessGainAuxMenuStateEvents+0x34>)
 80047e2:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 80047e4:	4b05      	ldr	r3, [pc, #20]	; (80047fc <_ProcessGainAuxMenuStateEvents+0x30>)
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	2b06      	cmp	r3, #6
 80047ea:	d105      	bne.n	80047f8 <_ProcessGainAuxMenuStateEvents+0x2c>
	{
		eNextState = GainAuxMenuExitHandler();
 80047ec:	f000 fce6 	bl	80051bc <GainAuxMenuExitHandler>
 80047f0:	4603      	mov	r3, r0
 80047f2:	461a      	mov	r2, r3
 80047f4:	4b02      	ldr	r3, [pc, #8]	; (8004800 <_ProcessGainAuxMenuStateEvents+0x34>)
 80047f6:	701a      	strb	r2, [r3, #0]
	}
}
 80047f8:	bf00      	nop
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	200020d2 	.word	0x200020d2
 8004800:	200020d1 	.word	0x200020d1

08004804 <_ProcessFreqMainMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqMainMenuStateEvents()
{
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Main_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderPush)
 8004808:	4b19      	ldr	r3, [pc, #100]	; (8004870 <_ProcessFreqMainMenuStateEvents+0x6c>)
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	2b06      	cmp	r3, #6
 800480e:	d105      	bne.n	800481c <_ProcessFreqMainMenuStateEvents+0x18>
	{
		eNextState = FreqMainMenuExitHandler();
 8004810:	f000 fa78 	bl	8004d04 <FreqMainMenuExitHandler>
 8004814:	4603      	mov	r3, r0
 8004816:	461a      	mov	r2, r3
 8004818:	4b16      	ldr	r3, [pc, #88]	; (8004874 <_ProcessFreqMainMenuStateEvents+0x70>)
 800481a:	701a      	strb	r2, [r3, #0]
		//ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
	}
	if(eNewEvent == evBlueBtn)
 800481c:	4b14      	ldr	r3, [pc, #80]	; (8004870 <_ProcessFreqMainMenuStateEvents+0x6c>)
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	2b01      	cmp	r3, #1
 8004822:	d105      	bne.n	8004830 <_ProcessFreqMainMenuStateEvents+0x2c>
	{
		eNextState = FreqPresetMenuEntryHandler();
 8004824:	f000 fa80 	bl	8004d28 <FreqPresetMenuEntryHandler>
 8004828:	4603      	mov	r3, r0
 800482a:	461a      	mov	r2, r3
 800482c:	4b11      	ldr	r3, [pc, #68]	; (8004874 <_ProcessFreqMainMenuStateEvents+0x70>)
 800482e:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004830:	4b0f      	ldr	r3, [pc, #60]	; (8004870 <_ProcessFreqMainMenuStateEvents+0x6c>)
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	2b02      	cmp	r3, #2
 8004836:	d105      	bne.n	8004844 <_ProcessFreqMainMenuStateEvents+0x40>
	{
		eNextState = FreqAdjustMenuEntryHandler();
 8004838:	f000 fabc 	bl	8004db4 <FreqAdjustMenuEntryHandler>
 800483c:	4603      	mov	r3, r0
 800483e:	461a      	mov	r2, r3
 8004840:	4b0c      	ldr	r3, [pc, #48]	; (8004874 <_ProcessFreqMainMenuStateEvents+0x70>)
 8004842:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 8004844:	4b0a      	ldr	r3, [pc, #40]	; (8004870 <_ProcessFreqMainMenuStateEvents+0x6c>)
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	2b03      	cmp	r3, #3
 800484a:	d105      	bne.n	8004858 <_ProcessFreqMainMenuStateEvents+0x54>
	{
		eNextState = FreqSweepMenuEntryHandler();
 800484c:	f000 f90c 	bl	8004a68 <FreqSweepMenuEntryHandler>
 8004850:	4603      	mov	r3, r0
 8004852:	461a      	mov	r2, r3
 8004854:	4b07      	ldr	r3, [pc, #28]	; (8004874 <_ProcessFreqMainMenuStateEvents+0x70>)
 8004856:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 8004858:	4b05      	ldr	r3, [pc, #20]	; (8004870 <_ProcessFreqMainMenuStateEvents+0x6c>)
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	2b04      	cmp	r3, #4
 800485e:	d105      	bne.n	800486c <_ProcessFreqMainMenuStateEvents+0x68>
	{
		eNextState = FreqPrescalerMenuEntryHandler();
 8004860:	f000 fad8 	bl	8004e14 <FreqPrescalerMenuEntryHandler>
 8004864:	4603      	mov	r3, r0
 8004866:	461a      	mov	r2, r3
 8004868:	4b02      	ldr	r3, [pc, #8]	; (8004874 <_ProcessFreqMainMenuStateEvents+0x70>)
 800486a:	701a      	strb	r2, [r3, #0]
	}
}
 800486c:	bf00      	nop
 800486e:	bd80      	pop	{r7, pc}
 8004870:	200020d2 	.word	0x200020d2
 8004874:	200020d1 	.word	0x200020d1

08004878 <_ProcessFreqPresetMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqPresetMenuStateEvents()
{
 8004878:	b580      	push	{r7, lr}
 800487a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Preset_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 800487c:	4b0a      	ldr	r3, [pc, #40]	; (80048a8 <_ProcessFreqPresetMenuStateEvents+0x30>)
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	2b05      	cmp	r3, #5
 8004882:	d105      	bne.n	8004890 <_ProcessFreqPresetMenuStateEvents+0x18>
	{
		eNextState = FreqPresetMenuInputHandler();
 8004884:	f000 fa78 	bl	8004d78 <FreqPresetMenuInputHandler>
 8004888:	4603      	mov	r3, r0
 800488a:	461a      	mov	r2, r3
 800488c:	4b07      	ldr	r3, [pc, #28]	; (80048ac <_ProcessFreqPresetMenuStateEvents+0x34>)
 800488e:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004890:	4b05      	ldr	r3, [pc, #20]	; (80048a8 <_ProcessFreqPresetMenuStateEvents+0x30>)
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	2b06      	cmp	r3, #6
 8004896:	d105      	bne.n	80048a4 <_ProcessFreqPresetMenuStateEvents+0x2c>
	{
		eNextState = FreqPresetMenuExitHandler();
 8004898:	f000 fa80 	bl	8004d9c <FreqPresetMenuExitHandler>
 800489c:	4603      	mov	r3, r0
 800489e:	461a      	mov	r2, r3
 80048a0:	4b02      	ldr	r3, [pc, #8]	; (80048ac <_ProcessFreqPresetMenuStateEvents+0x34>)
 80048a2:	701a      	strb	r2, [r3, #0]
	}
}
 80048a4:	bf00      	nop
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	200020d2 	.word	0x200020d2
 80048ac:	200020d1 	.word	0x200020d1

080048b0 <_ProcessFreqAdjustMenuState>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqAdjustMenuState()
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Adjust_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 80048b4:	4b0a      	ldr	r3, [pc, #40]	; (80048e0 <_ProcessFreqAdjustMenuState+0x30>)
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	2b05      	cmp	r3, #5
 80048ba:	d105      	bne.n	80048c8 <_ProcessFreqAdjustMenuState+0x18>
	{
		eNextState = FreqAdjustMenuInputHandler();
 80048bc:	f000 fa92 	bl	8004de4 <FreqAdjustMenuInputHandler>
 80048c0:	4603      	mov	r3, r0
 80048c2:	461a      	mov	r2, r3
 80048c4:	4b07      	ldr	r3, [pc, #28]	; (80048e4 <_ProcessFreqAdjustMenuState+0x34>)
 80048c6:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 80048c8:	4b05      	ldr	r3, [pc, #20]	; (80048e0 <_ProcessFreqAdjustMenuState+0x30>)
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	2b06      	cmp	r3, #6
 80048ce:	d105      	bne.n	80048dc <_ProcessFreqAdjustMenuState+0x2c>
	{
		eNextState = FreqAdjustMenuExitHandler();
 80048d0:	f000 fa94 	bl	8004dfc <FreqAdjustMenuExitHandler>
 80048d4:	4603      	mov	r3, r0
 80048d6:	461a      	mov	r2, r3
 80048d8:	4b02      	ldr	r3, [pc, #8]	; (80048e4 <_ProcessFreqAdjustMenuState+0x34>)
 80048da:	701a      	strb	r2, [r3, #0]
	}
}
 80048dc:	bf00      	nop
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	200020d2 	.word	0x200020d2
 80048e4:	200020d1 	.word	0x200020d1

080048e8 <_ProcessFreqPrescalerMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqPrescalerMenuStateEvents()
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Prescaler_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 80048ec:	4b0a      	ldr	r3, [pc, #40]	; (8004918 <_ProcessFreqPrescalerMenuStateEvents+0x30>)
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	2b05      	cmp	r3, #5
 80048f2:	d105      	bne.n	8004900 <_ProcessFreqPrescalerMenuStateEvents+0x18>
	{
		eNextState = FreqPrescalerMenuInputHandler();
 80048f4:	f000 faa4 	bl	8004e40 <FreqPrescalerMenuInputHandler>
 80048f8:	4603      	mov	r3, r0
 80048fa:	461a      	mov	r2, r3
 80048fc:	4b07      	ldr	r3, [pc, #28]	; (800491c <_ProcessFreqPrescalerMenuStateEvents+0x34>)
 80048fe:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004900:	4b05      	ldr	r3, [pc, #20]	; (8004918 <_ProcessFreqPrescalerMenuStateEvents+0x30>)
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	2b06      	cmp	r3, #6
 8004906:	d105      	bne.n	8004914 <_ProcessFreqPrescalerMenuStateEvents+0x2c>
	{
		eNextState = FreqPrescalerMenuExitHandler();
 8004908:	f000 faa6 	bl	8004e58 <FreqPrescalerMenuExitHandler>
 800490c:	4603      	mov	r3, r0
 800490e:	461a      	mov	r2, r3
 8004910:	4b02      	ldr	r3, [pc, #8]	; (800491c <_ProcessFreqPrescalerMenuStateEvents+0x34>)
 8004912:	701a      	strb	r2, [r3, #0]
	}
}
 8004914:	bf00      	nop
 8004916:	bd80      	pop	{r7, pc}
 8004918:	200020d2 	.word	0x200020d2
 800491c:	200020d1 	.word	0x200020d1

08004920 <_ProcessFreqSweepMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqSweepMenuStateEvents()
{
 8004920:	b580      	push	{r7, lr}
 8004922:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Sweep_Menu_State\n");
	#endif

	if(eNewEvent == evBlueBtn)
 8004924:	4b21      	ldr	r3, [pc, #132]	; (80049ac <_ProcessFreqSweepMenuStateEvents+0x8c>)
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	2b01      	cmp	r3, #1
 800492a:	d106      	bne.n	800493a <_ProcessFreqSweepMenuStateEvents+0x1a>
	{
		// enable
		eNextState = FreqSweepMenuInputHandler(evSweepEnableBtn);
 800492c:	2007      	movs	r0, #7
 800492e:	f000 f8ed 	bl	8004b0c <FreqSweepMenuInputHandler>
 8004932:	4603      	mov	r3, r0
 8004934:	461a      	mov	r2, r3
 8004936:	4b1e      	ldr	r3, [pc, #120]	; (80049b0 <_ProcessFreqSweepMenuStateEvents+0x90>)
 8004938:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 800493a:	4b1c      	ldr	r3, [pc, #112]	; (80049ac <_ProcessFreqSweepMenuStateEvents+0x8c>)
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	2b02      	cmp	r3, #2
 8004940:	d106      	bne.n	8004950 <_ProcessFreqSweepMenuStateEvents+0x30>
	{
		// direction
		eNextState = FreqSweepMenuInputHandler(evSweepModeBtn);
 8004942:	2008      	movs	r0, #8
 8004944:	f000 f8e2 	bl	8004b0c <FreqSweepMenuInputHandler>
 8004948:	4603      	mov	r3, r0
 800494a:	461a      	mov	r2, r3
 800494c:	4b18      	ldr	r3, [pc, #96]	; (80049b0 <_ProcessFreqSweepMenuStateEvents+0x90>)
 800494e:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 8004950:	4b16      	ldr	r3, [pc, #88]	; (80049ac <_ProcessFreqSweepMenuStateEvents+0x8c>)
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	2b03      	cmp	r3, #3
 8004956:	d106      	bne.n	8004966 <_ProcessFreqSweepMenuStateEvents+0x46>
	{
		// set sweep speed
		eNextState = FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8004958:	2009      	movs	r0, #9
 800495a:	f000 f8d7 	bl	8004b0c <FreqSweepMenuInputHandler>
 800495e:	4603      	mov	r3, r0
 8004960:	461a      	mov	r2, r3
 8004962:	4b13      	ldr	r3, [pc, #76]	; (80049b0 <_ProcessFreqSweepMenuStateEvents+0x90>)
 8004964:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 8004966:	4b11      	ldr	r3, [pc, #68]	; (80049ac <_ProcessFreqSweepMenuStateEvents+0x8c>)
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	2b04      	cmp	r3, #4
 800496c:	d106      	bne.n	800497c <_ProcessFreqSweepMenuStateEvents+0x5c>
	{
		// set lower/upper sweep limit
		eNextState = FreqSweepMenuInputHandler(evSweepLimitBtn);
 800496e:	200a      	movs	r0, #10
 8004970:	f000 f8cc 	bl	8004b0c <FreqSweepMenuInputHandler>
 8004974:	4603      	mov	r3, r0
 8004976:	461a      	mov	r2, r3
 8004978:	4b0d      	ldr	r3, [pc, #52]	; (80049b0 <_ProcessFreqSweepMenuStateEvents+0x90>)
 800497a:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderSet)
 800497c:	4b0b      	ldr	r3, [pc, #44]	; (80049ac <_ProcessFreqSweepMenuStateEvents+0x8c>)
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	2b05      	cmp	r3, #5
 8004982:	d106      	bne.n	8004992 <_ProcessFreqSweepMenuStateEvents+0x72>
	{
		eNextState = FreqSweepMenuInputHandler(evEncoderSweep);
 8004984:	200b      	movs	r0, #11
 8004986:	f000 f8c1 	bl	8004b0c <FreqSweepMenuInputHandler>
 800498a:	4603      	mov	r3, r0
 800498c:	461a      	mov	r2, r3
 800498e:	4b08      	ldr	r3, [pc, #32]	; (80049b0 <_ProcessFreqSweepMenuStateEvents+0x90>)
 8004990:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004992:	4b06      	ldr	r3, [pc, #24]	; (80049ac <_ProcessFreqSweepMenuStateEvents+0x8c>)
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	2b06      	cmp	r3, #6
 8004998:	d105      	bne.n	80049a6 <_ProcessFreqSweepMenuStateEvents+0x86>
	{
		eNextState = FreqSweepMenuExitHandler();
 800499a:	f000 f98d 	bl	8004cb8 <FreqSweepMenuExitHandler>
 800499e:	4603      	mov	r3, r0
 80049a0:	461a      	mov	r2, r3
 80049a2:	4b03      	ldr	r3, [pc, #12]	; (80049b0 <_ProcessFreqSweepMenuStateEvents+0x90>)
 80049a4:	701a      	strb	r2, [r3, #0]
	}

}
 80049a6:	bf00      	nop
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	200020d2 	.word	0x200020d2
 80049b0:	200020d1 	.word	0x200020d1

080049b4 <_ProcessBiasMainMenuEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessBiasMainMenuEvents()
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Bias_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 80049b8:	4b1b      	ldr	r3, [pc, #108]	; (8004a28 <_ProcessBiasMainMenuEvents+0x74>)
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	2b05      	cmp	r3, #5
 80049be:	d106      	bne.n	80049ce <_ProcessBiasMainMenuEvents+0x1a>
	{
		eNextState = BiasMenuInputHandler(evEncoderSet);
 80049c0:	2005      	movs	r0, #5
 80049c2:	f7ff fcef 	bl	80043a4 <BiasMenuInputHandler>
 80049c6:	4603      	mov	r3, r0
 80049c8:	461a      	mov	r2, r3
 80049ca:	4b18      	ldr	r3, [pc, #96]	; (8004a2c <_ProcessBiasMainMenuEvents+0x78>)
 80049cc:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 80049ce:	4b16      	ldr	r3, [pc, #88]	; (8004a28 <_ProcessBiasMainMenuEvents+0x74>)
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	2b06      	cmp	r3, #6
 80049d4:	d105      	bne.n	80049e2 <_ProcessBiasMainMenuEvents+0x2e>
	{
		eNextState = BiasMenuExitHandler();
 80049d6:	f7ff fd29 	bl	800442c <BiasMenuExitHandler>
 80049da:	4603      	mov	r3, r0
 80049dc:	461a      	mov	r2, r3
 80049de:	4b13      	ldr	r3, [pc, #76]	; (8004a2c <_ProcessBiasMainMenuEvents+0x78>)
 80049e0:	701a      	strb	r2, [r3, #0]
		//ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
	}
	if(eNewEvent == evBlueBtn)
 80049e2:	4b11      	ldr	r3, [pc, #68]	; (8004a28 <_ProcessBiasMainMenuEvents+0x74>)
 80049e4:	781b      	ldrb	r3, [r3, #0]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d106      	bne.n	80049f8 <_ProcessBiasMainMenuEvents+0x44>
	{
		// enable
		eNextState = BiasMenuInputHandler(evBlueBtn);
 80049ea:	2001      	movs	r0, #1
 80049ec:	f7ff fcda 	bl	80043a4 <BiasMenuInputHandler>
 80049f0:	4603      	mov	r3, r0
 80049f2:	461a      	mov	r2, r3
 80049f4:	4b0d      	ldr	r3, [pc, #52]	; (8004a2c <_ProcessBiasMainMenuEvents+0x78>)
 80049f6:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 80049f8:	4b0b      	ldr	r3, [pc, #44]	; (8004a28 <_ProcessBiasMainMenuEvents+0x74>)
 80049fa:	781b      	ldrb	r3, [r3, #0]
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d106      	bne.n	8004a0e <_ProcessBiasMainMenuEvents+0x5a>
	{
		// direction
		eNextState = BiasMenuInputHandler(evGreenBtn);
 8004a00:	2002      	movs	r0, #2
 8004a02:	f7ff fccf 	bl	80043a4 <BiasMenuInputHandler>
 8004a06:	4603      	mov	r3, r0
 8004a08:	461a      	mov	r2, r3
 8004a0a:	4b08      	ldr	r3, [pc, #32]	; (8004a2c <_ProcessBiasMainMenuEvents+0x78>)
 8004a0c:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 8004a0e:	4b06      	ldr	r3, [pc, #24]	; (8004a28 <_ProcessBiasMainMenuEvents+0x74>)
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	2b03      	cmp	r3, #3
 8004a14:	d106      	bne.n	8004a24 <_ProcessBiasMainMenuEvents+0x70>
	{
		// set sweep speed
		eNextState = BiasMenuInputHandler(evYellowBtn);
 8004a16:	2003      	movs	r0, #3
 8004a18:	f7ff fcc4 	bl	80043a4 <BiasMenuInputHandler>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	461a      	mov	r2, r3
 8004a20:	4b02      	ldr	r3, [pc, #8]	; (8004a2c <_ProcessBiasMainMenuEvents+0x78>)
 8004a22:	701a      	strb	r2, [r3, #0]
	}
}
 8004a24:	bf00      	nop
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	200020d2 	.word	0x200020d2
 8004a2c:	200020d1 	.word	0x200020d1

08004a30 <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	4603      	mov	r3, r0
 8004a38:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 8004a3a:	4a04      	ldr	r2, [pc, #16]	; (8004a4c <EM_SetNewEvent+0x1c>)
 8004a3c:	79fb      	ldrb	r3, [r7, #7]
 8004a3e:	7013      	strb	r3, [r2, #0]
}
 8004a40:	bf00      	nop
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	200020d2 	.word	0x200020d2

08004a50 <EM_GetSystemState>:
 *	@param None
 *	@retval None
 *
 */
eSystemState EM_GetSystemState()
{
 8004a50:	b480      	push	{r7}
 8004a52:	af00      	add	r7, sp, #0
	return eNextState;
 8004a54:	4b03      	ldr	r3, [pc, #12]	; (8004a64 <EM_GetSystemState+0x14>)
 8004a56:	781b      	ldrb	r3, [r3, #0]
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	200020d1 	.word	0x200020d1

08004a68 <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuEntryHandler captured\n");
	#endif

	DM_RefreshScreen();
 8004a6c:	f7fc feda 	bl	8001824 <DM_RefreshScreen>

	if( sweep_upper_bounds_longest_output_arr != OUTPUT_TIMER->ARR)
 8004a70:	4b21      	ldr	r3, [pc, #132]	; (8004af8 <FreqSweepMenuEntryHandler+0x90>)
 8004a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a74:	ee07 3a90 	vmov	s15, r3
 8004a78:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a7c:	4b1f      	ldr	r3, [pc, #124]	; (8004afc <FreqSweepMenuEntryHandler+0x94>)
 8004a7e:	edd3 7a00 	vldr	s15, [r3]
 8004a82:	eeb4 7a67 	vcmp.f32	s14, s15
 8004a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a8a:	d008      	beq.n	8004a9e <FreqSweepMenuEntryHandler+0x36>
		sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8004a8c:	4b1a      	ldr	r3, [pc, #104]	; (8004af8 <FreqSweepMenuEntryHandler+0x90>)
 8004a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a90:	ee07 3a90 	vmov	s15, r3
 8004a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a98:	4b18      	ldr	r3, [pc, #96]	; (8004afc <FreqSweepMenuEntryHandler+0x94>)
 8004a9a:	edc3 7a00 	vstr	s15, [r3]

	if( sweep_upper_bounds_longest_output_arr == MIN_OUTPUT_ARR)
 8004a9e:	4b17      	ldr	r3, [pc, #92]	; (8004afc <FreqSweepMenuEntryHandler+0x94>)
 8004aa0:	edd3 7a00 	vldr	s15, [r3]
 8004aa4:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8004aa8:	eef4 7a47 	vcmp.f32	s15, s14
 8004aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ab0:	d101      	bne.n	8004ab6 <FreqSweepMenuEntryHandler+0x4e>
	{
		FS_SetSweepModeDown();
 8004ab2:	f000 ffb9 	bl	8005a28 <FS_SetSweepModeDown>
	}

	FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8004ab6:	2000      	movs	r0, #0
 8004ab8:	f001 f810 	bl	8005adc <FS_SetEncoderControlMode>
	FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8004abc:	2000      	movs	r0, #0
 8004abe:	f001 f86b 	bl	8005b98 <FS_SetSweepTimerAutoReloadForEncoderControl>
	calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 8004ac2:	f001 f8a5 	bl	8005c10 <FS_GetCalculatedSweepFrequencyInHertz>
 8004ac6:	eef0 7a40 	vmov.f32	s15, s0
 8004aca:	4b0d      	ldr	r3, [pc, #52]	; (8004b00 <FreqSweepMenuEntryHandler+0x98>)
 8004acc:	edc3 7a00 	vstr	s15, [r3]

	// reset sweep start value
	SWEEP_TIMER->CNT = 0;
 8004ad0:	4b0c      	ldr	r3, [pc, #48]	; (8004b04 <FreqSweepMenuEntryHandler+0x9c>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	625a      	str	r2, [r3, #36]	; 0x24

	// set default mode to sweep speed control
	FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8004ad6:	2009      	movs	r0, #9
 8004ad8:	f000 f818 	bl	8004b0c <FreqSweepMenuInputHandler>

	// sweep start speed
	SWEEP_TIMER->ARR = MIN_SWEEP_ARR;
 8004adc:	4b09      	ldr	r3, [pc, #36]	; (8004b04 <FreqSweepMenuEntryHandler+0x9c>)
 8004ade:	f244 12a0 	movw	r2, #16800	; 0x41a0
 8004ae2:	62da      	str	r2, [r3, #44]	; 0x2c
	SWEEP_TIMER->PSC = 0;
 8004ae4:	4b07      	ldr	r3, [pc, #28]	; (8004b04 <FreqSweepMenuEntryHandler+0x9c>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	629a      	str	r2, [r3, #40]	; 0x28

	// stay in this state
	eNewEvent = evIdle;
 8004aea:	4b07      	ldr	r3, [pc, #28]	; (8004b08 <FreqSweepMenuEntryHandler+0xa0>)
 8004aec:	2200      	movs	r2, #0
 8004aee:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8004af0:	230d      	movs	r3, #13
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	40013400 	.word	0x40013400
 8004afc:	20000124 	.word	0x20000124
 8004b00:	20002168 	.word	0x20002168
 8004b04:	40000c00 	.word	0x40000c00
 8004b08:	200020d2 	.word	0x200020d2

08004b0c <FreqSweepMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuInputHandler(eSystemEvent pEvent)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	4603      	mov	r3, r0
 8004b14:	71fb      	strb	r3, [r7, #7]
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif



	switch(pEvent)
 8004b16:	79fb      	ldrb	r3, [r7, #7]
 8004b18:	3b07      	subs	r3, #7
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	f200 80b2 	bhi.w	8004c84 <FreqSweepMenuInputHandler+0x178>
 8004b20:	a201      	add	r2, pc, #4	; (adr r2, 8004b28 <FreqSweepMenuInputHandler+0x1c>)
 8004b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b26:	bf00      	nop
 8004b28:	08004b3d 	.word	0x08004b3d
 8004b2c:	08004b57 	.word	0x08004b57
 8004b30:	08004c75 	.word	0x08004c75
 8004b34:	08004c7d 	.word	0x08004c7d
 8004b38:	08004b91 	.word	0x08004b91
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepEnable captured\n");
			#endif

			// toggle enable/disable
			SWEEP_TIMER->DIER 	^= TIM_DIER_UIE;
 8004b3c:	4b56      	ldr	r3, [pc, #344]	; (8004c98 <FreqSweepMenuInputHandler+0x18c>)
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	4a55      	ldr	r2, [pc, #340]	; (8004c98 <FreqSweepMenuInputHandler+0x18c>)
 8004b42:	f083 0301 	eor.w	r3, r3, #1
 8004b46:	60d3      	str	r3, [r2, #12]
			SWEEP_TIMER->CR1	^= TIM_CR1_CEN;
 8004b48:	4b53      	ldr	r3, [pc, #332]	; (8004c98 <FreqSweepMenuInputHandler+0x18c>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a52      	ldr	r2, [pc, #328]	; (8004c98 <FreqSweepMenuInputHandler+0x18c>)
 8004b4e:	f083 0301 	eor.w	r3, r3, #1
 8004b52:	6013      	str	r3, [r2, #0]
			break;
 8004b54:	e097      	b.n	8004c86 <FreqSweepMenuInputHandler+0x17a>
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepMode captured\n");
			#endif

			// flip between 0:Upcounter and 1:Downcounter
			active_sweep_mode ^= 1U;
 8004b56:	4b51      	ldr	r3, [pc, #324]	; (8004c9c <FreqSweepMenuInputHandler+0x190>)
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	f083 0301 	eor.w	r3, r3, #1
 8004b5e:	b2da      	uxtb	r2, r3
 8004b60:	4b4e      	ldr	r3, [pc, #312]	; (8004c9c <FreqSweepMenuInputHandler+0x190>)
 8004b62:	701a      	strb	r2, [r3, #0]

			switch(active_sweep_mode)
 8004b64:	4b4d      	ldr	r3, [pc, #308]	; (8004c9c <FreqSweepMenuInputHandler+0x190>)
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d004      	beq.n	8004b76 <FreqSweepMenuInputHandler+0x6a>
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d008      	beq.n	8004b82 <FreqSweepMenuInputHandler+0x76>
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d003      	beq.n	8004b7c <FreqSweepMenuInputHandler+0x70>
 8004b74:	e006      	b.n	8004b84 <FreqSweepMenuInputHandler+0x78>
			{
				case SWEEP_MODE_DOWN:
					FS_SetSweepModeDown();
 8004b76:	f000 ff57 	bl	8005a28 <FS_SetSweepModeDown>
					break;
 8004b7a:	e003      	b.n	8004b84 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_UP:
					FS_SetSweepModeUp();
 8004b7c:	f000 ff84 	bl	8005a88 <FS_SetSweepModeUp>
					break;
 8004b80:	e000      	b.n	8004b84 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_BIDIR:	// not used
					//SWEEP_TIMER->CR1 |= (TIM_CR1_CMS_0);
					break;
 8004b82:	bf00      	nop
			}
			// switch(active_sweep_mode)
			// TODO
			FS_SetEncoderControlMode(theCurrentEncoderSweepFunction);
 8004b84:	4b46      	ldr	r3, [pc, #280]	; (8004ca0 <FreqSweepMenuInputHandler+0x194>)
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f000 ffa7 	bl	8005adc <FS_SetEncoderControlMode>

			break;
 8004b8e:	e07a      	b.n	8004c86 <FreqSweepMenuInputHandler+0x17a>

			#ifdef EVENT_MENU_DEBUG
				printf("evEncoderSweep captured\n");
			#endif

			switch(theCurrentEncoderSweepFunction)
 8004b90:	4b43      	ldr	r3, [pc, #268]	; (8004ca0 <FreqSweepMenuInputHandler+0x194>)
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d002      	beq.n	8004b9e <FreqSweepMenuInputHandler+0x92>
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d00b      	beq.n	8004bb4 <FreqSweepMenuInputHandler+0xa8>
					break;

			}
			// switch(theCurrentEncoderSweepFunction)

			break;
 8004b9c:	e073      	b.n	8004c86 <FreqSweepMenuInputHandler+0x17a>
					FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8004b9e:	2000      	movs	r0, #0
 8004ba0:	f000 fffa 	bl	8005b98 <FS_SetSweepTimerAutoReloadForEncoderControl>
					calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 8004ba4:	f001 f834 	bl	8005c10 <FS_GetCalculatedSweepFrequencyInHertz>
 8004ba8:	eef0 7a40 	vmov.f32	s15, s0
 8004bac:	4b3d      	ldr	r3, [pc, #244]	; (8004ca4 <FreqSweepMenuInputHandler+0x198>)
 8004bae:	edc3 7a00 	vstr	s15, [r3]
					break;
 8004bb2:	e05e      	b.n	8004c72 <FreqSweepMenuInputHandler+0x166>
					switch(active_sweep_mode)
 8004bb4:	4b39      	ldr	r3, [pc, #228]	; (8004c9c <FreqSweepMenuInputHandler+0x190>)
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d002      	beq.n	8004bc2 <FreqSweepMenuInputHandler+0xb6>
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d02a      	beq.n	8004c16 <FreqSweepMenuInputHandler+0x10a>
							break;
 8004bc0:	e056      	b.n	8004c70 <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT < MIN_OUTPUT_ARR)
 8004bc2:	4b39      	ldr	r3, [pc, #228]	; (8004ca8 <FreqSweepMenuInputHandler+0x19c>)
 8004bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc6:	2b0c      	cmp	r3, #12
 8004bc8:	d803      	bhi.n	8004bd2 <FreqSweepMenuInputHandler+0xc6>
								ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 8004bca:	4b37      	ldr	r3, [pc, #220]	; (8004ca8 <FreqSweepMenuInputHandler+0x19c>)
 8004bcc:	220d      	movs	r2, #13
 8004bce:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004bd0:	e04e      	b.n	8004c70 <FreqSweepMenuInputHandler+0x164>
							else if (ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8004bd2:	4b35      	ldr	r3, [pc, #212]	; (8004ca8 <FreqSweepMenuInputHandler+0x19c>)
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd6:	ee07 3a90 	vmov	s15, r3
 8004bda:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004bde:	4b33      	ldr	r3, [pc, #204]	; (8004cac <FreqSweepMenuInputHandler+0x1a0>)
 8004be0:	edd3 7a00 	vldr	s15, [r3]
 8004be4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bec:	dd09      	ble.n	8004c02 <FreqSweepMenuInputHandler+0xf6>
								ENCODER_TIMER->CNT = sweep_upper_bounds_longest_output_arr;
 8004bee:	4b2f      	ldr	r3, [pc, #188]	; (8004cac <FreqSweepMenuInputHandler+0x1a0>)
 8004bf0:	edd3 7a00 	vldr	s15, [r3]
 8004bf4:	4b2c      	ldr	r3, [pc, #176]	; (8004ca8 <FreqSweepMenuInputHandler+0x19c>)
 8004bf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bfa:	ee17 2a90 	vmov	r2, s15
 8004bfe:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004c00:	e036      	b.n	8004c70 <FreqSweepMenuInputHandler+0x164>
								sweep_lower_bounds_shortest_output_arr = ENCODER_TIMER->CNT;
 8004c02:	4b29      	ldr	r3, [pc, #164]	; (8004ca8 <FreqSweepMenuInputHandler+0x19c>)
 8004c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c06:	ee07 3a90 	vmov	s15, r3
 8004c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c0e:	4b28      	ldr	r3, [pc, #160]	; (8004cb0 <FreqSweepMenuInputHandler+0x1a4>)
 8004c10:	edc3 7a00 	vstr	s15, [r3]
							break;
 8004c14:	e02c      	b.n	8004c70 <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT >= MAX_OUTPUT_ARR)
 8004c16:	4b24      	ldr	r3, [pc, #144]	; (8004ca8 <FreqSweepMenuInputHandler+0x19c>)
 8004c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d904      	bls.n	8004c2c <FreqSweepMenuInputHandler+0x120>
								ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8004c22:	4b21      	ldr	r3, [pc, #132]	; (8004ca8 <FreqSweepMenuInputHandler+0x19c>)
 8004c24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004c28:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004c2a:	e020      	b.n	8004c6e <FreqSweepMenuInputHandler+0x162>
							else if (ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 8004c2c:	4b1e      	ldr	r3, [pc, #120]	; (8004ca8 <FreqSweepMenuInputHandler+0x19c>)
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c30:	ee07 3a90 	vmov	s15, r3
 8004c34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004c38:	4b1d      	ldr	r3, [pc, #116]	; (8004cb0 <FreqSweepMenuInputHandler+0x1a4>)
 8004c3a:	edd3 7a00 	vldr	s15, [r3]
 8004c3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c46:	d509      	bpl.n	8004c5c <FreqSweepMenuInputHandler+0x150>
								ENCODER_TIMER->CNT = sweep_lower_bounds_shortest_output_arr;
 8004c48:	4b19      	ldr	r3, [pc, #100]	; (8004cb0 <FreqSweepMenuInputHandler+0x1a4>)
 8004c4a:	edd3 7a00 	vldr	s15, [r3]
 8004c4e:	4b16      	ldr	r3, [pc, #88]	; (8004ca8 <FreqSweepMenuInputHandler+0x19c>)
 8004c50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c54:	ee17 2a90 	vmov	r2, s15
 8004c58:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004c5a:	e008      	b.n	8004c6e <FreqSweepMenuInputHandler+0x162>
								sweep_upper_bounds_longest_output_arr = ENCODER_TIMER->CNT;
 8004c5c:	4b12      	ldr	r3, [pc, #72]	; (8004ca8 <FreqSweepMenuInputHandler+0x19c>)
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	ee07 3a90 	vmov	s15, r3
 8004c64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c68:	4b10      	ldr	r3, [pc, #64]	; (8004cac <FreqSweepMenuInputHandler+0x1a0>)
 8004c6a:	edc3 7a00 	vstr	s15, [r3]
							break;
 8004c6e:	bf00      	nop
					break;
 8004c70:	bf00      	nop
			break;
 8004c72:	e008      	b.n	8004c86 <FreqSweepMenuInputHandler+0x17a>

		// set sweep speed button
		case evSweepSpeedBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8004c74:	2000      	movs	r0, #0
 8004c76:	f000 ff31 	bl	8005adc <FS_SetEncoderControlMode>

			break;
 8004c7a:	e004      	b.n	8004c86 <FreqSweepMenuInputHandler+0x17a>

		// set sweep limit button
		case evSweepLimitBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_LIMIT_FUNCTION);
 8004c7c:	2001      	movs	r0, #1
 8004c7e:	f000 ff2d 	bl	8005adc <FS_SetEncoderControlMode>

			break;
 8004c82:	e000      	b.n	8004c86 <FreqSweepMenuInputHandler+0x17a>

		default:
			break;
 8004c84:	bf00      	nop
	}
	// switch(pEvent)


	// stay in this state
	eNewEvent = evIdle;
 8004c86:	4b0b      	ldr	r3, [pc, #44]	; (8004cb4 <FreqSweepMenuInputHandler+0x1a8>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8004c8c:	230d      	movs	r3, #13
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3708      	adds	r7, #8
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	40000c00 	.word	0x40000c00
 8004c9c:	200020d3 	.word	0x200020d3
 8004ca0:	200020d4 	.word	0x200020d4
 8004ca4:	20002168 	.word	0x20002168
 8004ca8:	40012c00 	.word	0x40012c00
 8004cac:	20000124 	.word	0x20000124
 8004cb0:	20000120 	.word	0x20000120
 8004cb4:	200020d2 	.word	0x200020d2

08004cb8 <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004cbc:	f7fc fdb2 	bl	8001824 <DM_RefreshScreen>

	// disable sweep timer and interrupts
	SWEEP_TIMER->DIER 	&= ~(TIM_DIER_UIE);
 8004cc0:	4b08      	ldr	r3, [pc, #32]	; (8004ce4 <FreqSweepMenuExitHandler+0x2c>)
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	4a07      	ldr	r2, [pc, #28]	; (8004ce4 <FreqSweepMenuExitHandler+0x2c>)
 8004cc6:	f023 0301 	bic.w	r3, r3, #1
 8004cca:	60d3      	str	r3, [r2, #12]
	SWEEP_TIMER->CR1 	&= ~(TIM_CR1_CEN);
 8004ccc:	4b05      	ldr	r3, [pc, #20]	; (8004ce4 <FreqSweepMenuExitHandler+0x2c>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a04      	ldr	r2, [pc, #16]	; (8004ce4 <FreqSweepMenuExitHandler+0x2c>)
 8004cd2:	f023 0301 	bic.w	r3, r3, #1
 8004cd6:	6013      	str	r3, [r2, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004cd8:	4b03      	ldr	r3, [pc, #12]	; (8004ce8 <FreqSweepMenuExitHandler+0x30>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004cde:	230a      	movs	r3, #10
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	40000c00 	.word	0x40000c00
 8004ce8:	200020d2 	.word	0x200020d2

08004cec <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004cf0:	f7fc fd98 	bl	8001824 <DM_RefreshScreen>

	// stay in this state
	eNewEvent = evIdle;
 8004cf4:	4b02      	ldr	r3, [pc, #8]	; (8004d00 <FreqMainMenuEntryHandler+0x14>)
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004cfa:	230a      	movs	r3, #10
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	200020d2 	.word	0x200020d2

08004d04 <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqMainMenuExitHandler Event captured\n");
	#endif

	ENCODER_TIMER->ARR = 1024;
 8004d08:	4b05      	ldr	r3, [pc, #20]	; (8004d20 <FreqMainMenuExitHandler+0x1c>)
 8004d0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d0e:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 8004d10:	f7fc fd88 	bl	8001824 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004d14:	4b03      	ldr	r3, [pc, #12]	; (8004d24 <FreqMainMenuExitHandler+0x20>)
 8004d16:	2200      	movs	r2, #0
 8004d18:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004d1a:	2301      	movs	r3, #1
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	40012c00 	.word	0x40012c00
 8004d24:	200020d2 	.word	0x200020d2

08004d28 <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004d2e:	f7fc fd79 	bl	8001824 <DM_RefreshScreen>
	FreqO_ResetLastEncoderValue();
 8004d32:	f000 fe6d 	bl	8005a10 <FreqO_ResetLastEncoderValue>

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8004d36:	f000 fe1d 	bl	8005974 <FreqO_GetFPresetObject>
 8004d3a:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d008      	beq.n	8004d54 <FreqPresetMenuEntryHandler+0x2c>
	{
		// set rotary encoder limit to full scale and set centre starting position
		ENCODER_TIMER->CNT = 32768;
 8004d42:	4b0a      	ldr	r3, [pc, #40]	; (8004d6c <FreqPresetMenuEntryHandler+0x44>)
 8004d44:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004d48:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8004d4a:	4b08      	ldr	r3, [pc, #32]	; (8004d6c <FreqPresetMenuEntryHandler+0x44>)
 8004d4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d50:	62da      	str	r2, [r3, #44]	; 0x2c
 8004d52:	e002      	b.n	8004d5a <FreqPresetMenuEntryHandler+0x32>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 8004d54:	4806      	ldr	r0, [pc, #24]	; (8004d70 <FreqPresetMenuEntryHandler+0x48>)
 8004d56:	f7fc fdab 	bl	80018b0 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 8004d5a:	4b06      	ldr	r3, [pc, #24]	; (8004d74 <FreqPresetMenuEntryHandler+0x4c>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004d60:	230b      	movs	r3, #11
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3708      	adds	r7, #8
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	40012c00 	.word	0x40012c00
 8004d70:	08015cec 	.word	0x08015cec
 8004d74:	200020d2 	.word	0x200020d2

08004d78 <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuInputHandler Event captured\n");
	#endif

	FreqO_MapEncoderPositionCoarse(SM_GetEncoderValue(ENCODER_NORMAL));
 8004d7c:	2000      	movs	r0, #0
 8004d7e:	f002 f85d 	bl	8006e3c <SM_GetEncoderValue>
 8004d82:	4603      	mov	r3, r0
 8004d84:	4618      	mov	r0, r3
 8004d86:	f000 fcd1 	bl	800572c <FreqO_MapEncoderPositionCoarse>

	// stay in this state
	eNewEvent = evIdle;
 8004d8a:	4b03      	ldr	r3, [pc, #12]	; (8004d98 <FreqPresetMenuInputHandler+0x20>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004d90:	230b      	movs	r3, #11
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	200020d2 	.word	0x200020d2

08004d9c <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004da0:	f7fc fd40 	bl	8001824 <DM_RefreshScreen>

	// back to main freq menu
	eNewEvent = evIdle;
 8004da4:	4b02      	ldr	r3, [pc, #8]	; (8004db0 <FreqPresetMenuExitHandler+0x14>)
 8004da6:	2200      	movs	r2, #0
 8004da8:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004daa:	230a      	movs	r3, #10
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	200020d2 	.word	0x200020d2

08004db4 <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004db8:	f7fc fd34 	bl	8001824 <DM_RefreshScreen>

	// set rotary encoder limit to full scale and set OUTPUT_TIMER "TOP" starting position
	ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8004dbc:	4b06      	ldr	r3, [pc, #24]	; (8004dd8 <FreqAdjustMenuEntryHandler+0x24>)
 8004dbe:	4a07      	ldr	r2, [pc, #28]	; (8004ddc <FreqAdjustMenuEntryHandler+0x28>)
 8004dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc2:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004dc4:	4b05      	ldr	r3, [pc, #20]	; (8004ddc <FreqAdjustMenuEntryHandler+0x28>)
 8004dc6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004dca:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8004dcc:	4b04      	ldr	r3, [pc, #16]	; (8004de0 <FreqAdjustMenuEntryHandler+0x2c>)
 8004dce:	2200      	movs	r2, #0
 8004dd0:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004dd2:	230c      	movs	r3, #12
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	40013400 	.word	0x40013400
 8004ddc:	40012c00 	.word	0x40012c00
 8004de0:	200020d2 	.word	0x200020d2

08004de4 <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif

	FreqO_AdjustFreq();
 8004de8:	f000 fd70 	bl	80058cc <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 8004dec:	4b02      	ldr	r3, [pc, #8]	; (8004df8 <FreqAdjustMenuInputHandler+0x14>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004df2:	230c      	movs	r3, #12
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	200020d2 	.word	0x200020d2

08004dfc <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004e00:	f7fc fd10 	bl	8001824 <DM_RefreshScreen>

	// back to main freq menu
	eNewEvent = evIdle;
 8004e04:	4b02      	ldr	r3, [pc, #8]	; (8004e10 <FreqAdjustMenuExitHandler+0x14>)
 8004e06:	2200      	movs	r2, #0
 8004e08:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004e0a:	230a      	movs	r3, #10
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	200020d2 	.word	0x200020d2

08004e14 <FreqPrescalerMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuEntryHandler()
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004e18:	f7fc fd04 	bl	8001824 <DM_RefreshScreen>

	// set rotary encoder limit to full scale and midway starting position
	ENCODER_TIMER->CNT = 32768;
 8004e1c:	4b06      	ldr	r3, [pc, #24]	; (8004e38 <FreqPrescalerMenuEntryHandler+0x24>)
 8004e1e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004e22:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004e24:	4b04      	ldr	r3, [pc, #16]	; (8004e38 <FreqPrescalerMenuEntryHandler+0x24>)
 8004e26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e2a:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8004e2c:	4b03      	ldr	r3, [pc, #12]	; (8004e3c <FreqPrescalerMenuEntryHandler+0x28>)
 8004e2e:	2200      	movs	r2, #0
 8004e30:	701a      	strb	r2, [r3, #0]
	return Freq_Prescaler_Menu_State;
 8004e32:	230e      	movs	r3, #14
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	40012c00 	.word	0x40012c00
 8004e3c:	200020d2 	.word	0x200020d2

08004e40 <FreqPrescalerMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuInputHandler()
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuInputHandler Event captured\n");
	#endif

	FreqO_AdjustPrescaler();
 8004e44:	f000 fd6e 	bl	8005924 <FreqO_AdjustPrescaler>

	// stay in this state
	eNewEvent = evIdle;
 8004e48:	4b02      	ldr	r3, [pc, #8]	; (8004e54 <FreqPrescalerMenuInputHandler+0x14>)
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	701a      	strb	r2, [r3, #0]
	return Freq_Prescaler_Menu_State;
 8004e4e:	230e      	movs	r3, #14
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	200020d2 	.word	0x200020d2

08004e58 <FreqPrescalerMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuExitHandler()
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004e5c:	f7fc fce2 	bl	8001824 <DM_RefreshScreen>

	// back to main freq menu
	eNewEvent = evIdle;
 8004e60:	4b02      	ldr	r3, [pc, #8]	; (8004e6c <FreqPrescalerMenuExitHandler+0x14>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004e66:	230a      	movs	r3, #10
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	200020d2 	.word	0x200020d2

08004e70 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004e74:	f7fc fcd6 	bl	8001824 <DM_RefreshScreen>

	//_setFuncMenuStatus(ENABLE_FUNC_MAIN_MENU);

	eNewEvent = evIdle;
 8004e78:	4b02      	ldr	r3, [pc, #8]	; (8004e84 <FuncMainMenuEntryHandler+0x14>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004e7e:	2303      	movs	r3, #3
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	200020d2 	.word	0x200020d2

08004e88 <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004e8c:	f7fc fcca 	bl	8001824 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004e90:	4b02      	ldr	r3, [pc, #8]	; (8004e9c <FuncMainMenuExitHandler+0x14>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004e96:	2301      	movs	r3, #1
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	200020d2 	.word	0x200020d2

08004ea0 <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004ea4:	f7fc fcbe 	bl	8001824 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 8004ea8:	f000 fee0 	bl	8005c6c <FuncO_ResetLastEncoderValue>

	ENCODER_TIMER->CNT = 32768;
 8004eac:	4b06      	ldr	r3, [pc, #24]	; (8004ec8 <FuncSignalMenuEntryHandler+0x28>)
 8004eae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004eb2:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004eb4:	4b04      	ldr	r3, [pc, #16]	; (8004ec8 <FuncSignalMenuEntryHandler+0x28>)
 8004eb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004eba:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 8004ebc:	4b03      	ldr	r3, [pc, #12]	; (8004ecc <FuncSignalMenuEntryHandler+0x2c>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8004ec2:	2304      	movs	r3, #4
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	40012c00 	.word	0x40012c00
 8004ecc:	200020d2 	.word	0x200020d2

08004ed0 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuInputHandler Event captured\n");
	#endif

	FuncO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8004ed4:	2000      	movs	r0, #0
 8004ed6:	f001 ffb1 	bl	8006e3c <SM_GetEncoderValue>
 8004eda:	4603      	mov	r3, r0
 8004edc:	4618      	mov	r0, r3
 8004ede:	f000 fed1 	bl	8005c84 <FuncO_MapEncoderPositionToSignalOutput>

	eNewEvent = evIdle;
 8004ee2:	4b03      	ldr	r3, [pc, #12]	; (8004ef0 <FuncSignalMenuInputHandler+0x20>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8004ee8:	2304      	movs	r3, #4
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	200020d2 	.word	0x200020d2

08004ef4 <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004ef8:	f7fc fc94 	bl	8001824 <DM_RefreshScreen>
	SM_ResetFuncPwmDutyMode();
 8004efc:	f002 f840 	bl	8006f80 <SM_ResetFuncPwmDutyMode>
	eNewEvent = evIdle;
 8004f00:	4b02      	ldr	r3, [pc, #8]	; (8004f0c <FuncSignalMenuExitHandler+0x18>)
 8004f02:	2200      	movs	r2, #0
 8004f04:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004f06:	2303      	movs	r3, #3
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	200020d2 	.word	0x200020d2

08004f10 <FuncAuxMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuEntryHandler(void)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004f14:	f7fc fc86 	bl	8001824 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 8004f18:	f000 fea8 	bl	8005c6c <FuncO_ResetLastEncoderValue>

	ENCODER_TIMER->CNT = 32768;
 8004f1c:	4b06      	ldr	r3, [pc, #24]	; (8004f38 <FuncAuxMenuEntryHandler+0x28>)
 8004f1e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004f22:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004f24:	4b04      	ldr	r3, [pc, #16]	; (8004f38 <FuncAuxMenuEntryHandler+0x28>)
 8004f26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f2a:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 8004f2c:	4b03      	ldr	r3, [pc, #12]	; (8004f3c <FuncAuxMenuEntryHandler+0x2c>)
 8004f2e:	2200      	movs	r2, #0
 8004f30:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 8004f32:	2305      	movs	r3, #5
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	40012c00 	.word	0x40012c00
 8004f3c:	200020d2 	.word	0x200020d2

08004f40 <FuncAuxMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuInputHandler(void)
{
 8004f40:	b590      	push	{r4, r7, lr}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuInputHandler Event captured\n");
	#endif

	// PWM ADJUST
	if(SM_IsFuncPwmDutyMode())
 8004f46:	f001 ffff 	bl	8006f48 <SM_IsFuncPwmDutyMode>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d01a      	beq.n	8004f86 <FuncAuxMenuInputHandler+0x46>
	{
		uint16_t enc_value = SM_GetEncoderValue(ENCODER_NORMAL);
 8004f50:	2000      	movs	r0, #0
 8004f52:	f001 ff73 	bl	8006e3c <SM_GetEncoderValue>
 8004f56:	4603      	mov	r3, r0
 8004f58:	80fb      	strh	r3, [r7, #6]
		PWM_AUX_OUT_TIM->CCR1 = (pow(enc_value, 2));
 8004f5a:	88fb      	ldrh	r3, [r7, #6]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f7fb faf9 	bl	8000554 <__aeabi_ui2d>
 8004f62:	4603      	mov	r3, r0
 8004f64:	460c      	mov	r4, r1
 8004f66:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8004fa8 <FuncAuxMenuInputHandler+0x68>
 8004f6a:	ec44 3b10 	vmov	d0, r3, r4
 8004f6e:	f00f f987 	bl	8014280 <pow>
 8004f72:	ec53 2b10 	vmov	r2, r3, d0
 8004f76:	4c0e      	ldr	r4, [pc, #56]	; (8004fb0 <FuncAuxMenuInputHandler+0x70>)
 8004f78:	4610      	mov	r0, r2
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	f7fb fe3c 	bl	8000bf8 <__aeabi_d2uiz>
 8004f80:	4603      	mov	r3, r0
 8004f82:	6363      	str	r3, [r4, #52]	; 0x34
 8004f84:	e006      	b.n	8004f94 <FuncAuxMenuInputHandler+0x54>
	}
	else
	{
		FuncO_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8004f86:	2000      	movs	r0, #0
 8004f88:	f001 ff58 	bl	8006e3c <SM_GetEncoderValue>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f000 feb2 	bl	8005cf8 <FuncO_MapEncoderPositionToAuxOutput>
	}

	eNewEvent = evIdle;
 8004f94:	4b07      	ldr	r3, [pc, #28]	; (8004fb4 <FuncAuxMenuInputHandler+0x74>)
 8004f96:	2200      	movs	r2, #0
 8004f98:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 8004f9a:	2305      	movs	r3, #5
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd90      	pop	{r4, r7, pc}
 8004fa4:	f3af 8000 	nop.w
 8004fa8:	00000000 	.word	0x00000000
 8004fac:	40000000 	.word	0x40000000
 8004fb0:	40000400 	.word	0x40000400
 8004fb4:	200020d2 	.word	0x200020d2

08004fb8 <FuncAuxToggleDutyMode>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FuncAuxToggleDutyMode()
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
	SM_ToggleFuncPwmDutyMode();
 8004fbc:	f001 ffd0 	bl	8006f60 <SM_ToggleFuncPwmDutyMode>
	ENCODER_TIMER->ARR = 16384;
 8004fc0:	4b04      	ldr	r3, [pc, #16]	; (8004fd4 <FuncAuxToggleDutyMode+0x1c>)
 8004fc2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004fc6:	62da      	str	r2, [r3, #44]	; 0x2c
	eNewEvent = evIdle;
 8004fc8:	4b03      	ldr	r3, [pc, #12]	; (8004fd8 <FuncAuxToggleDutyMode+0x20>)
 8004fca:	2200      	movs	r2, #0
 8004fcc:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 8004fce:	2305      	movs	r3, #5
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	40012c00 	.word	0x40012c00
 8004fd8:	200020d2 	.word	0x200020d2

08004fdc <FuncAuxMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuExitHandler()
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuExitHandler Event captured\n");
	#endif

	SM_ResetFuncPwmDutyMode();
 8004fe0:	f001 ffce 	bl	8006f80 <SM_ResetFuncPwmDutyMode>
	DM_RefreshScreen();
 8004fe4:	f7fc fc1e 	bl	8001824 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004fe8:	4b02      	ldr	r3, [pc, #8]	; (8004ff4 <FuncAuxMenuExitHandler+0x18>)
 8004fea:	2200      	movs	r2, #0
 8004fec:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004fee:	2303      	movs	r3, #3
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	200020d2 	.word	0x200020d2

08004ff8 <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004ffc:	f7fc fc12 	bl	8001824 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8005000:	4b02      	ldr	r3, [pc, #8]	; (800500c <GainMainMenuEntryHandler+0x14>)
 8005002:	2200      	movs	r2, #0
 8005004:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8005006:	2306      	movs	r3, #6
}
 8005008:	4618      	mov	r0, r3
 800500a:	bd80      	pop	{r7, pc}
 800500c:	200020d2 	.word	0x200020d2

08005010 <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 8005010:	b580      	push	{r7, lr}
 8005012:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8005014:	f7fc fc06 	bl	8001824 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8005018:	4b02      	ldr	r3, [pc, #8]	; (8005024 <GainMainMenuExitHandler+0x14>)
 800501a:	2200      	movs	r2, #0
 800501c:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 800501e:	2301      	movs	r3, #1
}
 8005020:	4618      	mov	r0, r3
 8005022:	bd80      	pop	{r7, pc}
 8005024:	200020d2 	.word	0x200020d2

08005028 <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 800502e:	f7fc fbf9 	bl	8001824 <DM_RefreshScreen>
	GO_ResetLastEncoderValue();
 8005032:	f001 f851 	bl	80060d8 <GO_ResetLastEncoderValue>
	VPP_ResetLastEncoderValue();
 8005036:	f001 ffaf 	bl	8006f98 <VPP_ResetLastEncoderValue>

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 800503a:	2000      	movs	r0, #0
 800503c:	f001 fc82 	bl	8006944 <SM_GetOutputChannel>
 8005040:	4603      	mov	r3, r0
 8005042:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005046:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d008      	beq.n	8005060 <GainSignalMenuEntryHandler+0x38>
	{
		// set to full range and mid starting position
		ENCODER_TIMER->CNT = 32768;
 800504e:	4b0a      	ldr	r3, [pc, #40]	; (8005078 <GainSignalMenuEntryHandler+0x50>)
 8005050:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005054:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8005056:	4b08      	ldr	r3, [pc, #32]	; (8005078 <GainSignalMenuEntryHandler+0x50>)
 8005058:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800505c:	62da      	str	r2, [r3, #44]	; 0x2c
 800505e:	e002      	b.n	8005066 <GainSignalMenuEntryHandler+0x3e>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8005060:	4806      	ldr	r0, [pc, #24]	; (800507c <GainSignalMenuEntryHandler+0x54>)
 8005062:	f7fc fc25 	bl	80018b0 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8005066:	4b06      	ldr	r3, [pc, #24]	; (8005080 <GainSignalMenuEntryHandler+0x58>)
 8005068:	2200      	movs	r2, #0
 800506a:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 800506c:	2307      	movs	r3, #7
}
 800506e:	4618      	mov	r0, r3
 8005070:	3708      	adds	r7, #8
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	40012c00 	.word	0x40012c00
 800507c:	08015d28 	.word	0x08015d28
 8005080:	200020d2 	.word	0x200020d2

08005084 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler(eSystemEvent pEvent)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b084      	sub	sp, #16
 8005088:	af00      	add	r7, sp, #0
 800508a:	4603      	mov	r3, r0
 800508c:	71fb      	strb	r3, [r7, #7]
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuInputHandler Event captured\n");
	#endif


	FunctionProfile_t *tmpFuncProfile = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 800508e:	2000      	movs	r0, #0
 8005090:	f001 fc58 	bl	8006944 <SM_GetOutputChannel>
 8005094:	4603      	mov	r3, r0
 8005096:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800509a:	60fb      	str	r3, [r7, #12]

	switch(pEvent)
 800509c:	79fb      	ldrb	r3, [r7, #7]
 800509e:	3b01      	subs	r3, #1
 80050a0:	2b04      	cmp	r3, #4
 80050a2:	d834      	bhi.n	800510e <GainSignalMenuInputHandler+0x8a>
 80050a4:	a201      	add	r2, pc, #4	; (adr r2, 80050ac <GainSignalMenuInputHandler+0x28>)
 80050a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050aa:	bf00      	nop
 80050ac:	080050ef 	.word	0x080050ef
 80050b0:	080050f7 	.word	0x080050f7
 80050b4:	080050ff 	.word	0x080050ff
 80050b8:	08005107 	.word	0x08005107
 80050bc:	080050c1 	.word	0x080050c1
	{
		case evEncoderSet:

			if(tmpFuncProfile)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d025      	beq.n	8005112 <GainSignalMenuInputHandler+0x8e>
			{
				if(tmpFuncProfile->func == PWM_FUNC_MODE)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	2b06      	cmp	r3, #6
 80050cc:	d107      	bne.n	80050de <GainSignalMenuInputHandler+0x5a>
				{
					GO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_INVERSE));
 80050ce:	2001      	movs	r0, #1
 80050d0:	f001 feb4 	bl	8006e3c <SM_GetEncoderValue>
 80050d4:	4603      	mov	r3, r0
 80050d6:	4618      	mov	r0, r3
 80050d8:	f001 f80a 	bl	80060f0 <GO_MapEncoderPositionToSignalOutput>
				else
				{
					VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
				}
			}
			break;
 80050dc:	e019      	b.n	8005112 <GainSignalMenuInputHandler+0x8e>
					VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 80050de:	2000      	movs	r0, #0
 80050e0:	f001 feac 	bl	8006e3c <SM_GetEncoderValue>
 80050e4:	4603      	mov	r3, r0
 80050e6:	4618      	mov	r0, r3
 80050e8:	f002 f8c8 	bl	800727c <VPP_MapEncoderPositionToSignalOutput>
			break;
 80050ec:	e011      	b.n	8005112 <GainSignalMenuInputHandler+0x8e>

		case evBlueBtn:
			VPP_ApplyProfileToSignal(VPP18);
 80050ee:	2011      	movs	r0, #17
 80050f0:	f001 ff5e 	bl	8006fb0 <VPP_ApplyProfileToSignal>
			break;
 80050f4:	e00e      	b.n	8005114 <GainSignalMenuInputHandler+0x90>

		case evGreenBtn:
			VPP_ApplyProfileToSignal(VPP33);
 80050f6:	2020      	movs	r0, #32
 80050f8:	f001 ff5a 	bl	8006fb0 <VPP_ApplyProfileToSignal>
			break;
 80050fc:	e00a      	b.n	8005114 <GainSignalMenuInputHandler+0x90>

		case evYellowBtn:
			VPP_ApplyProfileToSignal(VPP50);
 80050fe:	2031      	movs	r0, #49	; 0x31
 8005100:	f001 ff56 	bl	8006fb0 <VPP_ApplyProfileToSignal>
			break;
 8005104:	e006      	b.n	8005114 <GainSignalMenuInputHandler+0x90>

		case evRedBtn:
			VPP_ApplyProfileToSignal(VPP90);
 8005106:	2059      	movs	r0, #89	; 0x59
 8005108:	f001 ff52 	bl	8006fb0 <VPP_ApplyProfileToSignal>
			break;
 800510c:	e002      	b.n	8005114 <GainSignalMenuInputHandler+0x90>

		default:
			break;
 800510e:	bf00      	nop
 8005110:	e000      	b.n	8005114 <GainSignalMenuInputHandler+0x90>
			break;
 8005112:	bf00      	nop
	}

	eNewEvent = evIdle;
 8005114:	4b03      	ldr	r3, [pc, #12]	; (8005124 <GainSignalMenuInputHandler+0xa0>)
 8005116:	2200      	movs	r2, #0
 8005118:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 800511a:	2307      	movs	r3, #7
}
 800511c:	4618      	mov	r0, r3
 800511e:	3710      	adds	r7, #16
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}
 8005124:	200020d2 	.word	0x200020d2

08005128 <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 800512c:	f7fc fb7a 	bl	8001824 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8005130:	4b02      	ldr	r3, [pc, #8]	; (800513c <GainSignalMenuExitHandler+0x14>)
 8005132:	2200      	movs	r2, #0
 8005134:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8005136:	2306      	movs	r3, #6
}
 8005138:	4618      	mov	r0, r3
 800513a:	bd80      	pop	{r7, pc}
 800513c:	200020d2 	.word	0x200020d2

08005140 <GainAuxMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuEntryHandler()
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8005146:	f7fc fb6d 	bl	8001824 <DM_RefreshScreen>
	VPP_ResetLastEncoderValue();
 800514a:	f001 ff25 	bl	8006f98 <VPP_ResetLastEncoderValue>

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile;
 800514e:	2001      	movs	r0, #1
 8005150:	f001 fbf8 	bl	8006944 <SM_GetOutputChannel>
 8005154:	4603      	mov	r3, r0
 8005156:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800515a:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d008      	beq.n	8005174 <GainAuxMenuEntryHandler+0x34>
	{
		// set to full range and mid starting position
		ENCODER_TIMER->CNT = 32768;
 8005162:	4b0a      	ldr	r3, [pc, #40]	; (800518c <GainAuxMenuEntryHandler+0x4c>)
 8005164:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005168:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 800516a:	4b08      	ldr	r3, [pc, #32]	; (800518c <GainAuxMenuEntryHandler+0x4c>)
 800516c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005170:	62da      	str	r2, [r3, #44]	; 0x2c
 8005172:	e002      	b.n	800517a <GainAuxMenuEntryHandler+0x3a>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8005174:	4806      	ldr	r0, [pc, #24]	; (8005190 <GainAuxMenuEntryHandler+0x50>)
 8005176:	f7fc fb9b 	bl	80018b0 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 800517a:	4b06      	ldr	r3, [pc, #24]	; (8005194 <GainAuxMenuEntryHandler+0x54>)
 800517c:	2200      	movs	r2, #0
 800517e:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 8005180:	2308      	movs	r3, #8
}
 8005182:	4618      	mov	r0, r3
 8005184:	3708      	adds	r7, #8
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	40012c00 	.word	0x40012c00
 8005190:	08015d28 	.word	0x08015d28
 8005194:	200020d2 	.word	0x200020d2

08005198 <GainAuxMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuInputHandler()
{
 8005198:	b580      	push	{r7, lr}
 800519a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuInputHandler Event captured\n");
	#endif

	VPP_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 800519c:	2000      	movs	r0, #0
 800519e:	f001 fe4d 	bl	8006e3c <SM_GetEncoderValue>
 80051a2:	4603      	mov	r3, r0
 80051a4:	4618      	mov	r0, r3
 80051a6:	f002 f8a3 	bl	80072f0 <VPP_MapEncoderPositionToAuxOutput>

	eNewEvent = evYellowBtn;
 80051aa:	4b03      	ldr	r3, [pc, #12]	; (80051b8 <GainAuxMenuInputHandler+0x20>)
 80051ac:	2203      	movs	r2, #3
 80051ae:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 80051b0:	2308      	movs	r3, #8
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	200020d2 	.word	0x200020d2

080051bc <GainAuxMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuExitHandler()
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80051c0:	f7fc fb30 	bl	8001824 <DM_RefreshScreen>

	eNewEvent = evIdle;
 80051c4:	4b02      	ldr	r3, [pc, #8]	; (80051d0 <GainAuxMenuExitHandler+0x14>)
 80051c6:	2200      	movs	r2, #0
 80051c8:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 80051ca:	2306      	movs	r3, #6
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	200020d2 	.word	0x200020d2

080051d4 <ToplevelOutputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuEntryHandler()
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80051d8:	f7fc fb24 	bl	8001824 <DM_RefreshScreen>

	// stay in this state
	eNewEvent = evIdle;
 80051dc:	4b02      	ldr	r3, [pc, #8]	; (80051e8 <ToplevelOutputMenuEntryHandler+0x14>)
 80051de:	2200      	movs	r2, #0
 80051e0:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 80051e2:	2301      	movs	r3, #1
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	200020d2 	.word	0x200020d2

080051ec <ToplevelOutputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuExitHandler()
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80051f0:	f7fc fb18 	bl	8001824 <DM_RefreshScreen>

	// back to main freq menu
	eNewEvent = evIdle;
 80051f4:	4b02      	ldr	r3, [pc, #8]	; (8005200 <ToplevelOutputMenuExitHandler+0x14>)
 80051f6:	2200      	movs	r2, #0
 80051f8:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	200020d2 	.word	0x200020d2

08005204 <ToplevelInputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuEntryHandler()
{
 8005204:	b580      	push	{r7, lr}
 8005206:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8005208:	f7fc fb0c 	bl	8001824 <DM_RefreshScreen>

	// stay in this state
	eNewEvent = evIdle;
 800520c:	4b02      	ldr	r3, [pc, #8]	; (8005218 <ToplevelInputMenuEntryHandler+0x14>)
 800520e:	2200      	movs	r2, #0
 8005210:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8005212:	2302      	movs	r3, #2
}
 8005214:	4618      	mov	r0, r3
 8005216:	bd80      	pop	{r7, pc}
 8005218:	200020d2 	.word	0x200020d2

0800521c <ToplevelInputMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuInputHandler(eSystemEvent pEvent)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b082      	sub	sp, #8
 8005220:	af00      	add	r7, sp, #0
 8005222:	4603      	mov	r3, r0
 8005224:	71fb      	strb	r3, [r7, #7]
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuInputHandler Event captured\n");
	#endif


		switch(pEvent)
 8005226:	79fb      	ldrb	r3, [r7, #7]
 8005228:	2b01      	cmp	r3, #1
 800522a:	d002      	beq.n	8005232 <ToplevelInputMenuInputHandler+0x16>
 800522c:	2b02      	cmp	r3, #2
 800522e:	d003      	beq.n	8005238 <ToplevelInputMenuInputHandler+0x1c>
				// re-enable the trigger input for new mode
				ToplevelInputMenuInputHandler(evBlueBtn);
				break;

			default:
				break;
 8005230:	e00b      	b.n	800524a <ToplevelInputMenuInputHandler+0x2e>
				IT_ArbitrateInputTrigger();
 8005232:	f001 f849 	bl	80062c8 <IT_ArbitrateInputTrigger>
				break;
 8005236:	e008      	b.n	800524a <ToplevelInputMenuInputHandler+0x2e>
				IT_CycleInputTriggerMode();
 8005238:	f001 f8fc 	bl	8006434 <IT_CycleInputTriggerMode>
				ToplevelInputMenuInputHandler(evBlueBtn);
 800523c:	2001      	movs	r0, #1
 800523e:	f7ff ffed 	bl	800521c <ToplevelInputMenuInputHandler>
				ToplevelInputMenuInputHandler(evBlueBtn);
 8005242:	2001      	movs	r0, #1
 8005244:	f7ff ffea 	bl	800521c <ToplevelInputMenuInputHandler>
				break;
 8005248:	bf00      	nop
		}
	// stay in this menu state
	eNewEvent = evIdle;
 800524a:	4b04      	ldr	r3, [pc, #16]	; (800525c <ToplevelInputMenuInputHandler+0x40>)
 800524c:	2200      	movs	r2, #0
 800524e:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8005250:	2302      	movs	r3, #2
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	200020d2 	.word	0x200020d2

08005260 <ToplevelInputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuExitHandler()
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8005264:	f7fc fade 	bl	8001824 <DM_RefreshScreen>

	// back to main freq menu
	eNewEvent = evIdle;
 8005268:	4b02      	ldr	r3, [pc, #8]	; (8005274 <ToplevelInputMenuExitHandler+0x14>)
 800526a:	2200      	movs	r2, #0
 800526c:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	bd80      	pop	{r7, pc}
 8005274:	200020d2 	.word	0x200020d2

08005278 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8005280:	4b07      	ldr	r3, [pc, #28]	; (80052a0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8005282:	695a      	ldr	r2, [r3, #20]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4013      	ands	r3, r2
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	429a      	cmp	r2, r3
 800528c:	d101      	bne.n	8005292 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800528e:	2301      	movs	r3, #1
 8005290:	e000      	b.n	8005294 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8005292:	2300      	movs	r3, #0
}
 8005294:	4618      	mov	r0, r3
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr
 80052a0:	40010400 	.word	0x40010400

080052a4 <IM_Init>:
uint16_t encbtn_last_interrupt_time = 0;
uint16_t encpos_last_interrupt_time = 0;


void IM_Init()
{
 80052a4:	b480      	push	{r7}
 80052a6:	af00      	add	r7, sp, #0
	  // debounce timer
	  DEBOUNCE_TIMER->CR1 |= TIM_CR1_CEN;
 80052a8:	4b05      	ldr	r3, [pc, #20]	; (80052c0 <IM_Init+0x1c>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a04      	ldr	r2, [pc, #16]	; (80052c0 <IM_Init+0x1c>)
 80052ae:	f043 0301 	orr.w	r3, r3, #1
 80052b2:	6013      	str	r3, [r2, #0]



}
 80052b4:	bf00      	nop
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	40014400 	.word	0x40014400

080052c4 <IM_SWEEP_UPDATE_TIM_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void IM_SWEEP_UPDATE_TIM_IRQHandler()
{
 80052c4:	b480      	push	{r7}
 80052c6:	af00      	add	r7, sp, #0
	#ifdef ENABLE_PWM_SWEEP
		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
	#endif	//ENABLE_PWM_SWEEP

		// upcounter (decreasing freq)
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 80052c8:	4b26      	ldr	r3, [pc, #152]	; (8005364 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa0>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0310 	and.w	r3, r3, #16
 80052d0:	2b10      	cmp	r3, #16
 80052d2:	d11c      	bne.n	800530e <IM_SWEEP_UPDATE_TIM_IRQHandler+0x4a>
	{
		// if we reach lower freq limit for sweep, reset to highest freq limit
		if(OUTPUT_TIMER->ARR >= sweep_upper_bounds_longest_output_arr)
 80052d4:	4b24      	ldr	r3, [pc, #144]	; (8005368 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80052d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052d8:	ee07 3a90 	vmov	s15, r3
 80052dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80052e0:	4b22      	ldr	r3, [pc, #136]	; (800536c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 80052e2:	edd3 7a00 	vldr	s15, [r3]
 80052e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80052ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052ee:	db09      	blt.n	8005304 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x40>
		{
			OUTPUT_TIMER->ARR = sweep_lower_bounds_shortest_output_arr;
 80052f0:	4b1f      	ldr	r3, [pc, #124]	; (8005370 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 80052f2:	edd3 7a00 	vldr	s15, [r3]
 80052f6:	4b1c      	ldr	r3, [pc, #112]	; (8005368 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80052f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052fc:	ee17 2a90 	vmov	r2, s15
 8005300:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}

	//SWEEP_TIMER->ARR--;
}
 8005302:	e029      	b.n	8005358 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			OUTPUT_TIMER->ARR++;
 8005304:	4b18      	ldr	r3, [pc, #96]	; (8005368 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005308:	3201      	adds	r2, #1
 800530a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800530c:	e024      	b.n	8005358 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
		if(OUTPUT_TIMER->ARR == 0x1U)
 800530e:	4b16      	ldr	r3, [pc, #88]	; (8005368 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005312:	2b01      	cmp	r3, #1
 8005314:	d104      	bne.n	8005320 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x5c>
			OUTPUT_TIMER->ARR = MAX_OUTPUT_ARR;
 8005316:	4b14      	ldr	r3, [pc, #80]	; (8005368 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005318:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800531c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800531e:	e01b      	b.n	8005358 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			if(OUTPUT_TIMER->ARR <= sweep_lower_bounds_shortest_output_arr)
 8005320:	4b11      	ldr	r3, [pc, #68]	; (8005368 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005324:	ee07 3a90 	vmov	s15, r3
 8005328:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800532c:	4b10      	ldr	r3, [pc, #64]	; (8005370 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 800532e:	edd3 7a00 	vldr	s15, [r3]
 8005332:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800533a:	d809      	bhi.n	8005350 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x8c>
				OUTPUT_TIMER->ARR = sweep_upper_bounds_longest_output_arr;
 800533c:	4b0b      	ldr	r3, [pc, #44]	; (800536c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 800533e:	edd3 7a00 	vldr	s15, [r3]
 8005342:	4b09      	ldr	r3, [pc, #36]	; (8005368 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005344:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005348:	ee17 2a90 	vmov	r2, s15
 800534c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800534e:	e003      	b.n	8005358 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
				OUTPUT_TIMER->ARR--;
 8005350:	4b05      	ldr	r3, [pc, #20]	; (8005368 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005354:	3a01      	subs	r2, #1
 8005356:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005358:	bf00      	nop
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	40000c00 	.word	0x40000c00
 8005368:	40013400 	.word	0x40013400
 800536c:	20000124 	.word	0x20000124
 8005370:	20000120 	.word	0x20000120

08005374 <IM_BTN1_EXTI14_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN1_EXTI14_Handler()
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 800537a:	4b0f      	ldr	r3, [pc, #60]	; (80053b8 <IM_BTN1_EXTI14_Handler+0x44>)
 800537c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537e:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn1_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8005380:	88fb      	ldrh	r3, [r7, #6]
 8005382:	4a0e      	ldr	r2, [pc, #56]	; (80053bc <IM_BTN1_EXTI14_Handler+0x48>)
 8005384:	8812      	ldrh	r2, [r2, #0]
 8005386:	1a9b      	subs	r3, r3, r2
 8005388:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800538c:	dd0c      	ble.n	80053a8 <IM_BTN1_EXTI14_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 800538e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005392:	f7ff ff71 	bl	8005278 <LL_EXTI_IsActiveFlag_0_31>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d005      	beq.n	80053a8 <IM_BTN1_EXTI14_Handler+0x34>
		{

			EM_SetNewEvent(evBlueBtn);
 800539c:	2001      	movs	r0, #1
 800539e:	f7ff fb47 	bl	8004a30 <EM_SetNewEvent>
			printf("'Blue' BTN1_EXTI14_Pin\n");
 80053a2:	4807      	ldr	r0, [pc, #28]	; (80053c0 <IM_BTN1_EXTI14_Handler+0x4c>)
 80053a4:	f00c fe54 	bl	8012050 <puts>
		}
	}
	btn1_last_interrupt_time = interrupt_time;
 80053a8:	4a04      	ldr	r2, [pc, #16]	; (80053bc <IM_BTN1_EXTI14_Handler+0x48>)
 80053aa:	88fb      	ldrh	r3, [r7, #6]
 80053ac:	8013      	strh	r3, [r2, #0]


}
 80053ae:	bf00      	nop
 80053b0:	3708      	adds	r7, #8
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	40014400 	.word	0x40014400
 80053bc:	200020d6 	.word	0x200020d6
 80053c0:	08015d60 	.word	0x08015d60

080053c4 <IM_BTN2_EXTI15_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN2_EXTI15_Handler()
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 80053ca:	4b0f      	ldr	r3, [pc, #60]	; (8005408 <IM_BTN2_EXTI15_Handler+0x44>)
 80053cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ce:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn2_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 80053d0:	88fb      	ldrh	r3, [r7, #6]
 80053d2:	4a0e      	ldr	r2, [pc, #56]	; (800540c <IM_BTN2_EXTI15_Handler+0x48>)
 80053d4:	8812      	ldrh	r2, [r2, #0]
 80053d6:	1a9b      	subs	r3, r3, r2
 80053d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80053dc:	dd0c      	ble.n	80053f8 <IM_BTN2_EXTI15_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 80053de:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80053e2:	f7ff ff49 	bl	8005278 <LL_EXTI_IsActiveFlag_0_31>
 80053e6:	4603      	mov	r3, r0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d005      	beq.n	80053f8 <IM_BTN2_EXTI15_Handler+0x34>
		{
			EM_SetNewEvent(evYellowBtn);
 80053ec:	2003      	movs	r0, #3
 80053ee:	f7ff fb1f 	bl	8004a30 <EM_SetNewEvent>
			printf("'Yellow' BTN2_EXTI15_Pin\n");
 80053f2:	4807      	ldr	r0, [pc, #28]	; (8005410 <IM_BTN2_EXTI15_Handler+0x4c>)
 80053f4:	f00c fe2c 	bl	8012050 <puts>
		}
	}
	btn2_last_interrupt_time = interrupt_time;
 80053f8:	4a04      	ldr	r2, [pc, #16]	; (800540c <IM_BTN2_EXTI15_Handler+0x48>)
 80053fa:	88fb      	ldrh	r3, [r7, #6]
 80053fc:	8013      	strh	r3, [r2, #0]


}
 80053fe:	bf00      	nop
 8005400:	3708      	adds	r7, #8
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	40014400 	.word	0x40014400
 800540c:	200020d8 	.word	0x200020d8
 8005410:	08015d78 	.word	0x08015d78

08005414 <IM_BTN3_EXTI0_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN3_EXTI0_Handler()
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b082      	sub	sp, #8
 8005418:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 800541a:	4b0e      	ldr	r3, [pc, #56]	; (8005454 <IM_BTN3_EXTI0_Handler+0x40>)
 800541c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541e:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn3_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8005420:	88fb      	ldrh	r3, [r7, #6]
 8005422:	4a0d      	ldr	r2, [pc, #52]	; (8005458 <IM_BTN3_EXTI0_Handler+0x44>)
 8005424:	8812      	ldrh	r2, [r2, #0]
 8005426:	1a9b      	subs	r3, r3, r2
 8005428:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800542c:	dd0b      	ble.n	8005446 <IM_BTN3_EXTI0_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 800542e:	2001      	movs	r0, #1
 8005430:	f7ff ff22 	bl	8005278 <LL_EXTI_IsActiveFlag_0_31>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d005      	beq.n	8005446 <IM_BTN3_EXTI0_Handler+0x32>
		{
			EM_SetNewEvent(evRedBtn);
 800543a:	2004      	movs	r0, #4
 800543c:	f7ff faf8 	bl	8004a30 <EM_SetNewEvent>
			printf("'Red' BTN3_EXTI0_Pin\n");
 8005440:	4806      	ldr	r0, [pc, #24]	; (800545c <IM_BTN3_EXTI0_Handler+0x48>)
 8005442:	f00c fe05 	bl	8012050 <puts>
		}
	}
	btn3_last_interrupt_time = interrupt_time;
 8005446:	4a04      	ldr	r2, [pc, #16]	; (8005458 <IM_BTN3_EXTI0_Handler+0x44>)
 8005448:	88fb      	ldrh	r3, [r7, #6]
 800544a:	8013      	strh	r3, [r2, #0]


}
 800544c:	bf00      	nop
 800544e:	3708      	adds	r7, #8
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	40014400 	.word	0x40014400
 8005458:	200020da 	.word	0x200020da
 800545c:	08015d94 	.word	0x08015d94

08005460 <IM_BTN4_EXTI1_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN4_EXTI1_Handler()
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b082      	sub	sp, #8
 8005464:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8005466:	4b0e      	ldr	r3, [pc, #56]	; (80054a0 <IM_BTN4_EXTI1_Handler+0x40>)
 8005468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn4_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 800546c:	88fb      	ldrh	r3, [r7, #6]
 800546e:	4a0d      	ldr	r2, [pc, #52]	; (80054a4 <IM_BTN4_EXTI1_Handler+0x44>)
 8005470:	8812      	ldrh	r2, [r2, #0]
 8005472:	1a9b      	subs	r3, r3, r2
 8005474:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005478:	dd0b      	ble.n	8005492 <IM_BTN4_EXTI1_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 800547a:	2002      	movs	r0, #2
 800547c:	f7ff fefc 	bl	8005278 <LL_EXTI_IsActiveFlag_0_31>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d005      	beq.n	8005492 <IM_BTN4_EXTI1_Handler+0x32>
		{
			EM_SetNewEvent(evGreenBtn);
 8005486:	2002      	movs	r0, #2
 8005488:	f7ff fad2 	bl	8004a30 <EM_SetNewEvent>
			printf("'Green' BTN4_EXTI1_Pin\n");
 800548c:	4806      	ldr	r0, [pc, #24]	; (80054a8 <IM_BTN4_EXTI1_Handler+0x48>)
 800548e:	f00c fddf 	bl	8012050 <puts>
		}
	}
	btn4_last_interrupt_time = interrupt_time;
 8005492:	4a04      	ldr	r2, [pc, #16]	; (80054a4 <IM_BTN4_EXTI1_Handler+0x44>)
 8005494:	88fb      	ldrh	r3, [r7, #6]
 8005496:	8013      	strh	r3, [r2, #0]


}
 8005498:	bf00      	nop
 800549a:	3708      	adds	r7, #8
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	40014400 	.word	0x40014400
 80054a4:	200020dc 	.word	0x200020dc
 80054a8:	08015dac 	.word	0x08015dac

080054ac <IM_ENC_EXTI2_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_EXTI2_Handler()
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 80054b2:	4b0e      	ldr	r3, [pc, #56]	; (80054ec <IM_ENC_EXTI2_Handler+0x40>)
 80054b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b6:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - encbtn_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 80054b8:	88fb      	ldrh	r3, [r7, #6]
 80054ba:	4a0d      	ldr	r2, [pc, #52]	; (80054f0 <IM_ENC_EXTI2_Handler+0x44>)
 80054bc:	8812      	ldrh	r2, [r2, #0]
 80054be:	1a9b      	subs	r3, r3, r2
 80054c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054c4:	dd0b      	ble.n	80054de <IM_ENC_EXTI2_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 80054c6:	2004      	movs	r0, #4
 80054c8:	f7ff fed6 	bl	8005278 <LL_EXTI_IsActiveFlag_0_31>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d005      	beq.n	80054de <IM_ENC_EXTI2_Handler+0x32>
		{
			EM_SetNewEvent(evEncoderPush);
 80054d2:	2006      	movs	r0, #6
 80054d4:	f7ff faac 	bl	8004a30 <EM_SetNewEvent>
			printf("'EncoderPush' ENC_EXTI2_Pin\n");
 80054d8:	4806      	ldr	r0, [pc, #24]	; (80054f4 <IM_ENC_EXTI2_Handler+0x48>)
 80054da:	f00c fdb9 	bl	8012050 <puts>
		}
	}
	encbtn_last_interrupt_time = interrupt_time;
 80054de:	4a04      	ldr	r2, [pc, #16]	; (80054f0 <IM_ENC_EXTI2_Handler+0x44>)
 80054e0:	88fb      	ldrh	r3, [r7, #6]
 80054e2:	8013      	strh	r3, [r2, #0]


}
 80054e4:	bf00      	nop
 80054e6:	3708      	adds	r7, #8
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	40014400 	.word	0x40014400
 80054f0:	200020de 	.word	0x200020de
 80054f4:	08015dc4 	.word	0x08015dc4

080054f8 <IM_ENC_DIRF_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_DIRF_Handler()
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 80054fe:	4b11      	ldr	r3, [pc, #68]	; (8005544 <IM_ENC_DIRF_Handler+0x4c>)
 8005500:	691b      	ldr	r3, [r3, #16]
 8005502:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005506:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800550a:	d117      	bne.n	800553c <IM_ENC_DIRF_Handler+0x44>
	{
		uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 800550c:	4b0e      	ldr	r3, [pc, #56]	; (8005548 <IM_ENC_DIRF_Handler+0x50>)
 800550e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005510:	80fb      	strh	r3, [r7, #6]
		if ((interrupt_time - encpos_last_interrupt_time) > 0)
 8005512:	88fb      	ldrh	r3, [r7, #6]
 8005514:	4a0d      	ldr	r2, [pc, #52]	; (800554c <IM_ENC_DIRF_Handler+0x54>)
 8005516:	8812      	ldrh	r2, [r2, #0]
 8005518:	1a9b      	subs	r3, r3, r2
 800551a:	2b00      	cmp	r3, #0
 800551c:	dd0b      	ble.n	8005536 <IM_ENC_DIRF_Handler+0x3e>
		{
			EM_SetNewEvent(evEncoderSet);
 800551e:	2005      	movs	r0, #5
 8005520:	f7ff fa86 	bl	8004a30 <EM_SetNewEvent>
			printf("Encoder new direction\n");
 8005524:	480a      	ldr	r0, [pc, #40]	; (8005550 <IM_ENC_DIRF_Handler+0x58>)
 8005526:	f00c fd93 	bl	8012050 <puts>
			TIM1->SR &= ~(TIM_SR_DIRF);
 800552a:	4b06      	ldr	r3, [pc, #24]	; (8005544 <IM_ENC_DIRF_Handler+0x4c>)
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	4a05      	ldr	r2, [pc, #20]	; (8005544 <IM_ENC_DIRF_Handler+0x4c>)
 8005530:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005534:	6113      	str	r3, [r2, #16]
		}
		encpos_last_interrupt_time = interrupt_time;
 8005536:	4a05      	ldr	r2, [pc, #20]	; (800554c <IM_ENC_DIRF_Handler+0x54>)
 8005538:	88fb      	ldrh	r3, [r7, #6]
 800553a:	8013      	strh	r3, [r2, #0]


	}


}
 800553c:	bf00      	nop
 800553e:	3708      	adds	r7, #8
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}
 8005544:	40012c00 	.word	0x40012c00
 8005548:	40014400 	.word	0x40014400
 800554c:	200020e0 	.word	0x200020e0
 8005550:	08015de0 	.word	0x08015de0

08005554 <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8005558:	4b03      	ldr	r3, [pc, #12]	; (8005568 <BO_GetBiasPolarity+0x14>)
 800555a:	781b      	ldrb	r3, [r3, #0]
}
 800555c:	4618      	mov	r0, r3
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	20000001 	.word	0x20000001

0800556c <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 800556c:	b480      	push	{r7}
 800556e:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8005570:	4b03      	ldr	r3, [pc, #12]	; (8005580 <BO_GetDcBiasEncoderValue+0x14>)
 8005572:	881b      	ldrh	r3, [r3, #0]
}
 8005574:	4618      	mov	r0, r3
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr
 800557e:	bf00      	nop
 8005580:	20000002 	.word	0x20000002

08005584 <BO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0
 800558a:	4603      	mov	r3, r0
 800558c:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_NORMAL);
 800558e:	2000      	movs	r0, #0
 8005590:	f001 fc54 	bl	8006e3c <SM_GetEncoderValue>
 8005594:	4603      	mov	r3, r0
 8005596:	461a      	mov	r2, r3
 8005598:	4b1b      	ldr	r3, [pc, #108]	; (8005608 <BO_MapEncoderPositionToSignalOutput+0x84>)
 800559a:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 800559c:	88fb      	ldrh	r3, [r7, #6]
 800559e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80055a2:	d214      	bcs.n	80055ce <BO_MapEncoderPositionToSignalOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 80055a4:	4b19      	ldr	r3, [pc, #100]	; (800560c <BO_MapEncoderPositionToSignalOutput+0x88>)
 80055a6:	2200      	movs	r2, #0
 80055a8:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 80055aa:	88fb      	ldrh	r3, [r7, #6]
 80055ac:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 80055b0:	4613      	mov	r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	4413      	add	r3, r2
 80055b6:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 80055b8:	2200      	movs	r2, #0
 80055ba:	2110      	movs	r1, #16
 80055bc:	4814      	ldr	r0, [pc, #80]	; (8005610 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 80055be:	f005 ffcb 	bl	800b558 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	OFFSET_ENABLE_GPIO_Port,
 80055c2:	2201      	movs	r2, #1
 80055c4:	2108      	movs	r1, #8
 80055c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80055ca:	f006 ffed 	bl	800c5a8 <HAL_GPIO_WritePin>
							OFFSET_ENABLE_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 80055ce:	88fb      	ldrh	r3, [r7, #6]
 80055d0:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80055d4:	d314      	bcc.n	8005600 <BO_MapEncoderPositionToSignalOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 80055d6:	4b0d      	ldr	r3, [pc, #52]	; (800560c <BO_MapEncoderPositionToSignalOutput+0x88>)
 80055d8:	2201      	movs	r2, #1
 80055da:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 80055dc:	88fb      	ldrh	r3, [r7, #6]
 80055de:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 80055e2:	4613      	mov	r3, r2
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	4413      	add	r3, r2
 80055e8:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 80055ea:	2200      	movs	r2, #0
 80055ec:	2110      	movs	r1, #16
 80055ee:	4808      	ldr	r0, [pc, #32]	; (8005610 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 80055f0:	f005 ffb2 	bl	800b558 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	OFFSET_ENABLE_GPIO_Port,
 80055f4:	2200      	movs	r2, #0
 80055f6:	2108      	movs	r1, #8
 80055f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80055fc:	f006 ffd4 	bl	800c5a8 <HAL_GPIO_WritePin>
							OFFSET_ENABLE_Pin,
							GPIO_PIN_RESET);
	}
}
 8005600:	bf00      	nop
 8005602:	3708      	adds	r7, #8
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	20000002 	.word	0x20000002
 800560c:	20000001 	.word	0x20000001
 8005610:	2000292c 	.word	0x2000292c

08005614 <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 8005614:	b580      	push	{r7, lr}
 8005616:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8005618:	2110      	movs	r1, #16
 800561a:	4803      	ldr	r0, [pc, #12]	; (8005628 <BO_GetOutputBias+0x14>)
 800561c:	f005 ffe2 	bl	800b5e4 <HAL_DAC_GetValue>
 8005620:	4603      	mov	r3, r0
}
 8005622:	4618      	mov	r0, r3
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	2000292c 	.word	0x2000292c

0800562c <FreqO_InitFreqProfiles>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_InitFreqProfiles()
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 8005632:	2300      	movs	r3, #0
 8005634:	607b      	str	r3, [r7, #4]
 8005636:	e06b      	b.n	8005710 <FreqO_InitFreqProfiles+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(theFreqProfiles[i].psc == 0)
 8005638:	493a      	ldr	r1, [pc, #232]	; (8005724 <FreqO_InitFreqProfiles+0xf8>)
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	4613      	mov	r3, r2
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	4413      	add	r3, r2
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	440b      	add	r3, r1
 8005646:	3308      	adds	r3, #8
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d129      	bne.n	80056a2 <FreqO_InitFreqProfiles+0x76>
			theFreqProfiles[i].arr = ((SM_MCLK / theFreqProfiles[i].hertz) / SM_FSAMP) * theFreqProfiles[i].error;
 800564e:	4935      	ldr	r1, [pc, #212]	; (8005724 <FreqO_InitFreqProfiles+0xf8>)
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	4613      	mov	r3, r2
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	4413      	add	r3, r2
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	440b      	add	r3, r1
 800565c:	3304      	adds	r3, #4
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a31      	ldr	r2, [pc, #196]	; (8005728 <FreqO_InitFreqProfiles+0xfc>)
 8005662:	fbb2 f3f3 	udiv	r3, r2, r3
 8005666:	ee07 3a90 	vmov	s15, r3
 800566a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800566e:	492d      	ldr	r1, [pc, #180]	; (8005724 <FreqO_InitFreqProfiles+0xf8>)
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	4613      	mov	r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4413      	add	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	440b      	add	r3, r1
 800567c:	3310      	adds	r3, #16
 800567e:	edd3 7a00 	vldr	s15, [r3]
 8005682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005686:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800568a:	ee17 0a90 	vmov	r0, s15
 800568e:	4925      	ldr	r1, [pc, #148]	; (8005724 <FreqO_InitFreqProfiles+0xf8>)
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	4613      	mov	r3, r2
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	4413      	add	r3, r2
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	440b      	add	r3, r1
 800569c:	330c      	adds	r3, #12
 800569e:	6018      	str	r0, [r3, #0]
 80056a0:	e033      	b.n	800570a <FreqO_InitFreqProfiles+0xde>
		else
			theFreqProfiles[i].arr = (((SM_MCLK / theFreqProfiles[i].hertz) / theFreqProfiles[i].psc) / SM_FSAMP) * theFreqProfiles[i].error;
 80056a2:	4920      	ldr	r1, [pc, #128]	; (8005724 <FreqO_InitFreqProfiles+0xf8>)
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	4613      	mov	r3, r2
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	4413      	add	r3, r2
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	440b      	add	r3, r1
 80056b0:	3304      	adds	r3, #4
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a1c      	ldr	r2, [pc, #112]	; (8005728 <FreqO_InitFreqProfiles+0xfc>)
 80056b6:	fbb2 f1f3 	udiv	r1, r2, r3
 80056ba:	481a      	ldr	r0, [pc, #104]	; (8005724 <FreqO_InitFreqProfiles+0xf8>)
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	4613      	mov	r3, r2
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	4413      	add	r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	4403      	add	r3, r0
 80056c8:	3308      	adds	r3, #8
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80056d0:	ee07 3a90 	vmov	s15, r3
 80056d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80056d8:	4912      	ldr	r1, [pc, #72]	; (8005724 <FreqO_InitFreqProfiles+0xf8>)
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	4613      	mov	r3, r2
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	4413      	add	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	440b      	add	r3, r1
 80056e6:	3310      	adds	r3, #16
 80056e8:	edd3 7a00 	vldr	s15, [r3]
 80056ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056f4:	ee17 0a90 	vmov	r0, s15
 80056f8:	490a      	ldr	r1, [pc, #40]	; (8005724 <FreqO_InitFreqProfiles+0xf8>)
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	4613      	mov	r3, r2
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	4413      	add	r3, r2
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	440b      	add	r3, r1
 8005706:	330c      	adds	r3, #12
 8005708:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	3301      	adds	r3, #1
 800570e:	607b      	str	r3, [r7, #4]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2b0d      	cmp	r3, #13
 8005714:	dd90      	ble.n	8005638 <FreqO_InitFreqProfiles+0xc>
	}
}
 8005716:	bf00      	nop
 8005718:	370c      	adds	r7, #12
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	20000004 	.word	0x20000004
 8005728:	00155cc0 	.word	0x00155cc0

0800572c <FreqO_MapEncoderPositionCoarse>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionCoarse(uint16_t pEncValue)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	4603      	mov	r3, r0
 8005734:	80fb      	strh	r3, [r7, #6]

	uint32_t tmpFreqIndex = freq_profile->index;
 8005736:	4b1b      	ldr	r3, [pc, #108]	; (80057a4 <FreqO_MapEncoderPositionCoarse+0x78>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	781b      	ldrb	r3, [r3, #0]
 800573c:	60fb      	str	r3, [r7, #12]
	if(pEncValue > freq_last_encoder_value)
 800573e:	4b1a      	ldr	r3, [pc, #104]	; (80057a8 <FreqO_MapEncoderPositionCoarse+0x7c>)
 8005740:	881b      	ldrh	r3, [r3, #0]
 8005742:	88fa      	ldrh	r2, [r7, #6]
 8005744:	429a      	cmp	r2, r3
 8005746:	d910      	bls.n	800576a <FreqO_MapEncoderPositionCoarse+0x3e>
	{
		tmpFreqIndex++;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	3301      	adds	r3, #1
 800574c:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = MAX_NUM_FREQ_PRESETS-1;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2b0d      	cmp	r3, #13
 8005752:	d901      	bls.n	8005758 <FreqO_MapEncoderPositionCoarse+0x2c>
 8005754:	230d      	movs	r3, #13
 8005756:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f000 f945 	bl	80059e8 <FreqO_GetProfileByIndex>
 800575e:	4603      	mov	r3, r0
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	4618      	mov	r0, r3
 8005764:	f000 f872 	bl	800584c <FreqO_ApplyProfile>
 8005768:	e014      	b.n	8005794 <FreqO_MapEncoderPositionCoarse+0x68>
	}
	else if (pEncValue < freq_last_encoder_value)
 800576a:	4b0f      	ldr	r3, [pc, #60]	; (80057a8 <FreqO_MapEncoderPositionCoarse+0x7c>)
 800576c:	881b      	ldrh	r3, [r3, #0]
 800576e:	88fa      	ldrh	r2, [r7, #6]
 8005770:	429a      	cmp	r2, r3
 8005772:	d20f      	bcs.n	8005794 <FreqO_MapEncoderPositionCoarse+0x68>
	{
		tmpFreqIndex--;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	3b01      	subs	r3, #1
 8005778:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2b0d      	cmp	r3, #13
 800577e:	d901      	bls.n	8005784 <FreqO_MapEncoderPositionCoarse+0x58>
 8005780:	2300      	movs	r3, #0
 8005782:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 8005784:	68f8      	ldr	r0, [r7, #12]
 8005786:	f000 f92f 	bl	80059e8 <FreqO_GetProfileByIndex>
 800578a:	4603      	mov	r3, r0
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	4618      	mov	r0, r3
 8005790:	f000 f85c 	bl	800584c <FreqO_ApplyProfile>
	}
	freq_last_encoder_value = pEncValue;
 8005794:	4a04      	ldr	r2, [pc, #16]	; (80057a8 <FreqO_MapEncoderPositionCoarse+0x7c>)
 8005796:	88fb      	ldrh	r3, [r7, #6]
 8005798:	8013      	strh	r3, [r2, #0]

}
 800579a:	bf00      	nop
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	2000011c 	.word	0x2000011c
 80057a8:	200020e2 	.word	0x200020e2

080057ac <FreqO_MapEncoderPositionFine>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionFine(uint16_t pEncValue)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	4603      	mov	r3, r0
 80057b4:	80fb      	strh	r3, [r7, #6]

//	uint32_t tmpFreqIndex = freq_profile->index;
	if(pEncValue > freq_last_encoder_value)
 80057b6:	4b0e      	ldr	r3, [pc, #56]	; (80057f0 <FreqO_MapEncoderPositionFine+0x44>)
 80057b8:	881b      	ldrh	r3, [r3, #0]
 80057ba:	88fa      	ldrh	r2, [r7, #6]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d904      	bls.n	80057ca <FreqO_MapEncoderPositionFine+0x1e>
	{
		OUTPUT_TIMER->ARR++;
 80057c0:	4b0c      	ldr	r3, [pc, #48]	; (80057f4 <FreqO_MapEncoderPositionFine+0x48>)
 80057c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057c4:	3201      	adds	r2, #1
 80057c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80057c8:	e008      	b.n	80057dc <FreqO_MapEncoderPositionFine+0x30>
//		tmpFreqIndex++;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = MAX_NUM_FREQ_PRESETS-1;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	else if (pEncValue < freq_last_encoder_value)
 80057ca:	4b09      	ldr	r3, [pc, #36]	; (80057f0 <FreqO_MapEncoderPositionFine+0x44>)
 80057cc:	881b      	ldrh	r3, [r3, #0]
 80057ce:	88fa      	ldrh	r2, [r7, #6]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d203      	bcs.n	80057dc <FreqO_MapEncoderPositionFine+0x30>
	{
		OUTPUT_TIMER->ARR--;
 80057d4:	4b07      	ldr	r3, [pc, #28]	; (80057f4 <FreqO_MapEncoderPositionFine+0x48>)
 80057d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057d8:	3a01      	subs	r2, #1
 80057da:	62da      	str	r2, [r3, #44]	; 0x2c
//		tmpFreqIndex--;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	freq_last_encoder_value = pEncValue;
 80057dc:	4a04      	ldr	r2, [pc, #16]	; (80057f0 <FreqO_MapEncoderPositionFine+0x44>)
 80057de:	88fb      	ldrh	r3, [r7, #6]
 80057e0:	8013      	strh	r3, [r2, #0]

}
 80057e2:	bf00      	nop
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	200020e2 	.word	0x200020e2
 80057f4:	40013400 	.word	0x40013400

080057f8 <FreqO_MapEncoderPositionToPrescaler>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionToPrescaler(uint16_t pEncValue)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	4603      	mov	r3, r0
 8005800:	80fb      	strh	r3, [r7, #6]

//	uint32_t tmpFreqIndex = freq_profile->index;
	if(pEncValue > freq_last_encoder_value)
 8005802:	4b10      	ldr	r3, [pc, #64]	; (8005844 <FreqO_MapEncoderPositionToPrescaler+0x4c>)
 8005804:	881b      	ldrh	r3, [r3, #0]
 8005806:	88fa      	ldrh	r2, [r7, #6]
 8005808:	429a      	cmp	r2, r3
 800580a:	d904      	bls.n	8005816 <FreqO_MapEncoderPositionToPrescaler+0x1e>
	{
		OUTPUT_TIMER->PSC++;
 800580c:	4b0e      	ldr	r3, [pc, #56]	; (8005848 <FreqO_MapEncoderPositionToPrescaler+0x50>)
 800580e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005810:	3201      	adds	r2, #1
 8005812:	629a      	str	r2, [r3, #40]	; 0x28
 8005814:	e00c      	b.n	8005830 <FreqO_MapEncoderPositionToPrescaler+0x38>

	}
	else if (pEncValue < freq_last_encoder_value)
 8005816:	4b0b      	ldr	r3, [pc, #44]	; (8005844 <FreqO_MapEncoderPositionToPrescaler+0x4c>)
 8005818:	881b      	ldrh	r3, [r3, #0]
 800581a:	88fa      	ldrh	r2, [r7, #6]
 800581c:	429a      	cmp	r2, r3
 800581e:	d207      	bcs.n	8005830 <FreqO_MapEncoderPositionToPrescaler+0x38>
	{
		if(OUTPUT_TIMER->PSC > 0)
 8005820:	4b09      	ldr	r3, [pc, #36]	; (8005848 <FreqO_MapEncoderPositionToPrescaler+0x50>)
 8005822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005824:	2b00      	cmp	r3, #0
 8005826:	d003      	beq.n	8005830 <FreqO_MapEncoderPositionToPrescaler+0x38>
			OUTPUT_TIMER->PSC--;
 8005828:	4b07      	ldr	r3, [pc, #28]	; (8005848 <FreqO_MapEncoderPositionToPrescaler+0x50>)
 800582a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800582c:	3a01      	subs	r2, #1
 800582e:	629a      	str	r2, [r3, #40]	; 0x28
//		tmpFreqIndex--;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	freq_last_encoder_value = pEncValue;
 8005830:	4a04      	ldr	r2, [pc, #16]	; (8005844 <FreqO_MapEncoderPositionToPrescaler+0x4c>)
 8005832:	88fb      	ldrh	r3, [r7, #6]
 8005834:	8013      	strh	r3, [r2, #0]

}
 8005836:	bf00      	nop
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	200020e2 	.word	0x200020e2
 8005848:	40013400 	.word	0x40013400

0800584c <FreqO_ApplyProfile>:
 *	@retval None
 *
 */

void FreqO_ApplyProfile(eFreqSettings_t pPresetEnum)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
//	DacTimeReg_t* tmpDT = DT_GetRegisterByEnum(pPresetEnum);
	FreqProfile_t* tmpFreqProfile = FreqO_FindFPresetObject(pPresetEnum);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f000 f899 	bl	800598c <FreqO_FindFPresetObject>
 800585a:	60f8      	str	r0, [r7, #12]
	if(tmpFreqProfile)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d024      	beq.n	80058ac <FreqO_ApplyProfile+0x60>
	{

		OUTPUT_TIMER->PSC = tmpFreqProfile->psc;
 8005862:	4a16      	ldr	r2, [pc, #88]	; (80058bc <FreqO_ApplyProfile+0x70>)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	6293      	str	r3, [r2, #40]	; 0x28
		OUTPUT_TIMER->ARR = tmpFreqProfile->arr;
 800586a:	4a14      	ldr	r2, [pc, #80]	; (80058bc <FreqO_ApplyProfile+0x70>)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	62d3      	str	r3, [r2, #44]	; 0x2c

		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005872:	2001      	movs	r0, #1
 8005874:	f001 f866 	bl	8006944 <SM_GetOutputChannel>
 8005878:	4603      	mov	r3, r0
 800587a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	72fb      	strb	r3, [r7, #11]
		if(tmpOut == PWM_FUNC_MODE)
 8005882:	7afb      	ldrb	r3, [r7, #11]
 8005884:	2b06      	cmp	r3, #6
 8005886:	d10d      	bne.n	80058a4 <FreqO_ApplyProfile+0x58>
		{
			// duty cycle of PWM require slower settings to get the
			// same frequency as normal output functions
			PWM_AUX_OUT_TIM->PSC = 256;
 8005888:	4b0d      	ldr	r3, [pc, #52]	; (80058c0 <FreqO_ApplyProfile+0x74>)
 800588a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800588e:	629a      	str	r2, [r3, #40]	; 0x28
			PWM_AUX_OUT_TIM->ARR = tmpFreqProfile->arr/2;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	4a0a      	ldr	r2, [pc, #40]	; (80058c0 <FreqO_ApplyProfile+0x74>)
 8005896:	085b      	lsrs	r3, r3, #1
 8005898:	62d3      	str	r3, [r2, #44]	; 0x2c
			PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 800589a:	4b09      	ldr	r3, [pc, #36]	; (80058c0 <FreqO_ApplyProfile+0x74>)
 800589c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589e:	4a08      	ldr	r2, [pc, #32]	; (80058c0 <FreqO_ApplyProfile+0x74>)
 80058a0:	085b      	lsrs	r3, r3, #1
 80058a2:	6353      	str	r3, [r2, #52]	; 0x34
		}

		freq_profile = tmpFreqProfile;
 80058a4:	4a07      	ldr	r2, [pc, #28]	; (80058c4 <FreqO_ApplyProfile+0x78>)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	6013      	str	r3, [r2, #0]
	}
	else
	{
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
	}
}
 80058aa:	e002      	b.n	80058b2 <FreqO_ApplyProfile+0x66>
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
 80058ac:	4806      	ldr	r0, [pc, #24]	; (80058c8 <FreqO_ApplyProfile+0x7c>)
 80058ae:	f7fb ffff 	bl	80018b0 <DM_SetErrorDebugMsg>
}
 80058b2:	bf00      	nop
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	40013400 	.word	0x40013400
 80058c0:	40000400 	.word	0x40000400
 80058c4:	2000011c 	.word	0x2000011c
 80058c8:	08015df8 	.word	0x08015df8

080058cc <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
	FreqO_MapEncoderPositionFine(SM_GetEncoderValue(ENCODER_NORMAL));
 80058d2:	2000      	movs	r0, #0
 80058d4:	f001 fab2 	bl	8006e3c <SM_GetEncoderValue>
 80058d8:	4603      	mov	r3, r0
 80058da:	4618      	mov	r0, r3
 80058dc:	f7ff ff66 	bl	80057ac <FreqO_MapEncoderPositionFine>


	eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 80058e0:	2001      	movs	r0, #1
 80058e2:	f001 f82f 	bl	8006944 <SM_GetOutputChannel>
 80058e6:	4603      	mov	r3, r0
 80058e8:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80058ec:	781b      	ldrb	r3, [r3, #0]
 80058ee:	71fb      	strb	r3, [r7, #7]
	if(tmpOut == PWM_FUNC_MODE)
 80058f0:	79fb      	ldrb	r3, [r7, #7]
 80058f2:	2b06      	cmp	r3, #6
 80058f4:	d110      	bne.n	8005918 <FreqO_AdjustFreq+0x4c>
	{
		// duty cycle of PWM require slower settings to get the
		// same frequency as normal output functions
		PWM_AUX_OUT_TIM->PSC = 256;
 80058f6:	4b0a      	ldr	r3, [pc, #40]	; (8005920 <FreqO_AdjustFreq+0x54>)
 80058f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80058fc:	629a      	str	r2, [r3, #40]	; 0x28
		PWM_AUX_OUT_TIM->ARR = SM_GetEncoderValue(ENCODER_NORMAL)/2;
 80058fe:	2000      	movs	r0, #0
 8005900:	f001 fa9c 	bl	8006e3c <SM_GetEncoderValue>
 8005904:	4603      	mov	r3, r0
 8005906:	085b      	lsrs	r3, r3, #1
 8005908:	b29a      	uxth	r2, r3
 800590a:	4b05      	ldr	r3, [pc, #20]	; (8005920 <FreqO_AdjustFreq+0x54>)
 800590c:	62da      	str	r2, [r3, #44]	; 0x2c
		PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 800590e:	4b04      	ldr	r3, [pc, #16]	; (8005920 <FreqO_AdjustFreq+0x54>)
 8005910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005912:	4a03      	ldr	r2, [pc, #12]	; (8005920 <FreqO_AdjustFreq+0x54>)
 8005914:	085b      	lsrs	r3, r3, #1
 8005916:	6353      	str	r3, [r2, #52]	; 0x34

	}
}
 8005918:	bf00      	nop
 800591a:	3708      	adds	r7, #8
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}
 8005920:	40000400 	.word	0x40000400

08005924 <FreqO_AdjustPrescaler>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustPrescaler()
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b082      	sub	sp, #8
 8005928:	af00      	add	r7, sp, #0
	FreqO_MapEncoderPositionToPrescaler(SM_GetEncoderValue(ENCODER_NORMAL));
 800592a:	2000      	movs	r0, #0
 800592c:	f001 fa86 	bl	8006e3c <SM_GetEncoderValue>
 8005930:	4603      	mov	r3, r0
 8005932:	4618      	mov	r0, r3
 8005934:	f7ff ff60 	bl	80057f8 <FreqO_MapEncoderPositionToPrescaler>

	// not sure about this code?!?!
	eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005938:	2001      	movs	r0, #1
 800593a:	f001 f803 	bl	8006944 <SM_GetOutputChannel>
 800593e:	4603      	mov	r3, r0
 8005940:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	71fb      	strb	r3, [r7, #7]
	if(tmpOut == PWM_FUNC_MODE)
 8005948:	79fb      	ldrb	r3, [r7, #7]
 800594a:	2b06      	cmp	r3, #6
 800594c:	d10c      	bne.n	8005968 <FreqO_AdjustPrescaler+0x44>
	{
		// duty cycle of PWM require slower settings to get the
		// same frequency as normal output functions
		//PWM_AUX_OUT_TIM->PSC = 256;
		PWM_AUX_OUT_TIM->ARR = SM_GetEncoderValue(ENCODER_NORMAL)/2;
 800594e:	2000      	movs	r0, #0
 8005950:	f001 fa74 	bl	8006e3c <SM_GetEncoderValue>
 8005954:	4603      	mov	r3, r0
 8005956:	085b      	lsrs	r3, r3, #1
 8005958:	b29a      	uxth	r2, r3
 800595a:	4b05      	ldr	r3, [pc, #20]	; (8005970 <FreqO_AdjustPrescaler+0x4c>)
 800595c:	62da      	str	r2, [r3, #44]	; 0x2c
		PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 800595e:	4b04      	ldr	r3, [pc, #16]	; (8005970 <FreqO_AdjustPrescaler+0x4c>)
 8005960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005962:	4a03      	ldr	r2, [pc, #12]	; (8005970 <FreqO_AdjustPrescaler+0x4c>)
 8005964:	085b      	lsrs	r3, r3, #1
 8005966:	6353      	str	r3, [r2, #52]	; 0x34

	}
}
 8005968:	bf00      	nop
 800596a:	3708      	adds	r7, #8
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	40000400 	.word	0x40000400

08005974 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 8005974:	b480      	push	{r7}
 8005976:	af00      	add	r7, sp, #0
	return freq_profile;
 8005978:	4b03      	ldr	r3, [pc, #12]	; (8005988 <FreqO_GetFPresetObject+0x14>)
 800597a:	681b      	ldr	r3, [r3, #0]
}
 800597c:	4618      	mov	r0, r3
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop
 8005988:	2000011c 	.word	0x2000011c

0800598c <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005994:	2300      	movs	r3, #0
 8005996:	60fb      	str	r3, [r7, #12]
 8005998:	e016      	b.n	80059c8 <FreqO_FindFPresetObject+0x3c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 800599a:	4911      	ldr	r1, [pc, #68]	; (80059e0 <FreqO_FindFPresetObject+0x54>)
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	4613      	mov	r3, r2
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	4413      	add	r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	440b      	add	r3, r1
 80059a8:	3304      	adds	r3, #4
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d107      	bne.n	80059c2 <FreqO_FindFPresetObject+0x36>
		{
			return &theFreqProfiles[i];
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	4613      	mov	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4413      	add	r3, r2
 80059ba:	009b      	lsls	r3, r3, #2
 80059bc:	4a08      	ldr	r2, [pc, #32]	; (80059e0 <FreqO_FindFPresetObject+0x54>)
 80059be:	4413      	add	r3, r2
 80059c0:	e009      	b.n	80059d6 <FreqO_FindFPresetObject+0x4a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	3301      	adds	r3, #1
 80059c6:	60fb      	str	r3, [r7, #12]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2b0d      	cmp	r3, #13
 80059cc:	dde5      	ble.n	800599a <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 80059ce:	4805      	ldr	r0, [pc, #20]	; (80059e4 <FreqO_FindFPresetObject+0x58>)
 80059d0:	f7fb ff6e 	bl	80018b0 <DM_SetErrorDebugMsg>
	return 0;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3710      	adds	r7, #16
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	20000004 	.word	0x20000004
 80059e4:	08015e20 	.word	0x08015e20

080059e8 <FreqO_GetProfileByIndex>:
 *	@param pIndex
 *	@retval pointer to FreqProfile_t object
 *
 */
FreqProfile_t* FreqO_GetProfileByIndex(uint32_t pIndex)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
	return &theFreqProfiles[pIndex];
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	4613      	mov	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	4413      	add	r3, r2
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	4a04      	ldr	r2, [pc, #16]	; (8005a0c <FreqO_GetProfileByIndex+0x24>)
 80059fc:	4413      	add	r3, r2
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	20000004 	.word	0x20000004

08005a10 <FreqO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ResetLastEncoderValue()
{
 8005a10:	b480      	push	{r7}
 8005a12:	af00      	add	r7, sp, #0
	freq_last_encoder_value = 0;
 8005a14:	4b03      	ldr	r3, [pc, #12]	; (8005a24 <FreqO_ResetLastEncoderValue+0x14>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	801a      	strh	r2, [r3, #0]
}
 8005a1a:	bf00      	nop
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr
 8005a24:	200020e2 	.word	0x200020e2

08005a28 <FS_SetSweepModeDown>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeDown()
{
 8005a28:	b480      	push	{r7}
 8005a2a:	af00      	add	r7, sp, #0
	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8005a2c:	4b10      	ldr	r3, [pc, #64]	; (8005a70 <FS_SetSweepModeDown+0x48>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a0f      	ldr	r2, [pc, #60]	; (8005a70 <FS_SetSweepModeDown+0x48>)
 8005a32:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005a36:	6013      	str	r3, [r2, #0]

	// 0: Counter used as upcounter
	SWEEP_TIMER->CR1 |= (TIM_CR1_DIR);
 8005a38:	4b0d      	ldr	r3, [pc, #52]	; (8005a70 <FS_SetSweepModeDown+0x48>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a0c      	ldr	r2, [pc, #48]	; (8005a70 <FS_SetSweepModeDown+0x48>)
 8005a3e:	f043 0310 	orr.w	r3, r3, #16
 8005a42:	6013      	str	r3, [r2, #0]

	sweep_lower_bounds_shortest_output_arr  = OUTPUT_TIMER->ARR;
 8005a44:	4b0b      	ldr	r3, [pc, #44]	; (8005a74 <FS_SetSweepModeDown+0x4c>)
 8005a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a48:	ee07 3a90 	vmov	s15, r3
 8005a4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a50:	4b09      	ldr	r3, [pc, #36]	; (8005a78 <FS_SetSweepModeDown+0x50>)
 8005a52:	edc3 7a00 	vstr	s15, [r3]
	sweep_upper_bounds_longest_output_arr  = MAX_OUTPUT_ARR;
 8005a56:	4b09      	ldr	r3, [pc, #36]	; (8005a7c <FS_SetSweepModeDown+0x54>)
 8005a58:	4a09      	ldr	r2, [pc, #36]	; (8005a80 <FS_SetSweepModeDown+0x58>)
 8005a5a:	601a      	str	r2, [r3, #0]
	ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8005a5c:	4b09      	ldr	r3, [pc, #36]	; (8005a84 <FS_SetSweepModeDown+0x5c>)
 8005a5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a62:	625a      	str	r2, [r3, #36]	; 0x24

}
 8005a64:	bf00      	nop
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	40000c00 	.word	0x40000c00
 8005a74:	40013400 	.word	0x40013400
 8005a78:	20000120 	.word	0x20000120
 8005a7c:	20000124 	.word	0x20000124
 8005a80:	477fff00 	.word	0x477fff00
 8005a84:	40012c00 	.word	0x40012c00

08005a88 <FS_SetSweepModeUp>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeUp()
{
 8005a88:	b480      	push	{r7}
 8005a8a:	af00      	add	r7, sp, #0

	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8005a8c:	4b0e      	ldr	r3, [pc, #56]	; (8005ac8 <FS_SetSweepModeUp+0x40>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a0d      	ldr	r2, [pc, #52]	; (8005ac8 <FS_SetSweepModeUp+0x40>)
 8005a92:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005a96:	6013      	str	r3, [r2, #0]

	// 1: Counter used as downcounter
	SWEEP_TIMER->CR1 &= ~(TIM_CR1_DIR);
 8005a98:	4b0b      	ldr	r3, [pc, #44]	; (8005ac8 <FS_SetSweepModeUp+0x40>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a0a      	ldr	r2, [pc, #40]	; (8005ac8 <FS_SetSweepModeUp+0x40>)
 8005a9e:	f023 0310 	bic.w	r3, r3, #16
 8005aa2:	6013      	str	r3, [r2, #0]

	sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8005aa4:	4b09      	ldr	r3, [pc, #36]	; (8005acc <FS_SetSweepModeUp+0x44>)
 8005aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa8:	ee07 3a90 	vmov	s15, r3
 8005aac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ab0:	4b07      	ldr	r3, [pc, #28]	; (8005ad0 <FS_SetSweepModeUp+0x48>)
 8005ab2:	edc3 7a00 	vstr	s15, [r3]
	sweep_lower_bounds_shortest_output_arr  = MIN_OUTPUT_ARR;
 8005ab6:	4b07      	ldr	r3, [pc, #28]	; (8005ad4 <FS_SetSweepModeUp+0x4c>)
 8005ab8:	4a07      	ldr	r2, [pc, #28]	; (8005ad8 <FS_SetSweepModeUp+0x50>)
 8005aba:	601a      	str	r2, [r3, #0]


}
 8005abc:	bf00      	nop
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr
 8005ac6:	bf00      	nop
 8005ac8:	40000c00 	.word	0x40000c00
 8005acc:	40013400 	.word	0x40013400
 8005ad0:	20000124 	.word	0x20000124
 8005ad4:	20000120 	.word	0x20000120
 8005ad8:	41500000 	.word	0x41500000

08005adc <FS_SetEncoderControlMode>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetEncoderControlMode(eEncoderSweepFunctions pFunction)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	71fb      	strb	r3, [r7, #7]
	if(pFunction)
 8005ae6:	79fb      	ldrb	r3, [r7, #7]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d038      	beq.n	8005b5e <FS_SetEncoderControlMode+0x82>
	{
		//	ENCODER_SWEEP_LIMIT_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8005aec:	4a24      	ldr	r2, [pc, #144]	; (8005b80 <FS_SetEncoderControlMode+0xa4>)
 8005aee:	79fb      	ldrb	r3, [r7, #7]
 8005af0:	7013      	strb	r3, [r2, #0]
		ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 8005af2:	4b24      	ldr	r3, [pc, #144]	; (8005b84 <FS_SetEncoderControlMode+0xa8>)
 8005af4:	220d      	movs	r2, #13
 8005af6:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_OUTPUT_ARR;
 8005af8:	4b22      	ldr	r3, [pc, #136]	; (8005b84 <FS_SetEncoderControlMode+0xa8>)
 8005afa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005afe:	62da      	str	r2, [r3, #44]	; 0x2c

		switch(active_sweep_mode)
 8005b00:	4b21      	ldr	r3, [pc, #132]	; (8005b88 <FS_SetEncoderControlMode+0xac>)
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d002      	beq.n	8005b0e <FS_SetEncoderControlMode+0x32>
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d014      	beq.n	8005b36 <FS_SetEncoderControlMode+0x5a>
					// if encoder position is below the lower bounds set it above it
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
				break;
			default:
				break;
 8005b0c:	e031      	b.n	8005b72 <FS_SetEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8005b0e:	4b1d      	ldr	r3, [pc, #116]	; (8005b84 <FS_SetEncoderControlMode+0xa8>)
 8005b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b12:	ee07 3a90 	vmov	s15, r3
 8005b16:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005b1a:	4b1c      	ldr	r3, [pc, #112]	; (8005b8c <FS_SetEncoderControlMode+0xb0>)
 8005b1c:	edd3 7a00 	vldr	s15, [r3]
 8005b20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b28:	dc00      	bgt.n	8005b2c <FS_SetEncoderControlMode+0x50>
				break;
 8005b2a:	e022      	b.n	8005b72 <FS_SetEncoderControlMode+0x96>
						 ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8005b2c:	4b18      	ldr	r3, [pc, #96]	; (8005b90 <FS_SetEncoderControlMode+0xb4>)
 8005b2e:	4a15      	ldr	r2, [pc, #84]	; (8005b84 <FS_SetEncoderControlMode+0xa8>)
 8005b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b32:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8005b34:	e01d      	b.n	8005b72 <FS_SetEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 8005b36:	4b13      	ldr	r3, [pc, #76]	; (8005b84 <FS_SetEncoderControlMode+0xa8>)
 8005b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b3a:	ee07 3a90 	vmov	s15, r3
 8005b3e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005b42:	4b14      	ldr	r3, [pc, #80]	; (8005b94 <FS_SetEncoderControlMode+0xb8>)
 8005b44:	edd3 7a00 	vldr	s15, [r3]
 8005b48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b50:	d400      	bmi.n	8005b54 <FS_SetEncoderControlMode+0x78>
				break;
 8005b52:	e00e      	b.n	8005b72 <FS_SetEncoderControlMode+0x96>
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8005b54:	4b0e      	ldr	r3, [pc, #56]	; (8005b90 <FS_SetEncoderControlMode+0xb4>)
 8005b56:	4a0b      	ldr	r2, [pc, #44]	; (8005b84 <FS_SetEncoderControlMode+0xa8>)
 8005b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b5a:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8005b5c:	e009      	b.n	8005b72 <FS_SetEncoderControlMode+0x96>
		// switch(active_sweep_mode)
	}
	else
	{
		// ENCODER_SWEEP_SPEED_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8005b5e:	4a08      	ldr	r2, [pc, #32]	; (8005b80 <FS_SetEncoderControlMode+0xa4>)
 8005b60:	79fb      	ldrb	r3, [r7, #7]
 8005b62:	7013      	strb	r3, [r2, #0]
		// encoder start value
		ENCODER_TIMER->CNT = 1;
 8005b64:	4b07      	ldr	r3, [pc, #28]	; (8005b84 <FS_SetEncoderControlMode+0xa8>)
 8005b66:	2201      	movs	r2, #1
 8005b68:	625a      	str	r2, [r3, #36]	; 0x24
		// encoder limit for default (set speed)
		ENCODER_TIMER->ARR = 1600;
 8005b6a:	4b06      	ldr	r3, [pc, #24]	; (8005b84 <FS_SetEncoderControlMode+0xa8>)
 8005b6c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8005b70:	62da      	str	r2, [r3, #44]	; 0x2c
	}

}
 8005b72:	bf00      	nop
 8005b74:	370c      	adds	r7, #12
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	200020d4 	.word	0x200020d4
 8005b84:	40012c00 	.word	0x40012c00
 8005b88:	200020d3 	.word	0x200020d3
 8005b8c:	20000124 	.word	0x20000124
 8005b90:	40013400 	.word	0x40013400
 8005b94:	20000120 	.word	0x20000120

08005b98 <FS_SetSweepTimerAutoReloadForEncoderControl>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepTimerAutoReloadForEncoderControl(eEncoderSweepFunctions pFunction)
{
 8005b98:	b590      	push	{r4, r7, lr}
 8005b9a:	b085      	sub	sp, #20
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	71fb      	strb	r3, [r7, #7]
	uint32_t next_sweep_tim_arr;

	if(pFunction)
 8005ba2:	79fb      	ldrb	r3, [r7, #7]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d122      	bne.n	8005bee <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>

	}
	else
	{
		// get logarithmic curve to speed up turns at low end
		next_sweep_tim_arr = MIN_SWEEP_ARR + (pow(ENCODER_TIMER->CNT, 3));
 8005ba8:	4b17      	ldr	r3, [pc, #92]	; (8005c08 <FS_SetSweepTimerAutoReloadForEncoderControl+0x70>)
 8005baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bac:	4618      	mov	r0, r3
 8005bae:	f7fa fcd1 	bl	8000554 <__aeabi_ui2d>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	460c      	mov	r4, r1
 8005bb6:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8005bf8 <FS_SetSweepTimerAutoReloadForEncoderControl+0x60>
 8005bba:	ec44 3b10 	vmov	d0, r3, r4
 8005bbe:	f00e fb5f 	bl	8014280 <pow>
 8005bc2:	ec51 0b10 	vmov	r0, r1, d0
 8005bc6:	a30e      	add	r3, pc, #56	; (adr r3, 8005c00 <FS_SetSweepTimerAutoReloadForEncoderControl+0x68>)
 8005bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bcc:	f7fa fb86 	bl	80002dc <__adddf3>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	460c      	mov	r4, r1
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	4621      	mov	r1, r4
 8005bd8:	f7fb f80e 	bl	8000bf8 <__aeabi_d2uiz>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	60fb      	str	r3, [r7, #12]

		if(next_sweep_tim_arr < 0xFFFFFFFF)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005be6:	d002      	beq.n	8005bee <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>
		{
			SWEEP_TIMER->ARR = next_sweep_tim_arr;
 8005be8:	4a08      	ldr	r2, [pc, #32]	; (8005c0c <FS_SetSweepTimerAutoReloadForEncoderControl+0x74>)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	62d3      	str	r3, [r2, #44]	; 0x2c

		}
	}
}
 8005bee:	bf00      	nop
 8005bf0:	3714      	adds	r7, #20
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd90      	pop	{r4, r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	00000000 	.word	0x00000000
 8005bfc:	40080000 	.word	0x40080000
 8005c00:	00000000 	.word	0x00000000
 8005c04:	40d06800 	.word	0x40d06800
 8005c08:	40012c00 	.word	0x40012c00
 8005c0c:	40000c00 	.word	0x40000c00

08005c10 <FS_GetCalculatedSweepFrequencyInHertz>:
 *	@param None
 *	@retval None
 *
 */
float FS_GetCalculatedSweepFrequencyInHertz()
{
 8005c10:	b480      	push	{r7}
 8005c12:	af00      	add	r7, sp, #0
	if(SWEEP_TIMER->PSC == 0)
 8005c14:	4b13      	ldr	r3, [pc, #76]	; (8005c64 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d10a      	bne.n	8005c32 <FS_GetCalculatedSweepFrequencyInHertz+0x22>
	{
		return (float)SM_MCLK / ((float)1 * (float)SWEEP_TIMER->ARR);
 8005c1c:	4b11      	ldr	r3, [pc, #68]	; (8005c64 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c20:	ee07 3a90 	vmov	s15, r3
 8005c24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005c28:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8005c68 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 8005c2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c30:	e011      	b.n	8005c56 <FS_GetCalculatedSweepFrequencyInHertz+0x46>
	}
	else
	{
		return (float)SM_MCLK / ((float)SWEEP_TIMER->PSC * (float)SWEEP_TIMER->ARR);
 8005c32:	4b0c      	ldr	r3, [pc, #48]	; (8005c64 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c36:	ee07 3a90 	vmov	s15, r3
 8005c3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005c3e:	4b09      	ldr	r3, [pc, #36]	; (8005c64 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c42:	ee07 3a90 	vmov	s15, r3
 8005c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c4e:	eddf 6a06 	vldr	s13, [pc, #24]	; 8005c68 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 8005c52:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}

}
 8005c56:	eeb0 0a67 	vmov.f32	s0, s15
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	40000c00 	.word	0x40000c00
 8005c68:	4d2037a0 	.word	0x4d2037a0

08005c6c <FuncO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ResetLastEncoderValue()
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
	func_last_encoder_value = 0;
 8005c70:	4b03      	ldr	r3, [pc, #12]	; (8005c80 <FuncO_ResetLastEncoderValue+0x14>)
 8005c72:	2200      	movs	r2, #0
 8005c74:	801a      	strh	r2, [r3, #0]
}
 8005c76:	bf00      	nop
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr
 8005c80:	2000210e 	.word	0x2000210e

08005c84 <FuncO_MapEncoderPositionToSignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 8005c8e:	2000      	movs	r0, #0
 8005c90:	f000 fe58 	bl	8006944 <SM_GetOutputChannel>
 8005c94:	4603      	mov	r3, r0
 8005c96:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 8005c9e:	4b15      	ldr	r3, [pc, #84]	; (8005cf4 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005ca0:	881b      	ldrh	r3, [r3, #0]
 8005ca2:	88fa      	ldrh	r2, [r7, #6]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d90c      	bls.n	8005cc2 <FuncO_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpFunc++;
 8005ca8:	7bfb      	ldrb	r3, [r7, #15]
 8005caa:	3301      	adds	r3, #1
 8005cac:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-2) tmpFunc = IMPULSE_FUNC_MODE;
 8005cae:	7bfb      	ldrb	r3, [r7, #15]
 8005cb0:	2b05      	cmp	r3, #5
 8005cb2:	d901      	bls.n	8005cb8 <FuncO_MapEncoderPositionToSignalOutput+0x34>
 8005cb4:	2305      	movs	r3, #5
 8005cb6:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 8005cb8:	7bfb      	ldrb	r3, [r7, #15]
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f000 f856 	bl	8005d6c <FuncO_ApplyProfileToSignal>
 8005cc0:	e010      	b.n	8005ce4 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 8005cc2:	4b0c      	ldr	r3, [pc, #48]	; (8005cf4 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005cc4:	881b      	ldrh	r3, [r3, #0]
 8005cc6:	88fa      	ldrh	r2, [r7, #6]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d20b      	bcs.n	8005ce4 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpFunc--;
 8005ccc:	7bfb      	ldrb	r3, [r7, #15]
 8005cce:	3b01      	subs	r3, #1
 8005cd0:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 8005cd2:	7bfb      	ldrb	r3, [r7, #15]
 8005cd4:	2b06      	cmp	r3, #6
 8005cd6:	d901      	bls.n	8005cdc <FuncO_MapEncoderPositionToSignalOutput+0x58>
 8005cd8:	2300      	movs	r3, #0
 8005cda:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 8005cdc:	7bfb      	ldrb	r3, [r7, #15]
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f000 f844 	bl	8005d6c <FuncO_ApplyProfileToSignal>
	}
	func_last_encoder_value = pEncoderValue;
 8005ce4:	4a03      	ldr	r2, [pc, #12]	; (8005cf4 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005ce6:	88fb      	ldrh	r3, [r7, #6]
 8005ce8:	8013      	strh	r3, [r2, #0]
}
 8005cea:	bf00      	nop
 8005cec:	3710      	adds	r7, #16
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	2000210e 	.word	0x2000210e

08005cf8 <FuncO_MapEncoderPositionToAuxOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	4603      	mov	r3, r0
 8005d00:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005d02:	2001      	movs	r0, #1
 8005d04:	f000 fe1e 	bl	8006944 <SM_GetOutputChannel>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005d0e:	781b      	ldrb	r3, [r3, #0]
 8005d10:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 8005d12:	4b15      	ldr	r3, [pc, #84]	; (8005d68 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 8005d14:	881b      	ldrh	r3, [r3, #0]
 8005d16:	88fa      	ldrh	r2, [r7, #6]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d90c      	bls.n	8005d36 <FuncO_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpFunc++;
 8005d1c:	7bfb      	ldrb	r3, [r7, #15]
 8005d1e:	3301      	adds	r3, #1
 8005d20:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 8005d22:	7bfb      	ldrb	r3, [r7, #15]
 8005d24:	2b06      	cmp	r3, #6
 8005d26:	d901      	bls.n	8005d2c <FuncO_MapEncoderPositionToAuxOutput+0x34>
 8005d28:	2306      	movs	r3, #6
 8005d2a:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 8005d2c:	7bfb      	ldrb	r3, [r7, #15]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f000 f87a 	bl	8005e28 <FuncO_ApplyProfileToAux>
 8005d34:	e010      	b.n	8005d58 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 8005d36:	4b0c      	ldr	r3, [pc, #48]	; (8005d68 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 8005d38:	881b      	ldrh	r3, [r3, #0]
 8005d3a:	88fa      	ldrh	r2, [r7, #6]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d20b      	bcs.n	8005d58 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpFunc--;
 8005d40:	7bfb      	ldrb	r3, [r7, #15]
 8005d42:	3b01      	subs	r3, #1
 8005d44:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 8005d46:	7bfb      	ldrb	r3, [r7, #15]
 8005d48:	2b06      	cmp	r3, #6
 8005d4a:	d901      	bls.n	8005d50 <FuncO_MapEncoderPositionToAuxOutput+0x58>
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 8005d50:	7bfb      	ldrb	r3, [r7, #15]
 8005d52:	4618      	mov	r0, r3
 8005d54:	f000 f868 	bl	8005e28 <FuncO_ApplyProfileToAux>
//		if(tmpFunc == SINE_FUNC_MODE)
//			ENCODER_TIMER->CNT = 20;
	}
	func_last_encoder_value = pEncoderValue;
 8005d58:	4a03      	ldr	r2, [pc, #12]	; (8005d68 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 8005d5a:	88fb      	ldrh	r3, [r7, #6]
 8005d5c:	8013      	strh	r3, [r2, #0]
}
 8005d5e:	bf00      	nop
 8005d60:	3710      	adds	r7, #16
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	2000210e 	.word	0x2000210e

08005d6c <FuncO_ApplyProfileToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToSignal(eOutput_mode pPresetEnum)
{
 8005d6c:	b590      	push	{r4, r7, lr}
 8005d6e:	b087      	sub	sp, #28
 8005d70:	af02      	add	r7, sp, #8
 8005d72:	4603      	mov	r3, r0
 8005d74:	71fb      	strb	r3, [r7, #7]

		// set the next function output
		SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 8005d76:	79fc      	ldrb	r4, [r7, #7]
 8005d78:	2000      	movs	r0, #0
 8005d7a:	f000 fde3 	bl	8006944 <SM_GetOutputChannel>
 8005d7e:	4601      	mov	r1, r0
 8005d80:	00e3      	lsls	r3, r4, #3
 8005d82:	4a24      	ldr	r2, [pc, #144]	; (8005e14 <FuncO_ApplyProfileToSignal+0xa8>)
 8005d84:	4413      	add	r3, r2
 8005d86:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


		// copy the lookup table for the next output function in to SignalChannel object
		printf("SM_GetOutputChannel\n");
 8005d8a:	4823      	ldr	r0, [pc, #140]	; (8005e18 <FuncO_ApplyProfileToSignal+0xac>)
 8005d8c:	f00c f960 	bl	8012050 <puts>
		SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005d90:	79fc      	ldrb	r4, [r7, #7]
 8005d92:	2000      	movs	r0, #0
 8005d94:	f000 fdd6 	bl	8006944 <SM_GetOutputChannel>
 8005d98:	4601      	mov	r1, r0
 8005d9a:	4a1e      	ldr	r2, [pc, #120]	; (8005e14 <FuncO_ApplyProfileToSignal+0xa8>)
 8005d9c:	00e3      	lsls	r3, r4, #3
 8005d9e:	4413      	add	r3, r2
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	604b      	str	r3, [r1, #4]

		// set preset for PGA gain and dsp amplitude adjustment
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8005da4:	2000      	movs	r0, #0
 8005da6:	f000 fdcd 	bl	8006944 <SM_GetOutputChannel>
 8005daa:	4603      	mov	r3, r0
 8005dac:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(eTmpVppPreset);
 8005db4:	7bfb      	ldrb	r3, [r7, #15]
 8005db6:	4618      	mov	r0, r3
 8005db8:	f001 f8fa 	bl	8006fb0 <VPP_ApplyProfileToSignal>

		// pause timer to reAux both outputs
		//OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
		HAL_TIM_Base_Stop(&htim8);
 8005dbc:	4817      	ldr	r0, [pc, #92]	; (8005e1c <FuncO_ApplyProfileToSignal+0xb0>)
 8005dbe:	f007 fd1b 	bl	800d7f8 <HAL_TIM_Base_Stop>

		// restart the DAC with the new data
		HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005dc2:	2100      	movs	r1, #0
 8005dc4:	4816      	ldr	r0, [pc, #88]	; (8005e20 <FuncO_ApplyProfileToSignal+0xb4>)
 8005dc6:	f005 fb71 	bl	800b4ac <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005dca:	2000      	movs	r0, #0
 8005dcc:	f000 fdba 	bl	8006944 <SM_GetOutputChannel>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	f103 0208 	add.w	r2, r3, #8
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	9300      	str	r3, [sp, #0]
 8005dda:	2378      	movs	r3, #120	; 0x78
 8005ddc:	2100      	movs	r1, #0
 8005dde:	4810      	ldr	r0, [pc, #64]	; (8005e20 <FuncO_ApplyProfileToSignal+0xb4>)
 8005de0:	f005 faa2 	bl	800b328 <HAL_DAC_Start_DMA>

		// restart the the other DAC
		HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005de4:	2100      	movs	r1, #0
 8005de6:	480f      	ldr	r0, [pc, #60]	; (8005e24 <FuncO_ApplyProfileToSignal+0xb8>)
 8005de8:	f005 fb60 	bl	800b4ac <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005dec:	2001      	movs	r0, #1
 8005dee:	f000 fda9 	bl	8006944 <SM_GetOutputChannel>
 8005df2:	4603      	mov	r3, r0
 8005df4:	f103 0208 	add.w	r2, r3, #8
 8005df8:	2300      	movs	r3, #0
 8005dfa:	9300      	str	r3, [sp, #0]
 8005dfc:	2378      	movs	r3, #120	; 0x78
 8005dfe:	2100      	movs	r1, #0
 8005e00:	4808      	ldr	r0, [pc, #32]	; (8005e24 <FuncO_ApplyProfileToSignal+0xb8>)
 8005e02:	f005 fa91 	bl	800b328 <HAL_DAC_Start_DMA>

		// resume timer to reAux both outputs
		HAL_TIM_Base_Start(&htim8);
 8005e06:	4805      	ldr	r0, [pc, #20]	; (8005e1c <FuncO_ApplyProfileToSignal+0xb0>)
 8005e08:	f007 fcc8 	bl	800d79c <HAL_TIM_Base_Start>
		//OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);



}
 8005e0c:	bf00      	nop
 8005e0e:	3714      	adds	r7, #20
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd90      	pop	{r4, r7, pc}
 8005e14:	20000128 	.word	0x20000128
 8005e18:	08015e50 	.word	0x08015e50
 8005e1c:	20002a64 	.word	0x20002a64
 8005e20:	2000292c 	.word	0x2000292c
 8005e24:	20002918 	.word	0x20002918

08005e28 <FuncO_ApplyProfileToAux>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToAux(eOutput_mode pPresetEnum)
{
 8005e28:	b590      	push	{r4, r7, lr}
 8005e2a:	b087      	sub	sp, #28
 8005e2c:	af02      	add	r7, sp, #8
 8005e2e:	4603      	mov	r3, r0
 8005e30:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef res;

	// set the next output function
	SM_GetOutputChannel(AUX_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 8005e32:	79fc      	ldrb	r4, [r7, #7]
 8005e34:	2001      	movs	r0, #1
 8005e36:	f000 fd85 	bl	8006944 <SM_GetOutputChannel>
 8005e3a:	4601      	mov	r1, r0
 8005e3c:	00e3      	lsls	r3, r4, #3
 8005e3e:	4a96      	ldr	r2, [pc, #600]	; (8006098 <FuncO_ApplyProfileToAux+0x270>)
 8005e40:	4413      	add	r3, r2
 8005e42:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


	if(pPresetEnum == PWM_FUNC_MODE)
 8005e46:	79fb      	ldrb	r3, [r7, #7]
 8005e48:	2b06      	cmp	r3, #6
 8005e4a:	d10a      	bne.n	8005e62 <FuncO_ApplyProfileToAux+0x3a>
	{
		printf("FuncO_ApplyProfileToAux PWM_FUNC_MODE\n");
 8005e4c:	4893      	ldr	r0, [pc, #588]	; (800609c <FuncO_ApplyProfileToAux+0x274>)
 8005e4e:	f00c f8ff 	bl	8012050 <puts>
		// switch output signal from DAC to PWM

		SM_DisableDacToAux();
 8005e52:	f000 ffdf 	bl	8006e14 <SM_DisableDacToAux>
		SM_EnablePwmToAux();
 8005e56:	f000 fd8b 	bl	8006970 <SM_EnablePwmToAux>

		last_output_mode_was_pwm = 1;
 8005e5a:	4b91      	ldr	r3, [pc, #580]	; (80060a0 <FuncO_ApplyProfileToAux+0x278>)
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	701a      	strb	r2, [r3, #0]
		res = HAL_TIM_Base_Start(&htim8);
		printf("Result:%u\n",res);
		//OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
	}

}
 8005e60:	e115      	b.n	800608e <FuncO_ApplyProfileToAux+0x266>
	else if(last_output_mode_was_pwm)
 8005e62:	4b8f      	ldr	r3, [pc, #572]	; (80060a0 <FuncO_ApplyProfileToAux+0x278>)
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f000 808e 	beq.w	8005f88 <FuncO_ApplyProfileToAux+0x160>
		printf("FuncO_ApplyProfileToAux NOT PWM_FUNC_MODE\n");
 8005e6c:	488d      	ldr	r0, [pc, #564]	; (80060a4 <FuncO_ApplyProfileToAux+0x27c>)
 8005e6e:	f00c f8ef 	bl	8012050 <puts>
		SM_DisablePwmToAux();
 8005e72:	f000 feb9 	bl	8006be8 <SM_DisablePwmToAux>
		SM_EnableDacToAux();
 8005e76:	f000 fef3 	bl	8006c60 <SM_EnableDacToAux>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005e7a:	488b      	ldr	r0, [pc, #556]	; (80060a8 <FuncO_ApplyProfileToAux+0x280>)
 8005e7c:	f00c f8e8 	bl	8012050 <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005e80:	79fc      	ldrb	r4, [r7, #7]
 8005e82:	2001      	movs	r0, #1
 8005e84:	f000 fd5e 	bl	8006944 <SM_GetOutputChannel>
 8005e88:	4601      	mov	r1, r0
 8005e8a:	4a83      	ldr	r2, [pc, #524]	; (8006098 <FuncO_ApplyProfileToAux+0x270>)
 8005e8c:	00e3      	lsls	r3, r4, #3
 8005e8e:	4413      	add	r3, r2
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005e94:	4884      	ldr	r0, [pc, #528]	; (80060a8 <FuncO_ApplyProfileToAux+0x280>)
 8005e96:	f00c f8db 	bl	8012050 <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8005e9a:	2001      	movs	r0, #1
 8005e9c:	f000 fd52 	bl	8006944 <SM_GetOutputChannel>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	737b      	strb	r3, [r7, #13]
		printf("VPP_ApplyProfileToAux");
 8005eaa:	4880      	ldr	r0, [pc, #512]	; (80060ac <FuncO_ApplyProfileToAux+0x284>)
 8005eac:	f00c f85c 	bl	8011f68 <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 8005eb0:	7b7b      	ldrb	r3, [r7, #13]
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f001 f8aa 	bl	800700c <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim2)\n");
 8005eb8:	487d      	ldr	r0, [pc, #500]	; (80060b0 <FuncO_ApplyProfileToAux+0x288>)
 8005eba:	f00c f8c9 	bl	8012050 <puts>
		res = HAL_TIM_Base_Stop(&htim8);
 8005ebe:	487d      	ldr	r0, [pc, #500]	; (80060b4 <FuncO_ApplyProfileToAux+0x28c>)
 8005ec0:	f007 fc9a 	bl	800d7f8 <HAL_TIM_Base_Stop>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005ec8:	7bbb      	ldrb	r3, [r7, #14]
 8005eca:	4619      	mov	r1, r3
 8005ecc:	487a      	ldr	r0, [pc, #488]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 8005ece:	f00c f84b 	bl	8011f68 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005ed2:	487a      	ldr	r0, [pc, #488]	; (80060bc <FuncO_ApplyProfileToAux+0x294>)
 8005ed4:	f00c f8bc 	bl	8012050 <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005ed8:	2100      	movs	r1, #0
 8005eda:	4879      	ldr	r0, [pc, #484]	; (80060c0 <FuncO_ApplyProfileToAux+0x298>)
 8005edc:	f005 fae6 	bl	800b4ac <HAL_DAC_Stop_DMA>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005ee4:	7bbb      	ldrb	r3, [r7, #14]
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	4873      	ldr	r0, [pc, #460]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 8005eea:	f00c f83d 	bl	8011f68 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005eee:	4875      	ldr	r0, [pc, #468]	; (80060c4 <FuncO_ApplyProfileToAux+0x29c>)
 8005ef0:	f00c f8ae 	bl	8012050 <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005ef4:	2001      	movs	r0, #1
 8005ef6:	f000 fd25 	bl	8006944 <SM_GetOutputChannel>
 8005efa:	4603      	mov	r3, r0
 8005efc:	f103 0208 	add.w	r2, r3, #8
 8005f00:	2300      	movs	r3, #0
 8005f02:	9300      	str	r3, [sp, #0]
 8005f04:	2378      	movs	r3, #120	; 0x78
 8005f06:	2100      	movs	r1, #0
 8005f08:	486d      	ldr	r0, [pc, #436]	; (80060c0 <FuncO_ApplyProfileToAux+0x298>)
 8005f0a:	f005 fa0d 	bl	800b328 <HAL_DAC_Start_DMA>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005f12:	7bbb      	ldrb	r3, [r7, #14]
 8005f14:	4619      	mov	r1, r3
 8005f16:	4868      	ldr	r0, [pc, #416]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 8005f18:	f00c f826 	bl	8011f68 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005f1c:	486a      	ldr	r0, [pc, #424]	; (80060c8 <FuncO_ApplyProfileToAux+0x2a0>)
 8005f1e:	f00c f897 	bl	8012050 <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005f22:	2100      	movs	r1, #0
 8005f24:	4869      	ldr	r0, [pc, #420]	; (80060cc <FuncO_ApplyProfileToAux+0x2a4>)
 8005f26:	f005 fac1 	bl	800b4ac <HAL_DAC_Stop_DMA>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005f2e:	7bbb      	ldrb	r3, [r7, #14]
 8005f30:	4619      	mov	r1, r3
 8005f32:	4861      	ldr	r0, [pc, #388]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 8005f34:	f00c f818 	bl	8011f68 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005f38:	4865      	ldr	r0, [pc, #404]	; (80060d0 <FuncO_ApplyProfileToAux+0x2a8>)
 8005f3a:	f00c f889 	bl	8012050 <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005f3e:	2000      	movs	r0, #0
 8005f40:	f000 fd00 	bl	8006944 <SM_GetOutputChannel>
 8005f44:	4603      	mov	r3, r0
 8005f46:	f103 0208 	add.w	r2, r3, #8
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	9300      	str	r3, [sp, #0]
 8005f4e:	2378      	movs	r3, #120	; 0x78
 8005f50:	2100      	movs	r1, #0
 8005f52:	485e      	ldr	r0, [pc, #376]	; (80060cc <FuncO_ApplyProfileToAux+0x2a4>)
 8005f54:	f005 f9e8 	bl	800b328 <HAL_DAC_Start_DMA>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005f5c:	7bbb      	ldrb	r3, [r7, #14]
 8005f5e:	4619      	mov	r1, r3
 8005f60:	4855      	ldr	r0, [pc, #340]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 8005f62:	f00c f801 	bl	8011f68 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim2)\n");
 8005f66:	485b      	ldr	r0, [pc, #364]	; (80060d4 <FuncO_ApplyProfileToAux+0x2ac>)
 8005f68:	f00c f872 	bl	8012050 <puts>
		res = HAL_TIM_Base_Start(&htim8);
 8005f6c:	4851      	ldr	r0, [pc, #324]	; (80060b4 <FuncO_ApplyProfileToAux+0x28c>)
 8005f6e:	f007 fc15 	bl	800d79c <HAL_TIM_Base_Start>
 8005f72:	4603      	mov	r3, r0
 8005f74:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005f76:	7bbb      	ldrb	r3, [r7, #14]
 8005f78:	4619      	mov	r1, r3
 8005f7a:	484f      	ldr	r0, [pc, #316]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 8005f7c:	f00b fff4 	bl	8011f68 <iprintf>
		last_output_mode_was_pwm = 0;
 8005f80:	4b47      	ldr	r3, [pc, #284]	; (80060a0 <FuncO_ApplyProfileToAux+0x278>)
 8005f82:	2200      	movs	r2, #0
 8005f84:	701a      	strb	r2, [r3, #0]
}
 8005f86:	e082      	b.n	800608e <FuncO_ApplyProfileToAux+0x266>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005f88:	4847      	ldr	r0, [pc, #284]	; (80060a8 <FuncO_ApplyProfileToAux+0x280>)
 8005f8a:	f00c f861 	bl	8012050 <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005f8e:	79fc      	ldrb	r4, [r7, #7]
 8005f90:	2001      	movs	r0, #1
 8005f92:	f000 fcd7 	bl	8006944 <SM_GetOutputChannel>
 8005f96:	4601      	mov	r1, r0
 8005f98:	4a3f      	ldr	r2, [pc, #252]	; (8006098 <FuncO_ApplyProfileToAux+0x270>)
 8005f9a:	00e3      	lsls	r3, r4, #3
 8005f9c:	4413      	add	r3, r2
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005fa2:	4841      	ldr	r0, [pc, #260]	; (80060a8 <FuncO_ApplyProfileToAux+0x280>)
 8005fa4:	f00c f854 	bl	8012050 <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8005fa8:	2001      	movs	r0, #1
 8005faa:	f000 fccb 	bl	8006944 <SM_GetOutputChannel>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005fb4:	781b      	ldrb	r3, [r3, #0]
 8005fb6:	73fb      	strb	r3, [r7, #15]
		printf("VPP_ApplyProfileToAux");
 8005fb8:	483c      	ldr	r0, [pc, #240]	; (80060ac <FuncO_ApplyProfileToAux+0x284>)
 8005fba:	f00b ffd5 	bl	8011f68 <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f001 f823 	bl	800700c <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim2)\n");
 8005fc6:	483a      	ldr	r0, [pc, #232]	; (80060b0 <FuncO_ApplyProfileToAux+0x288>)
 8005fc8:	f00c f842 	bl	8012050 <puts>
		res = HAL_TIM_Base_Stop(&htim8);
 8005fcc:	4839      	ldr	r0, [pc, #228]	; (80060b4 <FuncO_ApplyProfileToAux+0x28c>)
 8005fce:	f007 fc13 	bl	800d7f8 <HAL_TIM_Base_Stop>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005fd6:	7bbb      	ldrb	r3, [r7, #14]
 8005fd8:	4619      	mov	r1, r3
 8005fda:	4837      	ldr	r0, [pc, #220]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 8005fdc:	f00b ffc4 	bl	8011f68 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005fe0:	4836      	ldr	r0, [pc, #216]	; (80060bc <FuncO_ApplyProfileToAux+0x294>)
 8005fe2:	f00c f835 	bl	8012050 <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	4835      	ldr	r0, [pc, #212]	; (80060c0 <FuncO_ApplyProfileToAux+0x298>)
 8005fea:	f005 fa5f 	bl	800b4ac <HAL_DAC_Stop_DMA>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005ff2:	7bbb      	ldrb	r3, [r7, #14]
 8005ff4:	4619      	mov	r1, r3
 8005ff6:	4830      	ldr	r0, [pc, #192]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 8005ff8:	f00b ffb6 	bl	8011f68 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005ffc:	4831      	ldr	r0, [pc, #196]	; (80060c4 <FuncO_ApplyProfileToAux+0x29c>)
 8005ffe:	f00c f827 	bl	8012050 <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8006002:	2001      	movs	r0, #1
 8006004:	f000 fc9e 	bl	8006944 <SM_GetOutputChannel>
 8006008:	4603      	mov	r3, r0
 800600a:	f103 0208 	add.w	r2, r3, #8
 800600e:	2300      	movs	r3, #0
 8006010:	9300      	str	r3, [sp, #0]
 8006012:	2378      	movs	r3, #120	; 0x78
 8006014:	2100      	movs	r1, #0
 8006016:	482a      	ldr	r0, [pc, #168]	; (80060c0 <FuncO_ApplyProfileToAux+0x298>)
 8006018:	f005 f986 	bl	800b328 <HAL_DAC_Start_DMA>
 800601c:	4603      	mov	r3, r0
 800601e:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8006020:	7bbb      	ldrb	r3, [r7, #14]
 8006022:	4619      	mov	r1, r3
 8006024:	4824      	ldr	r0, [pc, #144]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 8006026:	f00b ff9f 	bl	8011f68 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 800602a:	4827      	ldr	r0, [pc, #156]	; (80060c8 <FuncO_ApplyProfileToAux+0x2a0>)
 800602c:	f00c f810 	bl	8012050 <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8006030:	2100      	movs	r1, #0
 8006032:	4826      	ldr	r0, [pc, #152]	; (80060cc <FuncO_ApplyProfileToAux+0x2a4>)
 8006034:	f005 fa3a 	bl	800b4ac <HAL_DAC_Stop_DMA>
 8006038:	4603      	mov	r3, r0
 800603a:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 800603c:	7bbb      	ldrb	r3, [r7, #14]
 800603e:	4619      	mov	r1, r3
 8006040:	481d      	ldr	r0, [pc, #116]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 8006042:	f00b ff91 	bl	8011f68 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8006046:	4822      	ldr	r0, [pc, #136]	; (80060d0 <FuncO_ApplyProfileToAux+0x2a8>)
 8006048:	f00c f802 	bl	8012050 <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800604c:	2000      	movs	r0, #0
 800604e:	f000 fc79 	bl	8006944 <SM_GetOutputChannel>
 8006052:	4603      	mov	r3, r0
 8006054:	f103 0208 	add.w	r2, r3, #8
 8006058:	2300      	movs	r3, #0
 800605a:	9300      	str	r3, [sp, #0]
 800605c:	2378      	movs	r3, #120	; 0x78
 800605e:	2100      	movs	r1, #0
 8006060:	481a      	ldr	r0, [pc, #104]	; (80060cc <FuncO_ApplyProfileToAux+0x2a4>)
 8006062:	f005 f961 	bl	800b328 <HAL_DAC_Start_DMA>
 8006066:	4603      	mov	r3, r0
 8006068:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 800606a:	7bbb      	ldrb	r3, [r7, #14]
 800606c:	4619      	mov	r1, r3
 800606e:	4812      	ldr	r0, [pc, #72]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 8006070:	f00b ff7a 	bl	8011f68 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim2)\n");
 8006074:	4817      	ldr	r0, [pc, #92]	; (80060d4 <FuncO_ApplyProfileToAux+0x2ac>)
 8006076:	f00b ffeb 	bl	8012050 <puts>
		res = HAL_TIM_Base_Start(&htim8);
 800607a:	480e      	ldr	r0, [pc, #56]	; (80060b4 <FuncO_ApplyProfileToAux+0x28c>)
 800607c:	f007 fb8e 	bl	800d79c <HAL_TIM_Base_Start>
 8006080:	4603      	mov	r3, r0
 8006082:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8006084:	7bbb      	ldrb	r3, [r7, #14]
 8006086:	4619      	mov	r1, r3
 8006088:	480b      	ldr	r0, [pc, #44]	; (80060b8 <FuncO_ApplyProfileToAux+0x290>)
 800608a:	f00b ff6d 	bl	8011f68 <iprintf>
}
 800608e:	bf00      	nop
 8006090:	3714      	adds	r7, #20
 8006092:	46bd      	mov	sp, r7
 8006094:	bd90      	pop	{r4, r7, pc}
 8006096:	bf00      	nop
 8006098:	20000128 	.word	0x20000128
 800609c:	08015e64 	.word	0x08015e64
 80060a0:	2000210c 	.word	0x2000210c
 80060a4:	08015e8c 	.word	0x08015e8c
 80060a8:	08015eb8 	.word	0x08015eb8
 80060ac:	08015ee4 	.word	0x08015ee4
 80060b0:	08015efc 	.word	0x08015efc
 80060b4:	20002a64 	.word	0x20002a64
 80060b8:	08015f30 	.word	0x08015f30
 80060bc:	08015f3c 	.word	0x08015f3c
 80060c0:	20002918 	.word	0x20002918
 80060c4:	08015f80 	.word	0x08015f80
 80060c8:	08015fc4 	.word	0x08015fc4
 80060cc:	2000292c 	.word	0x2000292c
 80060d0:	08016008 	.word	0x08016008
 80060d4:	0801604c 	.word	0x0801604c

080060d8 <GO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void GO_ResetLastEncoderValue()
{
 80060d8:	b480      	push	{r7}
 80060da:	af00      	add	r7, sp, #0
	gain_last_encoder_value = 0;
 80060dc:	4b03      	ldr	r3, [pc, #12]	; (80060ec <GO_ResetLastEncoderValue+0x14>)
 80060de:	2200      	movs	r2, #0
 80060e0:	801a      	strh	r2, [r3, #0]
}
 80060e2:	bf00      	nop
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr
 80060ec:	20002110 	.word	0x20002110

080060f0 <GO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void GO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	4603      	mov	r3, r0
 80060f8:	80fb      	strh	r3, [r7, #6]
	eGainSettings_t temp_gain = SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile->gain;
 80060fa:	2000      	movs	r0, #0
 80060fc:	f000 fc22 	bl	8006944 <SM_GetOutputChannel>
 8006100:	4603      	mov	r3, r0
 8006102:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8006106:	781b      	ldrb	r3, [r3, #0]
 8006108:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > gain_last_encoder_value)
 800610a:	4b15      	ldr	r3, [pc, #84]	; (8006160 <GO_MapEncoderPositionToSignalOutput+0x70>)
 800610c:	881b      	ldrh	r3, [r3, #0]
 800610e:	88fa      	ldrh	r2, [r7, #6]
 8006110:	429a      	cmp	r2, r3
 8006112:	d90c      	bls.n	800612e <GO_MapEncoderPositionToSignalOutput+0x3e>
	{
		temp_gain++;
 8006114:	7bfb      	ldrb	r3, [r7, #15]
 8006116:	3301      	adds	r3, #1
 8006118:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = SEVEN_GAIN;
 800611a:	7bfb      	ldrb	r3, [r7, #15]
 800611c:	2b07      	cmp	r3, #7
 800611e:	d901      	bls.n	8006124 <GO_MapEncoderPositionToSignalOutput+0x34>
 8006120:	2307      	movs	r3, #7
 8006122:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 8006124:	7bfb      	ldrb	r3, [r7, #15]
 8006126:	4618      	mov	r0, r3
 8006128:	f000 f81c 	bl	8006164 <GO_ApplyPresetToSignal>
 800612c:	e010      	b.n	8006150 <GO_MapEncoderPositionToSignalOutput+0x60>

	}
	else if (pEncoderValue < gain_last_encoder_value)
 800612e:	4b0c      	ldr	r3, [pc, #48]	; (8006160 <GO_MapEncoderPositionToSignalOutput+0x70>)
 8006130:	881b      	ldrh	r3, [r3, #0]
 8006132:	88fa      	ldrh	r2, [r7, #6]
 8006134:	429a      	cmp	r2, r3
 8006136:	d20b      	bcs.n	8006150 <GO_MapEncoderPositionToSignalOutput+0x60>
	{
		temp_gain--;
 8006138:	7bfb      	ldrb	r3, [r7, #15]
 800613a:	3b01      	subs	r3, #1
 800613c:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = ZERO_GAIN;
 800613e:	7bfb      	ldrb	r3, [r7, #15]
 8006140:	2b07      	cmp	r3, #7
 8006142:	d901      	bls.n	8006148 <GO_MapEncoderPositionToSignalOutput+0x58>
 8006144:	2300      	movs	r3, #0
 8006146:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 8006148:	7bfb      	ldrb	r3, [r7, #15]
 800614a:	4618      	mov	r0, r3
 800614c:	f000 f80a 	bl	8006164 <GO_ApplyPresetToSignal>
	}
	gain_last_encoder_value = pEncoderValue;
 8006150:	4a03      	ldr	r2, [pc, #12]	; (8006160 <GO_MapEncoderPositionToSignalOutput+0x70>)
 8006152:	88fb      	ldrh	r3, [r7, #6]
 8006154:	8013      	strh	r3, [r2, #0]

	// artifically offset PWM signal above DC
	//BO_SetPwmSignalOffsetForGain(temp_gain);

}
 8006156:	bf00      	nop
 8006158:	3710      	adds	r7, #16
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop
 8006160:	20002110 	.word	0x20002110

08006164 <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 8006164:	b590      	push	{r4, r7, lr}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	4603      	mov	r3, r0
 800616c:	71fb      	strb	r3, [r7, #7]




	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 800616e:	79fc      	ldrb	r4, [r7, #7]
 8006170:	2000      	movs	r0, #0
 8006172:	f000 fbe7 	bl	8006944 <SM_GetOutputChannel>
 8006176:	4601      	mov	r1, r0
 8006178:	4623      	mov	r3, r4
 800617a:	005b      	lsls	r3, r3, #1
 800617c:	4423      	add	r3, r4
 800617e:	4a4f      	ldr	r2, [pc, #316]	; (80062bc <GO_ApplyPresetToSignal+0x158>)
 8006180:	4413      	add	r3, r2
 8006182:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 8006186:	79fb      	ldrb	r3, [r7, #7]
 8006188:	2b07      	cmp	r3, #7
 800618a:	f200 8093 	bhi.w	80062b4 <GO_ApplyPresetToSignal+0x150>
 800618e:	a201      	add	r2, pc, #4	; (adr r2, 8006194 <GO_ApplyPresetToSignal+0x30>)
 8006190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006194:	080061b5 	.word	0x080061b5
 8006198:	080061d5 	.word	0x080061d5
 800619c:	080061f5 	.word	0x080061f5
 80061a0:	08006215 	.word	0x08006215
 80061a4:	08006235 	.word	0x08006235
 80061a8:	08006255 	.word	0x08006255
 80061ac:	08006275 	.word	0x08006275
 80061b0:	08006295 	.word	0x08006295
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 80061b4:	2200      	movs	r2, #0
 80061b6:	2101      	movs	r1, #1
 80061b8:	4841      	ldr	r0, [pc, #260]	; (80062c0 <GO_ApplyPresetToSignal+0x15c>)
 80061ba:	f006 f9f5 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 80061be:	2200      	movs	r2, #0
 80061c0:	2120      	movs	r1, #32
 80061c2:	4840      	ldr	r0, [pc, #256]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 80061c4:	f006 f9f0 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 80061c8:	2200      	movs	r2, #0
 80061ca:	2110      	movs	r1, #16
 80061cc:	483d      	ldr	r0, [pc, #244]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 80061ce:	f006 f9eb 	bl	800c5a8 <HAL_GPIO_WritePin>
			break;
 80061d2:	e06f      	b.n	80062b4 <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 80061d4:	2201      	movs	r2, #1
 80061d6:	2101      	movs	r1, #1
 80061d8:	4839      	ldr	r0, [pc, #228]	; (80062c0 <GO_ApplyPresetToSignal+0x15c>)
 80061da:	f006 f9e5 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 80061de:	2200      	movs	r2, #0
 80061e0:	2120      	movs	r1, #32
 80061e2:	4838      	ldr	r0, [pc, #224]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 80061e4:	f006 f9e0 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 80061e8:	2200      	movs	r2, #0
 80061ea:	2110      	movs	r1, #16
 80061ec:	4835      	ldr	r0, [pc, #212]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 80061ee:	f006 f9db 	bl	800c5a8 <HAL_GPIO_WritePin>
			break;
 80061f2:	e05f      	b.n	80062b4 <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 80061f4:	2200      	movs	r2, #0
 80061f6:	2101      	movs	r1, #1
 80061f8:	4831      	ldr	r0, [pc, #196]	; (80062c0 <GO_ApplyPresetToSignal+0x15c>)
 80061fa:	f006 f9d5 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 80061fe:	2201      	movs	r2, #1
 8006200:	2120      	movs	r1, #32
 8006202:	4830      	ldr	r0, [pc, #192]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 8006204:	f006 f9d0 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8006208:	2200      	movs	r2, #0
 800620a:	2110      	movs	r1, #16
 800620c:	482d      	ldr	r0, [pc, #180]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 800620e:	f006 f9cb 	bl	800c5a8 <HAL_GPIO_WritePin>
			break;
 8006212:	e04f      	b.n	80062b4 <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8006214:	2201      	movs	r2, #1
 8006216:	2101      	movs	r1, #1
 8006218:	4829      	ldr	r0, [pc, #164]	; (80062c0 <GO_ApplyPresetToSignal+0x15c>)
 800621a:	f006 f9c5 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 800621e:	2201      	movs	r2, #1
 8006220:	2120      	movs	r1, #32
 8006222:	4828      	ldr	r0, [pc, #160]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 8006224:	f006 f9c0 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8006228:	2200      	movs	r2, #0
 800622a:	2110      	movs	r1, #16
 800622c:	4825      	ldr	r0, [pc, #148]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 800622e:	f006 f9bb 	bl	800c5a8 <HAL_GPIO_WritePin>
			break;
 8006232:	e03f      	b.n	80062b4 <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8006234:	2200      	movs	r2, #0
 8006236:	2101      	movs	r1, #1
 8006238:	4821      	ldr	r0, [pc, #132]	; (80062c0 <GO_ApplyPresetToSignal+0x15c>)
 800623a:	f006 f9b5 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 800623e:	2200      	movs	r2, #0
 8006240:	2120      	movs	r1, #32
 8006242:	4820      	ldr	r0, [pc, #128]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 8006244:	f006 f9b0 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8006248:	2201      	movs	r2, #1
 800624a:	2110      	movs	r1, #16
 800624c:	481d      	ldr	r0, [pc, #116]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 800624e:	f006 f9ab 	bl	800c5a8 <HAL_GPIO_WritePin>
			break;
 8006252:	e02f      	b.n	80062b4 <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8006254:	2201      	movs	r2, #1
 8006256:	2101      	movs	r1, #1
 8006258:	4819      	ldr	r0, [pc, #100]	; (80062c0 <GO_ApplyPresetToSignal+0x15c>)
 800625a:	f006 f9a5 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 800625e:	2200      	movs	r2, #0
 8006260:	2120      	movs	r1, #32
 8006262:	4818      	ldr	r0, [pc, #96]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 8006264:	f006 f9a0 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8006268:	2201      	movs	r2, #1
 800626a:	2110      	movs	r1, #16
 800626c:	4815      	ldr	r0, [pc, #84]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 800626e:	f006 f99b 	bl	800c5a8 <HAL_GPIO_WritePin>
			break;
 8006272:	e01f      	b.n	80062b4 <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8006274:	2200      	movs	r2, #0
 8006276:	2101      	movs	r1, #1
 8006278:	4811      	ldr	r0, [pc, #68]	; (80062c0 <GO_ApplyPresetToSignal+0x15c>)
 800627a:	f006 f995 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 800627e:	2201      	movs	r2, #1
 8006280:	2120      	movs	r1, #32
 8006282:	4810      	ldr	r0, [pc, #64]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 8006284:	f006 f990 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8006288:	2201      	movs	r2, #1
 800628a:	2110      	movs	r1, #16
 800628c:	480d      	ldr	r0, [pc, #52]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 800628e:	f006 f98b 	bl	800c5a8 <HAL_GPIO_WritePin>
			break;
 8006292:	e00f      	b.n	80062b4 <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8006294:	2201      	movs	r2, #1
 8006296:	2101      	movs	r1, #1
 8006298:	4809      	ldr	r0, [pc, #36]	; (80062c0 <GO_ApplyPresetToSignal+0x15c>)
 800629a:	f006 f985 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 800629e:	2201      	movs	r2, #1
 80062a0:	2120      	movs	r1, #32
 80062a2:	4808      	ldr	r0, [pc, #32]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 80062a4:	f006 f980 	bl	800c5a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 80062a8:	2201      	movs	r2, #1
 80062aa:	2110      	movs	r1, #16
 80062ac:	4805      	ldr	r0, [pc, #20]	; (80062c4 <GO_ApplyPresetToSignal+0x160>)
 80062ae:	f006 f97b 	bl	800c5a8 <HAL_GPIO_WritePin>
			break;
 80062b2:	bf00      	nop
	}

}
 80062b4:	bf00      	nop
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd90      	pop	{r4, r7, pc}
 80062bc:	20000160 	.word	0x20000160
 80062c0:	48000400 	.word	0x48000400
 80062c4:	48000800 	.word	0x48000800

080062c8 <IT_ArbitrateInputTrigger>:
 *	@param None
 *	@retval None
 *
 */
void IT_ArbitrateInputTrigger()
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b082      	sub	sp, #8
 80062cc:	af02      	add	r7, sp, #8
	if(IT_GetTriggerStatus())
 80062ce:	f000 fa09 	bl	80066e4 <IT_GetTriggerStatus>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d020      	beq.n	800631a <IT_ArbitrateInputTrigger+0x52>
		OUTPUT_TIMER->SMCR &= ~(TIM_SMCR_SMS_2);
		// set status to disabled
*/

		// disable freq count timer
		HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);
 80062d8:	2100      	movs	r1, #0
 80062da:	484e      	ldr	r0, [pc, #312]	; (8006414 <IT_ArbitrateInputTrigger+0x14c>)
 80062dc:	f007 fee0 	bl	800e0a0 <HAL_TIM_IC_Stop_DMA>

		// disable the comparator
		HAL_COMP_Stop(&hcomp1);
 80062e0:	484d      	ldr	r0, [pc, #308]	; (8006418 <IT_ArbitrateInputTrigger+0x150>)
 80062e2:	f004 fdb7 	bl	800ae54 <HAL_COMP_Stop>

		// stop the ADC
		HAL_ADC_Stop_DMA(&hadc1);
 80062e6:	484d      	ldr	r0, [pc, #308]	; (800641c <IT_ArbitrateInputTrigger+0x154>)
 80062e8:	f003 fb5a 	bl	80099a0 <HAL_ADC_Stop_DMA>

		GPIOA->AFR[0] &= ~(GPIO_AF1_TIM2);
 80062ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80062f6:	f023 0301 	bic.w	r3, r3, #1
 80062fa:	6213      	str	r3, [r2, #32]
		GPIOA->AFR[0] &= ~(GPIO_AF8_COMP1);
 80062fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006300:	6a1b      	ldr	r3, [r3, #32]
 8006302:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8006306:	f023 0308 	bic.w	r3, r3, #8
 800630a:	6213      	str	r3, [r2, #32]


		IT_SetTriggerStatus(DISABLE_TRIGGER);
 800630c:	2000      	movs	r0, #0
 800630e:	f000 f9f5 	bl	80066fc <IT_SetTriggerStatus>

		FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 8006312:	2000      	movs	r0, #0
 8006314:	f7ff fd2a 	bl	8005d6c <FuncO_ApplyProfileToSignal>
		}
		// set status to enabled
		IT_SetTriggerStatus(ENABLE_TRIGGER);
	}

}
 8006318:	e079      	b.n	800640e <IT_ArbitrateInputTrigger+0x146>
		switch(IT_GetActiveTriggerMode())
 800631a:	f000 f9c7 	bl	80066ac <IT_GetActiveTriggerMode>
 800631e:	4603      	mov	r3, r0
 8006320:	2b01      	cmp	r3, #1
 8006322:	d037      	beq.n	8006394 <IT_ArbitrateInputTrigger+0xcc>
 8006324:	2b02      	cmp	r3, #2
 8006326:	d042      	beq.n	80063ae <IT_ArbitrateInputTrigger+0xe6>
 8006328:	2b00      	cmp	r3, #0
 800632a:	d000      	beq.n	800632e <IT_ArbitrateInputTrigger+0x66>
				break;
 800632c:	e06c      	b.n	8006408 <IT_ArbitrateInputTrigger+0x140>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);		// TS5A3357 Pin6
 800632e:	2201      	movs	r2, #1
 8006330:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006334:	483a      	ldr	r0, [pc, #232]	; (8006420 <IT_ArbitrateInputTrigger+0x158>)
 8006336:	f006 f937 	bl	800c5a8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); 	// TS5A3357 Pin5
 800633a:	2200      	movs	r2, #0
 800633c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006340:	4837      	ldr	r0, [pc, #220]	; (8006420 <IT_ArbitrateInputTrigger+0x158>)
 8006342:	f006 f931 	bl	800c5a8 <HAL_GPIO_WritePin>
				HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, freq_count_store, MAX_FREQ_COUNT_STORE);
 8006346:	2308      	movs	r3, #8
 8006348:	4a36      	ldr	r2, [pc, #216]	; (8006424 <IT_ArbitrateInputTrigger+0x15c>)
 800634a:	2100      	movs	r1, #0
 800634c:	4831      	ldr	r0, [pc, #196]	; (8006414 <IT_ArbitrateInputTrigger+0x14c>)
 800634e:	f007 fd19 	bl	800dd84 <HAL_TIM_IC_Start_DMA>
				GPIOA->MODER &= ~(GPIO_MODER_MODE0_0 | GPIO_MODER_MODE0_1);	// reset mode registers
 8006352:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800635c:	f023 0303 	bic.w	r3, r3, #3
 8006360:	6013      	str	r3, [r2, #0]
				GPIOA->MODER |= (GPIO_MODER_MODE0_1);	// set port mode to AF
 8006362:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800636c:	f043 0302 	orr.w	r3, r3, #2
 8006370:	6013      	str	r3, [r2, #0]
				GPIOA->AFR[0] &= ~((1 << 0x04) | (1 << 0x03) | (1 << 0x02) | (1 << 0x01));	// reset AF registers - See Table 13 "Alternate Functions" in STM32G474 datasheet
 8006372:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006376:	6a1b      	ldr	r3, [r3, #32]
 8006378:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800637c:	f023 031e 	bic.w	r3, r3, #30
 8006380:	6213      	str	r3, [r2, #32]
				GPIOA->AFR[0] |= GPIO_AF1_TIM2;		// set AF to TIM2_CH1
 8006382:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006386:	6a1b      	ldr	r3, [r3, #32]
 8006388:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800638c:	f043 0301 	orr.w	r3, r3, #1
 8006390:	6213      	str	r3, [r2, #32]
				break;
 8006392:	e039      	b.n	8006408 <IT_ArbitrateInputTrigger+0x140>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8006394:	2200      	movs	r2, #0
 8006396:	f44f 7180 	mov.w	r1, #256	; 0x100
 800639a:	4821      	ldr	r0, [pc, #132]	; (8006420 <IT_ArbitrateInputTrigger+0x158>)
 800639c:	f006 f904 	bl	800c5a8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_SET); 		// TS5A3357 Pin5
 80063a0:	2201      	movs	r2, #1
 80063a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80063a6:	481e      	ldr	r0, [pc, #120]	; (8006420 <IT_ArbitrateInputTrigger+0x158>)
 80063a8:	f006 f8fe 	bl	800c5a8 <HAL_GPIO_WritePin>
				break;
 80063ac:	e02c      	b.n	8006408 <IT_ArbitrateInputTrigger+0x140>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);		// TS5A3357 Pin6
 80063ae:	2201      	movs	r2, #1
 80063b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80063b4:	481a      	ldr	r0, [pc, #104]	; (8006420 <IT_ArbitrateInputTrigger+0x158>)
 80063b6:	f006 f8f7 	bl	800c5a8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_SET);		// TS5A3357 Pin5
 80063ba:	2201      	movs	r2, #1
 80063bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80063c0:	4817      	ldr	r0, [pc, #92]	; (8006420 <IT_ArbitrateInputTrigger+0x158>)
 80063c2:	f006 f8f1 	bl	800c5a8 <HAL_GPIO_WritePin>
				HAL_ADC_Start_DMA(&hadc1, adcsteps_measure_store, MAX_ADCSTEPS_MEASURE_STORE);
 80063c6:	2210      	movs	r2, #16
 80063c8:	4917      	ldr	r1, [pc, #92]	; (8006428 <IT_ArbitrateInputTrigger+0x160>)
 80063ca:	4814      	ldr	r0, [pc, #80]	; (800641c <IT_ArbitrateInputTrigger+0x154>)
 80063cc:	f003 fa1a 	bl	8009804 <HAL_ADC_Start_DMA>
				OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 80063d0:	4b16      	ldr	r3, [pc, #88]	; (800642c <IT_ArbitrateInputTrigger+0x164>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a15      	ldr	r2, [pc, #84]	; (800642c <IT_ArbitrateInputTrigger+0x164>)
 80063d6:	f023 0301 	bic.w	r3, r3, #1
 80063da:	6013      	str	r3, [r2, #0]
				HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80063dc:	2100      	movs	r1, #0
 80063de:	4814      	ldr	r0, [pc, #80]	; (8006430 <IT_ArbitrateInputTrigger+0x168>)
 80063e0:	f005 f864 	bl	800b4ac <HAL_DAC_Stop_DMA>
				HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, adcsteps_measure_store, MAX_ADCSTEPS_MEASURE_STORE, DAC_ALIGN_12B_R);
 80063e4:	2300      	movs	r3, #0
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	2310      	movs	r3, #16
 80063ea:	4a0f      	ldr	r2, [pc, #60]	; (8006428 <IT_ArbitrateInputTrigger+0x160>)
 80063ec:	2100      	movs	r1, #0
 80063ee:	4810      	ldr	r0, [pc, #64]	; (8006430 <IT_ArbitrateInputTrigger+0x168>)
 80063f0:	f004 ff9a 	bl	800b328 <HAL_DAC_Start_DMA>
				OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 80063f4:	4b0d      	ldr	r3, [pc, #52]	; (800642c <IT_ArbitrateInputTrigger+0x164>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a0c      	ldr	r2, [pc, #48]	; (800642c <IT_ArbitrateInputTrigger+0x164>)
 80063fa:	f043 0301 	orr.w	r3, r3, #1
 80063fe:	6013      	str	r3, [r2, #0]
				FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 8006400:	2000      	movs	r0, #0
 8006402:	f7ff fcb3 	bl	8005d6c <FuncO_ApplyProfileToSignal>
				break;
 8006406:	bf00      	nop
		IT_SetTriggerStatus(ENABLE_TRIGGER);
 8006408:	2001      	movs	r0, #1
 800640a:	f000 f977 	bl	80066fc <IT_SetTriggerStatus>
}
 800640e:	bf00      	nop
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}
 8006414:	20002be0 	.word	0x20002be0
 8006418:	200028f4 	.word	0x200028f4
 800641c:	20002828 	.word	0x20002828
 8006420:	48000800 	.word	0x48000800
 8006424:	20002234 	.word	0x20002234
 8006428:	20002114 	.word	0x20002114
 800642c:	40013400 	.word	0x40013400
 8006430:	2000292c 	.word	0x2000292c

08006434 <IT_CycleInputTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
void IT_CycleInputTriggerMode()
{
 8006434:	b580      	push	{r7, lr}
 8006436:	af00      	add	r7, sp, #0
	// change the trigger input mode
	switch(IT_GetActiveTriggerMode())
 8006438:	f000 f938 	bl	80066ac <IT_GetActiveTriggerMode>
 800643c:	4603      	mov	r3, r0
 800643e:	2b01      	cmp	r3, #1
 8006440:	d008      	beq.n	8006454 <IT_CycleInputTriggerMode+0x20>
 8006442:	2b02      	cmp	r3, #2
 8006444:	d00a      	beq.n	800645c <IT_CycleInputTriggerMode+0x28>
 8006446:	2b00      	cmp	r3, #0
 8006448:	d000      	beq.n	800644c <IT_CycleInputTriggerMode+0x18>
		case INPUT_TIMER_ADC:
			IT_SetActiveTriggerMode(INPUT_TIMER_TIM);
			break;

		default:
			break;
 800644a:	e00b      	b.n	8006464 <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TIMER_COMP);
 800644c:	2001      	movs	r0, #1
 800644e:	f000 f939 	bl	80066c4 <IT_SetActiveTriggerMode>
			break;
 8006452:	e007      	b.n	8006464 <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TIMER_ADC);
 8006454:	2002      	movs	r0, #2
 8006456:	f000 f935 	bl	80066c4 <IT_SetActiveTriggerMode>
			break;
 800645a:	e003      	b.n	8006464 <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TIMER_TIM);
 800645c:	2000      	movs	r0, #0
 800645e:	f000 f931 	bl	80066c4 <IT_SetActiveTriggerMode>
			break;
 8006462:	bf00      	nop
	}
}
 8006464:	bf00      	nop
 8006466:	bd80      	pop	{r7, pc}

08006468 <HAL_COMP_TriggerCallback>:
 *	@param None
 *	@retval None
 *
 */
void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b082      	sub	sp, #8
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
	if(HAL_COMP_GetOutputLevel(&hcomp1))
 8006470:	4808      	ldr	r0, [pc, #32]	; (8006494 <HAL_COMP_TriggerCallback+0x2c>)
 8006472:	f004 fd95 	bl	800afa0 <HAL_COMP_GetOutputLevel>
 8006476:	4603      	mov	r3, r0
 8006478:	2b00      	cmp	r3, #0
 800647a:	d004      	beq.n	8006486 <HAL_COMP_TriggerCallback+0x1e>
	{
		comp1_output_value[0] = 4095;
 800647c:	4b06      	ldr	r3, [pc, #24]	; (8006498 <HAL_COMP_TriggerCallback+0x30>)
 800647e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8006482:	601a      	str	r2, [r3, #0]
	}
	else
	{
		comp1_output_value[0] = 0;
	}
}
 8006484:	e002      	b.n	800648c <HAL_COMP_TriggerCallback+0x24>
		comp1_output_value[0] = 0;
 8006486:	4b04      	ldr	r3, [pc, #16]	; (8006498 <HAL_COMP_TriggerCallback+0x30>)
 8006488:	2200      	movs	r2, #0
 800648a:	601a      	str	r2, [r3, #0]
}
 800648c:	bf00      	nop
 800648e:	3708      	adds	r7, #8
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}
 8006494:	200028f4 	.word	0x200028f4
 8006498:	20002228 	.word	0x20002228
 800649c:	00000000 	.word	0x00000000

080064a0 <HAL_ADC_ConvCpltCallback>:
 *	@param None
 *	@retval None
 *
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80064a0:	b590      	push	{r4, r7, lr}
 80064a2:	b085      	sub	sp, #20
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
	// mean average the DMA data set
	avg_adcsteps_measure = 0;
 80064a8:	4b29      	ldr	r3, [pc, #164]	; (8006550 <HAL_ADC_ConvCpltCallback+0xb0>)
 80064aa:	f04f 0200 	mov.w	r2, #0
 80064ae:	601a      	str	r2, [r3, #0]
	for(int x = 0; x < MAX_ADCSTEPS_MEASURE_STORE; x++)
 80064b0:	2300      	movs	r3, #0
 80064b2:	60fb      	str	r3, [r7, #12]
 80064b4:	e012      	b.n	80064dc <HAL_ADC_ConvCpltCallback+0x3c>
	{
		avg_adcsteps_measure += adcsteps_measure_store[x];
 80064b6:	4a27      	ldr	r2, [pc, #156]	; (8006554 <HAL_ADC_ConvCpltCallback+0xb4>)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064be:	ee07 3a90 	vmov	s15, r3
 80064c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80064c6:	4b22      	ldr	r3, [pc, #136]	; (8006550 <HAL_ADC_ConvCpltCallback+0xb0>)
 80064c8:	edd3 7a00 	vldr	s15, [r3]
 80064cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064d0:	4b1f      	ldr	r3, [pc, #124]	; (8006550 <HAL_ADC_ConvCpltCallback+0xb0>)
 80064d2:	edc3 7a00 	vstr	s15, [r3]
	for(int x = 0; x < MAX_ADCSTEPS_MEASURE_STORE; x++)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	3301      	adds	r3, #1
 80064da:	60fb      	str	r3, [r7, #12]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2b0f      	cmp	r3, #15
 80064e0:	dde9      	ble.n	80064b6 <HAL_ADC_ConvCpltCallback+0x16>
	}
	avg_adcsteps_measure = avg_adcsteps_measure / MAX_ADCSTEPS_MEASURE_STORE;
 80064e2:	4b1b      	ldr	r3, [pc, #108]	; (8006550 <HAL_ADC_ConvCpltCallback+0xb0>)
 80064e4:	ed93 7a00 	vldr	s14, [r3]
 80064e8:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80064ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80064f0:	4b17      	ldr	r3, [pc, #92]	; (8006550 <HAL_ADC_ConvCpltCallback+0xb0>)
 80064f2:	edc3 7a00 	vstr	s15, [r3]

	// convert ADC steps into voltage
	avg_volt_measure = avg_adcsteps_measure * VOLT_ADC_RESOLUTION;
 80064f6:	4b16      	ldr	r3, [pc, #88]	; (8006550 <HAL_ADC_ConvCpltCallback+0xb0>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4618      	mov	r0, r3
 80064fc:	f7fa f84c 	bl	8000598 <__aeabi_f2d>
 8006500:	a311      	add	r3, pc, #68	; (adr r3, 8006548 <HAL_ADC_ConvCpltCallback+0xa8>)
 8006502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006506:	f7fa f89f 	bl	8000648 <__aeabi_dmul>
 800650a:	4603      	mov	r3, r0
 800650c:	460c      	mov	r4, r1
 800650e:	4618      	mov	r0, r3
 8006510:	4621      	mov	r1, r4
 8006512:	f7fa fb91 	bl	8000c38 <__aeabi_d2f>
 8006516:	4602      	mov	r2, r0
 8006518:	4b0f      	ldr	r3, [pc, #60]	; (8006558 <HAL_ADC_ConvCpltCallback+0xb8>)
 800651a:	601a      	str	r2, [r3, #0]

	// find nearest freq in ref table
	uint16_t new_output_period = _GetNearestPeriodToVolts(avg_volt_measure);
 800651c:	4b0e      	ldr	r3, [pc, #56]	; (8006558 <HAL_ADC_ConvCpltCallback+0xb8>)
 800651e:	edd3 7a00 	vldr	s15, [r3]
 8006522:	eeb0 0a67 	vmov.f32	s0, s15
 8006526:	f000 f87f 	bl	8006628 <_GetNearestPeriodToVolts>
 800652a:	4603      	mov	r3, r0
 800652c:	817b      	strh	r3, [r7, #10]
	if(new_output_period > 0)
 800652e:	897b      	ldrh	r3, [r7, #10]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d005      	beq.n	8006540 <HAL_ADC_ConvCpltCallback+0xa0>
	{
		// set the output timer to new period
		OUTPUT_TIMER->ARR = new_output_period;
 8006534:	4a09      	ldr	r2, [pc, #36]	; (800655c <HAL_ADC_ConvCpltCallback+0xbc>)
 8006536:	897b      	ldrh	r3, [r7, #10]
 8006538:	62d3      	str	r3, [r2, #44]	; 0x2c
		OUTPUT_TIMER->PSC = 1;
 800653a:	4b08      	ldr	r3, [pc, #32]	; (800655c <HAL_ADC_ConvCpltCallback+0xbc>)
 800653c:	2201      	movs	r2, #1
 800653e:	629a      	str	r2, [r3, #40]	; 0x28
	}

}
 8006540:	bf00      	nop
 8006542:	3714      	adds	r7, #20
 8006544:	46bd      	mov	sp, r7
 8006546:	bd90      	pop	{r4, r7, pc}
 8006548:	51ef8352 	.word	0x51ef8352
 800654c:	3f4a680d 	.word	0x3f4a680d
 8006550:	2000225c 	.word	0x2000225c
 8006554:	20002114 	.word	0x20002114
 8006558:	20002230 	.word	0x20002230
 800655c:	40013400 	.word	0x40013400

08006560 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006560:	b480      	push	{r7}
 8006562:	b085      	sub	sp, #20
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]

	// mean average the DMA data set
	avg_freq_count_period = 0;
 8006568:	4b29      	ldr	r3, [pc, #164]	; (8006610 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800656a:	2200      	movs	r2, #0
 800656c:	601a      	str	r2, [r3, #0]
	for(int x = 0; x < MAX_FREQ_COUNT_STORE; x++)
 800656e:	2300      	movs	r3, #0
 8006570:	60fb      	str	r3, [r7, #12]
 8006572:	e00b      	b.n	800658c <HAL_TIM_IC_CaptureCallback+0x2c>
	{
		avg_freq_count_period += freq_count_store[x];
 8006574:	4a27      	ldr	r2, [pc, #156]	; (8006614 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800657c:	4b24      	ldr	r3, [pc, #144]	; (8006610 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4413      	add	r3, r2
 8006582:	4a23      	ldr	r2, [pc, #140]	; (8006610 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8006584:	6013      	str	r3, [r2, #0]
	for(int x = 0; x < MAX_FREQ_COUNT_STORE; x++)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	3301      	adds	r3, #1
 800658a:	60fb      	str	r3, [r7, #12]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2b07      	cmp	r3, #7
 8006590:	ddf0      	ble.n	8006574 <HAL_TIM_IC_CaptureCallback+0x14>
	}
	avg_freq_count_period /= MAX_FREQ_COUNT_STORE;
 8006592:	4b1f      	ldr	r3, [pc, #124]	; (8006610 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	08db      	lsrs	r3, r3, #3
 8006598:	4a1d      	ldr	r2, [pc, #116]	; (8006610 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800659a:	6013      	str	r3, [r2, #0]

	// convert period to hertz
	avg_freq_count_hertz = (float)SM_MCLK / ((float)INPUT_TIMER->PSC * (float)avg_freq_count_period);
 800659c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80065a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065a2:	ee07 3a90 	vmov	s15, r3
 80065a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80065aa:	4b19      	ldr	r3, [pc, #100]	; (8006610 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	ee07 3a90 	vmov	s15, r3
 80065b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065ba:	eddf 6a17 	vldr	s13, [pc, #92]	; 8006618 <HAL_TIM_IC_CaptureCallback+0xb8>
 80065be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065c2:	4b16      	ldr	r3, [pc, #88]	; (800661c <HAL_TIM_IC_CaptureCallback+0xbc>)
 80065c4:	edc3 7a00 	vstr	s15, [r3]

	// sync the output timer (DAC) with the input timer
	OUTPUT_TIMER->ARR = avg_freq_count_period;
 80065c8:	4a15      	ldr	r2, [pc, #84]	; (8006620 <HAL_TIM_IC_CaptureCallback+0xc0>)
 80065ca:	4b11      	ldr	r3, [pc, #68]	; (8006610 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	62d3      	str	r3, [r2, #44]	; 0x2c

	// auto toggle "LF" mode
	if(avg_freq_count_hertz < 50)
 80065d0:	4b12      	ldr	r3, [pc, #72]	; (800661c <HAL_TIM_IC_CaptureCallback+0xbc>)
 80065d2:	edd3 7a00 	vldr	s15, [r3]
 80065d6:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8006624 <HAL_TIM_IC_CaptureCallback+0xc4>
 80065da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065e2:	d508      	bpl.n	80065f6 <HAL_TIM_IC_CaptureCallback+0x96>
	{
		INPUT_TIMER->PSC = 8000;
 80065e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80065e8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80065ec:	629a      	str	r2, [r3, #40]	; 0x28
		OUTPUT_TIMER->PSC = 48;
 80065ee:	4b0c      	ldr	r3, [pc, #48]	; (8006620 <HAL_TIM_IC_CaptureCallback+0xc0>)
 80065f0:	2230      	movs	r2, #48	; 0x30
 80065f2:	629a      	str	r2, [r3, #40]	; 0x28
		OUTPUT_TIMER->PSC = 0;
	}

	//printf("ARR %lu = %4.2fHz\n",avg_freq_count_period, avg_freq_count_hertz);

}
 80065f4:	e006      	b.n	8006604 <HAL_TIM_IC_CaptureCallback+0xa4>
		INPUT_TIMER->PSC = 128;
 80065f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80065fa:	2280      	movs	r2, #128	; 0x80
 80065fc:	629a      	str	r2, [r3, #40]	; 0x28
		OUTPUT_TIMER->PSC = 0;
 80065fe:	4b08      	ldr	r3, [pc, #32]	; (8006620 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8006600:	2200      	movs	r2, #0
 8006602:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006604:	bf00      	nop
 8006606:	3714      	adds	r7, #20
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr
 8006610:	20002254 	.word	0x20002254
 8006614:	20002234 	.word	0x20002234
 8006618:	4d2037a0 	.word	0x4d2037a0
 800661c:	20002258 	.word	0x20002258
 8006620:	40013400 	.word	0x40013400
 8006624:	42480000 	.word	0x42480000

08006628 <_GetNearestPeriodToVolts>:
	}
	return 0.0f;
}

uint16_t _GetNearestPeriodToVolts(float volts)
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	ed87 0a01 	vstr	s0, [r7, #4]
	float error_margin = 0.05;
 8006632:	4b15      	ldr	r3, [pc, #84]	; (8006688 <_GetNearestPeriodToVolts+0x60>)
 8006634:	60bb      	str	r3, [r7, #8]
	for(int x = 0; x < MAX_VOLTS_PER_OCTAVE_INDEX; x++)
 8006636:	2300      	movs	r3, #0
 8006638:	60fb      	str	r3, [r7, #12]
 800663a:	e01b      	b.n	8006674 <_GetNearestPeriodToVolts+0x4c>
	{
		if((volts - theVoltsPerOctaveTable[x].volts) < error_margin)
 800663c:	4a13      	ldr	r2, [pc, #76]	; (800668c <_GetNearestPeriodToVolts+0x64>)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	011b      	lsls	r3, r3, #4
 8006642:	4413      	add	r3, r2
 8006644:	3304      	adds	r3, #4
 8006646:	edd3 7a00 	vldr	s15, [r3]
 800664a:	ed97 7a01 	vldr	s14, [r7, #4]
 800664e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006652:	ed97 7a02 	vldr	s14, [r7, #8]
 8006656:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800665a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800665e:	dd06      	ble.n	800666e <_GetNearestPeriodToVolts+0x46>
		{
			return theVoltsPerOctaveTable[x].period;
 8006660:	4a0a      	ldr	r2, [pc, #40]	; (800668c <_GetNearestPeriodToVolts+0x64>)
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	011b      	lsls	r3, r3, #4
 8006666:	4413      	add	r3, r2
 8006668:	330c      	adds	r3, #12
 800666a:	881b      	ldrh	r3, [r3, #0]
 800666c:	e006      	b.n	800667c <_GetNearestPeriodToVolts+0x54>
	for(int x = 0; x < MAX_VOLTS_PER_OCTAVE_INDEX; x++)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	3301      	adds	r3, #1
 8006672:	60fb      	str	r3, [r7, #12]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2b27      	cmp	r3, #39	; 0x27
 8006678:	dde0      	ble.n	800663c <_GetNearestPeriodToVolts+0x14>
		}

	}
	return 0.0f;
 800667a:	2300      	movs	r3, #0
}
 800667c:	4618      	mov	r0, r3
 800667e:	3714      	adds	r7, #20
 8006680:	46bd      	mov	sp, r7
 8006682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006686:	4770      	bx	lr
 8006688:	3d4ccccd 	.word	0x3d4ccccd
 800668c:	20000178 	.word	0x20000178

08006690 <IT_GetAverageFreqCountHertz>:
 *	@param None
 *	@retval None
 *
 */
float IT_GetAverageFreqCountHertz()
{
 8006690:	b480      	push	{r7}
 8006692:	af00      	add	r7, sp, #0
	return avg_freq_count_hertz;
 8006694:	4b04      	ldr	r3, [pc, #16]	; (80066a8 <IT_GetAverageFreqCountHertz+0x18>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	ee07 3a90 	vmov	s15, r3
}
 800669c:	eeb0 0a67 	vmov.f32	s0, s15
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr
 80066a8:	20002258 	.word	0x20002258

080066ac <IT_GetActiveTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
eTriggerInputMode IT_GetActiveTriggerMode()
{
 80066ac:	b480      	push	{r7}
 80066ae:	af00      	add	r7, sp, #0
	return activeInputerTriggerMode;
 80066b0:	4b03      	ldr	r3, [pc, #12]	; (80066c0 <IT_GetActiveTriggerMode+0x14>)
 80066b2:	781b      	ldrb	r3, [r3, #0]
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	20002112 	.word	0x20002112

080066c4 <IT_SetActiveTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
void IT_SetActiveTriggerMode(eTriggerInputMode newTriggerMode)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b083      	sub	sp, #12
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	4603      	mov	r3, r0
 80066cc:	71fb      	strb	r3, [r7, #7]
	activeInputerTriggerMode = newTriggerMode;
 80066ce:	4a04      	ldr	r2, [pc, #16]	; (80066e0 <IT_SetActiveTriggerMode+0x1c>)
 80066d0:	79fb      	ldrb	r3, [r7, #7]
 80066d2:	7013      	strb	r3, [r2, #0]
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr
 80066e0:	20002112 	.word	0x20002112

080066e4 <IT_GetTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
eTriggerInput IT_GetTriggerStatus()
{
 80066e4:	b480      	push	{r7}
 80066e6:	af00      	add	r7, sp, #0
	return isTriggerInputEnabled;
 80066e8:	4b03      	ldr	r3, [pc, #12]	; (80066f8 <IT_GetTriggerStatus+0x14>)
 80066ea:	781b      	ldrb	r3, [r3, #0]
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr
 80066f6:	bf00      	nop
 80066f8:	20002113 	.word	0x20002113

080066fc <IT_SetTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
void IT_SetTriggerStatus(eTriggerInput newTriggerStatus)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b083      	sub	sp, #12
 8006700:	af00      	add	r7, sp, #0
 8006702:	4603      	mov	r3, r0
 8006704:	71fb      	strb	r3, [r7, #7]
	isTriggerInputEnabled = newTriggerStatus;
 8006706:	4a04      	ldr	r2, [pc, #16]	; (8006718 <IT_SetTriggerStatus+0x1c>)
 8006708:	79fb      	ldrb	r3, [r7, #7]
 800670a:	7013      	strb	r3, [r2, #0]
}
 800670c:	bf00      	nop
 800670e:	370c      	adds	r7, #12
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr
 8006718:	20002113 	.word	0x20002113

0800671c <SM_Init>:
void _InitOutputChannels();
void _InitAmpProfiles();
void _InitGainInDecibels();

void SM_Init()
{
 800671c:	b580      	push	{r7, lr}
 800671e:	af00      	add	r7, sp, #0

	FreqO_InitFreqProfiles();
 8006720:	f7fe ff84 	bl	800562c <FreqO_InitFreqProfiles>

	_InitOutputChannels();
 8006724:	f000 f8ae 	bl	8006884 <_InitOutputChannels>
	_InitAmpProfiles();
 8006728:	f000 f824 	bl	8006774 <_InitAmpProfiles>

	// Start OFFSET DAC and set to positive
	HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 800672c:	2110      	movs	r1, #16
 800672e:	480f      	ldr	r0, [pc, #60]	; (800676c <SM_Init+0x50>)
 8006730:	f004 fda7 	bl	800b282 <HAL_DAC_Start>
	HAL_GPIO_WritePin(OFFSET_ENABLE_GPIO_Port, OFFSET_ENABLE_Pin, GPIO_PIN_SET);
 8006734:	2201      	movs	r2, #1
 8006736:	2108      	movs	r1, #8
 8006738:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800673c:	f005 ff34 	bl	800c5a8 <HAL_GPIO_WritePin>

	// send trigger input out to dac
	//HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, volt_measure_store, MAX_VOLT_MEASURE_STORE, DAC_ALIGN_12B_R);

	// Start DAC trigger timer
	OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8006740:	4b0b      	ldr	r3, [pc, #44]	; (8006770 <SM_Init+0x54>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a0a      	ldr	r2, [pc, #40]	; (8006770 <SM_Init+0x54>)
 8006746:	f043 0301 	orr.w	r3, r3, #1
 800674a:	6013      	str	r3, [r2, #0]

	// Set the SIGNAL function and amplitude
	FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 800674c:	2000      	movs	r0, #0
 800674e:	f7ff fb0d 	bl	8005d6c <FuncO_ApplyProfileToSignal>
	VPP_ApplyProfileToSignal(eDefaultVppPreset);
 8006752:	2059      	movs	r0, #89	; 0x59
 8006754:	f000 fc2c 	bl	8006fb0 <VPP_ApplyProfileToSignal>

	// set the AUX function
	FuncO_ApplyProfileToAux(eDefaultFuncPreset);
 8006758:	2000      	movs	r0, #0
 800675a:	f7ff fb65 	bl	8005e28 <FuncO_ApplyProfileToAux>

	// set freq for both SIGNAL and AUX
	FreqO_ApplyProfile(eDefaultFreqPreset);
 800675e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006762:	f7ff f873 	bl	800584c <FreqO_ApplyProfile>

}
 8006766:	bf00      	nop
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	2000292c 	.word	0x2000292c
 8006770:	40013400 	.word	0x40013400

08006774 <_InitAmpProfiles>:

void _InitAmpProfiles()
{
 8006774:	b590      	push	{r4, r7, lr}
 8006776:	b08b      	sub	sp, #44	; 0x2c
 8006778:	af00      	add	r7, sp, #0

	// =(TARGETVPP/LUTVPP)/GAIN
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 800677a:	2300      	movs	r3, #0
 800677c:	627b      	str	r3, [r7, #36]	; 0x24
 800677e:	e033      	b.n	80067e8 <_InitAmpProfiles+0x74>
	{
		float this_amp_value = theAmpProfiles[i].amp_value;
 8006780:	493c      	ldr	r1, [pc, #240]	; (8006874 <_InitAmpProfiles+0x100>)
 8006782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006784:	4613      	mov	r3, r2
 8006786:	00db      	lsls	r3, r3, #3
 8006788:	1a9b      	subs	r3, r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	440b      	add	r3, r1
 800678e:	3304      	adds	r3, #4
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	613b      	str	r3, [r7, #16]
		float this_lut_vpp = LUT_VPP;
 8006794:	4b38      	ldr	r3, [pc, #224]	; (8006878 <_InitAmpProfiles+0x104>)
 8006796:	60fb      	str	r3, [r7, #12]
		float this_gain_preset = (float)theAmpProfiles[i].gain_preset;
 8006798:	4936      	ldr	r1, [pc, #216]	; (8006874 <_InitAmpProfiles+0x100>)
 800679a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800679c:	4613      	mov	r3, r2
 800679e:	00db      	lsls	r3, r3, #3
 80067a0:	1a9b      	subs	r3, r3, r2
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	440b      	add	r3, r1
 80067a6:	3308      	adds	r3, #8
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	ee07 3a90 	vmov	s15, r3
 80067ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067b2:	edc7 7a02 	vstr	s15, [r7, #8]
		float new_ngc = ( (this_amp_value / this_lut_vpp) / this_gain_preset);
 80067b6:	ed97 7a04 	vldr	s14, [r7, #16]
 80067ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80067be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80067c2:	ed97 7a02 	vldr	s14, [r7, #8]
 80067c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067ca:	edc7 7a01 	vstr	s15, [r7, #4]
		theAmpProfiles[i].neg_gain_coeff = new_ngc;
 80067ce:	4929      	ldr	r1, [pc, #164]	; (8006874 <_InitAmpProfiles+0x100>)
 80067d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067d2:	4613      	mov	r3, r2
 80067d4:	00db      	lsls	r3, r3, #3
 80067d6:	1a9b      	subs	r3, r3, r2
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	440b      	add	r3, r1
 80067dc:	3310      	adds	r3, #16
 80067de:	687a      	ldr	r2, [r7, #4]
 80067e0:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 80067e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e4:	3301      	adds	r3, #1
 80067e6:	627b      	str	r3, [r7, #36]	; 0x24
 80067e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ea:	2b61      	cmp	r3, #97	; 0x61
 80067ec:	ddc8      	ble.n	8006780 <_InitAmpProfiles+0xc>
	}

	// =20*LOG10(TARGETVPP/0.001)
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 80067ee:	2300      	movs	r3, #0
 80067f0:	623b      	str	r3, [r7, #32]
 80067f2:	e037      	b.n	8006864 <_InitAmpProfiles+0xf0>
	{
		float decibel_mvolt_ref = 0.001;
 80067f4:	4b21      	ldr	r3, [pc, #132]	; (800687c <_InitAmpProfiles+0x108>)
 80067f6:	61fb      	str	r3, [r7, #28]
		float this_amp_value = theAmpProfiles[i].amp_value;
 80067f8:	491e      	ldr	r1, [pc, #120]	; (8006874 <_InitAmpProfiles+0x100>)
 80067fa:	6a3a      	ldr	r2, [r7, #32]
 80067fc:	4613      	mov	r3, r2
 80067fe:	00db      	lsls	r3, r3, #3
 8006800:	1a9b      	subs	r3, r3, r2
 8006802:	009b      	lsls	r3, r3, #2
 8006804:	440b      	add	r3, r1
 8006806:	3304      	adds	r3, #4
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	61bb      	str	r3, [r7, #24]
		float new_gain_decibels = 20 * log10( this_amp_value / decibel_mvolt_ref );
 800680c:	ed97 7a06 	vldr	s14, [r7, #24]
 8006810:	edd7 7a07 	vldr	s15, [r7, #28]
 8006814:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006818:	ee16 0a90 	vmov	r0, s13
 800681c:	f7f9 febc 	bl	8000598 <__aeabi_f2d>
 8006820:	4603      	mov	r3, r0
 8006822:	460c      	mov	r4, r1
 8006824:	ec44 3b10 	vmov	d0, r3, r4
 8006828:	f00d fcaa 	bl	8014180 <log10>
 800682c:	ec51 0b10 	vmov	r0, r1, d0
 8006830:	f04f 0200 	mov.w	r2, #0
 8006834:	4b12      	ldr	r3, [pc, #72]	; (8006880 <_InitAmpProfiles+0x10c>)
 8006836:	f7f9 ff07 	bl	8000648 <__aeabi_dmul>
 800683a:	4603      	mov	r3, r0
 800683c:	460c      	mov	r4, r1
 800683e:	4618      	mov	r0, r3
 8006840:	4621      	mov	r1, r4
 8006842:	f7fa f9f9 	bl	8000c38 <__aeabi_d2f>
 8006846:	4603      	mov	r3, r0
 8006848:	617b      	str	r3, [r7, #20]
		theAmpProfiles[i].gain_decibels = new_gain_decibels;
 800684a:	490a      	ldr	r1, [pc, #40]	; (8006874 <_InitAmpProfiles+0x100>)
 800684c:	6a3a      	ldr	r2, [r7, #32]
 800684e:	4613      	mov	r3, r2
 8006850:	00db      	lsls	r3, r3, #3
 8006852:	1a9b      	subs	r3, r3, r2
 8006854:	009b      	lsls	r3, r3, #2
 8006856:	440b      	add	r3, r1
 8006858:	330c      	adds	r3, #12
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 800685e:	6a3b      	ldr	r3, [r7, #32]
 8006860:	3301      	adds	r3, #1
 8006862:	623b      	str	r3, [r7, #32]
 8006864:	6a3b      	ldr	r3, [r7, #32]
 8006866:	2b61      	cmp	r3, #97	; 0x61
 8006868:	ddc4      	ble.n	80067f4 <_InitAmpProfiles+0x80>

	}
}
 800686a:	bf00      	nop
 800686c:	372c      	adds	r7, #44	; 0x2c
 800686e:	46bd      	mov	sp, r7
 8006870:	bd90      	pop	{r4, r7, pc}
 8006872:	bf00      	nop
 8006874:	200003f8 	.word	0x200003f8
 8006878:	402ccccd 	.word	0x402ccccd
 800687c:	3a83126f 	.word	0x3a83126f
 8006880:	40340000 	.word	0x40340000

08006884 <_InitOutputChannels>:

void _InitOutputChannels()
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
	// initialise the SIGNAL output channel
	SignalChannel.channel = SIGNAL_CHANNEL;
 800688a:	4b28      	ldr	r3, [pc, #160]	; (800692c <_InitOutputChannels+0xa8>)
 800688c:	2200      	movs	r2, #0
 800688e:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8006890:	4b27      	ldr	r3, [pc, #156]	; (8006930 <_InitOutputChannels+0xac>)
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	4a25      	ldr	r2, [pc, #148]	; (800692c <_InitOutputChannels+0xa8>)
 8006896:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8006898:	4b24      	ldr	r3, [pc, #144]	; (800692c <_InitOutputChannels+0xa8>)
 800689a:	4a25      	ldr	r2, [pc, #148]	; (8006930 <_InitOutputChannels+0xac>)
 800689c:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80068a0:	2300      	movs	r3, #0
 80068a2:	607b      	str	r3, [r7, #4]
 80068a4:	e00b      	b.n	80068be <_InitOutputChannels+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 80068a6:	4a23      	ldr	r2, [pc, #140]	; (8006934 <_InitOutputChannels+0xb0>)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80068ae:	491f      	ldr	r1, [pc, #124]	; (800692c <_InitOutputChannels+0xa8>)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	3302      	adds	r3, #2
 80068b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	3301      	adds	r3, #1
 80068bc:	607b      	str	r3, [r7, #4]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2b77      	cmp	r3, #119	; 0x77
 80068c2:	ddf0      	ble.n	80068a6 <_InitOutputChannels+0x22>

	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 80068c4:	4b19      	ldr	r3, [pc, #100]	; (800692c <_InitOutputChannels+0xa8>)
 80068c6:	4a1c      	ldr	r2, [pc, #112]	; (8006938 <_InitOutputChannels+0xb4>)
 80068c8:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 80068cc:	4b17      	ldr	r3, [pc, #92]	; (800692c <_InitOutputChannels+0xa8>)
 80068ce:	4a1b      	ldr	r2, [pc, #108]	; (800693c <_InitOutputChannels+0xb8>)
 80068d0:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	// initialise the Aux output channel
	AuxChannel.channel = AUX_CHANNEL;
 80068d4:	4b1a      	ldr	r3, [pc, #104]	; (8006940 <_InitOutputChannels+0xbc>)
 80068d6:	2201      	movs	r2, #1
 80068d8:	701a      	strb	r2, [r3, #0]
	AuxChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 80068da:	4b15      	ldr	r3, [pc, #84]	; (8006930 <_InitOutputChannels+0xac>)
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	4a18      	ldr	r2, [pc, #96]	; (8006940 <_InitOutputChannels+0xbc>)
 80068e0:	6053      	str	r3, [r2, #4]
	AuxChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 80068e2:	4b17      	ldr	r3, [pc, #92]	; (8006940 <_InitOutputChannels+0xbc>)
 80068e4:	4a12      	ldr	r2, [pc, #72]	; (8006930 <_InitOutputChannels+0xac>)
 80068e6:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80068ea:	2300      	movs	r3, #0
 80068ec:	603b      	str	r3, [r7, #0]
 80068ee:	e00b      	b.n	8006908 <_InitOutputChannels+0x84>
		AuxChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 80068f0:	4a10      	ldr	r2, [pc, #64]	; (8006934 <_InitOutputChannels+0xb0>)
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80068f8:	4911      	ldr	r1, [pc, #68]	; (8006940 <_InitOutputChannels+0xbc>)
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	3302      	adds	r3, #2
 80068fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	3301      	adds	r3, #1
 8006906:	603b      	str	r3, [r7, #0]
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	2b77      	cmp	r3, #119	; 0x77
 800690c:	ddf0      	ble.n	80068f0 <_InitOutputChannels+0x6c>

	AuxChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 800690e:	4b0c      	ldr	r3, [pc, #48]	; (8006940 <_InitOutputChannels+0xbc>)
 8006910:	4a09      	ldr	r2, [pc, #36]	; (8006938 <_InitOutputChannels+0xb4>)
 8006912:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	AuxChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8006916:	4b0a      	ldr	r3, [pc, #40]	; (8006940 <_InitOutputChannels+0xbc>)
 8006918:	4a08      	ldr	r2, [pc, #32]	; (800693c <_InitOutputChannels+0xb8>)
 800691a:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0


}
 800691e:	bf00      	nop
 8006920:	370c      	adds	r7, #12
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	20002260 	.word	0x20002260
 8006930:	20000128 	.word	0x20000128
 8006934:	20001734 	.word	0x20001734
 8006938:	20000db4 	.word	0x20000db4
 800693c:	20000175 	.word	0x20000175
 8006940:	20002454 	.word	0x20002454

08006944 <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 8006944:	b480      	push	{r7}
 8006946:	b083      	sub	sp, #12
 8006948:	af00      	add	r7, sp, #0
 800694a:	4603      	mov	r3, r0
 800694c:	71fb      	strb	r3, [r7, #7]

	if(!pChannel)
 800694e:	79fb      	ldrb	r3, [r7, #7]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d101      	bne.n	8006958 <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 8006954:	4b04      	ldr	r3, [pc, #16]	; (8006968 <SM_GetOutputChannel+0x24>)
 8006956:	e000      	b.n	800695a <SM_GetOutputChannel+0x16>
	else
		return &AuxChannel;
 8006958:	4b04      	ldr	r3, [pc, #16]	; (800696c <SM_GetOutputChannel+0x28>)
}
 800695a:	4618      	mov	r0, r3
 800695c:	370c      	adds	r7, #12
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	20002260 	.word	0x20002260
 800696c:	20002454 	.word	0x20002454

08006970 <SM_EnablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnablePwmToAux()
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b096      	sub	sp, #88	; 0x58
 8006974:	af00      	add	r7, sp, #0
	printf("SM_EnablePwmToAux\n");
 8006976:	4889      	ldr	r0, [pc, #548]	; (8006b9c <SM_EnablePwmToAux+0x22c>)
 8006978:	f00b fb6a 	bl	8012050 <puts>

	HAL_StatusTypeDef res = 0;
 800697c:	2300      	movs	r3, #0
 800697e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006982:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006986:	2200      	movs	r2, #0
 8006988:	601a      	str	r2, [r3, #0]
 800698a:	605a      	str	r2, [r3, #4]
 800698c:	609a      	str	r2, [r3, #8]
 800698e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006990:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006994:	2200      	movs	r2, #0
 8006996:	601a      	str	r2, [r3, #0]
 8006998:	605a      	str	r2, [r3, #4]
 800699a:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 800699c:	f107 031c 	add.w	r3, r7, #28
 80069a0:	2200      	movs	r2, #0
 80069a2:	601a      	str	r2, [r3, #0]
 80069a4:	605a      	str	r2, [r3, #4]
 80069a6:	609a      	str	r2, [r3, #8]
 80069a8:	60da      	str	r2, [r3, #12]
 80069aa:	611a      	str	r2, [r3, #16]
 80069ac:	615a      	str	r2, [r3, #20]
 80069ae:	619a      	str	r2, [r3, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069b0:	f107 0308 	add.w	r3, r7, #8
 80069b4:	2200      	movs	r2, #0
 80069b6:	601a      	str	r2, [r3, #0]
 80069b8:	605a      	str	r2, [r3, #4]
 80069ba:	609a      	str	r2, [r3, #8]
 80069bc:	60da      	str	r2, [r3, #12]
 80069be:	611a      	str	r2, [r3, #16]


	htim3.Instance = PWM_AUX_OUT_TIM;
 80069c0:	4b77      	ldr	r3, [pc, #476]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 80069c2:	4a78      	ldr	r2, [pc, #480]	; (8006ba4 <SM_EnablePwmToAux+0x234>)
 80069c4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 80069c6:	4b76      	ldr	r3, [pc, #472]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 80069c8:	2200      	movs	r2, #0
 80069ca:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80069cc:	4b74      	ldr	r3, [pc, #464]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 80069ce:	2210      	movs	r2, #16
 80069d0:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1;
 80069d2:	4b73      	ldr	r3, [pc, #460]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 80069d4:	2201      	movs	r2, #1
 80069d6:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80069d8:	4b71      	ldr	r3, [pc, #452]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 80069da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069de:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80069e0:	4b6f      	ldr	r3, [pc, #444]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 80069e2:	2280      	movs	r2, #128	; 0x80
 80069e4:	619a      	str	r2, [r3, #24]
	if ((res == HAL_TIM_Base_Init(&htim3)) != HAL_OK)
 80069e6:	486e      	ldr	r0, [pc, #440]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 80069e8:	f006 fe80 	bl	800d6ec <HAL_TIM_Base_Init>
 80069ec:	4603      	mov	r3, r0
 80069ee:	461a      	mov	r2, r3
 80069f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d107      	bne.n	8006a08 <SM_EnablePwmToAux+0x98>
	{
		printf("SM_EnablePwmToAux HAL_TIM_Base_Init() Result:%u\n",res);
 80069f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80069fc:	4619      	mov	r1, r3
 80069fe:	486a      	ldr	r0, [pc, #424]	; (8006ba8 <SM_EnablePwmToAux+0x238>)
 8006a00:	f00b fab2 	bl	8011f68 <iprintf>
		Error_Handler();
 8006a04:	f001 fb9a 	bl	800813c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006a08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a0c:	647b      	str	r3, [r7, #68]	; 0x44
	if ((res == HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig)) != HAL_OK)
 8006a0e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006a12:	4619      	mov	r1, r3
 8006a14:	4862      	ldr	r0, [pc, #392]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 8006a16:	f007 ffd9 	bl	800e9cc <HAL_TIM_ConfigClockSource>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d107      	bne.n	8006a36 <SM_EnablePwmToAux+0xc6>
	{
		printf("SM_EnablePwmToAux HAL_TIM_ConfigClockSource() Result:%u\n",res);
 8006a26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	485f      	ldr	r0, [pc, #380]	; (8006bac <SM_EnablePwmToAux+0x23c>)
 8006a2e:	f00b fa9b 	bl	8011f68 <iprintf>
		Error_Handler();
 8006a32:	f001 fb83 	bl	800813c <Error_Handler>
	}
	if ((res == HAL_TIM_PWM_Init(&htim3)) != HAL_OK)
 8006a36:	485a      	ldr	r0, [pc, #360]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 8006a38:	f006 ff6b 	bl	800d912 <HAL_TIM_PWM_Init>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	461a      	mov	r2, r3
 8006a40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d107      	bne.n	8006a58 <SM_EnablePwmToAux+0xe8>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Init() Result:%u\n",res);
 8006a48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a4c:	4619      	mov	r1, r3
 8006a4e:	4858      	ldr	r0, [pc, #352]	; (8006bb0 <SM_EnablePwmToAux+0x240>)
 8006a50:	f00b fa8a 	bl	8011f68 <iprintf>
		Error_Handler();
 8006a54:	f001 fb72 	bl	800813c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006a58:	2320      	movs	r3, #32
 8006a5a:	63bb      	str	r3, [r7, #56]	; 0x38
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	643b      	str	r3, [r7, #64]	; 0x40
	if ((res == HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)) != HAL_OK)
 8006a60:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006a64:	4619      	mov	r1, r3
 8006a66:	484e      	ldr	r0, [pc, #312]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 8006a68:	f009 f87a 	bl	800fb60 <HAL_TIMEx_MasterConfigSynchronization>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	461a      	mov	r2, r3
 8006a70:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d107      	bne.n	8006a88 <SM_EnablePwmToAux+0x118>
	{
		printf("SM_EnablePwmToAux HAL_TIMEx_MasterConfigSynchronization() Result:%u\n",res);
 8006a78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	484d      	ldr	r0, [pc, #308]	; (8006bb4 <SM_EnablePwmToAux+0x244>)
 8006a80:	f00b fa72 	bl	8011f68 <iprintf>
		Error_Handler();
 8006a84:	f001 fb5a 	bl	800813c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006a88:	2360      	movs	r3, #96	; 0x60
 8006a8a:	61fb      	str	r3, [r7, #28]
	sConfigOC.Pulse = 0;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	623b      	str	r3, [r7, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006a90:	2300      	movs	r3, #0
 8006a92:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006a94:	2300      	movs	r3, #0
 8006a96:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)) != HAL_OK)
 8006a98:	f107 031c 	add.w	r3, r7, #28
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	483f      	ldr	r0, [pc, #252]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 8006aa2:	f007 fe83 	bl	800e7ac <HAL_TIM_PWM_ConfigChannel>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d107      	bne.n	8006ac2 <SM_EnablePwmToAux+0x152>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_ConfigChannel() Result:%u\n",res);
 8006ab2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	483f      	ldr	r0, [pc, #252]	; (8006bb8 <SM_EnablePwmToAux+0x248>)
 8006aba:	f00b fa55 	bl	8011f68 <iprintf>
		Error_Handler();
 8006abe:	f001 fb3d 	bl	800813c <Error_Handler>
	}


	// Timer Post Initialization
	printf("SM_EnablePwmToAux: __HAL_RCC_GPIOA_CLK_ENABLE\n");
 8006ac2:	483e      	ldr	r0, [pc, #248]	; (8006bbc <SM_EnablePwmToAux+0x24c>)
 8006ac4:	f00b fac4 	bl	8012050 <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8006ac8:	4b3d      	ldr	r3, [pc, #244]	; (8006bc0 <SM_EnablePwmToAux+0x250>)
 8006aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006acc:	4a3c      	ldr	r2, [pc, #240]	; (8006bc0 <SM_EnablePwmToAux+0x250>)
 8006ace:	f043 0301 	orr.w	r3, r3, #1
 8006ad2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ad4:	4b3a      	ldr	r3, [pc, #232]	; (8006bc0 <SM_EnablePwmToAux+0x250>)
 8006ad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ad8:	f003 0301 	and.w	r3, r3, #1
 8006adc:	607b      	str	r3, [r7, #4]
 8006ade:	687b      	ldr	r3, [r7, #4]
	/**PWM_AUX_OUT_TIM GPIO Configuration
	PA4     ------> PWM_AUX_OUT_TIM_CH2
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006ae0:	2340      	movs	r3, #64	; 0x40
 8006ae2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ae4:	2302      	movs	r3, #2
 8006ae6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006aec:	2300      	movs	r3, #0
 8006aee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006af0:	2302      	movs	r3, #2
 8006af2:	61bb      	str	r3, [r7, #24]
	printf("SM_EnablePwmToAux: HAL_GPIO_Init\n");
 8006af4:	4833      	ldr	r0, [pc, #204]	; (8006bc4 <SM_EnablePwmToAux+0x254>)
 8006af6:	f00b faab 	bl	8012050 <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006afa:	f107 0308 	add.w	r3, r7, #8
 8006afe:	4619      	mov	r1, r3
 8006b00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006b04:	f005 faec 	bl	800c0e0 <HAL_GPIO_Init>


	// PWM_AUX_OUT_TIM_MspInit 0

	/* PWM_AUX_OUT_TIM clock enable */
	printf("SM_EnablePwmToAux: __HAL_RCC_PWM_AUX_OUT_TIM_CLK_ENABLE\n");
 8006b08:	482f      	ldr	r0, [pc, #188]	; (8006bc8 <SM_EnablePwmToAux+0x258>)
 8006b0a:	f00b faa1 	bl	8012050 <puts>
	__HAL_RCC_TIM3_CLK_ENABLE();
 8006b0e:	4b2c      	ldr	r3, [pc, #176]	; (8006bc0 <SM_EnablePwmToAux+0x250>)
 8006b10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b12:	4a2b      	ldr	r2, [pc, #172]	; (8006bc0 <SM_EnablePwmToAux+0x250>)
 8006b14:	f043 0302 	orr.w	r3, r3, #2
 8006b18:	6593      	str	r3, [r2, #88]	; 0x58
 8006b1a:	4b29      	ldr	r3, [pc, #164]	; (8006bc0 <SM_EnablePwmToAux+0x250>)
 8006b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b1e:	f003 0302 	and.w	r3, r3, #2
 8006b22:	603b      	str	r3, [r7, #0]
 8006b24:	683b      	ldr	r3, [r7, #0]

	/* PWM_AUX_OUT_TIM interrupt Init */
	printf("SM_EnablePwmToAux: HAL_NVIC_SetPriority\n");
 8006b26:	4829      	ldr	r0, [pc, #164]	; (8006bcc <SM_EnablePwmToAux+0x25c>)
 8006b28:	f00b fa92 	bl	8012050 <puts>
	HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	2100      	movs	r1, #0
 8006b30:	201d      	movs	r0, #29
 8006b32:	f004 fb42 	bl	800b1ba <HAL_NVIC_SetPriority>
	printf("SM_EnablePwmToAux: HAL_NVIC_EnableIRQ\n");
 8006b36:	4826      	ldr	r0, [pc, #152]	; (8006bd0 <SM_EnablePwmToAux+0x260>)
 8006b38:	f00b fa8a 	bl	8012050 <puts>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006b3c:	201d      	movs	r0, #29
 8006b3e:	f004 fb56 	bl	800b1ee <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspInit 1 */
	printf("SM_EnablePwmToAux: HAL_TIM_PWM_Start\n");
 8006b42:	4824      	ldr	r0, [pc, #144]	; (8006bd4 <SM_EnablePwmToAux+0x264>)
 8006b44:	f00b fa84 	bl	8012050 <puts>
	if ((res == HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 8006b48:	2100      	movs	r1, #0
 8006b4a:	4815      	ldr	r0, [pc, #84]	; (8006ba0 <SM_EnablePwmToAux+0x230>)
 8006b4c:	f006 ff42 	bl	800d9d4 <HAL_TIM_PWM_Start>
 8006b50:	4603      	mov	r3, r0
 8006b52:	461a      	mov	r2, r3
 8006b54:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d107      	bne.n	8006b6c <SM_EnablePwmToAux+0x1fc>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Start() Result:%u\n",res);
 8006b5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006b60:	4619      	mov	r1, r3
 8006b62:	481d      	ldr	r0, [pc, #116]	; (8006bd8 <SM_EnablePwmToAux+0x268>)
 8006b64:	f00b fa00 	bl	8011f68 <iprintf>
		Error_Handler();
 8006b68:	f001 fae8 	bl	800813c <Error_Handler>
	}

	printf("SM_EnablePwmToAux: GO_ApplyPresetToSignal\n");
 8006b6c:	481b      	ldr	r0, [pc, #108]	; (8006bdc <SM_EnablePwmToAux+0x26c>)
 8006b6e:	f00b fa6f 	bl	8012050 <puts>
	GO_ApplyPresetToSignal(eDefaultGainPreset);
 8006b72:	2007      	movs	r0, #7
 8006b74:	f7ff faf6 	bl	8006164 <GO_ApplyPresetToSignal>

	// 50% duty cycle
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->CCR1 = 32768\n");
 8006b78:	4819      	ldr	r0, [pc, #100]	; (8006be0 <SM_EnablePwmToAux+0x270>)
 8006b7a:	f00b fa69 	bl	8012050 <puts>
	PWM_AUX_OUT_TIM->CCR1 = 32768;
 8006b7e:	4b09      	ldr	r3, [pc, #36]	; (8006ba4 <SM_EnablePwmToAux+0x234>)
 8006b80:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006b84:	635a      	str	r2, [r3, #52]	; 0x34
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->ARR = 65535\n");
 8006b86:	4817      	ldr	r0, [pc, #92]	; (8006be4 <SM_EnablePwmToAux+0x274>)
 8006b88:	f00b fa62 	bl	8012050 <puts>
	PWM_AUX_OUT_TIM->ARR = 65535;
 8006b8c:	4b05      	ldr	r3, [pc, #20]	; (8006ba4 <SM_EnablePwmToAux+0x234>)
 8006b8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006b92:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006b94:	bf00      	nop
 8006b96:	3758      	adds	r7, #88	; 0x58
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}
 8006b9c:	080160f8 	.word	0x080160f8
 8006ba0:	200021d8 	.word	0x200021d8
 8006ba4:	40000400 	.word	0x40000400
 8006ba8:	0801610c 	.word	0x0801610c
 8006bac:	08016140 	.word	0x08016140
 8006bb0:	0801617c 	.word	0x0801617c
 8006bb4:	080161ac 	.word	0x080161ac
 8006bb8:	080161f4 	.word	0x080161f4
 8006bbc:	08016230 	.word	0x08016230
 8006bc0:	40021000 	.word	0x40021000
 8006bc4:	08016260 	.word	0x08016260
 8006bc8:	08016284 	.word	0x08016284
 8006bcc:	080162bc 	.word	0x080162bc
 8006bd0:	080162e4 	.word	0x080162e4
 8006bd4:	0801630c 	.word	0x0801630c
 8006bd8:	08016334 	.word	0x08016334
 8006bdc:	08016368 	.word	0x08016368
 8006be0:	08016394 	.word	0x08016394
 8006be4:	080163c8 	.word	0x080163c8

08006be8 <SM_DisablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisablePwmToAux()
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
	printf("SM_DisablePwmToAux");
 8006bee:	4815      	ldr	r0, [pc, #84]	; (8006c44 <SM_DisablePwmToAux+0x5c>)
 8006bf0:	f00b f9ba 	bl	8011f68 <iprintf>

	HAL_StatusTypeDef res = 0;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	71fb      	strb	r3, [r7, #7]


	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 0 */
	printf("SM_DisablePwmToAux: HAL_TIM_PWM_Stop\n");
 8006bf8:	4813      	ldr	r0, [pc, #76]	; (8006c48 <SM_DisablePwmToAux+0x60>)
 8006bfa:	f00b fa29 	bl	8012050 <puts>
	if ((res == HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 8006bfe:	2100      	movs	r1, #0
 8006c00:	4812      	ldr	r0, [pc, #72]	; (8006c4c <SM_DisablePwmToAux+0x64>)
 8006c02:	f006 ffc1 	bl	800db88 <HAL_TIM_PWM_Stop>
 8006c06:	4603      	mov	r3, r0
 8006c08:	461a      	mov	r2, r3
 8006c0a:	79fb      	ldrb	r3, [r7, #7]
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d106      	bne.n	8006c1e <SM_DisablePwmToAux+0x36>
	{
		printf("SM_DisablePwmToAux HAL_TIM_PWM_Stop() Result:%u\n",res);
 8006c10:	79fb      	ldrb	r3, [r7, #7]
 8006c12:	4619      	mov	r1, r3
 8006c14:	480e      	ldr	r0, [pc, #56]	; (8006c50 <SM_DisablePwmToAux+0x68>)
 8006c16:	f00b f9a7 	bl	8011f68 <iprintf>
		Error_Handler();
 8006c1a:	f001 fa8f 	bl	800813c <Error_Handler>
	}
	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 0 */
	/* Peripheral clock disable */
	printf("SM_DisablePwmToAux __HAL_RCC_PWM_AUX_OUT_TIM_CLK_DISABLE\n");
 8006c1e:	480d      	ldr	r0, [pc, #52]	; (8006c54 <SM_DisablePwmToAux+0x6c>)
 8006c20:	f00b fa16 	bl	8012050 <puts>
	__HAL_RCC_TIM3_CLK_DISABLE();
 8006c24:	4b0c      	ldr	r3, [pc, #48]	; (8006c58 <SM_DisablePwmToAux+0x70>)
 8006c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c28:	4a0b      	ldr	r2, [pc, #44]	; (8006c58 <SM_DisablePwmToAux+0x70>)
 8006c2a:	f023 0302 	bic.w	r3, r3, #2
 8006c2e:	6593      	str	r3, [r2, #88]	; 0x58

	/* PWM_AUX_OUT_TIM interrupt Deinit */
	printf("SM_DisablePwmToAux HAL_NVIC_DisableIRQ\n");
 8006c30:	480a      	ldr	r0, [pc, #40]	; (8006c5c <SM_DisablePwmToAux+0x74>)
 8006c32:	f00b fa0d 	bl	8012050 <puts>
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8006c36:	201d      	movs	r0, #29
 8006c38:	f004 fae7 	bl	800b20a <HAL_NVIC_DisableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 1 */
}
 8006c3c:	bf00      	nop
 8006c3e:	3708      	adds	r7, #8
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}
 8006c44:	080163f8 	.word	0x080163f8
 8006c48:	0801640c 	.word	0x0801640c
 8006c4c:	200021d8 	.word	0x200021d8
 8006c50:	08016434 	.word	0x08016434
 8006c54:	08016468 	.word	0x08016468
 8006c58:	40021000 	.word	0x40021000
 8006c5c:	080164a4 	.word	0x080164a4

08006c60 <SM_EnableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnableDacToAux()
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b0b2      	sub	sp, #200	; 0xc8
 8006c64:	af00      	add	r7, sp, #0
	printf("SM_EnableDacToAux");
 8006c66:	4860      	ldr	r0, [pc, #384]	; (8006de8 <SM_EnableDacToAux+0x188>)
 8006c68:	f00b f97e 	bl	8011f68 <iprintf>

	HAL_StatusTypeDef res = 0;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	DAC_ChannelConfTypeDef sConfig = {0};
 8006c72:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8006c76:	2230      	movs	r2, #48	; 0x30
 8006c78:	2100      	movs	r1, #0
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f00a fd10 	bl	80116a0 <memset>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c80:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006c84:	2200      	movs	r2, #0
 8006c86:	601a      	str	r2, [r3, #0]
 8006c88:	605a      	str	r2, [r3, #4]
 8006c8a:	609a      	str	r2, [r3, #8]
 8006c8c:	60da      	str	r2, [r3, #12]
 8006c8e:	611a      	str	r2, [r3, #16]
	DAC_HandleTypeDef hdac2;
	DMA_HandleTypeDef hdma_dac2_ch1;
	/** DAC Initialization
	*/
	hdac2.Instance = DAC2;
 8006c90:	4b56      	ldr	r3, [pc, #344]	; (8006dec <SM_EnableDacToAux+0x18c>)
 8006c92:	66fb      	str	r3, [r7, #108]	; 0x6c
	if ((res == HAL_DAC_Init(&hdac2)) != HAL_OK)
 8006c94:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f004 fad0 	bl	800b23e <HAL_DAC_Init>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d107      	bne.n	8006cba <SM_EnableDacToAux+0x5a>
	{
		printf("SM_EnableDacToAux HAL_DAC_Init() Result:%u\n",res);
 8006caa:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006cae:	4619      	mov	r1, r3
 8006cb0:	484f      	ldr	r0, [pc, #316]	; (8006df0 <SM_EnableDacToAux+0x190>)
 8006cb2:	f00b f959 	bl	8011f68 <iprintf>
		Error_Handler();
 8006cb6:	f001 fa41 	bl	800813c <Error_Handler>
	}
	/** DAC channel OUT1 config
	*/
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006cba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006cbe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
	sConfig.DAC_SignedFormat = DISABLE;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8006cd4:	2306      	movs	r3, #6
 8006cd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006cec:	2300      	movs	r3, #0
 8006cee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	if ((res == HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1)) != HAL_OK)
 8006cf2:	f107 0194 	add.w	r1, r7, #148	; 0x94
 8006cf6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f004 fc87 	bl	800b610 <HAL_DAC_ConfigChannel>
 8006d02:	4603      	mov	r3, r0
 8006d04:	461a      	mov	r2, r3
 8006d06:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d107      	bne.n	8006d1e <SM_EnableDacToAux+0xbe>
	{
		printf("SM_EnableDacToAux HAL_DAC_ConfigChannel() Result:%u\n",res);
 8006d0e:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006d12:	4619      	mov	r1, r3
 8006d14:	4837      	ldr	r0, [pc, #220]	; (8006df4 <SM_EnableDacToAux+0x194>)
 8006d16:	f00b f927 	bl	8011f68 <iprintf>
		Error_Handler();
 8006d1a:	f001 fa0f 	bl	800813c <Error_Handler>

	/* USER CODE BEGIN DAC2_MspInit 0 */

	/* USER CODE END DAC2_MspInit 0 */
	/* DAC2 clock enable */
	printf("SM_EnableDacToAux __HAL_RCC_DAC2_CLK_ENABLE()\n");
 8006d1e:	4836      	ldr	r0, [pc, #216]	; (8006df8 <SM_EnableDacToAux+0x198>)
 8006d20:	f00b f996 	bl	8012050 <puts>
	__HAL_RCC_DAC2_CLK_ENABLE();
 8006d24:	4b35      	ldr	r3, [pc, #212]	; (8006dfc <SM_EnableDacToAux+0x19c>)
 8006d26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d28:	4a34      	ldr	r2, [pc, #208]	; (8006dfc <SM_EnableDacToAux+0x19c>)
 8006d2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006d30:	4b32      	ldr	r3, [pc, #200]	; (8006dfc <SM_EnableDacToAux+0x19c>)
 8006d32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d38:	60bb      	str	r3, [r7, #8]
 8006d3a:	68bb      	ldr	r3, [r7, #8]

	printf("SM_EnableDacToAux __HAL_RCC_GPIOA_CLK_ENABLE()\n");
 8006d3c:	4830      	ldr	r0, [pc, #192]	; (8006e00 <SM_EnableDacToAux+0x1a0>)
 8006d3e:	f00b f987 	bl	8012050 <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8006d42:	4b2e      	ldr	r3, [pc, #184]	; (8006dfc <SM_EnableDacToAux+0x19c>)
 8006d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d46:	4a2d      	ldr	r2, [pc, #180]	; (8006dfc <SM_EnableDacToAux+0x19c>)
 8006d48:	f043 0301 	orr.w	r3, r3, #1
 8006d4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006d4e:	4b2b      	ldr	r3, [pc, #172]	; (8006dfc <SM_EnableDacToAux+0x19c>)
 8006d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d52:	f003 0301 	and.w	r3, r3, #1
 8006d56:	607b      	str	r3, [r7, #4]
 8006d58:	687b      	ldr	r3, [r7, #4]
	/**DAC2 GPIO Configuration
	PA6     ------> DAC2_OUT1
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006d5a:	2340      	movs	r3, #64	; 0x40
 8006d5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006d60:	2303      	movs	r3, #3
 8006d62:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d66:	2300      	movs	r3, #0
 8006d68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	printf("SM_EnableDacToAux HAL_GPIO_Init()\n");
 8006d6c:	4825      	ldr	r0, [pc, #148]	; (8006e04 <SM_EnableDacToAux+0x1a4>)
 8006d6e:	f00b f96f 	bl	8012050 <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d72:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006d76:	4619      	mov	r1, r3
 8006d78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006d7c:	f005 f9b0 	bl	800c0e0 <HAL_GPIO_Init>

	/* DAC2 DMA Init */
	/* DAC2_CH1 Init */
	hdma_dac2_ch1.Instance = DMA1_Channel3;
 8006d80:	4b21      	ldr	r3, [pc, #132]	; (8006e08 <SM_EnableDacToAux+0x1a8>)
 8006d82:	60fb      	str	r3, [r7, #12]
	hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8006d84:	2329      	movs	r3, #41	; 0x29
 8006d86:	613b      	str	r3, [r7, #16]
	hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006d88:	2310      	movs	r3, #16
 8006d8a:	617b      	str	r3, [r7, #20]
	hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	61bb      	str	r3, [r7, #24]
	hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006d90:	2380      	movs	r3, #128	; 0x80
 8006d92:	61fb      	str	r3, [r7, #28]
	hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006d94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d98:	623b      	str	r3, [r7, #32]
	hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006d9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006d9e:	627b      	str	r3, [r7, #36]	; 0x24
	hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8006da0:	2320      	movs	r3, #32
 8006da2:	62bb      	str	r3, [r7, #40]	; 0x28
	hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006da4:	2300      	movs	r3, #0
 8006da6:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_DMA_Init(&hdma_dac2_ch1)) != HAL_OK)
 8006da8:	f107 030c 	add.w	r3, r7, #12
 8006dac:	4618      	mov	r0, r3
 8006dae:	f004 fe65 	bl	800ba7c <HAL_DMA_Init>
 8006db2:	4603      	mov	r3, r0
 8006db4:	461a      	mov	r2, r3
 8006db6:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d107      	bne.n	8006dce <SM_EnableDacToAux+0x16e>
	{
		printf("SM_EnableDacToAux HAL_DMA_Init() Result:%u\n",res);
 8006dbe:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	4811      	ldr	r0, [pc, #68]	; (8006e0c <SM_EnableDacToAux+0x1ac>)
 8006dc6:	f00b f8cf 	bl	8011f68 <iprintf>
		Error_Handler();
 8006dca:	f001 f9b7 	bl	800813c <Error_Handler>
	}

	printf("SM_EnableDacToAux __HAL_LINKDMA()\n");
 8006dce:	4810      	ldr	r0, [pc, #64]	; (8006e10 <SM_EnableDacToAux+0x1b0>)
 8006dd0:	f00b f93e 	bl	8012050 <puts>
	__HAL_LINKDMA(&hdac2,DMA_Handle1,hdma_dac2_ch1);
 8006dd4:	f107 030c 	add.w	r3, r7, #12
 8006dd8:	677b      	str	r3, [r7, #116]	; 0x74
 8006dda:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006dde:	637b      	str	r3, [r7, #52]	; 0x34

    //GO_ApplyPresetToAux(eDefaultGainPreset);
}
 8006de0:	bf00      	nop
 8006de2:	37c8      	adds	r7, #200	; 0xc8
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	080164cc 	.word	0x080164cc
 8006dec:	50000c00 	.word	0x50000c00
 8006df0:	080164e0 	.word	0x080164e0
 8006df4:	0801650c 	.word	0x0801650c
 8006df8:	08016544 	.word	0x08016544
 8006dfc:	40021000 	.word	0x40021000
 8006e00:	08016574 	.word	0x08016574
 8006e04:	080165a4 	.word	0x080165a4
 8006e08:	40020030 	.word	0x40020030
 8006e0c:	080165c8 	.word	0x080165c8
 8006e10:	080165f4 	.word	0x080165f4

08006e14 <SM_DisableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisableDacToAux()
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	af00      	add	r7, sp, #0


	printf("SM_DisableDacToAux\n");
 8006e18:	4806      	ldr	r0, [pc, #24]	; (8006e34 <SM_DisableDacToAux+0x20>)
 8006e1a:	f00b f919 	bl	8012050 <puts>
    //__HAL_RCC_DAC2_CLK_DISABLE();

    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
	printf("SM_DisableDacToAux HAL_GPIO_DeInit\n");
 8006e1e:	4806      	ldr	r0, [pc, #24]	; (8006e38 <SM_DisableDacToAux+0x24>)
 8006e20:	f00b f916 	bl	8012050 <puts>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 8006e24:	2140      	movs	r1, #64	; 0x40
 8006e26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006e2a:	f005 fadb 	bl	800c3e4 <HAL_GPIO_DeInit>

}
 8006e2e:	bf00      	nop
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	08016618 	.word	0x08016618
 8006e38:	0801662c 	.word	0x0801662c

08006e3c <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Inversion direction)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	4603      	mov	r3, r0
 8006e44:	71fb      	strb	r3, [r7, #7]
	if(direction)
 8006e46:	79fb      	ldrb	r3, [r7, #7]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d008      	beq.n	8006e5e <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8006e4c:	4b08      	ldr	r3, [pc, #32]	; (8006e70 <SM_GetEncoderValue+0x34>)
 8006e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e50:	b29a      	uxth	r2, r3
 8006e52:	4b07      	ldr	r3, [pc, #28]	; (8006e70 <SM_GetEncoderValue+0x34>)
 8006e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	e002      	b.n	8006e64 <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 8006e5e:	4b04      	ldr	r3, [pc, #16]	; (8006e70 <SM_GetEncoderValue+0x34>)
 8006e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e62:	b29b      	uxth	r3, r3
	}
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	370c      	adds	r7, #12
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr
 8006e70:	40012c00 	.word	0x40012c00

08006e74 <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
	volatile float output_tm_psc;
	volatile float output_tm_arr;

	// safe-guard against divide by zero
	(OUTPUT_TIMER->PSC == 0) ? (output_tm_psc = 1) : (output_tm_psc = OUTPUT_TIMER->PSC);
 8006e7a:	4b1d      	ldr	r3, [pc, #116]	; (8006ef0 <SM_GetOutputInHertz+0x7c>)
 8006e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d103      	bne.n	8006e8a <SM_GetOutputInHertz+0x16>
 8006e82:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006e86:	60bb      	str	r3, [r7, #8]
 8006e88:	e007      	b.n	8006e9a <SM_GetOutputInHertz+0x26>
 8006e8a:	4b19      	ldr	r3, [pc, #100]	; (8006ef0 <SM_GetOutputInHertz+0x7c>)
 8006e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e8e:	ee07 3a90 	vmov	s15, r3
 8006e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e96:	edc7 7a02 	vstr	s15, [r7, #8]
	(OUTPUT_TIMER->ARR == 0) ? (output_tm_arr = 1) : (output_tm_arr = OUTPUT_TIMER->ARR);
 8006e9a:	4b15      	ldr	r3, [pc, #84]	; (8006ef0 <SM_GetOutputInHertz+0x7c>)
 8006e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d103      	bne.n	8006eaa <SM_GetOutputInHertz+0x36>
 8006ea2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006ea6:	607b      	str	r3, [r7, #4]
 8006ea8:	e007      	b.n	8006eba <SM_GetOutputInHertz+0x46>
 8006eaa:	4b11      	ldr	r3, [pc, #68]	; (8006ef0 <SM_GetOutputInHertz+0x7c>)
 8006eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eae:	ee07 3a90 	vmov	s15, r3
 8006eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eb6:	edc7 7a01 	vstr	s15, [r7, #4]

	float output_tm_freq = SM_MCLK / (output_tm_psc * output_tm_arr);
 8006eba:	ed97 7a02 	vldr	s14, [r7, #8]
 8006ebe:	edd7 7a01 	vldr	s15, [r7, #4]
 8006ec2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006ec6:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8006ef4 <SM_GetOutputInHertz+0x80>
 8006eca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ece:	edc7 7a03 	vstr	s15, [r7, #12]


	return output_tm_freq / SM_FSAMP;
 8006ed2:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ed6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8006ef8 <SM_GetOutputInHertz+0x84>
 8006eda:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006ede:	eef0 7a66 	vmov.f32	s15, s13
}
 8006ee2:	eeb0 0a67 	vmov.f32	s0, s15
 8006ee6:	3714      	adds	r7, #20
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr
 8006ef0:	40013400 	.word	0x40013400
 8006ef4:	4d2037a0 	.word	0x4d2037a0
 8006ef8:	42f00000 	.word	0x42f00000

08006efc <SM_ConvertPeriodToHertz>:


float SM_ConvertPeriodToHertz(uint32_t period, uint16_t psc)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	460b      	mov	r3, r1
 8006f06:	807b      	strh	r3, [r7, #2]
	(psc == 0) ? (psc = 1) : psc;
 8006f08:	887b      	ldrh	r3, [r7, #2]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d101      	bne.n	8006f12 <SM_ConvertPeriodToHertz+0x16>
 8006f0e:	2301      	movs	r3, #1
 8006f10:	807b      	strh	r3, [r7, #2]

	return (float)SM_MCLK / ( (float)psc * (float)period );
 8006f12:	887b      	ldrh	r3, [r7, #2]
 8006f14:	ee07 3a90 	vmov	s15, r3
 8006f18:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	ee07 3a90 	vmov	s15, r3
 8006f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f2a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006f44 <SM_ConvertPeriodToHertz+0x48>
 8006f2e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006f32:	eef0 7a66 	vmov.f32	s15, s13
}
 8006f36:	eeb0 0a67 	vmov.f32	s0, s15
 8006f3a:	370c      	adds	r7, #12
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f42:	4770      	bx	lr
 8006f44:	4d2037a0 	.word	0x4d2037a0

08006f48 <SM_IsFuncPwmDutyMode>:
	return (SM_MCLK / hertz) / psc;
}


uint8_t SM_IsFuncPwmDutyMode()
{
 8006f48:	b480      	push	{r7}
 8006f4a:	af00      	add	r7, sp, #0
	return duty_adjust_mode;
 8006f4c:	4b03      	ldr	r3, [pc, #12]	; (8006f5c <SM_IsFuncPwmDutyMode+0x14>)
 8006f4e:	781b      	ldrb	r3, [r3, #0]
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	20002154 	.word	0x20002154

08006f60 <SM_ToggleFuncPwmDutyMode>:

void SM_ToggleFuncPwmDutyMode()
{
 8006f60:	b480      	push	{r7}
 8006f62:	af00      	add	r7, sp, #0
	duty_adjust_mode ^= 1;
 8006f64:	4b05      	ldr	r3, [pc, #20]	; (8006f7c <SM_ToggleFuncPwmDutyMode+0x1c>)
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	f083 0301 	eor.w	r3, r3, #1
 8006f6c:	b2da      	uxtb	r2, r3
 8006f6e:	4b03      	ldr	r3, [pc, #12]	; (8006f7c <SM_ToggleFuncPwmDutyMode+0x1c>)
 8006f70:	701a      	strb	r2, [r3, #0]
}
 8006f72:	bf00      	nop
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr
 8006f7c:	20002154 	.word	0x20002154

08006f80 <SM_ResetFuncPwmDutyMode>:

void SM_ResetFuncPwmDutyMode()
{
 8006f80:	b480      	push	{r7}
 8006f82:	af00      	add	r7, sp, #0
	duty_adjust_mode = 0;
 8006f84:	4b03      	ldr	r3, [pc, #12]	; (8006f94 <SM_ResetFuncPwmDutyMode+0x14>)
 8006f86:	2200      	movs	r2, #0
 8006f88:	701a      	strb	r2, [r3, #0]

}
 8006f8a:	bf00      	nop
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr
 8006f94:	20002154 	.word	0x20002154

08006f98 <VPP_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ResetLastEncoderValue()
{
 8006f98:	b480      	push	{r7}
 8006f9a:	af00      	add	r7, sp, #0
	amp_last_encoder_value = 0;
 8006f9c:	4b03      	ldr	r3, [pc, #12]	; (8006fac <VPP_ResetLastEncoderValue+0x14>)
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	801a      	strh	r2, [r3, #0]
}
 8006fa2:	bf00      	nop
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr
 8006fac:	20002156 	.word	0x20002156

08006fb0 <VPP_ApplyProfileToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSignal(eAmpSettings_t pPresetEnum)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b084      	sub	sp, #16
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8006fba:	79fa      	ldrb	r2, [r7, #7]
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	00db      	lsls	r3, r3, #3
 8006fc0:	1a9b      	subs	r3, r3, r2
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	4a10      	ldr	r2, [pc, #64]	; (8007008 <VPP_ApplyProfileToSignal+0x58>)
 8006fc6:	4413      	add	r3, r2
 8006fc8:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 8006fca:	2000      	movs	r0, #0
 8006fcc:	f7ff fcba 	bl	8006944 <SM_GetOutputChannel>
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	7a1b      	ldrb	r3, [r3, #8]
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f7ff f8c1 	bl	8006164 <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	edd3 7a04 	vldr	s15, [r3, #16]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	ed93 7a05 	vldr	s14, [r3, #20]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	8b1b      	ldrh	r3, [r3, #24]
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	eef0 0a47 	vmov.f32	s1, s14
 8006ff8:	eeb0 0a67 	vmov.f32	s0, s15
 8006ffc:	f000 f830 	bl	8007060 <_ProcessSignalDataTable>


}
 8007000:	bf00      	nop
 8007002:	3710      	adds	r7, #16
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	200003f8 	.word	0x200003f8

0800700c <VPP_ApplyProfileToAux>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToAux(eAmpSettings_t pPresetEnum)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	4603      	mov	r3, r0
 8007014:	71fb      	strb	r3, [r7, #7]

	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8007016:	79fa      	ldrb	r2, [r7, #7]
 8007018:	4613      	mov	r3, r2
 800701a:	00db      	lsls	r3, r3, #3
 800701c:	1a9b      	subs	r3, r3, r2
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	4a0e      	ldr	r2, [pc, #56]	; (800705c <VPP_ApplyProfileToAux+0x50>)
 8007022:	4413      	add	r3, r2
 8007024:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the AuxChannel object
	SM_GetOutputChannel(AUX_CHANNEL)->amp_profile = pNextEncPreset;
 8007026:	2001      	movs	r0, #1
 8007028:	f7ff fc8c 	bl	8006944 <SM_GetOutputChannel>
 800702c:	4602      	mov	r2, r0
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	//GO_ApplyPresetToAux(pNextEncPreset->gain_preset);

	// Apply the next amplitude setting to the AuxChannel object
	_ProcessAuxDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	edd3 7a04 	vldr	s15, [r3, #16]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	ed93 7a05 	vldr	s14, [r3, #20]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	8b1b      	ldrh	r3, [r3, #24]
 8007044:	4618      	mov	r0, r3
 8007046:	eef0 0a47 	vmov.f32	s1, s14
 800704a:	eeb0 0a67 	vmov.f32	s0, s15
 800704e:	f000 f88d 	bl	800716c <_ProcessAuxDataTable>



}
 8007052:	bf00      	nop
 8007054:	3710      	adds	r7, #16
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	200003f8 	.word	0x200003f8

08007060 <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b08a      	sub	sp, #40	; 0x28
 8007064:	af00      	add	r7, sp, #0
 8007066:	ed87 0a03 	vstr	s0, [r7, #12]
 800706a:	edc7 0a02 	vstr	s1, [r7, #8]
 800706e:	4603      	mov	r3, r0
 8007070:	80fb      	strh	r3, [r7, #6]
	sOutputChannel_t * pTmpOutputChannel = SM_GetOutputChannel(SIGNAL_CHANNEL);
 8007072:	2000      	movs	r0, #0
 8007074:	f7ff fc66 	bl	8006944 <SM_GetOutputChannel>
 8007078:	6178      	str	r0, [r7, #20]
	if(pTmpOutputChannel->func_profile->func != PWM_FUNC_MODE)
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8007080:	781b      	ldrb	r3, [r3, #0]
 8007082:	2b06      	cmp	r3, #6
 8007084:	d06b      	beq.n	800715e <_ProcessSignalDataTable+0xfe>
	{
		// copy refer lookup datat table from SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8007086:	2300      	movs	r3, #0
 8007088:	627b      	str	r3, [r7, #36]	; 0x24
 800708a:	e00c      	b.n	80070a6 <_ProcessSignalDataTable+0x46>
		{
			tmpDataTable[i] = pTmpOutputChannel->ref_lut_data[i];
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	685a      	ldr	r2, [r3, #4]
 8007090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	4413      	add	r3, r2
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	4933      	ldr	r1, [pc, #204]	; (8007168 <_ProcessSignalDataTable+0x108>)
 800709a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80070a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a2:	3301      	adds	r3, #1
 80070a4:	627b      	str	r3, [r7, #36]	; 0x24
 80070a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a8:	2b77      	cmp	r3, #119	; 0x77
 80070aa:	ddef      	ble.n	800708c <_ProcessSignalDataTable+0x2c>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 80070ac:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80070b0:	623b      	str	r3, [r7, #32]
		if(_encoder_value)
 80070b2:	88fb      	ldrh	r3, [r7, #6]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d008      	beq.n	80070ca <_ProcessSignalDataTable+0x6a>
		{
			pos_offset_coeff = (_encoder_value/4);
 80070b8:	88fb      	ldrh	r3, [r7, #6]
 80070ba:	089b      	lsrs	r3, r3, #2
 80070bc:	b29b      	uxth	r3, r3
 80070be:	ee07 3a90 	vmov	s15, r3
 80070c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80070c6:	edc7 7a08 	vstr	s15, [r7, #32]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80070ca:	2300      	movs	r3, #0
 80070cc:	61fb      	str	r3, [r7, #28]
 80070ce:	e02e      	b.n	800712e <_ProcessSignalDataTable+0xce>
		{
			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 80070d0:	4a25      	ldr	r2, [pc, #148]	; (8007168 <_ProcessSignalDataTable+0x108>)
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070d8:	ee07 3a90 	vmov	s15, r3
 80070dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80070e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80070e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070ec:	ee17 1a90 	vmov	r1, s15
 80070f0:	4a1d      	ldr	r2, [pc, #116]	; (8007168 <_ProcessSignalDataTable+0x108>)
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 80070f8:	4a1b      	ldr	r2, [pc, #108]	; (8007168 <_ProcessSignalDataTable+0x108>)
 80070fa:	69fb      	ldr	r3, [r7, #28]
 80070fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007100:	ee07 3a90 	vmov	s15, r3
 8007104:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007108:	edd7 7a08 	vldr	s15, [r7, #32]
 800710c:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8007110:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007114:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007118:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800711c:	ee17 1a90 	vmov	r1, s15
 8007120:	4a11      	ldr	r2, [pc, #68]	; (8007168 <_ProcessSignalDataTable+0x108>)
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8007128:	69fb      	ldr	r3, [r7, #28]
 800712a:	3301      	adds	r3, #1
 800712c:	61fb      	str	r3, [r7, #28]
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	2b77      	cmp	r3, #119	; 0x77
 8007132:	ddcd      	ble.n	80070d0 <_ProcessSignalDataTable+0x70>
		}

		// restore lookup table copy to active lookup table in SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8007134:	2300      	movs	r3, #0
 8007136:	61bb      	str	r3, [r7, #24]
 8007138:	e00e      	b.n	8007158 <_ProcessSignalDataTable+0xf8>
		{
			SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 800713a:	2000      	movs	r0, #0
 800713c:	f7ff fc02 	bl	8006944 <SM_GetOutputChannel>
 8007140:	4601      	mov	r1, r0
 8007142:	4a09      	ldr	r2, [pc, #36]	; (8007168 <_ProcessSignalDataTable+0x108>)
 8007144:	69bb      	ldr	r3, [r7, #24]
 8007146:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	3302      	adds	r3, #2
 800714e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	3301      	adds	r3, #1
 8007156:	61bb      	str	r3, [r7, #24]
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	2b77      	cmp	r3, #119	; 0x77
 800715c:	dded      	ble.n	800713a <_ProcessSignalDataTable+0xda>
		}
	}

}
 800715e:	bf00      	nop
 8007160:	3728      	adds	r7, #40	; 0x28
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	20002648 	.word	0x20002648

0800716c <_ProcessAuxDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessAuxDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b088      	sub	sp, #32
 8007170:	af00      	add	r7, sp, #0
 8007172:	ed87 0a03 	vstr	s0, [r7, #12]
 8007176:	edc7 0a02 	vstr	s1, [r7, #8]
 800717a:	4603      	mov	r3, r0
 800717c:	80fb      	strh	r3, [r7, #6]
	if(SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func != PWM_FUNC_MODE)
 800717e:	2001      	movs	r0, #1
 8007180:	f7ff fbe0 	bl	8006944 <SM_GetOutputChannel>
 8007184:	4603      	mov	r3, r0
 8007186:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	2b06      	cmp	r3, #6
 800718e:	d059      	beq.n	8007244 <_ProcessAuxDataTable+0xd8>
	{
		// copy refer lookup datat table from AuxChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8007190:	2300      	movs	r3, #0
 8007192:	61fb      	str	r3, [r7, #28]
 8007194:	e00f      	b.n	80071b6 <_ProcessAuxDataTable+0x4a>
		{
			tmpDataTable[i] = SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data[i];
 8007196:	2001      	movs	r0, #1
 8007198:	f7ff fbd4 	bl	8006944 <SM_GetOutputChannel>
 800719c:	4603      	mov	r3, r0
 800719e:	685a      	ldr	r2, [r3, #4]
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	009b      	lsls	r3, r3, #2
 80071a4:	4413      	add	r3, r2
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	4933      	ldr	r1, [pc, #204]	; (8007278 <_ProcessAuxDataTable+0x10c>)
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	3301      	adds	r3, #1
 80071b4:	61fb      	str	r3, [r7, #28]
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	2b77      	cmp	r3, #119	; 0x77
 80071ba:	ddec      	ble.n	8007196 <_ProcessAuxDataTable+0x2a>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 80071bc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80071c0:	61bb      	str	r3, [r7, #24]
		if(_encoder_value)
 80071c2:	88fb      	ldrh	r3, [r7, #6]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d008      	beq.n	80071da <_ProcessAuxDataTable+0x6e>
		{
			pos_offset_coeff = (_encoder_value/4);
 80071c8:	88fb      	ldrh	r3, [r7, #6]
 80071ca:	089b      	lsrs	r3, r3, #2
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	ee07 3a90 	vmov	s15, r3
 80071d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80071d6:	edc7 7a06 	vstr	s15, [r7, #24]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80071da:	2300      	movs	r3, #0
 80071dc:	617b      	str	r3, [r7, #20]
 80071de:	e02e      	b.n	800723e <_ProcessAuxDataTable+0xd2>
		{

			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 80071e0:	4a25      	ldr	r2, [pc, #148]	; (8007278 <_ProcessAuxDataTable+0x10c>)
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071e8:	ee07 3a90 	vmov	s15, r3
 80071ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80071f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80071f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071fc:	ee17 1a90 	vmov	r1, s15
 8007200:	4a1d      	ldr	r2, [pc, #116]	; (8007278 <_ProcessAuxDataTable+0x10c>)
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8007208:	4a1b      	ldr	r2, [pc, #108]	; (8007278 <_ProcessAuxDataTable+0x10c>)
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007210:	ee07 3a90 	vmov	s15, r3
 8007214:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007218:	edd7 7a06 	vldr	s15, [r7, #24]
 800721c:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8007220:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007224:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007228:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800722c:	ee17 1a90 	vmov	r1, s15
 8007230:	4a11      	ldr	r2, [pc, #68]	; (8007278 <_ProcessAuxDataTable+0x10c>)
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	3301      	adds	r3, #1
 800723c:	617b      	str	r3, [r7, #20]
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	2b77      	cmp	r3, #119	; 0x77
 8007242:	ddcd      	ble.n	80071e0 <_ProcessAuxDataTable+0x74>
		}
	}


	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8007244:	2300      	movs	r3, #0
 8007246:	613b      	str	r3, [r7, #16]
 8007248:	e00e      	b.n	8007268 <_ProcessAuxDataTable+0xfc>
	{
		SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 800724a:	2001      	movs	r0, #1
 800724c:	f7ff fb7a 	bl	8006944 <SM_GetOutputChannel>
 8007250:	4601      	mov	r1, r0
 8007252:	4a09      	ldr	r2, [pc, #36]	; (8007278 <_ProcessAuxDataTable+0x10c>)
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	3302      	adds	r3, #2
 800725e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	3301      	adds	r3, #1
 8007266:	613b      	str	r3, [r7, #16]
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	2b77      	cmp	r3, #119	; 0x77
 800726c:	dded      	ble.n	800724a <_ProcessAuxDataTable+0xde>
	}
}
 800726e:	bf00      	nop
 8007270:	3720      	adds	r7, #32
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	20002648 	.word	0x20002648

0800727c <VPP_MapEncoderPositionToSignalOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	4603      	mov	r3, r0
 8007284:	80fb      	strh	r3, [r7, #6]
	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8007286:	2000      	movs	r0, #0
 8007288:	f7ff fb5c 	bl	8006944 <SM_GetOutputChannel>
 800728c:	4603      	mov	r3, r0
 800728e:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 8007296:	4b15      	ldr	r3, [pc, #84]	; (80072ec <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8007298:	881b      	ldrh	r3, [r3, #0]
 800729a:	88fa      	ldrh	r2, [r7, #6]
 800729c:	429a      	cmp	r2, r3
 800729e:	d90c      	bls.n	80072ba <VPP_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpAmp++;
 80072a0:	7bfb      	ldrb	r3, [r7, #15]
 80072a2:	3301      	adds	r3, #1
 80072a4:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 80072a6:	7bfb      	ldrb	r3, [r7, #15]
 80072a8:	2b61      	cmp	r3, #97	; 0x61
 80072aa:	d901      	bls.n	80072b0 <VPP_MapEncoderPositionToSignalOutput+0x34>
 80072ac:	2361      	movs	r3, #97	; 0x61
 80072ae:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 80072b0:	7bfb      	ldrb	r3, [r7, #15]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f7ff fe7c 	bl	8006fb0 <VPP_ApplyProfileToSignal>
 80072b8:	e010      	b.n	80072dc <VPP_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 80072ba:	4b0c      	ldr	r3, [pc, #48]	; (80072ec <VPP_MapEncoderPositionToSignalOutput+0x70>)
 80072bc:	881b      	ldrh	r3, [r3, #0]
 80072be:	88fa      	ldrh	r2, [r7, #6]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d20b      	bcs.n	80072dc <VPP_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpAmp--;
 80072c4:	7bfb      	ldrb	r3, [r7, #15]
 80072c6:	3b01      	subs	r3, #1
 80072c8:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 80072ca:	7bfb      	ldrb	r3, [r7, #15]
 80072cc:	2b61      	cmp	r3, #97	; 0x61
 80072ce:	d901      	bls.n	80072d4 <VPP_MapEncoderPositionToSignalOutput+0x58>
 80072d0:	2300      	movs	r3, #0
 80072d2:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 80072d4:	7bfb      	ldrb	r3, [r7, #15]
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7ff fe6a 	bl	8006fb0 <VPP_ApplyProfileToSignal>
	}
	amp_last_encoder_value = pEncoderValue;
 80072dc:	4a03      	ldr	r2, [pc, #12]	; (80072ec <VPP_MapEncoderPositionToSignalOutput+0x70>)
 80072de:	88fb      	ldrh	r3, [r7, #6]
 80072e0:	8013      	strh	r3, [r2, #0]

}
 80072e2:	bf00      	nop
 80072e4:	3710      	adds	r7, #16
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
 80072ea:	bf00      	nop
 80072ec:	20002156 	.word	0x20002156

080072f0 <VPP_MapEncoderPositionToAuxOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	4603      	mov	r3, r0
 80072f8:	80fb      	strh	r3, [r7, #6]

	eAmpSettings_t tmpAmp = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 80072fa:	2001      	movs	r0, #1
 80072fc:	f7ff fb22 	bl	8006944 <SM_GetOutputChannel>
 8007300:	4603      	mov	r3, r0
 8007302:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8007306:	781b      	ldrb	r3, [r3, #0]
 8007308:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 800730a:	4b15      	ldr	r3, [pc, #84]	; (8007360 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 800730c:	881b      	ldrh	r3, [r3, #0]
 800730e:	88fa      	ldrh	r2, [r7, #6]
 8007310:	429a      	cmp	r2, r3
 8007312:	d90c      	bls.n	800732e <VPP_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpAmp++;
 8007314:	7bfb      	ldrb	r3, [r7, #15]
 8007316:	3301      	adds	r3, #1
 8007318:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 800731a:	7bfb      	ldrb	r3, [r7, #15]
 800731c:	2b61      	cmp	r3, #97	; 0x61
 800731e:	d901      	bls.n	8007324 <VPP_MapEncoderPositionToAuxOutput+0x34>
 8007320:	2361      	movs	r3, #97	; 0x61
 8007322:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 8007324:	7bfb      	ldrb	r3, [r7, #15]
 8007326:	4618      	mov	r0, r3
 8007328:	f7ff fe70 	bl	800700c <VPP_ApplyProfileToAux>
 800732c:	e010      	b.n	8007350 <VPP_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 800732e:	4b0c      	ldr	r3, [pc, #48]	; (8007360 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8007330:	881b      	ldrh	r3, [r3, #0]
 8007332:	88fa      	ldrh	r2, [r7, #6]
 8007334:	429a      	cmp	r2, r3
 8007336:	d20b      	bcs.n	8007350 <VPP_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpAmp--;
 8007338:	7bfb      	ldrb	r3, [r7, #15]
 800733a:	3b01      	subs	r3, #1
 800733c:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 800733e:	7bfb      	ldrb	r3, [r7, #15]
 8007340:	2b61      	cmp	r3, #97	; 0x61
 8007342:	d901      	bls.n	8007348 <VPP_MapEncoderPositionToAuxOutput+0x58>
 8007344:	2300      	movs	r3, #0
 8007346:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 8007348:	7bfb      	ldrb	r3, [r7, #15]
 800734a:	4618      	mov	r0, r3
 800734c:	f7ff fe5e 	bl	800700c <VPP_ApplyProfileToAux>
	}
	amp_last_encoder_value = pEncoderValue;
 8007350:	4a03      	ldr	r2, [pc, #12]	; (8007360 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8007352:	88fb      	ldrh	r3, [r7, #6]
 8007354:	8013      	strh	r3, [r2, #0]

}
 8007356:	bf00      	nop
 8007358:	3710      	adds	r7, #16
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	20002156 	.word	0x20002156

08007364 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b08c      	sub	sp, #48	; 0x30
 8007368:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 800736a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800736e:	2200      	movs	r2, #0
 8007370:	601a      	str	r2, [r3, #0]
 8007372:	605a      	str	r2, [r3, #4]
 8007374:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8007376:	1d3b      	adds	r3, r7, #4
 8007378:	2220      	movs	r2, #32
 800737a:	2100      	movs	r1, #0
 800737c:	4618      	mov	r0, r3
 800737e:	f00a f98f 	bl	80116a0 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8007382:	4b32      	ldr	r3, [pc, #200]	; (800744c <MX_ADC1_Init+0xe8>)
 8007384:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007388:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800738a:	4b30      	ldr	r3, [pc, #192]	; (800744c <MX_ADC1_Init+0xe8>)
 800738c:	2200      	movs	r2, #0
 800738e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8007390:	4b2e      	ldr	r3, [pc, #184]	; (800744c <MX_ADC1_Init+0xe8>)
 8007392:	2200      	movs	r2, #0
 8007394:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007396:	4b2d      	ldr	r3, [pc, #180]	; (800744c <MX_ADC1_Init+0xe8>)
 8007398:	2200      	movs	r2, #0
 800739a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800739c:	4b2b      	ldr	r3, [pc, #172]	; (800744c <MX_ADC1_Init+0xe8>)
 800739e:	2200      	movs	r2, #0
 80073a0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80073a2:	4b2a      	ldr	r3, [pc, #168]	; (800744c <MX_ADC1_Init+0xe8>)
 80073a4:	2200      	movs	r2, #0
 80073a6:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80073a8:	4b28      	ldr	r3, [pc, #160]	; (800744c <MX_ADC1_Init+0xe8>)
 80073aa:	2204      	movs	r2, #4
 80073ac:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80073ae:	4b27      	ldr	r3, [pc, #156]	; (800744c <MX_ADC1_Init+0xe8>)
 80073b0:	2200      	movs	r2, #0
 80073b2:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80073b4:	4b25      	ldr	r3, [pc, #148]	; (800744c <MX_ADC1_Init+0xe8>)
 80073b6:	2201      	movs	r2, #1
 80073b8:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80073ba:	4b24      	ldr	r3, [pc, #144]	; (800744c <MX_ADC1_Init+0xe8>)
 80073bc:	2201      	movs	r2, #1
 80073be:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80073c0:	4b22      	ldr	r3, [pc, #136]	; (800744c <MX_ADC1_Init+0xe8>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80073c8:	4b20      	ldr	r3, [pc, #128]	; (800744c <MX_ADC1_Init+0xe8>)
 80073ca:	2200      	movs	r2, #0
 80073cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80073ce:	4b1f      	ldr	r3, [pc, #124]	; (800744c <MX_ADC1_Init+0xe8>)
 80073d0:	2200      	movs	r2, #0
 80073d2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80073d4:	4b1d      	ldr	r3, [pc, #116]	; (800744c <MX_ADC1_Init+0xe8>)
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80073dc:	4b1b      	ldr	r3, [pc, #108]	; (800744c <MX_ADC1_Init+0xe8>)
 80073de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80073e2:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80073e4:	4b19      	ldr	r3, [pc, #100]	; (800744c <MX_ADC1_Init+0xe8>)
 80073e6:	2200      	movs	r2, #0
 80073e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80073ec:	4817      	ldr	r0, [pc, #92]	; (800744c <MX_ADC1_Init+0xe8>)
 80073ee:	f002 f849 	bl	8009484 <HAL_ADC_Init>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d001      	beq.n	80073fc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80073f8:	f000 fea0 	bl	800813c <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80073fc:	2300      	movs	r3, #0
 80073fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8007400:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007404:	4619      	mov	r1, r3
 8007406:	4811      	ldr	r0, [pc, #68]	; (800744c <MX_ADC1_Init+0xe8>)
 8007408:	f003 f910 	bl	800a62c <HAL_ADCEx_MultiModeConfigChannel>
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d001      	beq.n	8007416 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8007412:	f000 fe93 	bl	800813c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8007416:	4b0e      	ldr	r3, [pc, #56]	; (8007450 <MX_ADC1_Init+0xec>)
 8007418:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800741a:	2306      	movs	r3, #6
 800741c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800741e:	2300      	movs	r3, #0
 8007420:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8007422:	237f      	movs	r3, #127	; 0x7f
 8007424:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8007426:	2304      	movs	r3, #4
 8007428:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800742a:	2300      	movs	r3, #0
 800742c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800742e:	1d3b      	adds	r3, r7, #4
 8007430:	4619      	mov	r1, r3
 8007432:	4806      	ldr	r0, [pc, #24]	; (800744c <MX_ADC1_Init+0xe8>)
 8007434:	f002 fb2a 	bl	8009a8c <HAL_ADC_ConfigChannel>
 8007438:	4603      	mov	r3, r0
 800743a:	2b00      	cmp	r3, #0
 800743c:	d001      	beq.n	8007442 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800743e:	f000 fe7d 	bl	800813c <Error_Handler>
  }

}
 8007442:	bf00      	nop
 8007444:	3730      	adds	r7, #48	; 0x30
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}
 800744a:	bf00      	nop
 800744c:	20002828 	.word	0x20002828
 8007450:	0c900008 	.word	0x0c900008

08007454 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b08a      	sub	sp, #40	; 0x28
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800745c:	f107 0314 	add.w	r3, r7, #20
 8007460:	2200      	movs	r2, #0
 8007462:	601a      	str	r2, [r3, #0]
 8007464:	605a      	str	r2, [r3, #4]
 8007466:	609a      	str	r2, [r3, #8]
 8007468:	60da      	str	r2, [r3, #12]
 800746a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007474:	d14f      	bne.n	8007516 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8007476:	4b2a      	ldr	r3, [pc, #168]	; (8007520 <HAL_ADC_MspInit+0xcc>)
 8007478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800747a:	4a29      	ldr	r2, [pc, #164]	; (8007520 <HAL_ADC_MspInit+0xcc>)
 800747c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007480:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007482:	4b27      	ldr	r3, [pc, #156]	; (8007520 <HAL_ADC_MspInit+0xcc>)
 8007484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007486:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800748a:	613b      	str	r3, [r7, #16]
 800748c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800748e:	4b24      	ldr	r3, [pc, #144]	; (8007520 <HAL_ADC_MspInit+0xcc>)
 8007490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007492:	4a23      	ldr	r2, [pc, #140]	; (8007520 <HAL_ADC_MspInit+0xcc>)
 8007494:	f043 0301 	orr.w	r3, r3, #1
 8007498:	64d3      	str	r3, [r2, #76]	; 0x4c
 800749a:	4b21      	ldr	r3, [pc, #132]	; (8007520 <HAL_ADC_MspInit+0xcc>)
 800749c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800749e:	f003 0301 	and.w	r3, r3, #1
 80074a2:	60fb      	str	r3, [r7, #12]
 80074a4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80074a6:	2304      	movs	r3, #4
 80074a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80074aa:	2303      	movs	r3, #3
 80074ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074ae:	2300      	movs	r3, #0
 80074b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074b2:	f107 0314 	add.w	r3, r7, #20
 80074b6:	4619      	mov	r1, r3
 80074b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80074bc:	f004 fe10 	bl	800c0e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80074c0:	4b18      	ldr	r3, [pc, #96]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 80074c2:	4a19      	ldr	r2, [pc, #100]	; (8007528 <HAL_ADC_MspInit+0xd4>)
 80074c4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80074c6:	4b17      	ldr	r3, [pc, #92]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 80074c8:	2205      	movs	r2, #5
 80074ca:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80074cc:	4b15      	ldr	r3, [pc, #84]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 80074ce:	2200      	movs	r2, #0
 80074d0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80074d2:	4b14      	ldr	r3, [pc, #80]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 80074d4:	2200      	movs	r2, #0
 80074d6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80074d8:	4b12      	ldr	r3, [pc, #72]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 80074da:	2280      	movs	r2, #128	; 0x80
 80074dc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80074de:	4b11      	ldr	r3, [pc, #68]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 80074e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074e4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80074e6:	4b0f      	ldr	r3, [pc, #60]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 80074e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80074ec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80074ee:	4b0d      	ldr	r3, [pc, #52]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 80074f0:	2220      	movs	r2, #32
 80074f2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80074f4:	4b0b      	ldr	r3, [pc, #44]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 80074f6:	2200      	movs	r2, #0
 80074f8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80074fa:	480a      	ldr	r0, [pc, #40]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 80074fc:	f004 fabe 	bl	800ba7c <HAL_DMA_Init>
 8007500:	4603      	mov	r3, r0
 8007502:	2b00      	cmp	r3, #0
 8007504:	d001      	beq.n	800750a <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8007506:	f000 fe19 	bl	800813c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a05      	ldr	r2, [pc, #20]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 800750e:	655a      	str	r2, [r3, #84]	; 0x54
 8007510:	4a04      	ldr	r2, [pc, #16]	; (8007524 <HAL_ADC_MspInit+0xd0>)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8007516:	bf00      	nop
 8007518:	3728      	adds	r7, #40	; 0x28
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}
 800751e:	bf00      	nop
 8007520:	40021000 	.word	0x40021000
 8007524:	20002894 	.word	0x20002894
 8007528:	40020008 	.word	0x40020008

0800752c <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8007530:	4b0f      	ldr	r3, [pc, #60]	; (8007570 <MX_COMP1_Init+0x44>)
 8007532:	4a10      	ldr	r2, [pc, #64]	; (8007574 <MX_COMP1_Init+0x48>)
 8007534:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8007536:	4b0e      	ldr	r3, [pc, #56]	; (8007570 <MX_COMP1_Init+0x44>)
 8007538:	2200      	movs	r2, #0
 800753a:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 800753c:	4b0c      	ldr	r3, [pc, #48]	; (8007570 <MX_COMP1_Init+0x44>)
 800753e:	4a0e      	ldr	r2, [pc, #56]	; (8007578 <MX_COMP1_Init+0x4c>)
 8007540:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8007542:	4b0b      	ldr	r3, [pc, #44]	; (8007570 <MX_COMP1_Init+0x44>)
 8007544:	2200      	movs	r2, #0
 8007546:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_HIGH;
 8007548:	4b09      	ldr	r3, [pc, #36]	; (8007570 <MX_COMP1_Init+0x44>)
 800754a:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800754e:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8007550:	4b07      	ldr	r3, [pc, #28]	; (8007570 <MX_COMP1_Init+0x44>)
 8007552:	2200      	movs	r2, #0
 8007554:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 8007556:	4b06      	ldr	r3, [pc, #24]	; (8007570 <MX_COMP1_Init+0x44>)
 8007558:	2231      	movs	r2, #49	; 0x31
 800755a:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800755c:	4804      	ldr	r0, [pc, #16]	; (8007570 <MX_COMP1_Init+0x44>)
 800755e:	f003 fae5 	bl	800ab2c <HAL_COMP_Init>
 8007562:	4603      	mov	r3, r0
 8007564:	2b00      	cmp	r3, #0
 8007566:	d001      	beq.n	800756c <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8007568:	f000 fde8 	bl	800813c <Error_Handler>
  }

}
 800756c:	bf00      	nop
 800756e:	bd80      	pop	{r7, pc}
 8007570:	200028f4 	.word	0x200028f4
 8007574:	40010200 	.word	0x40010200
 8007578:	00800030 	.word	0x00800030

0800757c <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b088      	sub	sp, #32
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007584:	f107 030c 	add.w	r3, r7, #12
 8007588:	2200      	movs	r2, #0
 800758a:	601a      	str	r2, [r3, #0]
 800758c:	605a      	str	r2, [r3, #4]
 800758e:	609a      	str	r2, [r3, #8]
 8007590:	60da      	str	r2, [r3, #12]
 8007592:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a13      	ldr	r2, [pc, #76]	; (80075e8 <HAL_COMP_MspInit+0x6c>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d120      	bne.n	80075e0 <HAL_COMP_MspInit+0x64>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800759e:	4b13      	ldr	r3, [pc, #76]	; (80075ec <HAL_COMP_MspInit+0x70>)
 80075a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075a2:	4a12      	ldr	r2, [pc, #72]	; (80075ec <HAL_COMP_MspInit+0x70>)
 80075a4:	f043 0301 	orr.w	r3, r3, #1
 80075a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80075aa:	4b10      	ldr	r3, [pc, #64]	; (80075ec <HAL_COMP_MspInit+0x70>)
 80075ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075ae:	f003 0301 	and.w	r3, r3, #1
 80075b2:	60bb      	str	r3, [r7, #8]
 80075b4:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80075b6:	2302      	movs	r3, #2
 80075b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80075ba:	2303      	movs	r3, #3
 80075bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075be:	2300      	movs	r3, #0
 80075c0:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80075c2:	f107 030c 	add.w	r3, r7, #12
 80075c6:	4619      	mov	r1, r3
 80075c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80075cc:	f004 fd88 	bl	800c0e0 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 80075d0:	2200      	movs	r2, #0
 80075d2:	2100      	movs	r1, #0
 80075d4:	2040      	movs	r0, #64	; 0x40
 80075d6:	f003 fdf0 	bl	800b1ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 80075da:	2040      	movs	r0, #64	; 0x40
 80075dc:	f003 fe07 	bl	800b1ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 80075e0:	bf00      	nop
 80075e2:	3720      	adds	r7, #32
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}
 80075e8:	40010200 	.word	0x40010200
 80075ec:	40021000 	.word	0x40021000

080075f0 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b08c      	sub	sp, #48	; 0x30
 80075f4:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80075f6:	463b      	mov	r3, r7
 80075f8:	2230      	movs	r2, #48	; 0x30
 80075fa:	2100      	movs	r1, #0
 80075fc:	4618      	mov	r0, r3
 80075fe:	f00a f84f 	bl	80116a0 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8007602:	4b1e      	ldr	r3, [pc, #120]	; (800767c <MX_DAC1_Init+0x8c>)
 8007604:	4a1e      	ldr	r2, [pc, #120]	; (8007680 <MX_DAC1_Init+0x90>)
 8007606:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8007608:	481c      	ldr	r0, [pc, #112]	; (800767c <MX_DAC1_Init+0x8c>)
 800760a:	f003 fe18 	bl	800b23e <HAL_DAC_Init>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d001      	beq.n	8007618 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8007614:	f000 fd92 	bl	800813c <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007618:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800761c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800761e:	2300      	movs	r3, #0
 8007620:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8007622:	2300      	movs	r3, #0
 8007624:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8007626:	2300      	movs	r3, #0
 8007628:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 800762a:	2306      	movs	r3, #6
 800762c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800762e:	2300      	movs	r3, #0
 8007630:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8007632:	2300      	movs	r3, #0
 8007634:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8007636:	2301      	movs	r3, #1
 8007638:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800763a:	2300      	movs	r3, #0
 800763c:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800763e:	463b      	mov	r3, r7
 8007640:	2200      	movs	r2, #0
 8007642:	4619      	mov	r1, r3
 8007644:	480d      	ldr	r0, [pc, #52]	; (800767c <MX_DAC1_Init+0x8c>)
 8007646:	f003 ffe3 	bl	800b610 <HAL_DAC_ConfigChannel>
 800764a:	4603      	mov	r3, r0
 800764c:	2b00      	cmp	r3, #0
 800764e:	d001      	beq.n	8007654 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8007650:	f000 fd74 	bl	800813c <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8007654:	2300      	movs	r3, #0
 8007656:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8007658:	2301      	movs	r3, #1
 800765a:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800765c:	463b      	mov	r3, r7
 800765e:	2210      	movs	r2, #16
 8007660:	4619      	mov	r1, r3
 8007662:	4806      	ldr	r0, [pc, #24]	; (800767c <MX_DAC1_Init+0x8c>)
 8007664:	f003 ffd4 	bl	800b610 <HAL_DAC_ConfigChannel>
 8007668:	4603      	mov	r3, r0
 800766a:	2b00      	cmp	r3, #0
 800766c:	d001      	beq.n	8007672 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 800766e:	f000 fd65 	bl	800813c <Error_Handler>
  }

}
 8007672:	bf00      	nop
 8007674:	3730      	adds	r7, #48	; 0x30
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	2000292c 	.word	0x2000292c
 8007680:	50000800 	.word	0x50000800

08007684 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b08c      	sub	sp, #48	; 0x30
 8007688:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800768a:	463b      	mov	r3, r7
 800768c:	2230      	movs	r2, #48	; 0x30
 800768e:	2100      	movs	r1, #0
 8007690:	4618      	mov	r0, r3
 8007692:	f00a f805 	bl	80116a0 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 8007696:	4b16      	ldr	r3, [pc, #88]	; (80076f0 <MX_DAC2_Init+0x6c>)
 8007698:	4a16      	ldr	r2, [pc, #88]	; (80076f4 <MX_DAC2_Init+0x70>)
 800769a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 800769c:	4814      	ldr	r0, [pc, #80]	; (80076f0 <MX_DAC2_Init+0x6c>)
 800769e:	f003 fdce 	bl	800b23e <HAL_DAC_Init>
 80076a2:	4603      	mov	r3, r0
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d001      	beq.n	80076ac <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80076a8:	f000 fd48 	bl	800813c <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80076ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80076b0:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80076b2:	2300      	movs	r3, #0
 80076b4:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80076b6:	2300      	movs	r3, #0
 80076b8:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80076ba:	2300      	movs	r3, #0
 80076bc:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80076be:	2306      	movs	r3, #6
 80076c0:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80076c2:	2300      	movs	r3, #0
 80076c4:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80076c6:	2300      	movs	r3, #0
 80076c8:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80076ca:	2301      	movs	r3, #1
 80076cc:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80076ce:	2300      	movs	r3, #0
 80076d0:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80076d2:	463b      	mov	r3, r7
 80076d4:	2200      	movs	r2, #0
 80076d6:	4619      	mov	r1, r3
 80076d8:	4805      	ldr	r0, [pc, #20]	; (80076f0 <MX_DAC2_Init+0x6c>)
 80076da:	f003 ff99 	bl	800b610 <HAL_DAC_ConfigChannel>
 80076de:	4603      	mov	r3, r0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d001      	beq.n	80076e8 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 80076e4:	f000 fd2a 	bl	800813c <Error_Handler>
  }

}
 80076e8:	bf00      	nop
 80076ea:	3730      	adds	r7, #48	; 0x30
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	20002918 	.word	0x20002918
 80076f4:	50000c00 	.word	0x50000c00

080076f8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b08c      	sub	sp, #48	; 0x30
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007700:	f107 031c 	add.w	r3, r7, #28
 8007704:	2200      	movs	r2, #0
 8007706:	601a      	str	r2, [r3, #0]
 8007708:	605a      	str	r2, [r3, #4]
 800770a:	609a      	str	r2, [r3, #8]
 800770c:	60da      	str	r2, [r3, #12]
 800770e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a56      	ldr	r2, [pc, #344]	; (8007870 <HAL_DAC_MspInit+0x178>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d150      	bne.n	80077bc <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800771a:	4b56      	ldr	r3, [pc, #344]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 800771c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800771e:	4a55      	ldr	r2, [pc, #340]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 8007720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007724:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007726:	4b53      	ldr	r3, [pc, #332]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 8007728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800772a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800772e:	61bb      	str	r3, [r7, #24]
 8007730:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007732:	4b50      	ldr	r3, [pc, #320]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 8007734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007736:	4a4f      	ldr	r2, [pc, #316]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 8007738:	f043 0301 	orr.w	r3, r3, #1
 800773c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800773e:	4b4d      	ldr	r3, [pc, #308]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 8007740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007742:	f003 0301 	and.w	r3, r3, #1
 8007746:	617b      	str	r3, [r7, #20]
 8007748:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800774a:	2330      	movs	r3, #48	; 0x30
 800774c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800774e:	2303      	movs	r3, #3
 8007750:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007752:	2300      	movs	r3, #0
 8007754:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007756:	f107 031c 	add.w	r3, r7, #28
 800775a:	4619      	mov	r1, r3
 800775c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007760:	f004 fcbe 	bl	800c0e0 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8007764:	4b44      	ldr	r3, [pc, #272]	; (8007878 <HAL_DAC_MspInit+0x180>)
 8007766:	4a45      	ldr	r2, [pc, #276]	; (800787c <HAL_DAC_MspInit+0x184>)
 8007768:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800776a:	4b43      	ldr	r3, [pc, #268]	; (8007878 <HAL_DAC_MspInit+0x180>)
 800776c:	2206      	movs	r2, #6
 800776e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007770:	4b41      	ldr	r3, [pc, #260]	; (8007878 <HAL_DAC_MspInit+0x180>)
 8007772:	2210      	movs	r2, #16
 8007774:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007776:	4b40      	ldr	r3, [pc, #256]	; (8007878 <HAL_DAC_MspInit+0x180>)
 8007778:	2200      	movs	r2, #0
 800777a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800777c:	4b3e      	ldr	r3, [pc, #248]	; (8007878 <HAL_DAC_MspInit+0x180>)
 800777e:	2280      	movs	r2, #128	; 0x80
 8007780:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007782:	4b3d      	ldr	r3, [pc, #244]	; (8007878 <HAL_DAC_MspInit+0x180>)
 8007784:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007788:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800778a:	4b3b      	ldr	r3, [pc, #236]	; (8007878 <HAL_DAC_MspInit+0x180>)
 800778c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007790:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8007792:	4b39      	ldr	r3, [pc, #228]	; (8007878 <HAL_DAC_MspInit+0x180>)
 8007794:	2220      	movs	r2, #32
 8007796:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8007798:	4b37      	ldr	r3, [pc, #220]	; (8007878 <HAL_DAC_MspInit+0x180>)
 800779a:	2200      	movs	r2, #0
 800779c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800779e:	4836      	ldr	r0, [pc, #216]	; (8007878 <HAL_DAC_MspInit+0x180>)
 80077a0:	f004 f96c 	bl	800ba7c <HAL_DMA_Init>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d001      	beq.n	80077ae <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80077aa:	f000 fcc7 	bl	800813c <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	4a31      	ldr	r2, [pc, #196]	; (8007878 <HAL_DAC_MspInit+0x180>)
 80077b2:	609a      	str	r2, [r3, #8]
 80077b4:	4a30      	ldr	r2, [pc, #192]	; (8007878 <HAL_DAC_MspInit+0x180>)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 80077ba:	e054      	b.n	8007866 <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a2f      	ldr	r2, [pc, #188]	; (8007880 <HAL_DAC_MspInit+0x188>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d14f      	bne.n	8007866 <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 80077c6:	4b2b      	ldr	r3, [pc, #172]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 80077c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077ca:	4a2a      	ldr	r2, [pc, #168]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 80077cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80077d2:	4b28      	ldr	r3, [pc, #160]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 80077d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077da:	613b      	str	r3, [r7, #16]
 80077dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077de:	4b25      	ldr	r3, [pc, #148]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 80077e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077e2:	4a24      	ldr	r2, [pc, #144]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 80077e4:	f043 0301 	orr.w	r3, r3, #1
 80077e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80077ea:	4b22      	ldr	r3, [pc, #136]	; (8007874 <HAL_DAC_MspInit+0x17c>)
 80077ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077ee:	f003 0301 	and.w	r3, r3, #1
 80077f2:	60fb      	str	r3, [r7, #12]
 80077f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80077f6:	2340      	movs	r3, #64	; 0x40
 80077f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80077fa:	2303      	movs	r3, #3
 80077fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077fe:	2300      	movs	r3, #0
 8007800:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007802:	f107 031c 	add.w	r3, r7, #28
 8007806:	4619      	mov	r1, r3
 8007808:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800780c:	f004 fc68 	bl	800c0e0 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8007810:	4b1c      	ldr	r3, [pc, #112]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 8007812:	4a1d      	ldr	r2, [pc, #116]	; (8007888 <HAL_DAC_MspInit+0x190>)
 8007814:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8007816:	4b1b      	ldr	r3, [pc, #108]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 8007818:	2229      	movs	r2, #41	; 0x29
 800781a:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800781c:	4b19      	ldr	r3, [pc, #100]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 800781e:	2210      	movs	r2, #16
 8007820:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007822:	4b18      	ldr	r3, [pc, #96]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 8007824:	2200      	movs	r2, #0
 8007826:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8007828:	4b16      	ldr	r3, [pc, #88]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 800782a:	2280      	movs	r2, #128	; 0x80
 800782c:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800782e:	4b15      	ldr	r3, [pc, #84]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 8007830:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007834:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007836:	4b13      	ldr	r3, [pc, #76]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 8007838:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800783c:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 800783e:	4b11      	ldr	r3, [pc, #68]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 8007840:	2220      	movs	r2, #32
 8007842:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8007844:	4b0f      	ldr	r3, [pc, #60]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 8007846:	2200      	movs	r2, #0
 8007848:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 800784a:	480e      	ldr	r0, [pc, #56]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 800784c:	f004 f916 	bl	800ba7c <HAL_DMA_Init>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d001      	beq.n	800785a <HAL_DAC_MspInit+0x162>
      Error_Handler();
 8007856:	f000 fc71 	bl	800813c <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a09      	ldr	r2, [pc, #36]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 800785e:	609a      	str	r2, [r3, #8]
 8007860:	4a08      	ldr	r2, [pc, #32]	; (8007884 <HAL_DAC_MspInit+0x18c>)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6293      	str	r3, [r2, #40]	; 0x28
}
 8007866:	bf00      	nop
 8007868:	3730      	adds	r7, #48	; 0x30
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop
 8007870:	50000800 	.word	0x50000800
 8007874:	40021000 	.word	0x40021000
 8007878:	2000216c 	.word	0x2000216c
 800787c:	4002001c 	.word	0x4002001c
 8007880:	50000c00 	.word	0x50000c00
 8007884:	20002940 	.word	0x20002940
 8007888:	40020030 	.word	0x40020030

0800788c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b082      	sub	sp, #8
 8007890:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8007892:	4b1e      	ldr	r3, [pc, #120]	; (800790c <MX_DMA_Init+0x80>)
 8007894:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007896:	4a1d      	ldr	r2, [pc, #116]	; (800790c <MX_DMA_Init+0x80>)
 8007898:	f043 0304 	orr.w	r3, r3, #4
 800789c:	6493      	str	r3, [r2, #72]	; 0x48
 800789e:	4b1b      	ldr	r3, [pc, #108]	; (800790c <MX_DMA_Init+0x80>)
 80078a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078a2:	f003 0304 	and.w	r3, r3, #4
 80078a6:	607b      	str	r3, [r7, #4]
 80078a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80078aa:	4b18      	ldr	r3, [pc, #96]	; (800790c <MX_DMA_Init+0x80>)
 80078ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078ae:	4a17      	ldr	r2, [pc, #92]	; (800790c <MX_DMA_Init+0x80>)
 80078b0:	f043 0301 	orr.w	r3, r3, #1
 80078b4:	6493      	str	r3, [r2, #72]	; 0x48
 80078b6:	4b15      	ldr	r3, [pc, #84]	; (800790c <MX_DMA_Init+0x80>)
 80078b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078ba:	f003 0301 	and.w	r3, r3, #1
 80078be:	603b      	str	r3, [r7, #0]
 80078c0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80078c2:	2200      	movs	r2, #0
 80078c4:	2101      	movs	r1, #1
 80078c6:	200b      	movs	r0, #11
 80078c8:	f003 fc77 	bl	800b1ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80078cc:	200b      	movs	r0, #11
 80078ce:	f003 fc8e 	bl	800b1ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80078d2:	2200      	movs	r2, #0
 80078d4:	2100      	movs	r1, #0
 80078d6:	200c      	movs	r0, #12
 80078d8:	f003 fc6f 	bl	800b1ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80078dc:	200c      	movs	r0, #12
 80078de:	f003 fc86 	bl	800b1ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80078e2:	2200      	movs	r2, #0
 80078e4:	2100      	movs	r1, #0
 80078e6:	200d      	movs	r0, #13
 80078e8:	f003 fc67 	bl	800b1ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80078ec:	200d      	movs	r0, #13
 80078ee:	f003 fc7e 	bl	800b1ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80078f2:	2200      	movs	r2, #0
 80078f4:	2100      	movs	r1, #0
 80078f6:	200e      	movs	r0, #14
 80078f8:	f003 fc5f 	bl	800b1ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80078fc:	200e      	movs	r0, #14
 80078fe:	f003 fc76 	bl	800b1ee <HAL_NVIC_EnableIRQ>

}
 8007902:	bf00      	nop
 8007904:	3708      	adds	r7, #8
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}
 800790a:	bf00      	nop
 800790c:	40021000 	.word	0x40021000

08007910 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007910:	b480      	push	{r7}
 8007912:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007914:	4b04      	ldr	r3, [pc, #16]	; (8007928 <__NVIC_GetPriorityGrouping+0x18>)
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	0a1b      	lsrs	r3, r3, #8
 800791a:	f003 0307 	and.w	r3, r3, #7
}
 800791e:	4618      	mov	r0, r3
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr
 8007928:	e000ed00 	.word	0xe000ed00

0800792c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	4603      	mov	r3, r0
 8007934:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800793a:	2b00      	cmp	r3, #0
 800793c:	db0b      	blt.n	8007956 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800793e:	79fb      	ldrb	r3, [r7, #7]
 8007940:	f003 021f 	and.w	r2, r3, #31
 8007944:	4907      	ldr	r1, [pc, #28]	; (8007964 <__NVIC_EnableIRQ+0x38>)
 8007946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800794a:	095b      	lsrs	r3, r3, #5
 800794c:	2001      	movs	r0, #1
 800794e:	fa00 f202 	lsl.w	r2, r0, r2
 8007952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007956:	bf00      	nop
 8007958:	370c      	adds	r7, #12
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	e000e100 	.word	0xe000e100

08007968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	4603      	mov	r3, r0
 8007970:	6039      	str	r1, [r7, #0]
 8007972:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007978:	2b00      	cmp	r3, #0
 800797a:	db0a      	blt.n	8007992 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	b2da      	uxtb	r2, r3
 8007980:	490c      	ldr	r1, [pc, #48]	; (80079b4 <__NVIC_SetPriority+0x4c>)
 8007982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007986:	0112      	lsls	r2, r2, #4
 8007988:	b2d2      	uxtb	r2, r2
 800798a:	440b      	add	r3, r1
 800798c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007990:	e00a      	b.n	80079a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	b2da      	uxtb	r2, r3
 8007996:	4908      	ldr	r1, [pc, #32]	; (80079b8 <__NVIC_SetPriority+0x50>)
 8007998:	79fb      	ldrb	r3, [r7, #7]
 800799a:	f003 030f 	and.w	r3, r3, #15
 800799e:	3b04      	subs	r3, #4
 80079a0:	0112      	lsls	r2, r2, #4
 80079a2:	b2d2      	uxtb	r2, r2
 80079a4:	440b      	add	r3, r1
 80079a6:	761a      	strb	r2, [r3, #24]
}
 80079a8:	bf00      	nop
 80079aa:	370c      	adds	r7, #12
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr
 80079b4:	e000e100 	.word	0xe000e100
 80079b8:	e000ed00 	.word	0xe000ed00

080079bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80079bc:	b480      	push	{r7}
 80079be:	b089      	sub	sp, #36	; 0x24
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	60b9      	str	r1, [r7, #8]
 80079c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f003 0307 	and.w	r3, r3, #7
 80079ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	f1c3 0307 	rsb	r3, r3, #7
 80079d6:	2b04      	cmp	r3, #4
 80079d8:	bf28      	it	cs
 80079da:	2304      	movcs	r3, #4
 80079dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	3304      	adds	r3, #4
 80079e2:	2b06      	cmp	r3, #6
 80079e4:	d902      	bls.n	80079ec <NVIC_EncodePriority+0x30>
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	3b03      	subs	r3, #3
 80079ea:	e000      	b.n	80079ee <NVIC_EncodePriority+0x32>
 80079ec:	2300      	movs	r3, #0
 80079ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80079f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	fa02 f303 	lsl.w	r3, r2, r3
 80079fa:	43da      	mvns	r2, r3
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	401a      	ands	r2, r3
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007a04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007a0e:	43d9      	mvns	r1, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a14:	4313      	orrs	r3, r2
         );
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3724      	adds	r7, #36	; 0x24
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr
	...

08007a24 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b085      	sub	sp, #20
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 8007a2c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8007a2e:	4a14      	ldr	r2, [pc, #80]	; (8007a80 <LL_SYSCFG_SetEXTISource+0x5c>)
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	f003 0303 	and.w	r3, r3, #3
 8007a36:	3302      	adds	r3, #2
 8007a38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	0c1b      	lsrs	r3, r3, #16
 8007a40:	43db      	mvns	r3, r3
 8007a42:	ea02 0103 	and.w	r1, r2, r3
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	0c1b      	lsrs	r3, r3, #16
 8007a4a:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	fa93 f3a3 	rbit	r3, r3
 8007a52:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	fab3 f383 	clz	r3, r3
 8007a5a:	b2db      	uxtb	r3, r3
 8007a5c:	f003 031f 	and.w	r3, r3, #31
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	409a      	lsls	r2, r3
 8007a64:	4806      	ldr	r0, [pc, #24]	; (8007a80 <LL_SYSCFG_SetEXTISource+0x5c>)
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	f003 0303 	and.w	r3, r3, #3
 8007a6c:	430a      	orrs	r2, r1
 8007a6e:	3302      	adds	r3, #2
 8007a70:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8007a74:	bf00      	nop
 8007a76:	3714      	adds	r7, #20
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr
 8007a80:	40010000 	.word	0x40010000

08007a84 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b089      	sub	sp, #36	; 0x24
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	fa93 f3a3 	rbit	r3, r3
 8007a9e:	613b      	str	r3, [r7, #16]
  return result;
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	fab3 f383 	clz	r3, r3
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	005b      	lsls	r3, r3, #1
 8007aaa:	2103      	movs	r1, #3
 8007aac:	fa01 f303 	lsl.w	r3, r1, r3
 8007ab0:	43db      	mvns	r3, r3
 8007ab2:	401a      	ands	r2, r3
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	fa93 f3a3 	rbit	r3, r3
 8007abe:	61bb      	str	r3, [r7, #24]
  return result;
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	fab3 f383 	clz	r3, r3
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	005b      	lsls	r3, r3, #1
 8007aca:	6879      	ldr	r1, [r7, #4]
 8007acc:	fa01 f303 	lsl.w	r3, r1, r3
 8007ad0:	431a      	orrs	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	601a      	str	r2, [r3, #0]
}
 8007ad6:	bf00      	nop
 8007ad8:	3724      	adds	r7, #36	; 0x24
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr

08007ae2 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8007ae2:	b480      	push	{r7}
 8007ae4:	b089      	sub	sp, #36	; 0x24
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	60f8      	str	r0, [r7, #12]
 8007aea:	60b9      	str	r1, [r7, #8]
 8007aec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	68da      	ldr	r2, [r3, #12]
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	fa93 f3a3 	rbit	r3, r3
 8007afc:	613b      	str	r3, [r7, #16]
  return result;
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	fab3 f383 	clz	r3, r3
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	005b      	lsls	r3, r3, #1
 8007b08:	2103      	movs	r1, #3
 8007b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b0e:	43db      	mvns	r3, r3
 8007b10:	401a      	ands	r2, r3
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b16:	69fb      	ldr	r3, [r7, #28]
 8007b18:	fa93 f3a3 	rbit	r3, r3
 8007b1c:	61bb      	str	r3, [r7, #24]
  return result;
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	fab3 f383 	clz	r3, r3
 8007b24:	b2db      	uxtb	r3, r3
 8007b26:	005b      	lsls	r3, r3, #1
 8007b28:	6879      	ldr	r1, [r7, #4]
 8007b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b2e:	431a      	orrs	r2, r3
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	60da      	str	r2, [r3, #12]
}
 8007b34:	bf00      	nop
 8007b36:	3724      	adds	r7, #36	; 0x24
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	683a      	ldr	r2, [r7, #0]
 8007b4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007b50:	bf00      	nop
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007b64:	4b08      	ldr	r3, [pc, #32]	; (8007b88 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007b66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007b68:	4907      	ldr	r1, [pc, #28]	; (8007b88 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007b70:	4b05      	ldr	r3, [pc, #20]	; (8007b88 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007b72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	4013      	ands	r3, r2
 8007b78:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
}
 8007b7c:	bf00      	nop
 8007b7e:	3714      	adds	r7, #20
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr
 8007b88:	40021000 	.word	0x40021000

08007b8c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b08a      	sub	sp, #40	; 0x28
 8007b90:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8007b92:	f107 031c 	add.w	r3, r7, #28
 8007b96:	2200      	movs	r2, #0
 8007b98:	601a      	str	r2, [r3, #0]
 8007b9a:	605a      	str	r2, [r3, #4]
 8007b9c:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b9e:	1d3b      	adds	r3, r7, #4
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	601a      	str	r2, [r3, #0]
 8007ba4:	605a      	str	r2, [r3, #4]
 8007ba6:	609a      	str	r2, [r3, #8]
 8007ba8:	60da      	str	r2, [r3, #12]
 8007baa:	611a      	str	r2, [r3, #16]
 8007bac:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8007bae:	2004      	movs	r0, #4
 8007bb0:	f7ff ffd4 	bl	8007b5c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8007bb4:	2020      	movs	r0, #32
 8007bb6:	f7ff ffd1 	bl	8007b5c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8007bba:	2001      	movs	r0, #1
 8007bbc:	f7ff ffce 	bl	8007b5c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8007bc0:	2002      	movs	r0, #2
 8007bc2:	f7ff ffcb 	bl	8007b5c <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8007bc6:	2108      	movs	r1, #8
 8007bc8:	48d3      	ldr	r0, [pc, #844]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007bca:	f7ff ffb9 	bl	8007b40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OFFSET_ENABLE_GPIO_Port, OFFSET_ENABLE_Pin);
 8007bce:	2108      	movs	r1, #8
 8007bd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007bd4:	f7ff ffb4 	bl	8007b40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin);
 8007bd8:	2110      	movs	r1, #16
 8007bda:	48cf      	ldr	r0, [pc, #828]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007bdc:	f7ff ffb0 	bl	8007b40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin);
 8007be0:	2120      	movs	r1, #32
 8007be2:	48cd      	ldr	r0, [pc, #820]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007be4:	f7ff ffac 	bl	8007b40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin);
 8007be8:	2101      	movs	r1, #1
 8007bea:	48cc      	ldr	r0, [pc, #816]	; (8007f1c <MX_GPIO_Init+0x390>)
 8007bec:	f7ff ffa8 	bl	8007b40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8007bf0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007bf4:	48c8      	ldr	r0, [pc, #800]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007bf6:	f7ff ffa3 	bl	8007b40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8007bfa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007bfe:	48c6      	ldr	r0, [pc, #792]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007c00:	f7ff ff9e 	bl	8007b40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8007c04:	2140      	movs	r1, #64	; 0x40
 8007c06:	48c5      	ldr	r0, [pc, #788]	; (8007f1c <MX_GPIO_Init+0x390>)
 8007c08:	f7ff ff9a 	bl	8007b40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8007c0c:	2180      	movs	r1, #128	; 0x80
 8007c0e:	48c3      	ldr	r0, [pc, #780]	; (8007f1c <MX_GPIO_Init+0x390>)
 8007c10:	f7ff ff96 	bl	8007b40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8007c14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007c18:	48c0      	ldr	r0, [pc, #768]	; (8007f1c <MX_GPIO_Init+0x390>)
 8007c1a:	f7ff ff91 	bl	8007b40 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8007c1e:	49c0      	ldr	r1, [pc, #768]	; (8007f20 <MX_GPIO_Init+0x394>)
 8007c20:	2002      	movs	r0, #2
 8007c22:	f7ff feff 	bl	8007a24 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8007c26:	49bf      	ldr	r1, [pc, #764]	; (8007f24 <MX_GPIO_Init+0x398>)
 8007c28:	2002      	movs	r0, #2
 8007c2a:	f7ff fefb 	bl	8007a24 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8007c2e:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8007c32:	2005      	movs	r0, #5
 8007c34:	f7ff fef6 	bl	8007a24 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8007c38:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8007c3c:	2005      	movs	r0, #5
 8007c3e:	f7ff fef1 	bl	8007a24 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8007c42:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8007c46:	2002      	movs	r0, #2
 8007c48:	f7ff feec 	bl	8007a24 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8007c4c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007c50:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007c52:	2301      	movs	r3, #1
 8007c54:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007c5e:	2302      	movs	r3, #2
 8007c60:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007c64:	f107 031c 	add.w	r3, r7, #28
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f008 fa37 	bl	80100dc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8007c6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c72:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007c74:	2301      	movs	r3, #1
 8007c76:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007c80:	2302      	movs	r3, #2
 8007c82:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007c86:	f107 031c 	add.w	r3, r7, #28
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f008 fa26 	bl	80100dc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8007c90:	2301      	movs	r3, #1
 8007c92:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007c94:	2301      	movs	r3, #1
 8007c96:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007ca0:	2302      	movs	r3, #2
 8007ca2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007ca6:	f107 031c 	add.w	r3, r7, #28
 8007caa:	4618      	mov	r0, r3
 8007cac:	f008 fa16 	bl	80100dc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8007cb0:	2302      	movs	r3, #2
 8007cb2:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007cc0:	2302      	movs	r3, #2
 8007cc2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007cc6:	f107 031c 	add.w	r3, r7, #28
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f008 fa06 	bl	80100dc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8007cd0:	2304      	movs	r3, #4
 8007cd2:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007ce0:	2302      	movs	r3, #2
 8007ce2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007ce6:	f107 031c 	add.w	r3, r7, #28
 8007cea:	4618      	mov	r0, r3
 8007cec:	f008 f9f6 	bl	80100dc <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007cf6:	4888      	ldr	r0, [pc, #544]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007cf8:	f7ff fef3 	bl	8007ae2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007d02:	4885      	ldr	r0, [pc, #532]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007d04:	f7ff feed 	bl	8007ae2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8007d08:	2201      	movs	r2, #1
 8007d0a:	2101      	movs	r1, #1
 8007d0c:	4886      	ldr	r0, [pc, #536]	; (8007f28 <MX_GPIO_Init+0x39c>)
 8007d0e:	f7ff fee8 	bl	8007ae2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 8007d12:	2201      	movs	r2, #1
 8007d14:	2102      	movs	r1, #2
 8007d16:	4884      	ldr	r0, [pc, #528]	; (8007f28 <MX_GPIO_Init+0x39c>)
 8007d18:	f7ff fee3 	bl	8007ae2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_SW_GPIO_Port, ENC_SW_Pin, LL_GPIO_PULL_UP);
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	2104      	movs	r1, #4
 8007d20:	487d      	ldr	r0, [pc, #500]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007d22:	f7ff fede 	bl	8007ae2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8007d26:	2200      	movs	r2, #0
 8007d28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007d2c:	487a      	ldr	r0, [pc, #488]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007d2e:	f7ff fea9 	bl	8007a84 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 8007d32:	2200      	movs	r2, #0
 8007d34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007d38:	4877      	ldr	r0, [pc, #476]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007d3a:	f7ff fea3 	bl	8007a84 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8007d3e:	2200      	movs	r2, #0
 8007d40:	2101      	movs	r1, #1
 8007d42:	4879      	ldr	r0, [pc, #484]	; (8007f28 <MX_GPIO_Init+0x39c>)
 8007d44:	f7ff fe9e 	bl	8007a84 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8007d48:	2200      	movs	r2, #0
 8007d4a:	2102      	movs	r1, #2
 8007d4c:	4876      	ldr	r0, [pc, #472]	; (8007f28 <MX_GPIO_Init+0x39c>)
 8007d4e:	f7ff fe99 	bl	8007a84 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_SW_GPIO_Port, ENC_SW_Pin, LL_GPIO_MODE_INPUT);
 8007d52:	2200      	movs	r2, #0
 8007d54:	2104      	movs	r1, #4
 8007d56:	4870      	ldr	r0, [pc, #448]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007d58:	f7ff fe94 	bl	8007a84 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8007d5c:	2308      	movs	r3, #8
 8007d5e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007d60:	2301      	movs	r3, #1
 8007d62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007d64:	2300      	movs	r3, #0
 8007d66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8007d6c:	2302      	movs	r3, #2
 8007d6e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8007d70:	1d3b      	adds	r3, r7, #4
 8007d72:	4619      	mov	r1, r3
 8007d74:	4868      	ldr	r0, [pc, #416]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007d76:	f008 fba4 	bl	80104c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OFFSET_ENABLE_Pin;
 8007d7a:	2308      	movs	r3, #8
 8007d7c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007d82:	2300      	movs	r3, #0
 8007d84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007d86:	2300      	movs	r3, #0
 8007d88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(OFFSET_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8007d8e:	1d3b      	adds	r3, r7, #4
 8007d90:	4619      	mov	r1, r3
 8007d92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007d96:	f008 fb94 	bl	80104c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_C_Pin;
 8007d9a:	2310      	movs	r3, #16
 8007d9c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007da2:	2300      	movs	r3, #0
 8007da4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007da6:	2300      	movs	r3, #0
 8007da8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007daa:	2300      	movs	r3, #0
 8007dac:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_C_GPIO_Port, &GPIO_InitStruct);
 8007dae:	1d3b      	adds	r3, r7, #4
 8007db0:	4619      	mov	r1, r3
 8007db2:	4859      	ldr	r0, [pc, #356]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007db4:	f008 fb85 	bl	80104c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_B_Pin;
 8007db8:	2320      	movs	r3, #32
 8007dba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_B_GPIO_Port, &GPIO_InitStruct);
 8007dcc:	1d3b      	adds	r3, r7, #4
 8007dce:	4619      	mov	r1, r3
 8007dd0:	4851      	ldr	r0, [pc, #324]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007dd2:	f008 fb76 	bl	80104c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_A_Pin;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007dde:	2300      	movs	r3, #0
 8007de0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007de2:	2300      	movs	r3, #0
 8007de4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007de6:	2300      	movs	r3, #0
 8007de8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_A_GPIO_Port, &GPIO_InitStruct);
 8007dea:	1d3b      	adds	r3, r7, #4
 8007dec:	4619      	mov	r1, r3
 8007dee:	484b      	ldr	r0, [pc, #300]	; (8007f1c <MX_GPIO_Init+0x390>)
 8007df0:	f008 fb67 	bl	80104c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8007df4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007df8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007e02:	2300      	movs	r3, #0
 8007e04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007e06:	2300      	movs	r3, #0
 8007e08:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8007e0a:	1d3b      	adds	r3, r7, #4
 8007e0c:	4619      	mov	r1, r3
 8007e0e:	4842      	ldr	r0, [pc, #264]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007e10:	f008 fb57 	bl	80104c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8007e14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e18:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007e22:	2300      	movs	r3, #0
 8007e24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007e26:	2300      	movs	r3, #0
 8007e28:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8007e2a:	1d3b      	adds	r3, r7, #4
 8007e2c:	4619      	mov	r1, r3
 8007e2e:	483a      	ldr	r0, [pc, #232]	; (8007f18 <MX_GPIO_Init+0x38c>)
 8007e30:	f008 fb47 	bl	80104c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8007e34:	2340      	movs	r3, #64	; 0x40
 8007e36:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007e3c:	2303      	movs	r3, #3
 8007e3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007e40:	2300      	movs	r3, #0
 8007e42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007e44:	2300      	movs	r3, #0
 8007e46:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8007e48:	1d3b      	adds	r3, r7, #4
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	4833      	ldr	r0, [pc, #204]	; (8007f1c <MX_GPIO_Init+0x390>)
 8007e4e:	f008 fb38 	bl	80104c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 8007e52:	2380      	movs	r3, #128	; 0x80
 8007e54:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007e56:	2301      	movs	r3, #1
 8007e58:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007e5a:	2303      	movs	r3, #3
 8007e5c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007e62:	2300      	movs	r3, #0
 8007e64:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8007e66:	1d3b      	adds	r3, r7, #4
 8007e68:	4619      	mov	r1, r3
 8007e6a:	482c      	ldr	r0, [pc, #176]	; (8007f1c <MX_GPIO_Init+0x390>)
 8007e6c:	f008 fb29 	bl	80104c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8007e70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007e76:	2301      	movs	r3, #1
 8007e78:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007e82:	2300      	movs	r3, #0
 8007e84:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8007e86:	1d3b      	adds	r3, r7, #4
 8007e88:	4619      	mov	r1, r3
 8007e8a:	4824      	ldr	r0, [pc, #144]	; (8007f1c <MX_GPIO_Init+0x390>)
 8007e8c:	f008 fb19 	bl	80104c2 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007e90:	f7ff fd3e 	bl	8007910 <__NVIC_GetPriorityGrouping>
 8007e94:	4603      	mov	r3, r0
 8007e96:	2200      	movs	r2, #0
 8007e98:	2100      	movs	r1, #0
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f7ff fd8e 	bl	80079bc <NVIC_EncodePriority>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	2006      	movs	r0, #6
 8007ea6:	f7ff fd5f 	bl	8007968 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 8007eaa:	2006      	movs	r0, #6
 8007eac:	f7ff fd3e 	bl	800792c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007eb0:	f7ff fd2e 	bl	8007910 <__NVIC_GetPriorityGrouping>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	2100      	movs	r1, #0
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f7ff fd7e 	bl	80079bc <NVIC_EncodePriority>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	2007      	movs	r0, #7
 8007ec6:	f7ff fd4f 	bl	8007968 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 8007eca:	2007      	movs	r0, #7
 8007ecc:	f7ff fd2e 	bl	800792c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007ed0:	f7ff fd1e 	bl	8007910 <__NVIC_GetPriorityGrouping>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	2100      	movs	r1, #0
 8007eda:	4618      	mov	r0, r3
 8007edc:	f7ff fd6e 	bl	80079bc <NVIC_EncodePriority>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	2008      	movs	r0, #8
 8007ee6:	f7ff fd3f 	bl	8007968 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8007eea:	2008      	movs	r0, #8
 8007eec:	f7ff fd1e 	bl	800792c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007ef0:	f7ff fd0e 	bl	8007910 <__NVIC_GetPriorityGrouping>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	2100      	movs	r1, #0
 8007efa:	4618      	mov	r0, r3
 8007efc:	f7ff fd5e 	bl	80079bc <NVIC_EncodePriority>
 8007f00:	4603      	mov	r3, r0
 8007f02:	4619      	mov	r1, r3
 8007f04:	2028      	movs	r0, #40	; 0x28
 8007f06:	f7ff fd2f 	bl	8007968 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8007f0a:	2028      	movs	r0, #40	; 0x28
 8007f0c:	f7ff fd0e 	bl	800792c <__NVIC_EnableIRQ>

}
 8007f10:	bf00      	nop
 8007f12:	3728      	adds	r7, #40	; 0x28
 8007f14:	46bd      	mov	sp, r7
 8007f16:	e009      	b.n	8007f2c <MX_GPIO_Init+0x3a0>
 8007f18:	48000800 	.word	0x48000800
 8007f1c:	48000400 	.word	0x48000400
 8007f20:	0f000003 	.word	0x0f000003
 8007f24:	f0000003 	.word	0xf0000003
 8007f28:	48001400 	.word	0x48001400
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop

08007f30 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b083      	sub	sp, #12
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007f38:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007f3c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8007f40:	f003 0301 	and.w	r3, r3, #1
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d013      	beq.n	8007f70 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8007f48:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007f4c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8007f50:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d00b      	beq.n	8007f70 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8007f58:	e000      	b.n	8007f5c <ITM_SendChar+0x2c>
    {
      __NOP();
 8007f5a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8007f5c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d0f9      	beq.n	8007f5a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8007f66:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	b2d2      	uxtb	r2, r2
 8007f6e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8007f70:	687b      	ldr	r3, [r7, #4]
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	370c      	adds	r7, #12
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr

08007f7e <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// redirect printf to SWV
int _write(int file, char *ptr, int len)
{
 8007f7e:	b580      	push	{r7, lr}
 8007f80:	b086      	sub	sp, #24
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	60f8      	str	r0, [r7, #12]
 8007f86:	60b9      	str	r1, [r7, #8]
 8007f88:	607a      	str	r2, [r7, #4]
  int i=0;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8007f8e:	2300      	movs	r3, #0
 8007f90:	617b      	str	r3, [r7, #20]
 8007f92:	e009      	b.n	8007fa8 <_write+0x2a>
    ITM_SendChar((*ptr++));
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	1c5a      	adds	r2, r3, #1
 8007f98:	60ba      	str	r2, [r7, #8]
 8007f9a:	781b      	ldrb	r3, [r3, #0]
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f7ff ffc7 	bl	8007f30 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	617b      	str	r3, [r7, #20]
 8007fa8:	697a      	ldr	r2, [r7, #20]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	429a      	cmp	r2, r3
 8007fae:	dbf1      	blt.n	8007f94 <_write+0x16>
  return len;
 8007fb0:	687b      	ldr	r3, [r7, #4]
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3718      	adds	r7, #24
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
	...

08007fbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007fc0:	f000 ff73 	bl	8008eaa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007fc4:	f000 f84c 	bl	8008060 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007fc8:	f7ff fde0 	bl	8007b8c <MX_GPIO_Init>
  MX_DMA_Init();
 8007fcc:	f7ff fc5e 	bl	800788c <MX_DMA_Init>
  MX_DAC1_Init();
 8007fd0:	f7ff fb0e 	bl	80075f0 <MX_DAC1_Init>
  MX_ADC1_Init();
 8007fd4:	f7ff f9c6 	bl	8007364 <MX_ADC1_Init>
  MX_COMP1_Init();
 8007fd8:	f7ff faa8 	bl	800752c <MX_COMP1_Init>
  MX_SPI3_Init();
 8007fdc:	f000 f8ec 	bl	80081b8 <MX_SPI3_Init>
  MX_RNG_Init();
 8007fe0:	f000 f8dc 	bl	800819c <MX_RNG_Init>
  MX_TIM1_Init();
 8007fe4:	f000 fb50 	bl	8008688 <MX_TIM1_Init>
  MX_TIM8_Init();
 8007fe8:	f000 fcd0 	bl	800898c <MX_TIM8_Init>
  MX_TIM16_Init();
 8007fec:	f000 fd88 	bl	8008b00 <MX_TIM16_Init>
  MX_TIM15_Init();
 8007ff0:	f000 fd34 	bl	8008a5c <MX_TIM15_Init>
  MX_TIM5_Init();
 8007ff4:	f000 fc7c 	bl	80088f0 <MX_TIM5_Init>
  MX_TIM3_Init();
 8007ff8:	f000 fc2c 	bl	8008854 <MX_TIM3_Init>
  MX_DAC2_Init();
 8007ffc:	f7ff fb42 	bl	8007684 <MX_DAC2_Init>
  MX_TIM17_Init();
 8008000:	f000 fda6 	bl	8008b50 <MX_TIM17_Init>
  MX_TIM2_Init();
 8008004:	f000 fbb0 	bl	8008768 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  SM_Init();
 8008008:	f7fe fb88 	bl	800671c <SM_Init>

  HAL_TIM_Base_Start_IT(&htim17);
 800800c:	4810      	ldr	r0, [pc, #64]	; (8008050 <main+0x94>)
 800800e:	f005 fc1b 	bl	800d848 <HAL_TIM_Base_Start_IT>

  // http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8008012:	2200      	movs	r2, #0
 8008014:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008018:	480e      	ldr	r0, [pc, #56]	; (8008054 <main+0x98>)
 800801a:	f004 fac5 	bl	800c5a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 800801e:	2200      	movs	r2, #0
 8008020:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008024:	480b      	ldr	r0, [pc, #44]	; (8008054 <main+0x98>)
 8008026:	f004 fabf 	bl	800c5a8 <HAL_GPIO_WritePin>

#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 800802a:	480b      	ldr	r0, [pc, #44]	; (8008058 <main+0x9c>)
 800802c:	f005 fbb6 	bl	800d79c <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8008030:	4b0a      	ldr	r3, [pc, #40]	; (800805c <main+0xa0>)
 8008032:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008036:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8008038:	4b08      	ldr	r3, [pc, #32]	; (800805c <main+0xa0>)
 800803a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800803e:	62da      	str	r2, [r3, #44]	; 0x2c


  // TFT lib enable
  DM_Init();
 8008040:	f7f8 fe96 	bl	8000d70 <DM_Init>
  DM_PostInit();
 8008044:	f7f8 fea2 	bl	8000d8c <DM_PostInit>

  // Intialise interrupt manager
  IM_Init();
 8008048:	f7fd f92c 	bl	80052a4 <IM_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800804c:	e7fe      	b.n	800804c <main+0x90>
 800804e:	bf00      	nop
 8008050:	20002afc 	.word	0x20002afc
 8008054:	48000800 	.word	0x48000800
 8008058:	20002b94 	.word	0x20002b94
 800805c:	40001000 	.word	0x40001000

08008060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b0a8      	sub	sp, #160	; 0xa0
 8008064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008066:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800806a:	2238      	movs	r2, #56	; 0x38
 800806c:	2100      	movs	r1, #0
 800806e:	4618      	mov	r0, r3
 8008070:	f009 fb16 	bl	80116a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008074:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8008078:	2200      	movs	r2, #0
 800807a:	601a      	str	r2, [r3, #0]
 800807c:	605a      	str	r2, [r3, #4]
 800807e:	609a      	str	r2, [r3, #8]
 8008080:	60da      	str	r2, [r3, #12]
 8008082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008084:	463b      	mov	r3, r7
 8008086:	2254      	movs	r2, #84	; 0x54
 8008088:	2100      	movs	r1, #0
 800808a:	4618      	mov	r0, r3
 800808c:	f009 fb08 	bl	80116a0 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8008090:	2000      	movs	r0, #0
 8008092:	f004 faa1 	bl	800c5d8 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8008096:	2322      	movs	r3, #34	; 0x22
 8008098:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800809a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800809e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80080a0:	2340      	movs	r3, #64	; 0x40
 80080a2:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80080a4:	2301      	movs	r3, #1
 80080a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80080aa:	2302      	movs	r3, #2
 80080ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80080b0:	2302      	movs	r3, #2
 80080b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80080b6:	2302      	movs	r3, #2
 80080b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 80080bc:	232a      	movs	r3, #42	; 0x2a
 80080be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80080c2:	2302      	movs	r3, #2
 80080c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80080c8:	2304      	movs	r3, #4
 80080ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80080ce:	2302      	movs	r3, #2
 80080d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80080d4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80080d8:	4618      	mov	r0, r3
 80080da:	f004 fb21 	bl	800c720 <HAL_RCC_OscConfig>
 80080de:	4603      	mov	r3, r0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d001      	beq.n	80080e8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80080e4:	f000 f82a 	bl	800813c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80080e8:	230f      	movs	r3, #15
 80080ea:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80080ec:	2303      	movs	r3, #3
 80080ee:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80080f0:	2300      	movs	r3, #0
 80080f2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80080f4:	2300      	movs	r3, #0
 80080f6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80080f8:	2300      	movs	r3, #0
 80080fa:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 80080fc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8008100:	2108      	movs	r1, #8
 8008102:	4618      	mov	r0, r3
 8008104:	f004 fe24 	bl	800cd50 <HAL_RCC_ClockConfig>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d001      	beq.n	8008112 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800810e:	f000 f815 	bl	800813c <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8008112:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8008116:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8008118:	2300      	movs	r3, #0
 800811a:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 800811c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008120:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008122:	463b      	mov	r3, r7
 8008124:	4618      	mov	r0, r3
 8008126:	f005 f803 	bl	800d130 <HAL_RCCEx_PeriphCLKConfig>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d001      	beq.n	8008134 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8008130:	f000 f804 	bl	800813c <Error_Handler>
  }
}
 8008134:	bf00      	nop
 8008136:	37a0      	adds	r7, #160	; 0xa0
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800813c:	b480      	push	{r7}
 800813e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8008140:	bf00      	nop
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr

0800814a <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 800814a:	b480      	push	{r7}
 800814c:	b083      	sub	sp, #12
 800814e:	af00      	add	r7, sp, #0
 8008150:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f043 0204 	orr.w	r2, r3, #4
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	601a      	str	r2, [r3, #0]
}
 800815e:	bf00      	nop
 8008160:	370c      	adds	r7, #12
 8008162:	46bd      	mov	sp, r7
 8008164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008168:	4770      	bx	lr
	...

0800816c <LL_AHB2_GRP1_EnableClock>:
{
 800816c:	b480      	push	{r7}
 800816e:	b085      	sub	sp, #20
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8008174:	4b08      	ldr	r3, [pc, #32]	; (8008198 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8008176:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008178:	4907      	ldr	r1, [pc, #28]	; (8008198 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	4313      	orrs	r3, r2
 800817e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8008180:	4b05      	ldr	r3, [pc, #20]	; (8008198 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8008182:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	4013      	ands	r3, r2
 8008188:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800818a:	68fb      	ldr	r3, [r7, #12]
}
 800818c:	bf00      	nop
 800818e:	3714      	adds	r7, #20
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr
 8008198:	40021000 	.word	0x40021000

0800819c <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 80081a0:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80081a4:	f7ff ffe2 	bl	800816c <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 80081a8:	4802      	ldr	r0, [pc, #8]	; (80081b4 <MX_RNG_Init+0x18>)
 80081aa:	f7ff ffce 	bl	800814a <LL_RNG_Enable>

}
 80081ae:	bf00      	nop
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	50060800 	.word	0x50060800

080081b8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80081bc:	4b1b      	ldr	r3, [pc, #108]	; (800822c <MX_SPI3_Init+0x74>)
 80081be:	4a1c      	ldr	r2, [pc, #112]	; (8008230 <MX_SPI3_Init+0x78>)
 80081c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80081c2:	4b1a      	ldr	r3, [pc, #104]	; (800822c <MX_SPI3_Init+0x74>)
 80081c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80081c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80081ca:	4b18      	ldr	r3, [pc, #96]	; (800822c <MX_SPI3_Init+0x74>)
 80081cc:	2200      	movs	r2, #0
 80081ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80081d0:	4b16      	ldr	r3, [pc, #88]	; (800822c <MX_SPI3_Init+0x74>)
 80081d2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80081d6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80081d8:	4b14      	ldr	r3, [pc, #80]	; (800822c <MX_SPI3_Init+0x74>)
 80081da:	2200      	movs	r2, #0
 80081dc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80081de:	4b13      	ldr	r3, [pc, #76]	; (800822c <MX_SPI3_Init+0x74>)
 80081e0:	2200      	movs	r2, #0
 80081e2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80081e4:	4b11      	ldr	r3, [pc, #68]	; (800822c <MX_SPI3_Init+0x74>)
 80081e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80081ea:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80081ec:	4b0f      	ldr	r3, [pc, #60]	; (800822c <MX_SPI3_Init+0x74>)
 80081ee:	2210      	movs	r2, #16
 80081f0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80081f2:	4b0e      	ldr	r3, [pc, #56]	; (800822c <MX_SPI3_Init+0x74>)
 80081f4:	2200      	movs	r2, #0
 80081f6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80081f8:	4b0c      	ldr	r3, [pc, #48]	; (800822c <MX_SPI3_Init+0x74>)
 80081fa:	2200      	movs	r2, #0
 80081fc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80081fe:	4b0b      	ldr	r3, [pc, #44]	; (800822c <MX_SPI3_Init+0x74>)
 8008200:	2200      	movs	r2, #0
 8008202:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8008204:	4b09      	ldr	r3, [pc, #36]	; (800822c <MX_SPI3_Init+0x74>)
 8008206:	2207      	movs	r2, #7
 8008208:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800820a:	4b08      	ldr	r3, [pc, #32]	; (800822c <MX_SPI3_Init+0x74>)
 800820c:	2200      	movs	r2, #0
 800820e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8008210:	4b06      	ldr	r3, [pc, #24]	; (800822c <MX_SPI3_Init+0x74>)
 8008212:	2208      	movs	r2, #8
 8008214:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8008216:	4805      	ldr	r0, [pc, #20]	; (800822c <MX_SPI3_Init+0x74>)
 8008218:	f005 f9d6 	bl	800d5c8 <HAL_SPI_Init>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d001      	beq.n	8008226 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8008222:	f7ff ff8b 	bl	800813c <Error_Handler>
  }

}
 8008226:	bf00      	nop
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop
 800822c:	200029a0 	.word	0x200029a0
 8008230:	40003c00 	.word	0x40003c00

08008234 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b08a      	sub	sp, #40	; 0x28
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800823c:	f107 0314 	add.w	r3, r7, #20
 8008240:	2200      	movs	r2, #0
 8008242:	601a      	str	r2, [r3, #0]
 8008244:	605a      	str	r2, [r3, #4]
 8008246:	609a      	str	r2, [r3, #8]
 8008248:	60da      	str	r2, [r3, #12]
 800824a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a17      	ldr	r2, [pc, #92]	; (80082b0 <HAL_SPI_MspInit+0x7c>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d128      	bne.n	80082a8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8008256:	4b17      	ldr	r3, [pc, #92]	; (80082b4 <HAL_SPI_MspInit+0x80>)
 8008258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800825a:	4a16      	ldr	r2, [pc, #88]	; (80082b4 <HAL_SPI_MspInit+0x80>)
 800825c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008260:	6593      	str	r3, [r2, #88]	; 0x58
 8008262:	4b14      	ldr	r3, [pc, #80]	; (80082b4 <HAL_SPI_MspInit+0x80>)
 8008264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008266:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800826a:	613b      	str	r3, [r7, #16]
 800826c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800826e:	4b11      	ldr	r3, [pc, #68]	; (80082b4 <HAL_SPI_MspInit+0x80>)
 8008270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008272:	4a10      	ldr	r2, [pc, #64]	; (80082b4 <HAL_SPI_MspInit+0x80>)
 8008274:	f043 0304 	orr.w	r3, r3, #4
 8008278:	64d3      	str	r3, [r2, #76]	; 0x4c
 800827a:	4b0e      	ldr	r3, [pc, #56]	; (80082b4 <HAL_SPI_MspInit+0x80>)
 800827c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800827e:	f003 0304 	and.w	r3, r3, #4
 8008282:	60fb      	str	r3, [r7, #12]
 8008284:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8008286:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800828a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800828c:	2302      	movs	r3, #2
 800828e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008290:	2300      	movs	r3, #0
 8008292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008294:	2300      	movs	r3, #0
 8008296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8008298:	2306      	movs	r3, #6
 800829a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800829c:	f107 0314 	add.w	r3, r7, #20
 80082a0:	4619      	mov	r1, r3
 80082a2:	4805      	ldr	r0, [pc, #20]	; (80082b8 <HAL_SPI_MspInit+0x84>)
 80082a4:	f003 ff1c 	bl	800c0e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80082a8:	bf00      	nop
 80082aa:	3728      	adds	r7, #40	; 0x28
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}
 80082b0:	40003c00 	.word	0x40003c00
 80082b4:	40021000 	.word	0x40021000
 80082b8:	48000800 	.word	0x48000800

080082bc <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80082bc:	b480      	push	{r7}
 80082be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80082c0:	4b05      	ldr	r3, [pc, #20]	; (80082d8 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	4a04      	ldr	r2, [pc, #16]	; (80082d8 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80082c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80082ca:	6093      	str	r3, [r2, #8]
}
 80082cc:	bf00      	nop
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr
 80082d6:	bf00      	nop
 80082d8:	40007000 	.word	0x40007000

080082dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b082      	sub	sp, #8
 80082e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80082e2:	4b0f      	ldr	r3, [pc, #60]	; (8008320 <HAL_MspInit+0x44>)
 80082e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082e6:	4a0e      	ldr	r2, [pc, #56]	; (8008320 <HAL_MspInit+0x44>)
 80082e8:	f043 0301 	orr.w	r3, r3, #1
 80082ec:	6613      	str	r3, [r2, #96]	; 0x60
 80082ee:	4b0c      	ldr	r3, [pc, #48]	; (8008320 <HAL_MspInit+0x44>)
 80082f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082f2:	f003 0301 	and.w	r3, r3, #1
 80082f6:	607b      	str	r3, [r7, #4]
 80082f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80082fa:	4b09      	ldr	r3, [pc, #36]	; (8008320 <HAL_MspInit+0x44>)
 80082fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082fe:	4a08      	ldr	r2, [pc, #32]	; (8008320 <HAL_MspInit+0x44>)
 8008300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008304:	6593      	str	r3, [r2, #88]	; 0x58
 8008306:	4b06      	ldr	r3, [pc, #24]	; (8008320 <HAL_MspInit+0x44>)
 8008308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800830a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800830e:	603b      	str	r3, [r7, #0]
 8008310:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8008312:	f7ff ffd3 	bl	80082bc <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008316:	bf00      	nop
 8008318:	3708      	adds	r7, #8
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	40021000 	.word	0x40021000

08008324 <LL_EXTI_IsActiveFlag_0_31>:
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800832c:	4b07      	ldr	r3, [pc, #28]	; (800834c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800832e:	695a      	ldr	r2, [r3, #20]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	4013      	ands	r3, r2
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	429a      	cmp	r2, r3
 8008338:	d101      	bne.n	800833e <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800833a:	2301      	movs	r3, #1
 800833c:	e000      	b.n	8008340 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr
 800834c:	40010400 	.word	0x40010400

08008350 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8008358:	4a04      	ldr	r2, [pc, #16]	; (800836c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6153      	str	r3, [r2, #20]
}
 800835e:	bf00      	nop
 8008360:	370c      	adds	r7, #12
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop
 800836c:	40010400 	.word	0x40010400

08008370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008370:	b480      	push	{r7}
 8008372:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008374:	bf00      	nop
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr
	...

08008380 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	DM_SetErrorDebugMsg("HARD FAULT");
 8008384:	4801      	ldr	r0, [pc, #4]	; (800838c <HardFault_Handler+0xc>)
 8008386:	f7f9 fa93 	bl	80018b0 <DM_SetErrorDebugMsg>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800838a:	e7fe      	b.n	800838a <HardFault_Handler+0xa>
 800838c:	08016650 	.word	0x08016650

08008390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	DM_SetErrorDebugMsg("MEMMANAGE FAULT");
 8008394:	4801      	ldr	r0, [pc, #4]	; (800839c <MemManage_Handler+0xc>)
 8008396:	f7f9 fa8b 	bl	80018b0 <DM_SetErrorDebugMsg>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800839a:	e7fe      	b.n	800839a <MemManage_Handler+0xa>
 800839c:	0801665c 	.word	0x0801665c

080083a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	DM_SetErrorDebugMsg("BUS FAULT");
 80083a4:	4801      	ldr	r0, [pc, #4]	; (80083ac <BusFault_Handler+0xc>)
 80083a6:	f7f9 fa83 	bl	80018b0 <DM_SetErrorDebugMsg>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80083aa:	e7fe      	b.n	80083aa <BusFault_Handler+0xa>
 80083ac:	0801666c 	.word	0x0801666c

080083b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	DM_SetErrorDebugMsg("USAGE FAULT");
 80083b4:	4801      	ldr	r0, [pc, #4]	; (80083bc <UsageFault_Handler+0xc>)
 80083b6:	f7f9 fa7b 	bl	80018b0 <DM_SetErrorDebugMsg>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80083ba:	e7fe      	b.n	80083ba <UsageFault_Handler+0xa>
 80083bc:	08016678 	.word	0x08016678

080083c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80083c0:	b480      	push	{r7}
 80083c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80083c4:	bf00      	nop
 80083c6:	46bd      	mov	sp, r7
 80083c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083cc:	4770      	bx	lr

080083ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80083ce:	b480      	push	{r7}
 80083d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80083d2:	bf00      	nop
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80083dc:	b480      	push	{r7}
 80083de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80083e0:	bf00      	nop
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr

080083ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80083ea:	b580      	push	{r7, lr}
 80083ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80083ee:	f000 fdaf 	bl	8008f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80083f2:	bf00      	nop
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80083f6:	b580      	push	{r7, lr}
 80083f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	IM_BTN3_EXTI0_Handler();
 80083fa:	f7fd f80b 	bl	8005414 <IM_BTN3_EXTI0_Handler>

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 80083fe:	2001      	movs	r0, #1
 8008400:	f7ff ff90 	bl	8008324 <LL_EXTI_IsActiveFlag_0_31>
 8008404:	4603      	mov	r3, r0
 8008406:	2b00      	cmp	r3, #0
 8008408:	d002      	beq.n	8008410 <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 800840a:	2001      	movs	r0, #1
 800840c:	f7ff ffa0 	bl	8008350 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8008410:	bf00      	nop
 8008412:	bd80      	pop	{r7, pc}

08008414 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	IM_BTN4_EXTI1_Handler();
 8008418:	f7fd f822 	bl	8005460 <IM_BTN4_EXTI1_Handler>

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 800841c:	2002      	movs	r0, #2
 800841e:	f7ff ff81 	bl	8008324 <LL_EXTI_IsActiveFlag_0_31>
 8008422:	4603      	mov	r3, r0
 8008424:	2b00      	cmp	r3, #0
 8008426:	d002      	beq.n	800842e <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8008428:	2002      	movs	r0, #2
 800842a:	f7ff ff91 	bl	8008350 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800842e:	bf00      	nop
 8008430:	bd80      	pop	{r7, pc}

08008432 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8008432:	b580      	push	{r7, lr}
 8008434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	IM_ENC_EXTI2_Handler();
 8008436:	f7fd f839 	bl	80054ac <IM_ENC_EXTI2_Handler>

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 800843a:	2004      	movs	r0, #4
 800843c:	f7ff ff72 	bl	8008324 <LL_EXTI_IsActiveFlag_0_31>
 8008440:	4603      	mov	r3, r0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d002      	beq.n	800844c <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8008446:	2004      	movs	r0, #4
 8008448:	f7ff ff82 	bl	8008350 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800844c:	bf00      	nop
 800844e:	bd80      	pop	{r7, pc}

08008450 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008454:	4802      	ldr	r0, [pc, #8]	; (8008460 <DMA1_Channel1_IRQHandler+0x10>)
 8008456:	f003 fcf4 	bl	800be42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800845a:	bf00      	nop
 800845c:	bd80      	pop	{r7, pc}
 800845e:	bf00      	nop
 8008460:	20002894 	.word	0x20002894

08008464 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8008468:	4802      	ldr	r0, [pc, #8]	; (8008474 <DMA1_Channel2_IRQHandler+0x10>)
 800846a:	f003 fcea 	bl	800be42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800846e:	bf00      	nop
 8008470:	bd80      	pop	{r7, pc}
 8008472:	bf00      	nop
 8008474:	2000216c 	.word	0x2000216c

08008478 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 800847c:	4802      	ldr	r0, [pc, #8]	; (8008488 <DMA1_Channel3_IRQHandler+0x10>)
 800847e:	f003 fce0 	bl	800be42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8008482:	bf00      	nop
 8008484:	bd80      	pop	{r7, pc}
 8008486:	bf00      	nop
 8008488:	20002940 	.word	0x20002940

0800848c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8008490:	4802      	ldr	r0, [pc, #8]	; (800849c <DMA1_Channel4_IRQHandler+0x10>)
 8008492:	f003 fcd6 	bl	800be42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8008496:	bf00      	nop
 8008498:	bd80      	pop	{r7, pc}
 800849a:	bf00      	nop
 800849c:	20002a04 	.word	0x20002a04

080084a0 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

	DM_UpdateDisplay();
 80084a4:	f7f8 fc8c 	bl	8000dc0 <DM_UpdateDisplay>


	IM_ENC_DIRF_Handler();
 80084a8:	f7fd f826 	bl	80054f8 <IM_ENC_DIRF_Handler>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80084ac:	4803      	ldr	r0, [pc, #12]	; (80084bc <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 80084ae:	f005 ff69 	bl	800e384 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 80084b2:	4803      	ldr	r0, [pc, #12]	; (80084c0 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 80084b4:	f005 ff66 	bl	800e384 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80084b8:	bf00      	nop
 80084ba:	bd80      	pop	{r7, pc}
 80084bc:	20002b94 	.word	0x20002b94
 80084c0:	20002ab0 	.word	0x20002ab0

080084c4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	EM_ProcessEvent();
 80084c8:	f7fb ffbc 	bl	8004444 <EM_ProcessEvent>
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80084cc:	4803      	ldr	r0, [pc, #12]	; (80084dc <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 80084ce:	f005 ff59 	bl	800e384 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 80084d2:	4803      	ldr	r0, [pc, #12]	; (80084e0 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 80084d4:	f005 ff56 	bl	800e384 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80084d8:	bf00      	nop
 80084da:	bd80      	pop	{r7, pc}
 80084dc:	20002b94 	.word	0x20002b94
 80084e0:	20002afc 	.word	0x20002afc

080084e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80084e8:	4802      	ldr	r0, [pc, #8]	; (80084f4 <TIM3_IRQHandler+0x10>)
 80084ea:	f005 ff4b 	bl	800e384 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80084ee:	bf00      	nop
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	200021d8 	.word	0x200021d8

080084f8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	IM_BTN1_EXTI14_Handler();
 80084fc:	f7fc ff3a 	bl	8005374 <IM_BTN1_EXTI14_Handler>
	IM_BTN2_EXTI15_Handler();
 8008500:	f7fc ff60 	bl	80053c4 <IM_BTN2_EXTI15_Handler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8008504:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8008508:	f7ff ff0c 	bl	8008324 <LL_EXTI_IsActiveFlag_0_31>
 800850c:	4603      	mov	r3, r0
 800850e:	2b00      	cmp	r3, #0
 8008510:	d003      	beq.n	800851a <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8008512:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8008516:	f7ff ff1b 	bl	8008350 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 800851a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800851e:	f7ff ff01 	bl	8008324 <LL_EXTI_IsActiveFlag_0_31>
 8008522:	4603      	mov	r3, r0
 8008524:	2b00      	cmp	r3, #0
 8008526:	d003      	beq.n	8008530 <EXTI15_10_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8008528:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800852c:	f7ff ff10 	bl	8008350 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008530:	bf00      	nop
 8008532:	bd80      	pop	{r7, pc}

08008534 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	IM_SWEEP_UPDATE_TIM_IRQHandler();
 8008538:	f7fc fec4 	bl	80052c4 <IM_SWEEP_UPDATE_TIM_IRQHandler>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800853c:	4802      	ldr	r0, [pc, #8]	; (8008548 <TIM5_IRQHandler+0x14>)
 800853e:	f005 ff21 	bl	800e384 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8008542:	bf00      	nop
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	20002b48 	.word	0x20002b48

0800854c <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8008550:	4802      	ldr	r0, [pc, #8]	; (800855c <COMP1_2_3_IRQHandler+0x10>)
 8008552:	f002 fcb1 	bl	800aeb8 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 8008556:	bf00      	nop
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop
 800855c:	200028f4 	.word	0x200028f4

08008560 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b086      	sub	sp, #24
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800856c:	2300      	movs	r3, #0
 800856e:	617b      	str	r3, [r7, #20]
 8008570:	e00a      	b.n	8008588 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008572:	f3af 8000 	nop.w
 8008576:	4601      	mov	r1, r0
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	1c5a      	adds	r2, r3, #1
 800857c:	60ba      	str	r2, [r7, #8]
 800857e:	b2ca      	uxtb	r2, r1
 8008580:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	3301      	adds	r3, #1
 8008586:	617b      	str	r3, [r7, #20]
 8008588:	697a      	ldr	r2, [r7, #20]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	429a      	cmp	r2, r3
 800858e:	dbf0      	blt.n	8008572 <_read+0x12>
	}

return len;
 8008590:	687b      	ldr	r3, [r7, #4]
}
 8008592:	4618      	mov	r0, r3
 8008594:	3718      	adds	r7, #24
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}

0800859a <_close>:
	}
	return len;
}

int _close(int file)
{
 800859a:	b480      	push	{r7}
 800859c:	b083      	sub	sp, #12
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
	return -1;
 80085a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	370c      	adds	r7, #12
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr

080085b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80085b2:	b480      	push	{r7}
 80085b4:	b083      	sub	sp, #12
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
 80085ba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80085c2:	605a      	str	r2, [r3, #4]
	return 0;
 80085c4:	2300      	movs	r3, #0
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	370c      	adds	r7, #12
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr

080085d2 <_isatty>:

int _isatty(int file)
{
 80085d2:	b480      	push	{r7}
 80085d4:	b083      	sub	sp, #12
 80085d6:	af00      	add	r7, sp, #0
 80085d8:	6078      	str	r0, [r7, #4]
	return 1;
 80085da:	2301      	movs	r3, #1
}
 80085dc:	4618      	mov	r0, r3
 80085de:	370c      	adds	r7, #12
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr

080085e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b085      	sub	sp, #20
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	60f8      	str	r0, [r7, #12]
 80085f0:	60b9      	str	r1, [r7, #8]
 80085f2:	607a      	str	r2, [r7, #4]
	return 0;
 80085f4:	2300      	movs	r3, #0
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3714      	adds	r7, #20
 80085fa:	46bd      	mov	sp, r7
 80085fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008600:	4770      	bx	lr
	...

08008604 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b084      	sub	sp, #16
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800860c:	4b11      	ldr	r3, [pc, #68]	; (8008654 <_sbrk+0x50>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d102      	bne.n	800861a <_sbrk+0x16>
		heap_end = &end;
 8008614:	4b0f      	ldr	r3, [pc, #60]	; (8008654 <_sbrk+0x50>)
 8008616:	4a10      	ldr	r2, [pc, #64]	; (8008658 <_sbrk+0x54>)
 8008618:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800861a:	4b0e      	ldr	r3, [pc, #56]	; (8008654 <_sbrk+0x50>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008620:	4b0c      	ldr	r3, [pc, #48]	; (8008654 <_sbrk+0x50>)
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	4413      	add	r3, r2
 8008628:	466a      	mov	r2, sp
 800862a:	4293      	cmp	r3, r2
 800862c:	d907      	bls.n	800863e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800862e:	f009 f80d 	bl	801164c <__errno>
 8008632:	4602      	mov	r2, r0
 8008634:	230c      	movs	r3, #12
 8008636:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008638:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800863c:	e006      	b.n	800864c <_sbrk+0x48>
	}

	heap_end += incr;
 800863e:	4b05      	ldr	r3, [pc, #20]	; (8008654 <_sbrk+0x50>)
 8008640:	681a      	ldr	r2, [r3, #0]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4413      	add	r3, r2
 8008646:	4a03      	ldr	r2, [pc, #12]	; (8008654 <_sbrk+0x50>)
 8008648:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800864a:	68fb      	ldr	r3, [r7, #12]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3710      	adds	r7, #16
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}
 8008654:	20002158 	.word	0x20002158
 8008658:	20002c80 	.word	0x20002c80

0800865c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800865c:	b480      	push	{r7}
 800865e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8008660:	4b08      	ldr	r3, [pc, #32]	; (8008684 <SystemInit+0x28>)
 8008662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008666:	4a07      	ldr	r2, [pc, #28]	; (8008684 <SystemInit+0x28>)
 8008668:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800866c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008670:	4b04      	ldr	r3, [pc, #16]	; (8008684 <SystemInit+0x28>)
 8008672:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008676:	609a      	str	r2, [r3, #8]
#endif
}
 8008678:	bf00      	nop
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
 8008682:	bf00      	nop
 8008684:	e000ed00 	.word	0xe000ed00

08008688 <MX_TIM1_Init>:
TIM_HandleTypeDef htim17;
DMA_HandleTypeDef hdma_tim2_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b09a      	sub	sp, #104	; 0x68
 800868c:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800868e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008692:	2224      	movs	r2, #36	; 0x24
 8008694:	2100      	movs	r1, #0
 8008696:	4618      	mov	r0, r3
 8008698:	f009 f802 	bl	80116a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800869c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80086a0:	2200      	movs	r2, #0
 80086a2:	601a      	str	r2, [r3, #0]
 80086a4:	605a      	str	r2, [r3, #4]
 80086a6:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80086a8:	1d3b      	adds	r3, r7, #4
 80086aa:	2234      	movs	r2, #52	; 0x34
 80086ac:	2100      	movs	r1, #0
 80086ae:	4618      	mov	r0, r3
 80086b0:	f008 fff6 	bl	80116a0 <memset>

  htim1.Instance = TIM1;
 80086b4:	4b2a      	ldr	r3, [pc, #168]	; (8008760 <MX_TIM1_Init+0xd8>)
 80086b6:	4a2b      	ldr	r2, [pc, #172]	; (8008764 <MX_TIM1_Init+0xdc>)
 80086b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80086ba:	4b29      	ldr	r3, [pc, #164]	; (8008760 <MX_TIM1_Init+0xd8>)
 80086bc:	2200      	movs	r2, #0
 80086be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80086c0:	4b27      	ldr	r3, [pc, #156]	; (8008760 <MX_TIM1_Init+0xd8>)
 80086c2:	2260      	movs	r2, #96	; 0x60
 80086c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 80086c6:	4b26      	ldr	r3, [pc, #152]	; (8008760 <MX_TIM1_Init+0xd8>)
 80086c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80086cc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80086ce:	4b24      	ldr	r3, [pc, #144]	; (8008760 <MX_TIM1_Init+0xd8>)
 80086d0:	2200      	movs	r2, #0
 80086d2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80086d4:	4b22      	ldr	r3, [pc, #136]	; (8008760 <MX_TIM1_Init+0xd8>)
 80086d6:	2200      	movs	r2, #0
 80086d8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80086da:	4b21      	ldr	r3, [pc, #132]	; (8008760 <MX_TIM1_Init+0xd8>)
 80086dc:	2280      	movs	r2, #128	; 0x80
 80086de:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 80086e0:	2302      	movs	r3, #2
 80086e2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80086e4:	2300      	movs	r3, #0
 80086e6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80086e8:	2301      	movs	r3, #1
 80086ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80086ec:	2300      	movs	r3, #0
 80086ee:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80086f0:	2300      	movs	r3, #0
 80086f2:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80086f4:	2300      	movs	r3, #0
 80086f6:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80086f8:	2301      	movs	r3, #1
 80086fa:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80086fc:	2300      	movs	r3, #0
 80086fe:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8008700:	2300      	movs	r3, #0
 8008702:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8008704:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008708:	4619      	mov	r1, r3
 800870a:	4815      	ldr	r0, [pc, #84]	; (8008760 <MX_TIM1_Init+0xd8>)
 800870c:	f005 fd94 	bl	800e238 <HAL_TIM_Encoder_Init>
 8008710:	4603      	mov	r3, r0
 8008712:	2b00      	cmp	r3, #0
 8008714:	d001      	beq.n	800871a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8008716:	f7ff fd11 	bl	800813c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800871a:	2320      	movs	r3, #32
 800871c:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800871e:	2300      	movs	r3, #0
 8008720:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008722:	2300      	movs	r3, #0
 8008724:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008726:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800872a:	4619      	mov	r1, r3
 800872c:	480c      	ldr	r0, [pc, #48]	; (8008760 <MX_TIM1_Init+0xd8>)
 800872e:	f007 fa17 	bl	800fb60 <HAL_TIMEx_MasterConfigSynchronization>
 8008732:	4603      	mov	r3, r0
 8008734:	2b00      	cmp	r3, #0
 8008736:	d001      	beq.n	800873c <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8008738:	f7ff fd00 	bl	800813c <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800873c:	2300      	movs	r3, #0
 800873e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8008740:	2300      	movs	r3, #0
 8008742:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008744:	1d3b      	adds	r3, r7, #4
 8008746:	4619      	mov	r1, r3
 8008748:	4805      	ldr	r0, [pc, #20]	; (8008760 <MX_TIM1_Init+0xd8>)
 800874a:	f007 fa9f 	bl	800fc8c <HAL_TIMEx_ConfigBreakDeadTime>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d001      	beq.n	8008758 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8008754:	f7ff fcf2 	bl	800813c <Error_Handler>
  }

}
 8008758:	bf00      	nop
 800875a:	3768      	adds	r7, #104	; 0x68
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}
 8008760:	20002b94 	.word	0x20002b94
 8008764:	40012c00 	.word	0x40012c00

08008768 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b08c      	sub	sp, #48	; 0x30
 800876c:	af00      	add	r7, sp, #0
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800876e:	f107 031c 	add.w	r3, r7, #28
 8008772:	2200      	movs	r2, #0
 8008774:	601a      	str	r2, [r3, #0]
 8008776:	605a      	str	r2, [r3, #4]
 8008778:	609a      	str	r2, [r3, #8]
 800877a:	60da      	str	r2, [r3, #12]
 800877c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800877e:	f107 0310 	add.w	r3, r7, #16
 8008782:	2200      	movs	r2, #0
 8008784:	601a      	str	r2, [r3, #0]
 8008786:	605a      	str	r2, [r3, #4]
 8008788:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800878a:	463b      	mov	r3, r7
 800878c:	2200      	movs	r2, #0
 800878e:	601a      	str	r2, [r3, #0]
 8008790:	605a      	str	r2, [r3, #4]
 8008792:	609a      	str	r2, [r3, #8]
 8008794:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8008796:	4b2e      	ldr	r3, [pc, #184]	; (8008850 <MX_TIM2_Init+0xe8>)
 8008798:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800879c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 128;
 800879e:	4b2c      	ldr	r3, [pc, #176]	; (8008850 <MX_TIM2_Init+0xe8>)
 80087a0:	2280      	movs	r2, #128	; 0x80
 80087a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80087a4:	4b2a      	ldr	r3, [pc, #168]	; (8008850 <MX_TIM2_Init+0xe8>)
 80087a6:	2200      	movs	r2, #0
 80087a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80087aa:	4b29      	ldr	r3, [pc, #164]	; (8008850 <MX_TIM2_Init+0xe8>)
 80087ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80087b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80087b2:	4b27      	ldr	r3, [pc, #156]	; (8008850 <MX_TIM2_Init+0xe8>)
 80087b4:	2200      	movs	r2, #0
 80087b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80087b8:	4b25      	ldr	r3, [pc, #148]	; (8008850 <MX_TIM2_Init+0xe8>)
 80087ba:	2280      	movs	r2, #128	; 0x80
 80087bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80087be:	4824      	ldr	r0, [pc, #144]	; (8008850 <MX_TIM2_Init+0xe8>)
 80087c0:	f004 ff94 	bl	800d6ec <HAL_TIM_Base_Init>
 80087c4:	4603      	mov	r3, r0
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d001      	beq.n	80087ce <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80087ca:	f7ff fcb7 	bl	800813c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80087ce:	4820      	ldr	r0, [pc, #128]	; (8008850 <MX_TIM2_Init+0xe8>)
 80087d0:	f005 fa76 	bl	800dcc0 <HAL_TIM_IC_Init>
 80087d4:	4603      	mov	r3, r0
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d001      	beq.n	80087de <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80087da:	f7ff fcaf 	bl	800813c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80087de:	2304      	movs	r3, #4
 80087e0:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80087e2:	2350      	movs	r3, #80	; 0x50
 80087e4:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80087e6:	2300      	movs	r3, #0
 80087e8:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 80087ea:	2300      	movs	r3, #0
 80087ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80087ee:	f107 031c 	add.w	r3, r7, #28
 80087f2:	4619      	mov	r1, r3
 80087f4:	4816      	ldr	r0, [pc, #88]	; (8008850 <MX_TIM2_Init+0xe8>)
 80087f6:	f006 f9d9 	bl	800ebac <HAL_TIM_SlaveConfigSynchro>
 80087fa:	4603      	mov	r3, r0
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d001      	beq.n	8008804 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8008800:	f7ff fc9c 	bl	800813c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008804:	2320      	movs	r3, #32
 8008806:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008808:	2300      	movs	r3, #0
 800880a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800880c:	f107 0310 	add.w	r3, r7, #16
 8008810:	4619      	mov	r1, r3
 8008812:	480f      	ldr	r0, [pc, #60]	; (8008850 <MX_TIM2_Init+0xe8>)
 8008814:	f007 f9a4 	bl	800fb60 <HAL_TIMEx_MasterConfigSynchronization>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d001      	beq.n	8008822 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 800881e:	f7ff fc8d 	bl	800813c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8008822:	2300      	movs	r3, #0
 8008824:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8008826:	2301      	movs	r3, #1
 8008828:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800882a:	2300      	movs	r3, #0
 800882c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800882e:	2300      	movs	r3, #0
 8008830:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8008832:	463b      	mov	r3, r7
 8008834:	2200      	movs	r2, #0
 8008836:	4619      	mov	r1, r3
 8008838:	4805      	ldr	r0, [pc, #20]	; (8008850 <MX_TIM2_Init+0xe8>)
 800883a:	f005 ff22 	bl	800e682 <HAL_TIM_IC_ConfigChannel>
 800883e:	4603      	mov	r3, r0
 8008840:	2b00      	cmp	r3, #0
 8008842:	d001      	beq.n	8008848 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8008844:	f7ff fc7a 	bl	800813c <Error_Handler>
  }

}
 8008848:	bf00      	nop
 800884a:	3730      	adds	r7, #48	; 0x30
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}
 8008850:	20002be0 	.word	0x20002be0

08008854 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b088      	sub	sp, #32
 8008858:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800885a:	f107 0310 	add.w	r3, r7, #16
 800885e:	2200      	movs	r2, #0
 8008860:	601a      	str	r2, [r3, #0]
 8008862:	605a      	str	r2, [r3, #4]
 8008864:	609a      	str	r2, [r3, #8]
 8008866:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008868:	1d3b      	adds	r3, r7, #4
 800886a:	2200      	movs	r2, #0
 800886c:	601a      	str	r2, [r3, #0]
 800886e:	605a      	str	r2, [r3, #4]
 8008870:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8008872:	4b1d      	ldr	r3, [pc, #116]	; (80088e8 <MX_TIM3_Init+0x94>)
 8008874:	4a1d      	ldr	r2, [pc, #116]	; (80088ec <MX_TIM3_Init+0x98>)
 8008876:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8008878:	4b1b      	ldr	r3, [pc, #108]	; (80088e8 <MX_TIM3_Init+0x94>)
 800887a:	2200      	movs	r2, #0
 800887c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800887e:	4b1a      	ldr	r3, [pc, #104]	; (80088e8 <MX_TIM3_Init+0x94>)
 8008880:	2210      	movs	r2, #16
 8008882:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8008884:	4b18      	ldr	r3, [pc, #96]	; (80088e8 <MX_TIM3_Init+0x94>)
 8008886:	2201      	movs	r2, #1
 8008888:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800888a:	4b17      	ldr	r3, [pc, #92]	; (80088e8 <MX_TIM3_Init+0x94>)
 800888c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008890:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008892:	4b15      	ldr	r3, [pc, #84]	; (80088e8 <MX_TIM3_Init+0x94>)
 8008894:	2280      	movs	r2, #128	; 0x80
 8008896:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008898:	4813      	ldr	r0, [pc, #76]	; (80088e8 <MX_TIM3_Init+0x94>)
 800889a:	f004 ff27 	bl	800d6ec <HAL_TIM_Base_Init>
 800889e:	4603      	mov	r3, r0
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d001      	beq.n	80088a8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80088a4:	f7ff fc4a 	bl	800813c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80088a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80088ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80088ae:	f107 0310 	add.w	r3, r7, #16
 80088b2:	4619      	mov	r1, r3
 80088b4:	480c      	ldr	r0, [pc, #48]	; (80088e8 <MX_TIM3_Init+0x94>)
 80088b6:	f006 f889 	bl	800e9cc <HAL_TIM_ConfigClockSource>
 80088ba:	4603      	mov	r3, r0
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d001      	beq.n	80088c4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80088c0:	f7ff fc3c 	bl	800813c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80088c4:	2320      	movs	r3, #32
 80088c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80088c8:	2300      	movs	r3, #0
 80088ca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80088cc:	1d3b      	adds	r3, r7, #4
 80088ce:	4619      	mov	r1, r3
 80088d0:	4805      	ldr	r0, [pc, #20]	; (80088e8 <MX_TIM3_Init+0x94>)
 80088d2:	f007 f945 	bl	800fb60 <HAL_TIMEx_MasterConfigSynchronization>
 80088d6:	4603      	mov	r3, r0
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d001      	beq.n	80088e0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80088dc:	f7ff fc2e 	bl	800813c <Error_Handler>
  }

}
 80088e0:	bf00      	nop
 80088e2:	3720      	adds	r7, #32
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}
 80088e8:	200021d8 	.word	0x200021d8
 80088ec:	40000400 	.word	0x40000400

080088f0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b088      	sub	sp, #32
 80088f4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80088f6:	f107 0310 	add.w	r3, r7, #16
 80088fa:	2200      	movs	r2, #0
 80088fc:	601a      	str	r2, [r3, #0]
 80088fe:	605a      	str	r2, [r3, #4]
 8008900:	609a      	str	r2, [r3, #8]
 8008902:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008904:	1d3b      	adds	r3, r7, #4
 8008906:	2200      	movs	r2, #0
 8008908:	601a      	str	r2, [r3, #0]
 800890a:	605a      	str	r2, [r3, #4]
 800890c:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 800890e:	4b1d      	ldr	r3, [pc, #116]	; (8008984 <MX_TIM5_Init+0x94>)
 8008910:	4a1d      	ldr	r2, [pc, #116]	; (8008988 <MX_TIM5_Init+0x98>)
 8008912:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8008914:	4b1b      	ldr	r3, [pc, #108]	; (8008984 <MX_TIM5_Init+0x94>)
 8008916:	2200      	movs	r2, #0
 8008918:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800891a:	4b1a      	ldr	r3, [pc, #104]	; (8008984 <MX_TIM5_Init+0x94>)
 800891c:	2200      	movs	r2, #0
 800891e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024;
 8008920:	4b18      	ldr	r3, [pc, #96]	; (8008984 <MX_TIM5_Init+0x94>)
 8008922:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008926:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008928:	4b16      	ldr	r3, [pc, #88]	; (8008984 <MX_TIM5_Init+0x94>)
 800892a:	2200      	movs	r2, #0
 800892c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800892e:	4b15      	ldr	r3, [pc, #84]	; (8008984 <MX_TIM5_Init+0x94>)
 8008930:	2200      	movs	r2, #0
 8008932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8008934:	4813      	ldr	r0, [pc, #76]	; (8008984 <MX_TIM5_Init+0x94>)
 8008936:	f004 fed9 	bl	800d6ec <HAL_TIM_Base_Init>
 800893a:	4603      	mov	r3, r0
 800893c:	2b00      	cmp	r3, #0
 800893e:	d001      	beq.n	8008944 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8008940:	f7ff fbfc 	bl	800813c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008944:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008948:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800894a:	f107 0310 	add.w	r3, r7, #16
 800894e:	4619      	mov	r1, r3
 8008950:	480c      	ldr	r0, [pc, #48]	; (8008984 <MX_TIM5_Init+0x94>)
 8008952:	f006 f83b 	bl	800e9cc <HAL_TIM_ConfigClockSource>
 8008956:	4603      	mov	r3, r0
 8008958:	2b00      	cmp	r3, #0
 800895a:	d001      	beq.n	8008960 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800895c:	f7ff fbee 	bl	800813c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008960:	2300      	movs	r3, #0
 8008962:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008964:	2300      	movs	r3, #0
 8008966:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008968:	1d3b      	adds	r3, r7, #4
 800896a:	4619      	mov	r1, r3
 800896c:	4805      	ldr	r0, [pc, #20]	; (8008984 <MX_TIM5_Init+0x94>)
 800896e:	f007 f8f7 	bl	800fb60 <HAL_TIMEx_MasterConfigSynchronization>
 8008972:	4603      	mov	r3, r0
 8008974:	2b00      	cmp	r3, #0
 8008976:	d001      	beq.n	800897c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8008978:	f7ff fbe0 	bl	800813c <Error_Handler>
  }

}
 800897c:	bf00      	nop
 800897e:	3720      	adds	r7, #32
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}
 8008984:	20002b48 	.word	0x20002b48
 8008988:	40000c00 	.word	0x40000c00

0800898c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b094      	sub	sp, #80	; 0x50
 8008990:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008992:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008996:	2200      	movs	r2, #0
 8008998:	601a      	str	r2, [r3, #0]
 800899a:	605a      	str	r2, [r3, #4]
 800899c:	609a      	str	r2, [r3, #8]
 800899e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80089a0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80089a4:	2200      	movs	r2, #0
 80089a6:	601a      	str	r2, [r3, #0]
 80089a8:	605a      	str	r2, [r3, #4]
 80089aa:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80089ac:	463b      	mov	r3, r7
 80089ae:	2234      	movs	r2, #52	; 0x34
 80089b0:	2100      	movs	r1, #0
 80089b2:	4618      	mov	r0, r3
 80089b4:	f008 fe74 	bl	80116a0 <memset>

  htim8.Instance = TIM8;
 80089b8:	4b26      	ldr	r3, [pc, #152]	; (8008a54 <MX_TIM8_Init+0xc8>)
 80089ba:	4a27      	ldr	r2, [pc, #156]	; (8008a58 <MX_TIM8_Init+0xcc>)
 80089bc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80089be:	4b25      	ldr	r3, [pc, #148]	; (8008a54 <MX_TIM8_Init+0xc8>)
 80089c0:	2200      	movs	r2, #0
 80089c2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80089c4:	4b23      	ldr	r3, [pc, #140]	; (8008a54 <MX_TIM8_Init+0xc8>)
 80089c6:	2200      	movs	r2, #0
 80089c8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 80089ca:	4b22      	ldr	r3, [pc, #136]	; (8008a54 <MX_TIM8_Init+0xc8>)
 80089cc:	2201      	movs	r2, #1
 80089ce:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80089d0:	4b20      	ldr	r3, [pc, #128]	; (8008a54 <MX_TIM8_Init+0xc8>)
 80089d2:	2200      	movs	r2, #0
 80089d4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80089d6:	4b1f      	ldr	r3, [pc, #124]	; (8008a54 <MX_TIM8_Init+0xc8>)
 80089d8:	2200      	movs	r2, #0
 80089da:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80089dc:	4b1d      	ldr	r3, [pc, #116]	; (8008a54 <MX_TIM8_Init+0xc8>)
 80089de:	2280      	movs	r2, #128	; 0x80
 80089e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80089e2:	481c      	ldr	r0, [pc, #112]	; (8008a54 <MX_TIM8_Init+0xc8>)
 80089e4:	f004 fe82 	bl	800d6ec <HAL_TIM_Base_Init>
 80089e8:	4603      	mov	r3, r0
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d001      	beq.n	80089f2 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 80089ee:	f7ff fba5 	bl	800813c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80089f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80089f6:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80089f8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80089fc:	4619      	mov	r1, r3
 80089fe:	4815      	ldr	r0, [pc, #84]	; (8008a54 <MX_TIM8_Init+0xc8>)
 8008a00:	f005 ffe4 	bl	800e9cc <HAL_TIM_ConfigClockSource>
 8008a04:	4603      	mov	r3, r0
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d001      	beq.n	8008a0e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8008a0a:	f7ff fb97 	bl	800813c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008a0e:	2320      	movs	r3, #32
 8008a10:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008a12:	2300      	movs	r3, #0
 8008a14:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008a16:	2300      	movs	r3, #0
 8008a18:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008a1a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008a1e:	4619      	mov	r1, r3
 8008a20:	480c      	ldr	r0, [pc, #48]	; (8008a54 <MX_TIM8_Init+0xc8>)
 8008a22:	f007 f89d 	bl	800fb60 <HAL_TIMEx_MasterConfigSynchronization>
 8008a26:	4603      	mov	r3, r0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d001      	beq.n	8008a30 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8008a2c:	f7ff fb86 	bl	800813c <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8008a30:	2300      	movs	r3, #0
 8008a32:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8008a34:	2300      	movs	r3, #0
 8008a36:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8008a38:	463b      	mov	r3, r7
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	4805      	ldr	r0, [pc, #20]	; (8008a54 <MX_TIM8_Init+0xc8>)
 8008a3e:	f007 f925 	bl	800fc8c <HAL_TIMEx_ConfigBreakDeadTime>
 8008a42:	4603      	mov	r3, r0
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d001      	beq.n	8008a4c <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8008a48:	f7ff fb78 	bl	800813c <Error_Handler>
  }

}
 8008a4c:	bf00      	nop
 8008a4e:	3750      	adds	r7, #80	; 0x50
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}
 8008a54:	20002a64 	.word	0x20002a64
 8008a58:	40013400 	.word	0x40013400

08008a5c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b088      	sub	sp, #32
 8008a60:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008a62:	f107 0310 	add.w	r3, r7, #16
 8008a66:	2200      	movs	r2, #0
 8008a68:	601a      	str	r2, [r3, #0]
 8008a6a:	605a      	str	r2, [r3, #4]
 8008a6c:	609a      	str	r2, [r3, #8]
 8008a6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008a70:	1d3b      	adds	r3, r7, #4
 8008a72:	2200      	movs	r2, #0
 8008a74:	601a      	str	r2, [r3, #0]
 8008a76:	605a      	str	r2, [r3, #4]
 8008a78:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8008a7a:	4b1f      	ldr	r3, [pc, #124]	; (8008af8 <MX_TIM15_Init+0x9c>)
 8008a7c:	4a1f      	ldr	r2, [pc, #124]	; (8008afc <MX_TIM15_Init+0xa0>)
 8008a7e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8008a80:	4b1d      	ldr	r3, [pc, #116]	; (8008af8 <MX_TIM15_Init+0x9c>)
 8008a82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008a86:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008a88:	4b1b      	ldr	r3, [pc, #108]	; (8008af8 <MX_TIM15_Init+0x9c>)
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8008a8e:	4b1a      	ldr	r3, [pc, #104]	; (8008af8 <MX_TIM15_Init+0x9c>)
 8008a90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008a94:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008a96:	4b18      	ldr	r3, [pc, #96]	; (8008af8 <MX_TIM15_Init+0x9c>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8008a9c:	4b16      	ldr	r3, [pc, #88]	; (8008af8 <MX_TIM15_Init+0x9c>)
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008aa2:	4b15      	ldr	r3, [pc, #84]	; (8008af8 <MX_TIM15_Init+0x9c>)
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8008aa8:	4813      	ldr	r0, [pc, #76]	; (8008af8 <MX_TIM15_Init+0x9c>)
 8008aaa:	f004 fe1f 	bl	800d6ec <HAL_TIM_Base_Init>
 8008aae:	4603      	mov	r3, r0
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d001      	beq.n	8008ab8 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8008ab4:	f7ff fb42 	bl	800813c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008ab8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008abc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8008abe:	f107 0310 	add.w	r3, r7, #16
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	480c      	ldr	r0, [pc, #48]	; (8008af8 <MX_TIM15_Init+0x9c>)
 8008ac6:	f005 ff81 	bl	800e9cc <HAL_TIM_ConfigClockSource>
 8008aca:	4603      	mov	r3, r0
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d001      	beq.n	8008ad4 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8008ad0:	f7ff fb34 	bl	800813c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8008adc:	1d3b      	adds	r3, r7, #4
 8008ade:	4619      	mov	r1, r3
 8008ae0:	4805      	ldr	r0, [pc, #20]	; (8008af8 <MX_TIM15_Init+0x9c>)
 8008ae2:	f007 f83d 	bl	800fb60 <HAL_TIMEx_MasterConfigSynchronization>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d001      	beq.n	8008af0 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8008aec:	f7ff fb26 	bl	800813c <Error_Handler>
  }

}
 8008af0:	bf00      	nop
 8008af2:	3720      	adds	r7, #32
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}
 8008af8:	20002ab0 	.word	0x20002ab0
 8008afc:	40014000 	.word	0x40014000

08008b00 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8008b04:	4b10      	ldr	r3, [pc, #64]	; (8008b48 <MX_TIM16_Init+0x48>)
 8008b06:	4a11      	ldr	r2, [pc, #68]	; (8008b4c <MX_TIM16_Init+0x4c>)
 8008b08:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 8008b0a:	4b0f      	ldr	r3, [pc, #60]	; (8008b48 <MX_TIM16_Init+0x48>)
 8008b0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008b10:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008b12:	4b0d      	ldr	r3, [pc, #52]	; (8008b48 <MX_TIM16_Init+0x48>)
 8008b14:	2200      	movs	r2, #0
 8008b16:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8008b18:	4b0b      	ldr	r3, [pc, #44]	; (8008b48 <MX_TIM16_Init+0x48>)
 8008b1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008b1e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008b20:	4b09      	ldr	r3, [pc, #36]	; (8008b48 <MX_TIM16_Init+0x48>)
 8008b22:	2200      	movs	r2, #0
 8008b24:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8008b26:	4b08      	ldr	r3, [pc, #32]	; (8008b48 <MX_TIM16_Init+0x48>)
 8008b28:	2200      	movs	r2, #0
 8008b2a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008b2c:	4b06      	ldr	r3, [pc, #24]	; (8008b48 <MX_TIM16_Init+0x48>)
 8008b2e:	2200      	movs	r2, #0
 8008b30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8008b32:	4805      	ldr	r0, [pc, #20]	; (8008b48 <MX_TIM16_Init+0x48>)
 8008b34:	f004 fdda 	bl	800d6ec <HAL_TIM_Base_Init>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d001      	beq.n	8008b42 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8008b3e:	f7ff fafd 	bl	800813c <Error_Handler>
  }

}
 8008b42:	bf00      	nop
 8008b44:	bd80      	pop	{r7, pc}
 8008b46:	bf00      	nop
 8008b48:	20002c2c 	.word	0x20002c2c
 8008b4c:	40014400 	.word	0x40014400

08008b50 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8008b54:	4b10      	ldr	r3, [pc, #64]	; (8008b98 <MX_TIM17_Init+0x48>)
 8008b56:	4a11      	ldr	r2, [pc, #68]	; (8008b9c <MX_TIM17_Init+0x4c>)
 8008b58:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1024;
 8008b5a:	4b0f      	ldr	r3, [pc, #60]	; (8008b98 <MX_TIM17_Init+0x48>)
 8008b5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008b60:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008b62:	4b0d      	ldr	r3, [pc, #52]	; (8008b98 <MX_TIM17_Init+0x48>)
 8008b64:	2200      	movs	r2, #0
 8008b66:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1024;
 8008b68:	4b0b      	ldr	r3, [pc, #44]	; (8008b98 <MX_TIM17_Init+0x48>)
 8008b6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008b6e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008b70:	4b09      	ldr	r3, [pc, #36]	; (8008b98 <MX_TIM17_Init+0x48>)
 8008b72:	2200      	movs	r2, #0
 8008b74:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8008b76:	4b08      	ldr	r3, [pc, #32]	; (8008b98 <MX_TIM17_Init+0x48>)
 8008b78:	2200      	movs	r2, #0
 8008b7a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008b7c:	4b06      	ldr	r3, [pc, #24]	; (8008b98 <MX_TIM17_Init+0x48>)
 8008b7e:	2200      	movs	r2, #0
 8008b80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8008b82:	4805      	ldr	r0, [pc, #20]	; (8008b98 <MX_TIM17_Init+0x48>)
 8008b84:	f004 fdb2 	bl	800d6ec <HAL_TIM_Base_Init>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d001      	beq.n	8008b92 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8008b8e:	f7ff fad5 	bl	800813c <Error_Handler>
  }

}
 8008b92:	bf00      	nop
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	20002afc 	.word	0x20002afc
 8008b9c:	40014800 	.word	0x40014800

08008ba0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b08a      	sub	sp, #40	; 0x28
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ba8:	f107 0314 	add.w	r3, r7, #20
 8008bac:	2200      	movs	r2, #0
 8008bae:	601a      	str	r2, [r3, #0]
 8008bb0:	605a      	str	r2, [r3, #4]
 8008bb2:	609a      	str	r2, [r3, #8]
 8008bb4:	60da      	str	r2, [r3, #12]
 8008bb6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a1f      	ldr	r2, [pc, #124]	; (8008c3c <HAL_TIM_Encoder_MspInit+0x9c>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d137      	bne.n	8008c32 <HAL_TIM_Encoder_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008bc2:	4b1f      	ldr	r3, [pc, #124]	; (8008c40 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008bc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008bc6:	4a1e      	ldr	r2, [pc, #120]	; (8008c40 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008bc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008bcc:	6613      	str	r3, [r2, #96]	; 0x60
 8008bce:	4b1c      	ldr	r3, [pc, #112]	; (8008c40 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008bd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008bd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008bd6:	613b      	str	r3, [r7, #16]
 8008bd8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008bda:	4b19      	ldr	r3, [pc, #100]	; (8008c40 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bde:	4a18      	ldr	r2, [pc, #96]	; (8008c40 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008be0:	f043 0304 	orr.w	r3, r3, #4
 8008be4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008be6:	4b16      	ldr	r3, [pc, #88]	; (8008c40 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bea:	f003 0304 	and.w	r3, r3, #4
 8008bee:	60fb      	str	r3, [r7, #12]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008bf2:	2303      	movs	r3, #3
 8008bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008bf6:	2302      	movs	r3, #2
 8008bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8008c02:	2302      	movs	r3, #2
 8008c04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008c06:	f107 0314 	add.w	r3, r7, #20
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	480d      	ldr	r0, [pc, #52]	; (8008c44 <HAL_TIM_Encoder_MspInit+0xa4>)
 8008c0e:	f003 fa67 	bl	800c0e0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8008c12:	2200      	movs	r2, #0
 8008c14:	2100      	movs	r1, #0
 8008c16:	2018      	movs	r0, #24
 8008c18:	f002 facf 	bl	800b1ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8008c1c:	2018      	movs	r0, #24
 8008c1e:	f002 fae6 	bl	800b1ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8008c22:	2200      	movs	r2, #0
 8008c24:	2100      	movs	r1, #0
 8008c26:	201a      	movs	r0, #26
 8008c28:	f002 fac7 	bl	800b1ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8008c2c:	201a      	movs	r0, #26
 8008c2e:	f002 fade 	bl	800b1ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8008c32:	bf00      	nop
 8008c34:	3728      	adds	r7, #40	; 0x28
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	40012c00 	.word	0x40012c00
 8008c40:	40021000 	.word	0x40021000
 8008c44:	48000800 	.word	0x48000800

08008c48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b090      	sub	sp, #64	; 0x40
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008c54:	2200      	movs	r2, #0
 8008c56:	601a      	str	r2, [r3, #0]
 8008c58:	605a      	str	r2, [r3, #4]
 8008c5a:	609a      	str	r2, [r3, #8]
 8008c5c:	60da      	str	r2, [r3, #12]
 8008c5e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c68:	d154      	bne.n	8008d14 <HAL_TIM_Base_MspInit+0xcc>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008c6a:	4b72      	ldr	r3, [pc, #456]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008c6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c6e:	4a71      	ldr	r2, [pc, #452]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008c70:	f043 0301 	orr.w	r3, r3, #1
 8008c74:	6593      	str	r3, [r2, #88]	; 0x58
 8008c76:	4b6f      	ldr	r3, [pc, #444]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c7a:	f003 0301 	and.w	r3, r3, #1
 8008c7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008c82:	4b6c      	ldr	r3, [pc, #432]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c86:	4a6b      	ldr	r2, [pc, #428]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008c88:	f043 0301 	orr.w	r3, r3, #1
 8008c8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008c8e:	4b69      	ldr	r3, [pc, #420]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c92:	f003 0301 	and.w	r3, r3, #1
 8008c96:	627b      	str	r3, [r7, #36]	; 0x24
 8008c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c9e:	2302      	movs	r3, #2
 8008ca0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008caa:	2301      	movs	r3, #1
 8008cac:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008cae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008cb8:	f003 fa12 	bl	800c0e0 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel4;
 8008cbc:	4b5e      	ldr	r3, [pc, #376]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008cbe:	4a5f      	ldr	r2, [pc, #380]	; (8008e3c <HAL_TIM_Base_MspInit+0x1f4>)
 8008cc0:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8008cc2:	4b5d      	ldr	r3, [pc, #372]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008cc4:	2238      	movs	r2, #56	; 0x38
 8008cc6:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008cc8:	4b5b      	ldr	r3, [pc, #364]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008cca:	2200      	movs	r2, #0
 8008ccc:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8008cce:	4b5a      	ldr	r3, [pc, #360]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8008cd4:	4b58      	ldr	r3, [pc, #352]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008cd6:	2280      	movs	r2, #128	; 0x80
 8008cd8:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8008cda:	4b57      	ldr	r3, [pc, #348]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008cdc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ce0:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8008ce2:	4b55      	ldr	r3, [pc, #340]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008ce4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008ce8:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8008cea:	4b53      	ldr	r3, [pc, #332]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008cec:	2220      	movs	r2, #32
 8008cee:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8008cf0:	4b51      	ldr	r3, [pc, #324]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8008cf6:	4850      	ldr	r0, [pc, #320]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008cf8:	f002 fec0 	bl	800ba7c <HAL_DMA_Init>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d001      	beq.n	8008d06 <HAL_TIM_Base_MspInit+0xbe>
    {
      Error_Handler();
 8008d02:	f7ff fa1b 	bl	800813c <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	4a4b      	ldr	r2, [pc, #300]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008d0a:	625a      	str	r2, [r3, #36]	; 0x24
 8008d0c:	4a4a      	ldr	r2, [pc, #296]	; (8008e38 <HAL_TIM_Base_MspInit+0x1f0>)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8008d12:	e08a      	b.n	8008e2a <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM3)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a49      	ldr	r2, [pc, #292]	; (8008e40 <HAL_TIM_Base_MspInit+0x1f8>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d114      	bne.n	8008d48 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008d1e:	4b45      	ldr	r3, [pc, #276]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d22:	4a44      	ldr	r2, [pc, #272]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008d24:	f043 0302 	orr.w	r3, r3, #2
 8008d28:	6593      	str	r3, [r2, #88]	; 0x58
 8008d2a:	4b42      	ldr	r3, [pc, #264]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d2e:	f003 0302 	and.w	r3, r3, #2
 8008d32:	623b      	str	r3, [r7, #32]
 8008d34:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8008d36:	2200      	movs	r2, #0
 8008d38:	2100      	movs	r1, #0
 8008d3a:	201d      	movs	r0, #29
 8008d3c:	f002 fa3d 	bl	800b1ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8008d40:	201d      	movs	r0, #29
 8008d42:	f002 fa54 	bl	800b1ee <HAL_NVIC_EnableIRQ>
}
 8008d46:	e070      	b.n	8008e2a <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM5)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a3d      	ldr	r2, [pc, #244]	; (8008e44 <HAL_TIM_Base_MspInit+0x1fc>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d114      	bne.n	8008d7c <HAL_TIM_Base_MspInit+0x134>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8008d52:	4b38      	ldr	r3, [pc, #224]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d56:	4a37      	ldr	r2, [pc, #220]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008d58:	f043 0308 	orr.w	r3, r3, #8
 8008d5c:	6593      	str	r3, [r2, #88]	; 0x58
 8008d5e:	4b35      	ldr	r3, [pc, #212]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d62:	f003 0308 	and.w	r3, r3, #8
 8008d66:	61fb      	str	r3, [r7, #28]
 8008d68:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	2102      	movs	r1, #2
 8008d6e:	2032      	movs	r0, #50	; 0x32
 8008d70:	f002 fa23 	bl	800b1ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8008d74:	2032      	movs	r0, #50	; 0x32
 8008d76:	f002 fa3a 	bl	800b1ee <HAL_NVIC_EnableIRQ>
}
 8008d7a:	e056      	b.n	8008e2a <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM8)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a31      	ldr	r2, [pc, #196]	; (8008e48 <HAL_TIM_Base_MspInit+0x200>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d10c      	bne.n	8008da0 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008d86:	4b2b      	ldr	r3, [pc, #172]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008d88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d8a:	4a2a      	ldr	r2, [pc, #168]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008d8c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008d90:	6613      	str	r3, [r2, #96]	; 0x60
 8008d92:	4b28      	ldr	r3, [pc, #160]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008d94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d96:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d9a:	61bb      	str	r3, [r7, #24]
 8008d9c:	69bb      	ldr	r3, [r7, #24]
}
 8008d9e:	e044      	b.n	8008e2a <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM15)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a29      	ldr	r2, [pc, #164]	; (8008e4c <HAL_TIM_Base_MspInit+0x204>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d114      	bne.n	8008dd4 <HAL_TIM_Base_MspInit+0x18c>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8008daa:	4b22      	ldr	r3, [pc, #136]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008dac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008dae:	4a21      	ldr	r2, [pc, #132]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008db0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008db4:	6613      	str	r3, [r2, #96]	; 0x60
 8008db6:	4b1f      	ldr	r3, [pc, #124]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008dba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008dbe:	617b      	str	r3, [r7, #20]
 8008dc0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	2100      	movs	r1, #0
 8008dc6:	2018      	movs	r0, #24
 8008dc8:	f002 f9f7 	bl	800b1ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8008dcc:	2018      	movs	r0, #24
 8008dce:	f002 fa0e 	bl	800b1ee <HAL_NVIC_EnableIRQ>
}
 8008dd2:	e02a      	b.n	8008e2a <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM16)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a1d      	ldr	r2, [pc, #116]	; (8008e50 <HAL_TIM_Base_MspInit+0x208>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d10c      	bne.n	8008df8 <HAL_TIM_Base_MspInit+0x1b0>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8008dde:	4b15      	ldr	r3, [pc, #84]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008de0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008de2:	4a14      	ldr	r2, [pc, #80]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008de4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008de8:	6613      	str	r3, [r2, #96]	; 0x60
 8008dea:	4b12      	ldr	r3, [pc, #72]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008dec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008df2:	613b      	str	r3, [r7, #16]
 8008df4:	693b      	ldr	r3, [r7, #16]
}
 8008df6:	e018      	b.n	8008e2a <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM17)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a15      	ldr	r2, [pc, #84]	; (8008e54 <HAL_TIM_Base_MspInit+0x20c>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d113      	bne.n	8008e2a <HAL_TIM_Base_MspInit+0x1e2>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8008e02:	4b0c      	ldr	r3, [pc, #48]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008e04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e06:	4a0b      	ldr	r2, [pc, #44]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008e08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e0c:	6613      	str	r3, [r2, #96]	; 0x60
 8008e0e:	4b09      	ldr	r3, [pc, #36]	; (8008e34 <HAL_TIM_Base_MspInit+0x1ec>)
 8008e10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008e16:	60fb      	str	r3, [r7, #12]
 8008e18:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	2100      	movs	r1, #0
 8008e1e:	201a      	movs	r0, #26
 8008e20:	f002 f9cb 	bl	800b1ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8008e24:	201a      	movs	r0, #26
 8008e26:	f002 f9e2 	bl	800b1ee <HAL_NVIC_EnableIRQ>
}
 8008e2a:	bf00      	nop
 8008e2c:	3740      	adds	r7, #64	; 0x40
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}
 8008e32:	bf00      	nop
 8008e34:	40021000 	.word	0x40021000
 8008e38:	20002a04 	.word	0x20002a04
 8008e3c:	40020044 	.word	0x40020044
 8008e40:	40000400 	.word	0x40000400
 8008e44:	40000c00 	.word	0x40000c00
 8008e48:	40013400 	.word	0x40013400
 8008e4c:	40014000 	.word	0x40014000
 8008e50:	40014400 	.word	0x40014400
 8008e54:	40014800 	.word	0x40014800

08008e58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008e58:	480d      	ldr	r0, [pc, #52]	; (8008e90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008e5a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008e5c:	480d      	ldr	r0, [pc, #52]	; (8008e94 <LoopForever+0x6>)
  ldr r1, =_edata
 8008e5e:	490e      	ldr	r1, [pc, #56]	; (8008e98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008e60:	4a0e      	ldr	r2, [pc, #56]	; (8008e9c <LoopForever+0xe>)
  movs r3, #0
 8008e62:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008e64:	e002      	b.n	8008e6c <LoopCopyDataInit>

08008e66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008e66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008e68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008e6a:	3304      	adds	r3, #4

08008e6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008e6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008e6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008e70:	d3f9      	bcc.n	8008e66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008e72:	4a0b      	ldr	r2, [pc, #44]	; (8008ea0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008e74:	4c0b      	ldr	r4, [pc, #44]	; (8008ea4 <LoopForever+0x16>)
  movs r3, #0
 8008e76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008e78:	e001      	b.n	8008e7e <LoopFillZerobss>

08008e7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008e7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008e7c:	3204      	adds	r2, #4

08008e7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008e7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008e80:	d3fb      	bcc.n	8008e7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008e82:	f7ff fbeb 	bl	800865c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008e86:	f008 fbe7 	bl	8011658 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008e8a:	f7ff f897 	bl	8007fbc <main>

08008e8e <LoopForever>:

LoopForever:
    b LoopForever
 8008e8e:	e7fe      	b.n	8008e8e <LoopForever>
  ldr   r0, =_estack
 8008e90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008e98:	20002088 	.word	0x20002088
  ldr r2, =_sidata
 8008e9c:	08016be8 	.word	0x08016be8
  ldr r2, =_sbss
 8008ea0:	20002088 	.word	0x20002088
  ldr r4, =_ebss
 8008ea4:	20002c80 	.word	0x20002c80

08008ea8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008ea8:	e7fe      	b.n	8008ea8 <ADC1_2_IRQHandler>

08008eaa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008eaa:	b580      	push	{r7, lr}
 8008eac:	b082      	sub	sp, #8
 8008eae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008eb4:	2003      	movs	r0, #3
 8008eb6:	f002 f975 	bl	800b1a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008eba:	2000      	movs	r0, #0
 8008ebc:	f000 f80e 	bl	8008edc <HAL_InitTick>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d002      	beq.n	8008ecc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	71fb      	strb	r3, [r7, #7]
 8008eca:	e001      	b.n	8008ed0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008ecc:	f7ff fa06 	bl	80082dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008ed0:	79fb      	ldrb	r3, [r7, #7]

}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3708      	adds	r7, #8
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
	...

08008edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b084      	sub	sp, #16
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008ee8:	4b16      	ldr	r3, [pc, #88]	; (8008f44 <HAL_InitTick+0x68>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d022      	beq.n	8008f36 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008ef0:	4b15      	ldr	r3, [pc, #84]	; (8008f48 <HAL_InitTick+0x6c>)
 8008ef2:	681a      	ldr	r2, [r3, #0]
 8008ef4:	4b13      	ldr	r3, [pc, #76]	; (8008f44 <HAL_InitTick+0x68>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008efc:	fbb1 f3f3 	udiv	r3, r1, r3
 8008f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f04:	4618      	mov	r0, r3
 8008f06:	f002 f98e 	bl	800b226 <HAL_SYSTICK_Config>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d10f      	bne.n	8008f30 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2b0f      	cmp	r3, #15
 8008f14:	d809      	bhi.n	8008f2a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008f16:	2200      	movs	r2, #0
 8008f18:	6879      	ldr	r1, [r7, #4]
 8008f1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f1e:	f002 f94c 	bl	800b1ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008f22:	4a0a      	ldr	r2, [pc, #40]	; (8008f4c <HAL_InitTick+0x70>)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6013      	str	r3, [r2, #0]
 8008f28:	e007      	b.n	8008f3a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	73fb      	strb	r3, [r7, #15]
 8008f2e:	e004      	b.n	8008f3a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008f30:	2301      	movs	r3, #1
 8008f32:	73fb      	strb	r3, [r7, #15]
 8008f34:	e001      	b.n	8008f3a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008f36:	2301      	movs	r3, #1
 8008f38:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3710      	adds	r7, #16
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}
 8008f44:	20000eb8 	.word	0x20000eb8
 8008f48:	20000eb0 	.word	0x20000eb0
 8008f4c:	20000eb4 	.word	0x20000eb4

08008f50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008f50:	b480      	push	{r7}
 8008f52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008f54:	4b05      	ldr	r3, [pc, #20]	; (8008f6c <HAL_IncTick+0x1c>)
 8008f56:	681a      	ldr	r2, [r3, #0]
 8008f58:	4b05      	ldr	r3, [pc, #20]	; (8008f70 <HAL_IncTick+0x20>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4413      	add	r3, r2
 8008f5e:	4a03      	ldr	r2, [pc, #12]	; (8008f6c <HAL_IncTick+0x1c>)
 8008f60:	6013      	str	r3, [r2, #0]
}
 8008f62:	bf00      	nop
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr
 8008f6c:	20002c78 	.word	0x20002c78
 8008f70:	20000eb8 	.word	0x20000eb8

08008f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008f74:	b480      	push	{r7}
 8008f76:	af00      	add	r7, sp, #0
  return uwTick;
 8008f78:	4b03      	ldr	r3, [pc, #12]	; (8008f88 <HAL_GetTick+0x14>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f84:	4770      	bx	lr
 8008f86:	bf00      	nop
 8008f88:	20002c78 	.word	0x20002c78

08008f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b084      	sub	sp, #16
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008f94:	f7ff ffee 	bl	8008f74 <HAL_GetTick>
 8008f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008fa4:	d004      	beq.n	8008fb0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008fa6:	4b09      	ldr	r3, [pc, #36]	; (8008fcc <HAL_Delay+0x40>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	68fa      	ldr	r2, [r7, #12]
 8008fac:	4413      	add	r3, r2
 8008fae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008fb0:	bf00      	nop
 8008fb2:	f7ff ffdf 	bl	8008f74 <HAL_GetTick>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	1ad3      	subs	r3, r2, r3
 8008fbc:	68fa      	ldr	r2, [r7, #12]
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	d8f7      	bhi.n	8008fb2 <HAL_Delay+0x26>
  {
  }
}
 8008fc2:	bf00      	nop
 8008fc4:	3710      	adds	r7, #16
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	20000eb8 	.word	0x20000eb8

08008fd0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
 8008fd8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	689b      	ldr	r3, [r3, #8]
 8008fde:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	431a      	orrs	r2, r3
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	609a      	str	r2, [r3, #8]
}
 8008fea:	bf00      	nop
 8008fec:	370c      	adds	r7, #12
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr

08008ff6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008ff6:	b480      	push	{r7}
 8008ff8:	b083      	sub	sp, #12
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
 8008ffe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	431a      	orrs	r2, r3
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	609a      	str	r2, [r3, #8]
}
 8009010:	bf00      	nop
 8009012:	370c      	adds	r7, #12
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800902c:	4618      	mov	r0, r3
 800902e:	370c      	adds	r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8009038:	b490      	push	{r4, r7}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	607a      	str	r2, [r7, #4]
 8009044:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	3360      	adds	r3, #96	; 0x60
 800904a:	461a      	mov	r2, r3
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	4413      	add	r3, r2
 8009052:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8009054:	6822      	ldr	r2, [r4, #0]
 8009056:	4b08      	ldr	r3, [pc, #32]	; (8009078 <LL_ADC_SetOffset+0x40>)
 8009058:	4013      	ands	r3, r2
 800905a:	687a      	ldr	r2, [r7, #4]
 800905c:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8009060:	683a      	ldr	r2, [r7, #0]
 8009062:	430a      	orrs	r2, r1
 8009064:	4313      	orrs	r3, r2
 8009066:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800906a:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800906c:	bf00      	nop
 800906e:	3710      	adds	r7, #16
 8009070:	46bd      	mov	sp, r7
 8009072:	bc90      	pop	{r4, r7}
 8009074:	4770      	bx	lr
 8009076:	bf00      	nop
 8009078:	03fff000 	.word	0x03fff000

0800907c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800907c:	b490      	push	{r4, r7}
 800907e:	b082      	sub	sp, #8
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
 8009084:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	3360      	adds	r3, #96	; 0x60
 800908a:	461a      	mov	r2, r3
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	4413      	add	r3, r2
 8009092:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8009094:	6823      	ldr	r3, [r4, #0]
 8009096:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800909a:	4618      	mov	r0, r3
 800909c:	3708      	adds	r7, #8
 800909e:	46bd      	mov	sp, r7
 80090a0:	bc90      	pop	{r4, r7}
 80090a2:	4770      	bx	lr

080090a4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80090a4:	b490      	push	{r4, r7}
 80090a6:	b084      	sub	sp, #16
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	60f8      	str	r0, [r7, #12]
 80090ac:	60b9      	str	r1, [r7, #8]
 80090ae:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	3360      	adds	r3, #96	; 0x60
 80090b4:	461a      	mov	r2, r3
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	4413      	add	r3, r2
 80090bc:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80090be:	6823      	ldr	r3, [r4, #0]
 80090c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4313      	orrs	r3, r2
 80090c8:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80090ca:	bf00      	nop
 80090cc:	3710      	adds	r7, #16
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bc90      	pop	{r4, r7}
 80090d2:	4770      	bx	lr

080090d4 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80090d4:	b490      	push	{r4, r7}
 80090d6:	b084      	sub	sp, #16
 80090d8:	af00      	add	r7, sp, #0
 80090da:	60f8      	str	r0, [r7, #12]
 80090dc:	60b9      	str	r1, [r7, #8]
 80090de:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	3360      	adds	r3, #96	; 0x60
 80090e4:	461a      	mov	r2, r3
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	009b      	lsls	r3, r3, #2
 80090ea:	4413      	add	r3, r2
 80090ec:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80090ee:	6823      	ldr	r3, [r4, #0]
 80090f0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	4313      	orrs	r3, r2
 80090f8:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80090fa:	bf00      	nop
 80090fc:	3710      	adds	r7, #16
 80090fe:	46bd      	mov	sp, r7
 8009100:	bc90      	pop	{r4, r7}
 8009102:	4770      	bx	lr

08009104 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8009104:	b490      	push	{r4, r7}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	3360      	adds	r3, #96	; 0x60
 8009114:	461a      	mov	r2, r3
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	009b      	lsls	r3, r3, #2
 800911a:	4413      	add	r3, r2
 800911c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800911e:	6823      	ldr	r3, [r4, #0]
 8009120:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4313      	orrs	r3, r2
 8009128:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800912a:	bf00      	nop
 800912c:	3710      	adds	r7, #16
 800912e:	46bd      	mov	sp, r7
 8009130:	bc90      	pop	{r4, r7}
 8009132:	4770      	bx	lr

08009134 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8009134:	b480      	push	{r7}
 8009136:	b083      	sub	sp, #12
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
 800913c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	695b      	ldr	r3, [r3, #20]
 8009142:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	431a      	orrs	r2, r3
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	615a      	str	r2, [r3, #20]
}
 800914e:	bf00      	nop
 8009150:	370c      	adds	r7, #12
 8009152:	46bd      	mov	sp, r7
 8009154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009158:	4770      	bx	lr

0800915a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800915a:	b480      	push	{r7}
 800915c:	b083      	sub	sp, #12
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	68db      	ldr	r3, [r3, #12]
 8009166:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800916a:	2b00      	cmp	r3, #0
 800916c:	d101      	bne.n	8009172 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800916e:	2301      	movs	r3, #1
 8009170:	e000      	b.n	8009174 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8009172:	2300      	movs	r3, #0
}
 8009174:	4618      	mov	r0, r3
 8009176:	370c      	adds	r7, #12
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009180:	b490      	push	{r4, r7}
 8009182:	b084      	sub	sp, #16
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	60b9      	str	r1, [r7, #8]
 800918a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	3330      	adds	r3, #48	; 0x30
 8009190:	461a      	mov	r2, r3
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	0a1b      	lsrs	r3, r3, #8
 8009196:	009b      	lsls	r3, r3, #2
 8009198:	f003 030c 	and.w	r3, r3, #12
 800919c:	4413      	add	r3, r2
 800919e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80091a0:	6822      	ldr	r2, [r4, #0]
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	f003 031f 	and.w	r3, r3, #31
 80091a8:	211f      	movs	r1, #31
 80091aa:	fa01 f303 	lsl.w	r3, r1, r3
 80091ae:	43db      	mvns	r3, r3
 80091b0:	401a      	ands	r2, r3
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	0e9b      	lsrs	r3, r3, #26
 80091b6:	f003 011f 	and.w	r1, r3, #31
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	f003 031f 	and.w	r3, r3, #31
 80091c0:	fa01 f303 	lsl.w	r3, r1, r3
 80091c4:	4313      	orrs	r3, r2
 80091c6:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80091c8:	bf00      	nop
 80091ca:	3710      	adds	r7, #16
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bc90      	pop	{r4, r7}
 80091d0:	4770      	bx	lr

080091d2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80091d2:	b490      	push	{r4, r7}
 80091d4:	b084      	sub	sp, #16
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	60f8      	str	r0, [r7, #12]
 80091da:	60b9      	str	r1, [r7, #8]
 80091dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	3314      	adds	r3, #20
 80091e2:	461a      	mov	r2, r3
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	0e5b      	lsrs	r3, r3, #25
 80091e8:	009b      	lsls	r3, r3, #2
 80091ea:	f003 0304 	and.w	r3, r3, #4
 80091ee:	4413      	add	r3, r2
 80091f0:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80091f2:	6822      	ldr	r2, [r4, #0]
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	0d1b      	lsrs	r3, r3, #20
 80091f8:	f003 031f 	and.w	r3, r3, #31
 80091fc:	2107      	movs	r1, #7
 80091fe:	fa01 f303 	lsl.w	r3, r1, r3
 8009202:	43db      	mvns	r3, r3
 8009204:	401a      	ands	r2, r3
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	0d1b      	lsrs	r3, r3, #20
 800920a:	f003 031f 	and.w	r3, r3, #31
 800920e:	6879      	ldr	r1, [r7, #4]
 8009210:	fa01 f303 	lsl.w	r3, r1, r3
 8009214:	4313      	orrs	r3, r2
 8009216:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8009218:	bf00      	nop
 800921a:	3710      	adds	r7, #16
 800921c:	46bd      	mov	sp, r7
 800921e:	bc90      	pop	{r4, r7}
 8009220:	4770      	bx	lr
	...

08009224 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8009224:	b480      	push	{r7}
 8009226:	b085      	sub	sp, #20
 8009228:	af00      	add	r7, sp, #0
 800922a:	60f8      	str	r0, [r7, #12]
 800922c:	60b9      	str	r1, [r7, #8]
 800922e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800923c:	43db      	mvns	r3, r3
 800923e:	401a      	ands	r2, r3
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f003 0318 	and.w	r3, r3, #24
 8009246:	4908      	ldr	r1, [pc, #32]	; (8009268 <LL_ADC_SetChannelSingleDiff+0x44>)
 8009248:	40d9      	lsrs	r1, r3
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	400b      	ands	r3, r1
 800924e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009252:	431a      	orrs	r2, r3
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800925a:	bf00      	nop
 800925c:	3714      	adds	r7, #20
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr
 8009266:	bf00      	nop
 8009268:	0007ffff 	.word	0x0007ffff

0800926c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800926c:	b480      	push	{r7}
 800926e:	b083      	sub	sp, #12
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	f003 031f 	and.w	r3, r3, #31
}
 800927c:	4618      	mov	r0, r3
 800927e:	370c      	adds	r7, #12
 8009280:	46bd      	mov	sp, r7
 8009282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009286:	4770      	bx	lr

08009288 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009288:	b480      	push	{r7}
 800928a:	b083      	sub	sp, #12
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	689b      	ldr	r3, [r3, #8]
 8009294:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8009298:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	6093      	str	r3, [r2, #8]
}
 80092a0:	bf00      	nop
 80092a2:	370c      	adds	r7, #12
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr

080092ac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80092bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80092c0:	d101      	bne.n	80092c6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80092c2:	2301      	movs	r3, #1
 80092c4:	e000      	b.n	80092c8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80092c6:	2300      	movs	r3, #0
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	370c      	adds	r7, #12
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b083      	sub	sp, #12
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80092e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80092e8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80092f0:	bf00      	nop
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800930c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009310:	d101      	bne.n	8009316 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8009312:	2301      	movs	r3, #1
 8009314:	e000      	b.n	8009318 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8009316:	2300      	movs	r3, #0
}
 8009318:	4618      	mov	r0, r3
 800931a:	370c      	adds	r7, #12
 800931c:	46bd      	mov	sp, r7
 800931e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009322:	4770      	bx	lr

08009324 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009324:	b480      	push	{r7}
 8009326:	b083      	sub	sp, #12
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	689b      	ldr	r3, [r3, #8]
 8009330:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009334:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009338:	f043 0201 	orr.w	r2, r3, #1
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009340:	bf00      	nop
 8009342:	370c      	adds	r7, #12
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr

0800934c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800934c:	b480      	push	{r7}
 800934e:	b083      	sub	sp, #12
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	689b      	ldr	r3, [r3, #8]
 8009358:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800935c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009360:	f043 0202 	orr.w	r2, r3, #2
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009368:	bf00      	nop
 800936a:	370c      	adds	r7, #12
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr

08009374 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	689b      	ldr	r3, [r3, #8]
 8009380:	f003 0301 	and.w	r3, r3, #1
 8009384:	2b01      	cmp	r3, #1
 8009386:	d101      	bne.n	800938c <LL_ADC_IsEnabled+0x18>
 8009388:	2301      	movs	r3, #1
 800938a:	e000      	b.n	800938e <LL_ADC_IsEnabled+0x1a>
 800938c:	2300      	movs	r3, #0
}
 800938e:	4618      	mov	r0, r3
 8009390:	370c      	adds	r7, #12
 8009392:	46bd      	mov	sp, r7
 8009394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009398:	4770      	bx	lr

0800939a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800939a:	b480      	push	{r7}
 800939c:	b083      	sub	sp, #12
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	f003 0302 	and.w	r3, r3, #2
 80093aa:	2b02      	cmp	r3, #2
 80093ac:	d101      	bne.n	80093b2 <LL_ADC_IsDisableOngoing+0x18>
 80093ae:	2301      	movs	r3, #1
 80093b0:	e000      	b.n	80093b4 <LL_ADC_IsDisableOngoing+0x1a>
 80093b2:	2300      	movs	r3, #0
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	370c      	adds	r7, #12
 80093b8:	46bd      	mov	sp, r7
 80093ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093be:	4770      	bx	lr

080093c0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b083      	sub	sp, #12
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	689b      	ldr	r3, [r3, #8]
 80093cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80093d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80093d4:	f043 0204 	orr.w	r2, r3, #4
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80093dc:	bf00      	nop
 80093de:	370c      	adds	r7, #12
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	689b      	ldr	r3, [r3, #8]
 80093f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80093f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80093fc:	f043 0210 	orr.w	r2, r3, #16
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8009404:	bf00      	nop
 8009406:	370c      	adds	r7, #12
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8009410:	b480      	push	{r7}
 8009412:	b083      	sub	sp, #12
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	689b      	ldr	r3, [r3, #8]
 800941c:	f003 0304 	and.w	r3, r3, #4
 8009420:	2b04      	cmp	r3, #4
 8009422:	d101      	bne.n	8009428 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009424:	2301      	movs	r3, #1
 8009426:	e000      	b.n	800942a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009428:	2300      	movs	r3, #0
}
 800942a:	4618      	mov	r0, r3
 800942c:	370c      	adds	r7, #12
 800942e:	46bd      	mov	sp, r7
 8009430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009434:	4770      	bx	lr

08009436 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8009436:	b480      	push	{r7}
 8009438:	b083      	sub	sp, #12
 800943a:	af00      	add	r7, sp, #0
 800943c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	689b      	ldr	r3, [r3, #8]
 8009442:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009446:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800944a:	f043 0220 	orr.w	r2, r3, #32
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8009452:	bf00      	nop
 8009454:	370c      	adds	r7, #12
 8009456:	46bd      	mov	sp, r7
 8009458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945c:	4770      	bx	lr

0800945e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800945e:	b480      	push	{r7}
 8009460:	b083      	sub	sp, #12
 8009462:	af00      	add	r7, sp, #0
 8009464:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	689b      	ldr	r3, [r3, #8]
 800946a:	f003 0308 	and.w	r3, r3, #8
 800946e:	2b08      	cmp	r3, #8
 8009470:	d101      	bne.n	8009476 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8009472:	2301      	movs	r3, #1
 8009474:	e000      	b.n	8009478 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8009476:	2300      	movs	r3, #0
}
 8009478:	4618      	mov	r0, r3
 800947a:	370c      	adds	r7, #12
 800947c:	46bd      	mov	sp, r7
 800947e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009482:	4770      	bx	lr

08009484 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009484:	b590      	push	{r4, r7, lr}
 8009486:	b089      	sub	sp, #36	; 0x24
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800948c:	2300      	movs	r3, #0
 800948e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8009490:	2300      	movs	r3, #0
 8009492:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d101      	bne.n	800949e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800949a:	2301      	movs	r3, #1
 800949c:	e1ad      	b.n	80097fa <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	695b      	ldr	r3, [r3, #20]
 80094a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d109      	bne.n	80094c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f7fd ffd1 	bl	8007454 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2200      	movs	r2, #0
 80094b6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2200      	movs	r2, #0
 80094bc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4618      	mov	r0, r3
 80094c6:	f7ff fef1 	bl	80092ac <LL_ADC_IsDeepPowerDownEnabled>
 80094ca:	4603      	mov	r3, r0
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d004      	beq.n	80094da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4618      	mov	r0, r3
 80094d6:	f7ff fed7 	bl	8009288 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4618      	mov	r0, r3
 80094e0:	f7ff ff0c 	bl	80092fc <LL_ADC_IsInternalRegulatorEnabled>
 80094e4:	4603      	mov	r3, r0
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d113      	bne.n	8009512 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4618      	mov	r0, r3
 80094f0:	f7ff fef0 	bl	80092d4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80094f4:	4b9e      	ldr	r3, [pc, #632]	; (8009770 <HAL_ADC_Init+0x2ec>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	099b      	lsrs	r3, r3, #6
 80094fa:	4a9e      	ldr	r2, [pc, #632]	; (8009774 <HAL_ADC_Init+0x2f0>)
 80094fc:	fba2 2303 	umull	r2, r3, r2, r3
 8009500:	099b      	lsrs	r3, r3, #6
 8009502:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8009504:	e002      	b.n	800950c <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	3b01      	subs	r3, #1
 800950a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d1f9      	bne.n	8009506 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4618      	mov	r0, r3
 8009518:	f7ff fef0 	bl	80092fc <LL_ADC_IsInternalRegulatorEnabled>
 800951c:	4603      	mov	r3, r0
 800951e:	2b00      	cmp	r3, #0
 8009520:	d10d      	bne.n	800953e <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009526:	f043 0210 	orr.w	r2, r3, #16
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009532:	f043 0201 	orr.w	r2, r3, #1
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800953a:	2301      	movs	r3, #1
 800953c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4618      	mov	r0, r3
 8009544:	f7ff ff64 	bl	8009410 <LL_ADC_REG_IsConversionOngoing>
 8009548:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800954e:	f003 0310 	and.w	r3, r3, #16
 8009552:	2b00      	cmp	r3, #0
 8009554:	f040 8148 	bne.w	80097e8 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	2b00      	cmp	r3, #0
 800955c:	f040 8144 	bne.w	80097e8 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009564:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8009568:	f043 0202 	orr.w	r2, r3, #2
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4618      	mov	r0, r3
 8009576:	f7ff fefd 	bl	8009374 <LL_ADC_IsEnabled>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d141      	bne.n	8009604 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009588:	d004      	beq.n	8009594 <HAL_ADC_Init+0x110>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a7a      	ldr	r2, [pc, #488]	; (8009778 <HAL_ADC_Init+0x2f4>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d10f      	bne.n	80095b4 <HAL_ADC_Init+0x130>
 8009594:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009598:	f7ff feec 	bl	8009374 <LL_ADC_IsEnabled>
 800959c:	4604      	mov	r4, r0
 800959e:	4876      	ldr	r0, [pc, #472]	; (8009778 <HAL_ADC_Init+0x2f4>)
 80095a0:	f7ff fee8 	bl	8009374 <LL_ADC_IsEnabled>
 80095a4:	4603      	mov	r3, r0
 80095a6:	4323      	orrs	r3, r4
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	bf0c      	ite	eq
 80095ac:	2301      	moveq	r3, #1
 80095ae:	2300      	movne	r3, #0
 80095b0:	b2db      	uxtb	r3, r3
 80095b2:	e012      	b.n	80095da <HAL_ADC_Init+0x156>
 80095b4:	4871      	ldr	r0, [pc, #452]	; (800977c <HAL_ADC_Init+0x2f8>)
 80095b6:	f7ff fedd 	bl	8009374 <LL_ADC_IsEnabled>
 80095ba:	4604      	mov	r4, r0
 80095bc:	4870      	ldr	r0, [pc, #448]	; (8009780 <HAL_ADC_Init+0x2fc>)
 80095be:	f7ff fed9 	bl	8009374 <LL_ADC_IsEnabled>
 80095c2:	4603      	mov	r3, r0
 80095c4:	431c      	orrs	r4, r3
 80095c6:	486f      	ldr	r0, [pc, #444]	; (8009784 <HAL_ADC_Init+0x300>)
 80095c8:	f7ff fed4 	bl	8009374 <LL_ADC_IsEnabled>
 80095cc:	4603      	mov	r3, r0
 80095ce:	4323      	orrs	r3, r4
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	bf0c      	ite	eq
 80095d4:	2301      	moveq	r3, #1
 80095d6:	2300      	movne	r3, #0
 80095d8:	b2db      	uxtb	r3, r3
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d012      	beq.n	8009604 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80095e6:	d004      	beq.n	80095f2 <HAL_ADC_Init+0x16e>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a62      	ldr	r2, [pc, #392]	; (8009778 <HAL_ADC_Init+0x2f4>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d101      	bne.n	80095f6 <HAL_ADC_Init+0x172>
 80095f2:	4a65      	ldr	r2, [pc, #404]	; (8009788 <HAL_ADC_Init+0x304>)
 80095f4:	e000      	b.n	80095f8 <HAL_ADC_Init+0x174>
 80095f6:	4a65      	ldr	r2, [pc, #404]	; (800978c <HAL_ADC_Init+0x308>)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	4619      	mov	r1, r3
 80095fe:	4610      	mov	r0, r2
 8009600:	f7ff fce6 	bl	8008fd0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	7f5b      	ldrb	r3, [r3, #29]
 8009608:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800960e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8009614:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800961a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009622:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009624:	4313      	orrs	r3, r2
 8009626:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800962e:	2b01      	cmp	r3, #1
 8009630:	d106      	bne.n	8009640 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009636:	3b01      	subs	r3, #1
 8009638:	045b      	lsls	r3, r3, #17
 800963a:	69ba      	ldr	r2, [r7, #24]
 800963c:	4313      	orrs	r3, r2
 800963e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009644:	2b00      	cmp	r3, #0
 8009646:	d009      	beq.n	800965c <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800964c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009654:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009656:	69ba      	ldr	r2, [r7, #24]
 8009658:	4313      	orrs	r3, r2
 800965a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	68da      	ldr	r2, [r3, #12]
 8009662:	4b4b      	ldr	r3, [pc, #300]	; (8009790 <HAL_ADC_Init+0x30c>)
 8009664:	4013      	ands	r3, r2
 8009666:	687a      	ldr	r2, [r7, #4]
 8009668:	6812      	ldr	r2, [r2, #0]
 800966a:	69b9      	ldr	r1, [r7, #24]
 800966c:	430b      	orrs	r3, r1
 800966e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	691b      	ldr	r3, [r3, #16]
 8009676:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	430a      	orrs	r2, r1
 8009684:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4618      	mov	r0, r3
 800968c:	f7ff fec0 	bl	8009410 <LL_ADC_REG_IsConversionOngoing>
 8009690:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4618      	mov	r0, r3
 8009698:	f7ff fee1 	bl	800945e <LL_ADC_INJ_IsConversionOngoing>
 800969c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d17f      	bne.n	80097a4 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d17c      	bne.n	80097a4 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80096ae:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80096b6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80096b8:	4313      	orrs	r3, r2
 80096ba:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	68db      	ldr	r3, [r3, #12]
 80096c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80096c6:	f023 0302 	bic.w	r3, r3, #2
 80096ca:	687a      	ldr	r2, [r7, #4]
 80096cc:	6812      	ldr	r2, [r2, #0]
 80096ce:	69b9      	ldr	r1, [r7, #24]
 80096d0:	430b      	orrs	r3, r1
 80096d2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	691b      	ldr	r3, [r3, #16]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d017      	beq.n	800970c <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	691a      	ldr	r2, [r3, #16]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80096ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80096f4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80096f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80096fc:	687a      	ldr	r2, [r7, #4]
 80096fe:	6911      	ldr	r1, [r2, #16]
 8009700:	687a      	ldr	r2, [r7, #4]
 8009702:	6812      	ldr	r2, [r2, #0]
 8009704:	430b      	orrs	r3, r1
 8009706:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800970a:	e013      	b.n	8009734 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	691a      	ldr	r2, [r3, #16]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800971a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8009724:	687a      	ldr	r2, [r7, #4]
 8009726:	6812      	ldr	r2, [r2, #0]
 8009728:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800972c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009730:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800973a:	2b01      	cmp	r3, #1
 800973c:	d12a      	bne.n	8009794 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	691b      	ldr	r3, [r3, #16]
 8009744:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009748:	f023 0304 	bic.w	r3, r3, #4
 800974c:	687a      	ldr	r2, [r7, #4]
 800974e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8009750:	687a      	ldr	r2, [r7, #4]
 8009752:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009754:	4311      	orrs	r1, r2
 8009756:	687a      	ldr	r2, [r7, #4]
 8009758:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800975a:	4311      	orrs	r1, r2
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009760:	430a      	orrs	r2, r1
 8009762:	431a      	orrs	r2, r3
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f042 0201 	orr.w	r2, r2, #1
 800976c:	611a      	str	r2, [r3, #16]
 800976e:	e019      	b.n	80097a4 <HAL_ADC_Init+0x320>
 8009770:	20000eb0 	.word	0x20000eb0
 8009774:	053e2d63 	.word	0x053e2d63
 8009778:	50000100 	.word	0x50000100
 800977c:	50000400 	.word	0x50000400
 8009780:	50000500 	.word	0x50000500
 8009784:	50000600 	.word	0x50000600
 8009788:	50000300 	.word	0x50000300
 800978c:	50000700 	.word	0x50000700
 8009790:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	691a      	ldr	r2, [r3, #16]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f022 0201 	bic.w	r2, r2, #1
 80097a2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	695b      	ldr	r3, [r3, #20]
 80097a8:	2b01      	cmp	r3, #1
 80097aa:	d10c      	bne.n	80097c6 <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097b2:	f023 010f 	bic.w	r1, r3, #15
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6a1b      	ldr	r3, [r3, #32]
 80097ba:	1e5a      	subs	r2, r3, #1
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	430a      	orrs	r2, r1
 80097c2:	631a      	str	r2, [r3, #48]	; 0x30
 80097c4:	e007      	b.n	80097d6 <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f022 020f 	bic.w	r2, r2, #15
 80097d4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80097da:	f023 0303 	bic.w	r3, r3, #3
 80097de:	f043 0201 	orr.w	r2, r3, #1
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80097e6:	e007      	b.n	80097f8 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80097ec:	f043 0210 	orr.w	r2, r3, #16
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80097f4:	2301      	movs	r3, #1
 80097f6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80097f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	3724      	adds	r7, #36	; 0x24
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd90      	pop	{r4, r7, pc}
 8009802:	bf00      	nop

08009804 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b086      	sub	sp, #24
 8009808:	af00      	add	r7, sp, #0
 800980a:	60f8      	str	r0, [r7, #12]
 800980c:	60b9      	str	r1, [r7, #8]
 800980e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009818:	d004      	beq.n	8009824 <HAL_ADC_Start_DMA+0x20>
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4a58      	ldr	r2, [pc, #352]	; (8009980 <HAL_ADC_Start_DMA+0x17c>)
 8009820:	4293      	cmp	r3, r2
 8009822:	d101      	bne.n	8009828 <HAL_ADC_Start_DMA+0x24>
 8009824:	4b57      	ldr	r3, [pc, #348]	; (8009984 <HAL_ADC_Start_DMA+0x180>)
 8009826:	e000      	b.n	800982a <HAL_ADC_Start_DMA+0x26>
 8009828:	4b57      	ldr	r3, [pc, #348]	; (8009988 <HAL_ADC_Start_DMA+0x184>)
 800982a:	4618      	mov	r0, r3
 800982c:	f7ff fd1e 	bl	800926c <LL_ADC_GetMultimode>
 8009830:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	4618      	mov	r0, r3
 8009838:	f7ff fdea 	bl	8009410 <LL_ADC_REG_IsConversionOngoing>
 800983c:	4603      	mov	r3, r0
 800983e:	2b00      	cmp	r3, #0
 8009840:	f040 8096 	bne.w	8009970 <HAL_ADC_Start_DMA+0x16c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800984a:	2b01      	cmp	r3, #1
 800984c:	d101      	bne.n	8009852 <HAL_ADC_Start_DMA+0x4e>
 800984e:	2302      	movs	r3, #2
 8009850:	e091      	b.n	8009976 <HAL_ADC_Start_DMA+0x172>
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	2201      	movs	r2, #1
 8009856:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d005      	beq.n	800986c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009860:	693b      	ldr	r3, [r7, #16]
 8009862:	2b05      	cmp	r3, #5
 8009864:	d002      	beq.n	800986c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	2b09      	cmp	r3, #9
 800986a:	d17a      	bne.n	8009962 <HAL_ADC_Start_DMA+0x15e>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800986c:	68f8      	ldr	r0, [r7, #12]
 800986e:	f000 fd71 	bl	800a354 <ADC_Enable>
 8009872:	4603      	mov	r3, r0
 8009874:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8009876:	7dfb      	ldrb	r3, [r7, #23]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d16d      	bne.n	8009958 <HAL_ADC_Start_DMA+0x154>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009880:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009884:	f023 0301 	bic.w	r3, r3, #1
 8009888:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a3a      	ldr	r2, [pc, #232]	; (8009980 <HAL_ADC_Start_DMA+0x17c>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d009      	beq.n	80098ae <HAL_ADC_Start_DMA+0xaa>
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4a3b      	ldr	r2, [pc, #236]	; (800998c <HAL_ADC_Start_DMA+0x188>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d002      	beq.n	80098aa <HAL_ADC_Start_DMA+0xa6>
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	e003      	b.n	80098b2 <HAL_ADC_Start_DMA+0xae>
 80098aa:	4b39      	ldr	r3, [pc, #228]	; (8009990 <HAL_ADC_Start_DMA+0x18c>)
 80098ac:	e001      	b.n	80098b2 <HAL_ADC_Start_DMA+0xae>
 80098ae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80098b2:	68fa      	ldr	r2, [r7, #12]
 80098b4:	6812      	ldr	r2, [r2, #0]
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d002      	beq.n	80098c0 <HAL_ADC_Start_DMA+0xbc>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d105      	bne.n	80098cc <HAL_ADC_Start_DMA+0xc8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098c4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d006      	beq.n	80098e6 <HAL_ADC_Start_DMA+0xe2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098dc:	f023 0206 	bic.w	r2, r3, #6
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	661a      	str	r2, [r3, #96]	; 0x60
 80098e4:	e002      	b.n	80098ec <HAL_ADC_Start_DMA+0xe8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2200      	movs	r2, #0
 80098ea:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098f0:	4a28      	ldr	r2, [pc, #160]	; (8009994 <HAL_ADC_Start_DMA+0x190>)
 80098f2:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098f8:	4a27      	ldr	r2, [pc, #156]	; (8009998 <HAL_ADC_Start_DMA+0x194>)
 80098fa:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009900:	4a26      	ldr	r2, [pc, #152]	; (800999c <HAL_ADC_Start_DMA+0x198>)
 8009902:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	221c      	movs	r2, #28
 800990a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	2200      	movs	r2, #0
 8009910:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	685a      	ldr	r2, [r3, #4]
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f042 0210 	orr.w	r2, r2, #16
 8009922:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	68da      	ldr	r2, [r3, #12]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f042 0201 	orr.w	r2, r2, #1
 8009932:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	3340      	adds	r3, #64	; 0x40
 800993e:	4619      	mov	r1, r3
 8009940:	68ba      	ldr	r2, [r7, #8]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f002 f942 	bl	800bbcc <HAL_DMA_Start_IT>
 8009948:	4603      	mov	r3, r0
 800994a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4618      	mov	r0, r3
 8009952:	f7ff fd35 	bl	80093c0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8009956:	e00d      	b.n	8009974 <HAL_ADC_Start_DMA+0x170>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2200      	movs	r2, #0
 800995c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8009960:	e008      	b.n	8009974 <HAL_ADC_Start_DMA+0x170>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8009962:	2301      	movs	r3, #1
 8009964:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2200      	movs	r2, #0
 800996a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800996e:	e001      	b.n	8009974 <HAL_ADC_Start_DMA+0x170>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009970:	2302      	movs	r3, #2
 8009972:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009974:	7dfb      	ldrb	r3, [r7, #23]
}
 8009976:	4618      	mov	r0, r3
 8009978:	3718      	adds	r7, #24
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop
 8009980:	50000100 	.word	0x50000100
 8009984:	50000300 	.word	0x50000300
 8009988:	50000700 	.word	0x50000700
 800998c:	50000500 	.word	0x50000500
 8009990:	50000400 	.word	0x50000400
 8009994:	0800a4b9 	.word	0x0800a4b9
 8009998:	0800a591 	.word	0x0800a591
 800999c:	0800a5ad 	.word	0x0800a5ad

080099a0 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b084      	sub	sp, #16
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80099ae:	2b01      	cmp	r3, #1
 80099b0:	d101      	bne.n	80099b6 <HAL_ADC_Stop_DMA+0x16>
 80099b2:	2302      	movs	r3, #2
 80099b4:	e051      	b.n	8009a5a <HAL_ADC_Stop_DMA+0xba>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2201      	movs	r2, #1
 80099ba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80099be:	2103      	movs	r1, #3
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	f000 fc13 	bl	800a1ec <ADC_ConversionStop>
 80099c6:	4603      	mov	r3, r0
 80099c8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80099ca:	7bfb      	ldrb	r3, [r7, #15]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d13f      	bne.n	8009a50 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	68da      	ldr	r2, [r3, #12]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f022 0201 	bic.w	r2, r2, #1
 80099de:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80099e8:	b2db      	uxtb	r3, r3
 80099ea:	2b02      	cmp	r3, #2
 80099ec:	d10f      	bne.n	8009a0e <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099f2:	4618      	mov	r0, r3
 80099f4:	f002 f965 	bl	800bcc2 <HAL_DMA_Abort>
 80099f8:	4603      	mov	r3, r0
 80099fa:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80099fc:	7bfb      	ldrb	r3, [r7, #15]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d005      	beq.n	8009a0e <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a06:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	685a      	ldr	r2, [r3, #4]
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f022 0210 	bic.w	r2, r2, #16
 8009a1c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8009a1e:	7bfb      	ldrb	r3, [r7, #15]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d105      	bne.n	8009a30 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f000 fcef 	bl	800a408 <ADC_Disable>
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	73fb      	strb	r3, [r7, #15]
 8009a2e:	e002      	b.n	8009a36 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f000 fce9 	bl	800a408 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8009a36:	7bfb      	ldrb	r3, [r7, #15]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d109      	bne.n	8009a50 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a40:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009a44:	f023 0301 	bic.w	r3, r3, #1
 8009a48:	f043 0201 	orr.w	r2, r3, #1
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2200      	movs	r2, #0
 8009a54:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8009a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	3710      	adds	r7, #16
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}

08009a62 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8009a62:	b480      	push	{r7}
 8009a64:	b083      	sub	sp, #12
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8009a6a:	bf00      	nop
 8009a6c:	370c      	adds	r7, #12
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a74:	4770      	bx	lr

08009a76 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009a76:	b480      	push	{r7}
 8009a78:	b083      	sub	sp, #12
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8009a7e:	bf00      	nop
 8009a80:	370c      	adds	r7, #12
 8009a82:	46bd      	mov	sp, r7
 8009a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a88:	4770      	bx	lr
	...

08009a8c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b0a6      	sub	sp, #152	; 0x98
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
 8009a94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009a96:	2300      	movs	r3, #0
 8009a98:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009aa6:	2b01      	cmp	r3, #1
 8009aa8:	d101      	bne.n	8009aae <HAL_ADC_ConfigChannel+0x22>
 8009aaa:	2302      	movs	r3, #2
 8009aac:	e38e      	b.n	800a1cc <HAL_ADC_ConfigChannel+0x740>
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4618      	mov	r0, r3
 8009abc:	f7ff fca8 	bl	8009410 <LL_ADC_REG_IsConversionOngoing>
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	f040 836f 	bne.w	800a1a6 <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6818      	ldr	r0, [r3, #0]
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	6859      	ldr	r1, [r3, #4]
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	461a      	mov	r2, r3
 8009ad6:	f7ff fb53 	bl	8009180 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	4618      	mov	r0, r3
 8009ae0:	f7ff fc96 	bl	8009410 <LL_ADC_REG_IsConversionOngoing>
 8009ae4:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4618      	mov	r0, r3
 8009aee:	f7ff fcb6 	bl	800945e <LL_ADC_INJ_IsConversionOngoing>
 8009af2:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009af6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	f040 817b 	bne.w	8009df6 <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009b00:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	f040 8176 	bne.w	8009df6 <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009b12:	d10f      	bne.n	8009b34 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	6818      	ldr	r0, [r3, #0]
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	4619      	mov	r1, r3
 8009b20:	f7ff fb57 	bl	80091d2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f7ff fb01 	bl	8009134 <LL_ADC_SetSamplingTimeCommonConfig>
 8009b32:	e00e      	b.n	8009b52 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	6818      	ldr	r0, [r3, #0]
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	6819      	ldr	r1, [r3, #0]
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	689b      	ldr	r3, [r3, #8]
 8009b40:	461a      	mov	r2, r3
 8009b42:	f7ff fb46 	bl	80091d2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	2100      	movs	r1, #0
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	f7ff faf1 	bl	8009134 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	695a      	ldr	r2, [r3, #20]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	68db      	ldr	r3, [r3, #12]
 8009b5c:	08db      	lsrs	r3, r3, #3
 8009b5e:	f003 0303 	and.w	r3, r3, #3
 8009b62:	005b      	lsls	r3, r3, #1
 8009b64:	fa02 f303 	lsl.w	r3, r2, r3
 8009b68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	691b      	ldr	r3, [r3, #16]
 8009b70:	2b04      	cmp	r3, #4
 8009b72:	d022      	beq.n	8009bba <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6818      	ldr	r0, [r3, #0]
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	6919      	ldr	r1, [r3, #16]
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	681a      	ldr	r2, [r3, #0]
 8009b80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009b84:	f7ff fa58 	bl	8009038 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6818      	ldr	r0, [r3, #0]
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	6919      	ldr	r1, [r3, #16]
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	699b      	ldr	r3, [r3, #24]
 8009b94:	461a      	mov	r2, r3
 8009b96:	f7ff fa9d 	bl	80090d4 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6818      	ldr	r0, [r3, #0]
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	6919      	ldr	r1, [r3, #16]
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	7f1b      	ldrb	r3, [r3, #28]
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	d102      	bne.n	8009bb0 <HAL_ADC_ConfigChannel+0x124>
 8009baa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009bae:	e000      	b.n	8009bb2 <HAL_ADC_ConfigChannel+0x126>
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	f7ff faa6 	bl	8009104 <LL_ADC_SetOffsetSaturation>
 8009bb8:	e11d      	b.n	8009df6 <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2100      	movs	r1, #0
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f7ff fa5b 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d10a      	bne.n	8009be6 <HAL_ADC_ConfigChannel+0x15a>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	2100      	movs	r1, #0
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7ff fa50 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	0e9b      	lsrs	r3, r3, #26
 8009be0:	f003 021f 	and.w	r2, r3, #31
 8009be4:	e012      	b.n	8009c0c <HAL_ADC_ConfigChannel+0x180>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	2100      	movs	r1, #0
 8009bec:	4618      	mov	r0, r3
 8009bee:	f7ff fa45 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009bfc:	fa93 f3a3 	rbit	r3, r3
 8009c00:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8009c02:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009c04:	fab3 f383 	clz	r3, r3
 8009c08:	b2db      	uxtb	r3, r3
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d105      	bne.n	8009c24 <HAL_ADC_ConfigChannel+0x198>
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	0e9b      	lsrs	r3, r3, #26
 8009c1e:	f003 031f 	and.w	r3, r3, #31
 8009c22:	e00a      	b.n	8009c3a <HAL_ADC_ConfigChannel+0x1ae>
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009c2c:	fa93 f3a3 	rbit	r3, r3
 8009c30:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8009c32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009c34:	fab3 f383 	clz	r3, r3
 8009c38:	b2db      	uxtb	r3, r3
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	d106      	bne.n	8009c4c <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	2200      	movs	r2, #0
 8009c44:	2100      	movs	r1, #0
 8009c46:	4618      	mov	r0, r3
 8009c48:	f7ff fa2c 	bl	80090a4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	2101      	movs	r1, #1
 8009c52:	4618      	mov	r0, r3
 8009c54:	f7ff fa12 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d10a      	bne.n	8009c78 <HAL_ADC_ConfigChannel+0x1ec>
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	2101      	movs	r1, #1
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f7ff fa07 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	0e9b      	lsrs	r3, r3, #26
 8009c72:	f003 021f 	and.w	r2, r3, #31
 8009c76:	e010      	b.n	8009c9a <HAL_ADC_ConfigChannel+0x20e>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	2101      	movs	r1, #1
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f7ff f9fc 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009c84:	4603      	mov	r3, r0
 8009c86:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c88:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009c8a:	fa93 f3a3 	rbit	r3, r3
 8009c8e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8009c90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c92:	fab3 f383 	clz	r3, r3
 8009c96:	b2db      	uxtb	r3, r3
 8009c98:	461a      	mov	r2, r3
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d105      	bne.n	8009cb2 <HAL_ADC_ConfigChannel+0x226>
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	0e9b      	lsrs	r3, r3, #26
 8009cac:	f003 031f 	and.w	r3, r3, #31
 8009cb0:	e00a      	b.n	8009cc8 <HAL_ADC_ConfigChannel+0x23c>
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cb8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009cba:	fa93 f3a3 	rbit	r3, r3
 8009cbe:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8009cc0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009cc2:	fab3 f383 	clz	r3, r3
 8009cc6:	b2db      	uxtb	r3, r3
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	d106      	bne.n	8009cda <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	2101      	movs	r1, #1
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f7ff f9e5 	bl	80090a4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	2102      	movs	r1, #2
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f7ff f9cb 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d10a      	bne.n	8009d06 <HAL_ADC_ConfigChannel+0x27a>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	2102      	movs	r1, #2
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f7ff f9c0 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	0e9b      	lsrs	r3, r3, #26
 8009d00:	f003 021f 	and.w	r2, r3, #31
 8009d04:	e010      	b.n	8009d28 <HAL_ADC_ConfigChannel+0x29c>
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	2102      	movs	r1, #2
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	f7ff f9b5 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009d12:	4603      	mov	r3, r0
 8009d14:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009d18:	fa93 f3a3 	rbit	r3, r3
 8009d1c:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8009d1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d20:	fab3 f383 	clz	r3, r3
 8009d24:	b2db      	uxtb	r3, r3
 8009d26:	461a      	mov	r2, r3
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d105      	bne.n	8009d40 <HAL_ADC_ConfigChannel+0x2b4>
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	0e9b      	lsrs	r3, r3, #26
 8009d3a:	f003 031f 	and.w	r3, r3, #31
 8009d3e:	e00a      	b.n	8009d56 <HAL_ADC_ConfigChannel+0x2ca>
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009d48:	fa93 f3a3 	rbit	r3, r3
 8009d4c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8009d4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d50:	fab3 f383 	clz	r3, r3
 8009d54:	b2db      	uxtb	r3, r3
 8009d56:	429a      	cmp	r2, r3
 8009d58:	d106      	bne.n	8009d68 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	2102      	movs	r1, #2
 8009d62:	4618      	mov	r0, r3
 8009d64:	f7ff f99e 	bl	80090a4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	2103      	movs	r1, #3
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7ff f984 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009d74:	4603      	mov	r3, r0
 8009d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d10a      	bne.n	8009d94 <HAL_ADC_ConfigChannel+0x308>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	2103      	movs	r1, #3
 8009d84:	4618      	mov	r0, r3
 8009d86:	f7ff f979 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	0e9b      	lsrs	r3, r3, #26
 8009d8e:	f003 021f 	and.w	r2, r3, #31
 8009d92:	e010      	b.n	8009db6 <HAL_ADC_ConfigChannel+0x32a>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	2103      	movs	r1, #3
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f7ff f96e 	bl	800907c <LL_ADC_GetOffsetChannel>
 8009da0:	4603      	mov	r3, r0
 8009da2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009da4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009da6:	fa93 f3a3 	rbit	r3, r3
 8009daa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8009dac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dae:	fab3 f383 	clz	r3, r3
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	461a      	mov	r2, r3
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d105      	bne.n	8009dce <HAL_ADC_ConfigChannel+0x342>
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	0e9b      	lsrs	r3, r3, #26
 8009dc8:	f003 031f 	and.w	r3, r3, #31
 8009dcc:	e00a      	b.n	8009de4 <HAL_ADC_ConfigChannel+0x358>
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009dd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009dd6:	fa93 f3a3 	rbit	r3, r3
 8009dda:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8009ddc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009dde:	fab3 f383 	clz	r3, r3
 8009de2:	b2db      	uxtb	r3, r3
 8009de4:	429a      	cmp	r2, r3
 8009de6:	d106      	bne.n	8009df6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	2200      	movs	r2, #0
 8009dee:	2103      	movs	r1, #3
 8009df0:	4618      	mov	r0, r3
 8009df2:	f7ff f957 	bl	80090a4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f7ff faba 	bl	8009374 <LL_ADC_IsEnabled>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	f040 810c 	bne.w	800a020 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6818      	ldr	r0, [r3, #0]
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	6819      	ldr	r1, [r3, #0]
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	68db      	ldr	r3, [r3, #12]
 8009e14:	461a      	mov	r2, r3
 8009e16:	f7ff fa05 	bl	8009224 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	68db      	ldr	r3, [r3, #12]
 8009e1e:	4aaf      	ldr	r2, [pc, #700]	; (800a0dc <HAL_ADC_ConfigChannel+0x650>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	f040 80fd 	bne.w	800a020 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d10b      	bne.n	8009e4e <HAL_ADC_ConfigChannel+0x3c2>
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	0e9b      	lsrs	r3, r3, #26
 8009e3c:	3301      	adds	r3, #1
 8009e3e:	f003 031f 	and.w	r3, r3, #31
 8009e42:	2b09      	cmp	r3, #9
 8009e44:	bf94      	ite	ls
 8009e46:	2301      	movls	r3, #1
 8009e48:	2300      	movhi	r3, #0
 8009e4a:	b2db      	uxtb	r3, r3
 8009e4c:	e012      	b.n	8009e74 <HAL_ADC_ConfigChannel+0x3e8>
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e56:	fa93 f3a3 	rbit	r3, r3
 8009e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8009e5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e5e:	fab3 f383 	clz	r3, r3
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	3301      	adds	r3, #1
 8009e66:	f003 031f 	and.w	r3, r3, #31
 8009e6a:	2b09      	cmp	r3, #9
 8009e6c:	bf94      	ite	ls
 8009e6e:	2301      	movls	r3, #1
 8009e70:	2300      	movhi	r3, #0
 8009e72:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d064      	beq.n	8009f42 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d107      	bne.n	8009e94 <HAL_ADC_ConfigChannel+0x408>
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	0e9b      	lsrs	r3, r3, #26
 8009e8a:	3301      	adds	r3, #1
 8009e8c:	069b      	lsls	r3, r3, #26
 8009e8e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009e92:	e00e      	b.n	8009eb2 <HAL_ADC_ConfigChannel+0x426>
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e9c:	fa93 f3a3 	rbit	r3, r3
 8009ea0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8009ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ea4:	fab3 f383 	clz	r3, r3
 8009ea8:	b2db      	uxtb	r3, r3
 8009eaa:	3301      	adds	r3, #1
 8009eac:	069b      	lsls	r3, r3, #26
 8009eae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d109      	bne.n	8009ed2 <HAL_ADC_ConfigChannel+0x446>
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	0e9b      	lsrs	r3, r3, #26
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	f003 031f 	and.w	r3, r3, #31
 8009eca:	2101      	movs	r1, #1
 8009ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8009ed0:	e010      	b.n	8009ef4 <HAL_ADC_ConfigChannel+0x468>
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eda:	fa93 f3a3 	rbit	r3, r3
 8009ede:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8009ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ee2:	fab3 f383 	clz	r3, r3
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	3301      	adds	r3, #1
 8009eea:	f003 031f 	and.w	r3, r3, #31
 8009eee:	2101      	movs	r1, #1
 8009ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8009ef4:	ea42 0103 	orr.w	r1, r2, r3
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d10a      	bne.n	8009f1a <HAL_ADC_ConfigChannel+0x48e>
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	0e9b      	lsrs	r3, r3, #26
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	f003 021f 	and.w	r2, r3, #31
 8009f10:	4613      	mov	r3, r2
 8009f12:	005b      	lsls	r3, r3, #1
 8009f14:	4413      	add	r3, r2
 8009f16:	051b      	lsls	r3, r3, #20
 8009f18:	e011      	b.n	8009f3e <HAL_ADC_ConfigChannel+0x4b2>
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f22:	fa93 f3a3 	rbit	r3, r3
 8009f26:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8009f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f2a:	fab3 f383 	clz	r3, r3
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	3301      	adds	r3, #1
 8009f32:	f003 021f 	and.w	r2, r3, #31
 8009f36:	4613      	mov	r3, r2
 8009f38:	005b      	lsls	r3, r3, #1
 8009f3a:	4413      	add	r3, r2
 8009f3c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009f3e:	430b      	orrs	r3, r1
 8009f40:	e069      	b.n	800a016 <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d107      	bne.n	8009f5e <HAL_ADC_ConfigChannel+0x4d2>
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	0e9b      	lsrs	r3, r3, #26
 8009f54:	3301      	adds	r3, #1
 8009f56:	069b      	lsls	r3, r3, #26
 8009f58:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009f5c:	e00e      	b.n	8009f7c <HAL_ADC_ConfigChannel+0x4f0>
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f64:	6a3b      	ldr	r3, [r7, #32]
 8009f66:	fa93 f3a3 	rbit	r3, r3
 8009f6a:	61fb      	str	r3, [r7, #28]
  return result;
 8009f6c:	69fb      	ldr	r3, [r7, #28]
 8009f6e:	fab3 f383 	clz	r3, r3
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	3301      	adds	r3, #1
 8009f76:	069b      	lsls	r3, r3, #26
 8009f78:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d109      	bne.n	8009f9c <HAL_ADC_ConfigChannel+0x510>
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	0e9b      	lsrs	r3, r3, #26
 8009f8e:	3301      	adds	r3, #1
 8009f90:	f003 031f 	and.w	r3, r3, #31
 8009f94:	2101      	movs	r1, #1
 8009f96:	fa01 f303 	lsl.w	r3, r1, r3
 8009f9a:	e010      	b.n	8009fbe <HAL_ADC_ConfigChannel+0x532>
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009fa2:	69bb      	ldr	r3, [r7, #24]
 8009fa4:	fa93 f3a3 	rbit	r3, r3
 8009fa8:	617b      	str	r3, [r7, #20]
  return result;
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	fab3 f383 	clz	r3, r3
 8009fb0:	b2db      	uxtb	r3, r3
 8009fb2:	3301      	adds	r3, #1
 8009fb4:	f003 031f 	and.w	r3, r3, #31
 8009fb8:	2101      	movs	r1, #1
 8009fba:	fa01 f303 	lsl.w	r3, r1, r3
 8009fbe:	ea42 0103 	orr.w	r1, r2, r3
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d10d      	bne.n	8009fea <HAL_ADC_ConfigChannel+0x55e>
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	0e9b      	lsrs	r3, r3, #26
 8009fd4:	3301      	adds	r3, #1
 8009fd6:	f003 021f 	and.w	r2, r3, #31
 8009fda:	4613      	mov	r3, r2
 8009fdc:	005b      	lsls	r3, r3, #1
 8009fde:	4413      	add	r3, r2
 8009fe0:	3b1e      	subs	r3, #30
 8009fe2:	051b      	lsls	r3, r3, #20
 8009fe4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009fe8:	e014      	b.n	800a014 <HAL_ADC_ConfigChannel+0x588>
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	fa93 f3a3 	rbit	r3, r3
 8009ff6:	60fb      	str	r3, [r7, #12]
  return result;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	fab3 f383 	clz	r3, r3
 8009ffe:	b2db      	uxtb	r3, r3
 800a000:	3301      	adds	r3, #1
 800a002:	f003 021f 	and.w	r2, r3, #31
 800a006:	4613      	mov	r3, r2
 800a008:	005b      	lsls	r3, r3, #1
 800a00a:	4413      	add	r3, r2
 800a00c:	3b1e      	subs	r3, #30
 800a00e:	051b      	lsls	r3, r3, #20
 800a010:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a014:	430b      	orrs	r3, r1
 800a016:	683a      	ldr	r2, [r7, #0]
 800a018:	6892      	ldr	r2, [r2, #8]
 800a01a:	4619      	mov	r1, r3
 800a01c:	f7ff f8d9 	bl	80091d2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	681a      	ldr	r2, [r3, #0]
 800a024:	4b2e      	ldr	r3, [pc, #184]	; (800a0e0 <HAL_ADC_ConfigChannel+0x654>)
 800a026:	4013      	ands	r3, r2
 800a028:	2b00      	cmp	r3, #0
 800a02a:	f000 80c9 	beq.w	800a1c0 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a036:	d004      	beq.n	800a042 <HAL_ADC_ConfigChannel+0x5b6>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	4a29      	ldr	r2, [pc, #164]	; (800a0e4 <HAL_ADC_ConfigChannel+0x658>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d101      	bne.n	800a046 <HAL_ADC_ConfigChannel+0x5ba>
 800a042:	4b29      	ldr	r3, [pc, #164]	; (800a0e8 <HAL_ADC_ConfigChannel+0x65c>)
 800a044:	e000      	b.n	800a048 <HAL_ADC_ConfigChannel+0x5bc>
 800a046:	4b29      	ldr	r3, [pc, #164]	; (800a0ec <HAL_ADC_ConfigChannel+0x660>)
 800a048:	4618      	mov	r0, r3
 800a04a:	f7fe ffe7 	bl	800901c <LL_ADC_GetCommonPathInternalCh>
 800a04e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4a26      	ldr	r2, [pc, #152]	; (800a0f0 <HAL_ADC_ConfigChannel+0x664>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d004      	beq.n	800a066 <HAL_ADC_ConfigChannel+0x5da>
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	4a24      	ldr	r2, [pc, #144]	; (800a0f4 <HAL_ADC_ConfigChannel+0x668>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d14e      	bne.n	800a104 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a066:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a06a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d148      	bne.n	800a104 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a07a:	d005      	beq.n	800a088 <HAL_ADC_ConfigChannel+0x5fc>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4a1d      	ldr	r2, [pc, #116]	; (800a0f8 <HAL_ADC_ConfigChannel+0x66c>)
 800a082:	4293      	cmp	r3, r2
 800a084:	f040 8099 	bne.w	800a1ba <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a090:	d004      	beq.n	800a09c <HAL_ADC_ConfigChannel+0x610>
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	4a13      	ldr	r2, [pc, #76]	; (800a0e4 <HAL_ADC_ConfigChannel+0x658>)
 800a098:	4293      	cmp	r3, r2
 800a09a:	d101      	bne.n	800a0a0 <HAL_ADC_ConfigChannel+0x614>
 800a09c:	4a12      	ldr	r2, [pc, #72]	; (800a0e8 <HAL_ADC_ConfigChannel+0x65c>)
 800a09e:	e000      	b.n	800a0a2 <HAL_ADC_ConfigChannel+0x616>
 800a0a0:	4a12      	ldr	r2, [pc, #72]	; (800a0ec <HAL_ADC_ConfigChannel+0x660>)
 800a0a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a0a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	4610      	mov	r0, r2
 800a0ae:	f7fe ffa2 	bl	8008ff6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800a0b2:	4b12      	ldr	r3, [pc, #72]	; (800a0fc <HAL_ADC_ConfigChannel+0x670>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	099b      	lsrs	r3, r3, #6
 800a0b8:	4a11      	ldr	r2, [pc, #68]	; (800a100 <HAL_ADC_ConfigChannel+0x674>)
 800a0ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a0be:	099a      	lsrs	r2, r3, #6
 800a0c0:	4613      	mov	r3, r2
 800a0c2:	005b      	lsls	r3, r3, #1
 800a0c4:	4413      	add	r3, r2
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800a0ca:	e002      	b.n	800a0d2 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	3b01      	subs	r3, #1
 800a0d0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d1f9      	bne.n	800a0cc <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a0d8:	e06f      	b.n	800a1ba <HAL_ADC_ConfigChannel+0x72e>
 800a0da:	bf00      	nop
 800a0dc:	407f0000 	.word	0x407f0000
 800a0e0:	80080000 	.word	0x80080000
 800a0e4:	50000100 	.word	0x50000100
 800a0e8:	50000300 	.word	0x50000300
 800a0ec:	50000700 	.word	0x50000700
 800a0f0:	c3210000 	.word	0xc3210000
 800a0f4:	90c00010 	.word	0x90c00010
 800a0f8:	50000600 	.word	0x50000600
 800a0fc:	20000eb0 	.word	0x20000eb0
 800a100:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	4a32      	ldr	r2, [pc, #200]	; (800a1d4 <HAL_ADC_ConfigChannel+0x748>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d125      	bne.n	800a15a <HAL_ADC_ConfigChannel+0x6ce>
 800a10e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a112:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a116:	2b00      	cmp	r3, #0
 800a118:	d11f      	bne.n	800a15a <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4a2e      	ldr	r2, [pc, #184]	; (800a1d8 <HAL_ADC_ConfigChannel+0x74c>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d104      	bne.n	800a12e <HAL_ADC_ConfigChannel+0x6a2>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	4a2c      	ldr	r2, [pc, #176]	; (800a1dc <HAL_ADC_ConfigChannel+0x750>)
 800a12a:	4293      	cmp	r3, r2
 800a12c:	d047      	beq.n	800a1be <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a136:	d004      	beq.n	800a142 <HAL_ADC_ConfigChannel+0x6b6>
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	4a26      	ldr	r2, [pc, #152]	; (800a1d8 <HAL_ADC_ConfigChannel+0x74c>)
 800a13e:	4293      	cmp	r3, r2
 800a140:	d101      	bne.n	800a146 <HAL_ADC_ConfigChannel+0x6ba>
 800a142:	4a27      	ldr	r2, [pc, #156]	; (800a1e0 <HAL_ADC_ConfigChannel+0x754>)
 800a144:	e000      	b.n	800a148 <HAL_ADC_ConfigChannel+0x6bc>
 800a146:	4a27      	ldr	r2, [pc, #156]	; (800a1e4 <HAL_ADC_ConfigChannel+0x758>)
 800a148:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a14c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a150:	4619      	mov	r1, r3
 800a152:	4610      	mov	r0, r2
 800a154:	f7fe ff4f 	bl	8008ff6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a158:	e031      	b.n	800a1be <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4a22      	ldr	r2, [pc, #136]	; (800a1e8 <HAL_ADC_ConfigChannel+0x75c>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d12d      	bne.n	800a1c0 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a164:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a168:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d127      	bne.n	800a1c0 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	4a18      	ldr	r2, [pc, #96]	; (800a1d8 <HAL_ADC_ConfigChannel+0x74c>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d022      	beq.n	800a1c0 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a182:	d004      	beq.n	800a18e <HAL_ADC_ConfigChannel+0x702>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	4a13      	ldr	r2, [pc, #76]	; (800a1d8 <HAL_ADC_ConfigChannel+0x74c>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d101      	bne.n	800a192 <HAL_ADC_ConfigChannel+0x706>
 800a18e:	4a14      	ldr	r2, [pc, #80]	; (800a1e0 <HAL_ADC_ConfigChannel+0x754>)
 800a190:	e000      	b.n	800a194 <HAL_ADC_ConfigChannel+0x708>
 800a192:	4a14      	ldr	r2, [pc, #80]	; (800a1e4 <HAL_ADC_ConfigChannel+0x758>)
 800a194:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a198:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a19c:	4619      	mov	r1, r3
 800a19e:	4610      	mov	r0, r2
 800a1a0:	f7fe ff29 	bl	8008ff6 <LL_ADC_SetCommonPathInternalCh>
 800a1a4:	e00c      	b.n	800a1c0 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a1aa:	f043 0220 	orr.w	r2, r3, #32
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a1b8:	e002      	b.n	800a1c0 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a1ba:	bf00      	nop
 800a1bc:	e000      	b.n	800a1c0 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a1be:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800a1c8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	3798      	adds	r7, #152	; 0x98
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	bd80      	pop	{r7, pc}
 800a1d4:	c7520000 	.word	0xc7520000
 800a1d8:	50000100 	.word	0x50000100
 800a1dc:	50000500 	.word	0x50000500
 800a1e0:	50000300 	.word	0x50000300
 800a1e4:	50000700 	.word	0x50000700
 800a1e8:	cb840000 	.word	0xcb840000

0800a1ec <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b088      	sub	sp, #32
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
 800a1f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	4618      	mov	r0, r3
 800a204:	f7ff f904 	bl	8009410 <LL_ADC_REG_IsConversionOngoing>
 800a208:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4618      	mov	r0, r3
 800a210:	f7ff f925 	bl	800945e <LL_ADC_INJ_IsConversionOngoing>
 800a214:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d103      	bne.n	800a224 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	f000 8090 	beq.w	800a344 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	68db      	ldr	r3, [r3, #12]
 800a22a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d02a      	beq.n	800a288 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	7f5b      	ldrb	r3, [r3, #29]
 800a236:	2b01      	cmp	r3, #1
 800a238:	d126      	bne.n	800a288 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	7f1b      	ldrb	r3, [r3, #28]
 800a23e:	2b01      	cmp	r3, #1
 800a240:	d122      	bne.n	800a288 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a242:	2301      	movs	r3, #1
 800a244:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a246:	e014      	b.n	800a272 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a248:	69fb      	ldr	r3, [r7, #28]
 800a24a:	4a41      	ldr	r2, [pc, #260]	; (800a350 <ADC_ConversionStop+0x164>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d90d      	bls.n	800a26c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a254:	f043 0210 	orr.w	r2, r3, #16
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a260:	f043 0201 	orr.w	r2, r3, #1
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800a268:	2301      	movs	r3, #1
 800a26a:	e06c      	b.n	800a346 <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800a26c:	69fb      	ldr	r3, [r7, #28]
 800a26e:	3301      	adds	r3, #1
 800a270:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a27c:	2b40      	cmp	r3, #64	; 0x40
 800a27e:	d1e3      	bne.n	800a248 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	2240      	movs	r2, #64	; 0x40
 800a286:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a288:	69bb      	ldr	r3, [r7, #24]
 800a28a:	2b02      	cmp	r3, #2
 800a28c:	d014      	beq.n	800a2b8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	4618      	mov	r0, r3
 800a294:	f7ff f8bc 	bl	8009410 <LL_ADC_REG_IsConversionOngoing>
 800a298:	4603      	mov	r3, r0
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d00c      	beq.n	800a2b8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	f7ff f879 	bl	800939a <LL_ADC_IsDisableOngoing>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d104      	bne.n	800a2b8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f7ff f898 	bl	80093e8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a2b8:	69bb      	ldr	r3, [r7, #24]
 800a2ba:	2b01      	cmp	r3, #1
 800a2bc:	d014      	beq.n	800a2e8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f7ff f8cb 	bl	800945e <LL_ADC_INJ_IsConversionOngoing>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d00c      	beq.n	800a2e8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f7ff f861 	bl	800939a <LL_ADC_IsDisableOngoing>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d104      	bne.n	800a2e8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f7ff f8a7 	bl	8009436 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a2e8:	69bb      	ldr	r3, [r7, #24]
 800a2ea:	2b02      	cmp	r3, #2
 800a2ec:	d004      	beq.n	800a2f8 <ADC_ConversionStop+0x10c>
 800a2ee:	2b03      	cmp	r3, #3
 800a2f0:	d105      	bne.n	800a2fe <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800a2f2:	230c      	movs	r3, #12
 800a2f4:	617b      	str	r3, [r7, #20]
        break;
 800a2f6:	e005      	b.n	800a304 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a2f8:	2308      	movs	r3, #8
 800a2fa:	617b      	str	r3, [r7, #20]
        break;
 800a2fc:	e002      	b.n	800a304 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a2fe:	2304      	movs	r3, #4
 800a300:	617b      	str	r3, [r7, #20]
        break;
 800a302:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a304:	f7fe fe36 	bl	8008f74 <HAL_GetTick>
 800a308:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a30a:	e014      	b.n	800a336 <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a30c:	f7fe fe32 	bl	8008f74 <HAL_GetTick>
 800a310:	4602      	mov	r2, r0
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	1ad3      	subs	r3, r2, r3
 800a316:	2b05      	cmp	r3, #5
 800a318:	d90d      	bls.n	800a336 <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a31e:	f043 0210 	orr.w	r2, r3, #16
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a32a:	f043 0201 	orr.w	r2, r3, #1
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800a332:	2301      	movs	r3, #1
 800a334:	e007      	b.n	800a346 <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	689a      	ldr	r2, [r3, #8]
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	4013      	ands	r3, r2
 800a340:	2b00      	cmp	r3, #0
 800a342:	d1e3      	bne.n	800a30c <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a344:	2300      	movs	r3, #0
}
 800a346:	4618      	mov	r0, r3
 800a348:	3720      	adds	r7, #32
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}
 800a34e:	bf00      	nop
 800a350:	a33fffff 	.word	0xa33fffff

0800a354 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b084      	sub	sp, #16
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	4618      	mov	r0, r3
 800a362:	f7ff f807 	bl	8009374 <LL_ADC_IsEnabled>
 800a366:	4603      	mov	r3, r0
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d146      	bne.n	800a3fa <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	689a      	ldr	r2, [r3, #8]
 800a372:	4b24      	ldr	r3, [pc, #144]	; (800a404 <ADC_Enable+0xb0>)
 800a374:	4013      	ands	r3, r2
 800a376:	2b00      	cmp	r3, #0
 800a378:	d00d      	beq.n	800a396 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a37e:	f043 0210 	orr.w	r2, r3, #16
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a38a:	f043 0201 	orr.w	r2, r3, #1
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800a392:	2301      	movs	r3, #1
 800a394:	e032      	b.n	800a3fc <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	4618      	mov	r0, r3
 800a39c:	f7fe ffc2 	bl	8009324 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a3a0:	f7fe fde8 	bl	8008f74 <HAL_GetTick>
 800a3a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a3a6:	e021      	b.n	800a3ec <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f7fe ffe1 	bl	8009374 <LL_ADC_IsEnabled>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d104      	bne.n	800a3c2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f7fe ffb1 	bl	8009324 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a3c2:	f7fe fdd7 	bl	8008f74 <HAL_GetTick>
 800a3c6:	4602      	mov	r2, r0
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	1ad3      	subs	r3, r2, r3
 800a3cc:	2b02      	cmp	r3, #2
 800a3ce:	d90d      	bls.n	800a3ec <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3d4:	f043 0210 	orr.w	r2, r3, #16
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3e0:	f043 0201 	orr.w	r2, r3, #1
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800a3e8:	2301      	movs	r3, #1
 800a3ea:	e007      	b.n	800a3fc <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f003 0301 	and.w	r3, r3, #1
 800a3f6:	2b01      	cmp	r3, #1
 800a3f8:	d1d6      	bne.n	800a3a8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a3fa:	2300      	movs	r3, #0
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3710      	adds	r7, #16
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}
 800a404:	8000003f 	.word	0x8000003f

0800a408 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b084      	sub	sp, #16
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4618      	mov	r0, r3
 800a416:	f7fe ffc0 	bl	800939a <LL_ADC_IsDisableOngoing>
 800a41a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4618      	mov	r0, r3
 800a422:	f7fe ffa7 	bl	8009374 <LL_ADC_IsEnabled>
 800a426:	4603      	mov	r3, r0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d040      	beq.n	800a4ae <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d13d      	bne.n	800a4ae <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	689b      	ldr	r3, [r3, #8]
 800a438:	f003 030d 	and.w	r3, r3, #13
 800a43c:	2b01      	cmp	r3, #1
 800a43e:	d10c      	bne.n	800a45a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	4618      	mov	r0, r3
 800a446:	f7fe ff81 	bl	800934c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	2203      	movs	r2, #3
 800a450:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a452:	f7fe fd8f 	bl	8008f74 <HAL_GetTick>
 800a456:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a458:	e022      	b.n	800a4a0 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a45e:	f043 0210 	orr.w	r2, r3, #16
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a46a:	f043 0201 	orr.w	r2, r3, #1
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800a472:	2301      	movs	r3, #1
 800a474:	e01c      	b.n	800a4b0 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a476:	f7fe fd7d 	bl	8008f74 <HAL_GetTick>
 800a47a:	4602      	mov	r2, r0
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	1ad3      	subs	r3, r2, r3
 800a480:	2b02      	cmp	r3, #2
 800a482:	d90d      	bls.n	800a4a0 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a488:	f043 0210 	orr.w	r2, r3, #16
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a494:	f043 0201 	orr.w	r2, r3, #1
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800a49c:	2301      	movs	r3, #1
 800a49e:	e007      	b.n	800a4b0 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	689b      	ldr	r3, [r3, #8]
 800a4a6:	f003 0301 	and.w	r3, r3, #1
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d1e3      	bne.n	800a476 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a4ae:	2300      	movs	r3, #0
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3710      	adds	r7, #16
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4c4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4ca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d14b      	bne.n	800a56a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f003 0308 	and.w	r3, r3, #8
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d021      	beq.n	800a530 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f7fe fe32 	bl	800915a <LL_ADC_REG_IsTriggerSourceSWStart>
 800a4f6:	4603      	mov	r3, r0
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d032      	beq.n	800a562 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	68db      	ldr	r3, [r3, #12]
 800a502:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a506:	2b00      	cmp	r3, #0
 800a508:	d12b      	bne.n	800a562 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a50e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a51a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d11f      	bne.n	800a562 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a526:	f043 0201 	orr.w	r2, r3, #1
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	65da      	str	r2, [r3, #92]	; 0x5c
 800a52e:	e018      	b.n	800a562 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	68db      	ldr	r3, [r3, #12]
 800a536:	f003 0302 	and.w	r3, r3, #2
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d111      	bne.n	800a562 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a542:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a54e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a552:	2b00      	cmp	r3, #0
 800a554:	d105      	bne.n	800a562 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a55a:	f043 0201 	orr.w	r2, r3, #1
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a562:	68f8      	ldr	r0, [r7, #12]
 800a564:	f7fb ff9c 	bl	80064a0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a568:	e00e      	b.n	800a588 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a56e:	f003 0310 	and.w	r3, r3, #16
 800a572:	2b00      	cmp	r3, #0
 800a574:	d003      	beq.n	800a57e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800a576:	68f8      	ldr	r0, [r7, #12]
 800a578:	f7ff fa7d 	bl	8009a76 <HAL_ADC_ErrorCallback>
}
 800a57c:	e004      	b.n	800a588 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a582:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	4798      	blx	r3
}
 800a588:	bf00      	nop
 800a58a:	3710      	adds	r7, #16
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b084      	sub	sp, #16
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a59c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a59e:	68f8      	ldr	r0, [r7, #12]
 800a5a0:	f7ff fa5f 	bl	8009a62 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a5a4:	bf00      	nop
 800a5a6:	3710      	adds	r7, #16
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}

0800a5ac <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b084      	sub	sp, #16
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5b8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5ca:	f043 0204 	orr.w	r2, r3, #4
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a5d2:	68f8      	ldr	r0, [r7, #12]
 800a5d4:	f7ff fa4f 	bl	8009a76 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a5d8:	bf00      	nop
 800a5da:	3710      	adds	r7, #16
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}

0800a5e0 <LL_ADC_IsEnabled>:
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b083      	sub	sp, #12
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	f003 0301 	and.w	r3, r3, #1
 800a5f0:	2b01      	cmp	r3, #1
 800a5f2:	d101      	bne.n	800a5f8 <LL_ADC_IsEnabled+0x18>
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	e000      	b.n	800a5fa <LL_ADC_IsEnabled+0x1a>
 800a5f8:	2300      	movs	r3, #0
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	370c      	adds	r7, #12
 800a5fe:	46bd      	mov	sp, r7
 800a600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a604:	4770      	bx	lr

0800a606 <LL_ADC_REG_IsConversionOngoing>:
{
 800a606:	b480      	push	{r7}
 800a608:	b083      	sub	sp, #12
 800a60a:	af00      	add	r7, sp, #0
 800a60c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	689b      	ldr	r3, [r3, #8]
 800a612:	f003 0304 	and.w	r3, r3, #4
 800a616:	2b04      	cmp	r3, #4
 800a618:	d101      	bne.n	800a61e <LL_ADC_REG_IsConversionOngoing+0x18>
 800a61a:	2301      	movs	r3, #1
 800a61c:	e000      	b.n	800a620 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a61e:	2300      	movs	r3, #0
}
 800a620:	4618      	mov	r0, r3
 800a622:	370c      	adds	r7, #12
 800a624:	46bd      	mov	sp, r7
 800a626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62a:	4770      	bx	lr

0800a62c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800a62c:	b590      	push	{r4, r7, lr}
 800a62e:	b0a1      	sub	sp, #132	; 0x84
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
 800a634:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a636:	2300      	movs	r3, #0
 800a638:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a642:	2b01      	cmp	r3, #1
 800a644:	d101      	bne.n	800a64a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800a646:	2302      	movs	r3, #2
 800a648:	e0e3      	b.n	800a812 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2201      	movs	r2, #1
 800a64e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a65a:	d102      	bne.n	800a662 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800a65c:	4b6f      	ldr	r3, [pc, #444]	; (800a81c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a65e:	60bb      	str	r3, [r7, #8]
 800a660:	e009      	b.n	800a676 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	4a6e      	ldr	r2, [pc, #440]	; (800a820 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d102      	bne.n	800a672 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 800a66c:	4b6d      	ldr	r3, [pc, #436]	; (800a824 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a66e:	60bb      	str	r3, [r7, #8]
 800a670:	e001      	b.n	800a676 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800a672:	2300      	movs	r3, #0
 800a674:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d10b      	bne.n	800a694 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a680:	f043 0220 	orr.w	r2, r3, #32
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2200      	movs	r2, #0
 800a68c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800a690:	2301      	movs	r3, #1
 800a692:	e0be      	b.n	800a812 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	4618      	mov	r0, r3
 800a698:	f7ff ffb5 	bl	800a606 <LL_ADC_REG_IsConversionOngoing>
 800a69c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f7ff ffaf 	bl	800a606 <LL_ADC_REG_IsConversionOngoing>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	f040 80a0 	bne.w	800a7f0 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800a6b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	f040 809c 	bne.w	800a7f0 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a6c0:	d004      	beq.n	800a6cc <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	4a55      	ldr	r2, [pc, #340]	; (800a81c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a6c8:	4293      	cmp	r3, r2
 800a6ca:	d101      	bne.n	800a6d0 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 800a6cc:	4b56      	ldr	r3, [pc, #344]	; (800a828 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a6ce:	e000      	b.n	800a6d2 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 800a6d0:	4b56      	ldr	r3, [pc, #344]	; (800a82c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a6d2:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d04b      	beq.n	800a774 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a6dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a6de:	689b      	ldr	r3, [r3, #8]
 800a6e0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	6859      	ldr	r1, [r3, #4]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a6ee:	035b      	lsls	r3, r3, #13
 800a6f0:	430b      	orrs	r3, r1
 800a6f2:	431a      	orrs	r2, r3
 800a6f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a6f6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a700:	d004      	beq.n	800a70c <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	4a45      	ldr	r2, [pc, #276]	; (800a81c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a708:	4293      	cmp	r3, r2
 800a70a:	d10f      	bne.n	800a72c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800a70c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800a710:	f7ff ff66 	bl	800a5e0 <LL_ADC_IsEnabled>
 800a714:	4604      	mov	r4, r0
 800a716:	4841      	ldr	r0, [pc, #260]	; (800a81c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a718:	f7ff ff62 	bl	800a5e0 <LL_ADC_IsEnabled>
 800a71c:	4603      	mov	r3, r0
 800a71e:	4323      	orrs	r3, r4
 800a720:	2b00      	cmp	r3, #0
 800a722:	bf0c      	ite	eq
 800a724:	2301      	moveq	r3, #1
 800a726:	2300      	movne	r3, #0
 800a728:	b2db      	uxtb	r3, r3
 800a72a:	e012      	b.n	800a752 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800a72c:	483c      	ldr	r0, [pc, #240]	; (800a820 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800a72e:	f7ff ff57 	bl	800a5e0 <LL_ADC_IsEnabled>
 800a732:	4604      	mov	r4, r0
 800a734:	483b      	ldr	r0, [pc, #236]	; (800a824 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a736:	f7ff ff53 	bl	800a5e0 <LL_ADC_IsEnabled>
 800a73a:	4603      	mov	r3, r0
 800a73c:	431c      	orrs	r4, r3
 800a73e:	483c      	ldr	r0, [pc, #240]	; (800a830 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800a740:	f7ff ff4e 	bl	800a5e0 <LL_ADC_IsEnabled>
 800a744:	4603      	mov	r3, r0
 800a746:	4323      	orrs	r3, r4
 800a748:	2b00      	cmp	r3, #0
 800a74a:	bf0c      	ite	eq
 800a74c:	2301      	moveq	r3, #1
 800a74e:	2300      	movne	r3, #0
 800a750:	b2db      	uxtb	r3, r3
 800a752:	2b00      	cmp	r3, #0
 800a754:	d056      	beq.n	800a804 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a756:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a758:	689b      	ldr	r3, [r3, #8]
 800a75a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800a75e:	f023 030f 	bic.w	r3, r3, #15
 800a762:	683a      	ldr	r2, [r7, #0]
 800a764:	6811      	ldr	r1, [r2, #0]
 800a766:	683a      	ldr	r2, [r7, #0]
 800a768:	6892      	ldr	r2, [r2, #8]
 800a76a:	430a      	orrs	r2, r1
 800a76c:	431a      	orrs	r2, r3
 800a76e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a770:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a772:	e047      	b.n	800a804 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a774:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a776:	689b      	ldr	r3, [r3, #8]
 800a778:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a77c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a77e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a788:	d004      	beq.n	800a794 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	4a23      	ldr	r2, [pc, #140]	; (800a81c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a790:	4293      	cmp	r3, r2
 800a792:	d10f      	bne.n	800a7b4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800a794:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800a798:	f7ff ff22 	bl	800a5e0 <LL_ADC_IsEnabled>
 800a79c:	4604      	mov	r4, r0
 800a79e:	481f      	ldr	r0, [pc, #124]	; (800a81c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a7a0:	f7ff ff1e 	bl	800a5e0 <LL_ADC_IsEnabled>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	4323      	orrs	r3, r4
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	bf0c      	ite	eq
 800a7ac:	2301      	moveq	r3, #1
 800a7ae:	2300      	movne	r3, #0
 800a7b0:	b2db      	uxtb	r3, r3
 800a7b2:	e012      	b.n	800a7da <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 800a7b4:	481a      	ldr	r0, [pc, #104]	; (800a820 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800a7b6:	f7ff ff13 	bl	800a5e0 <LL_ADC_IsEnabled>
 800a7ba:	4604      	mov	r4, r0
 800a7bc:	4819      	ldr	r0, [pc, #100]	; (800a824 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a7be:	f7ff ff0f 	bl	800a5e0 <LL_ADC_IsEnabled>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	431c      	orrs	r4, r3
 800a7c6:	481a      	ldr	r0, [pc, #104]	; (800a830 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800a7c8:	f7ff ff0a 	bl	800a5e0 <LL_ADC_IsEnabled>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	4323      	orrs	r3, r4
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	bf0c      	ite	eq
 800a7d4:	2301      	moveq	r3, #1
 800a7d6:	2300      	movne	r3, #0
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d012      	beq.n	800a804 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a7de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a7e0:	689b      	ldr	r3, [r3, #8]
 800a7e2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800a7e6:	f023 030f 	bic.w	r3, r3, #15
 800a7ea:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a7ec:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a7ee:	e009      	b.n	800a804 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7f4:	f043 0220 	orr.w	r2, r3, #32
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800a802:	e000      	b.n	800a806 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a804:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2200      	movs	r2, #0
 800a80a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800a80e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800a812:	4618      	mov	r0, r3
 800a814:	3784      	adds	r7, #132	; 0x84
 800a816:	46bd      	mov	sp, r7
 800a818:	bd90      	pop	{r4, r7, pc}
 800a81a:	bf00      	nop
 800a81c:	50000100 	.word	0x50000100
 800a820:	50000400 	.word	0x50000400
 800a824:	50000500 	.word	0x50000500
 800a828:	50000300 	.word	0x50000300
 800a82c:	50000700 	.word	0x50000700
 800a830:	50000600 	.word	0x50000600

0800a834 <LL_EXTI_EnableIT_0_31>:
{
 800a834:	b480      	push	{r7}
 800a836:	b083      	sub	sp, #12
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800a83c:	4b05      	ldr	r3, [pc, #20]	; (800a854 <LL_EXTI_EnableIT_0_31+0x20>)
 800a83e:	681a      	ldr	r2, [r3, #0]
 800a840:	4904      	ldr	r1, [pc, #16]	; (800a854 <LL_EXTI_EnableIT_0_31+0x20>)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	4313      	orrs	r3, r2
 800a846:	600b      	str	r3, [r1, #0]
}
 800a848:	bf00      	nop
 800a84a:	370c      	adds	r7, #12
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr
 800a854:	40010400 	.word	0x40010400

0800a858 <LL_EXTI_EnableIT_32_63>:
{
 800a858:	b480      	push	{r7}
 800a85a:	b083      	sub	sp, #12
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800a860:	4b05      	ldr	r3, [pc, #20]	; (800a878 <LL_EXTI_EnableIT_32_63+0x20>)
 800a862:	6a1a      	ldr	r2, [r3, #32]
 800a864:	4904      	ldr	r1, [pc, #16]	; (800a878 <LL_EXTI_EnableIT_32_63+0x20>)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	4313      	orrs	r3, r2
 800a86a:	620b      	str	r3, [r1, #32]
}
 800a86c:	bf00      	nop
 800a86e:	370c      	adds	r7, #12
 800a870:	46bd      	mov	sp, r7
 800a872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a876:	4770      	bx	lr
 800a878:	40010400 	.word	0x40010400

0800a87c <LL_EXTI_DisableIT_0_31>:
{
 800a87c:	b480      	push	{r7}
 800a87e:	b083      	sub	sp, #12
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800a884:	4b06      	ldr	r3, [pc, #24]	; (800a8a0 <LL_EXTI_DisableIT_0_31+0x24>)
 800a886:	681a      	ldr	r2, [r3, #0]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	43db      	mvns	r3, r3
 800a88c:	4904      	ldr	r1, [pc, #16]	; (800a8a0 <LL_EXTI_DisableIT_0_31+0x24>)
 800a88e:	4013      	ands	r3, r2
 800a890:	600b      	str	r3, [r1, #0]
}
 800a892:	bf00      	nop
 800a894:	370c      	adds	r7, #12
 800a896:	46bd      	mov	sp, r7
 800a898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89c:	4770      	bx	lr
 800a89e:	bf00      	nop
 800a8a0:	40010400 	.word	0x40010400

0800a8a4 <LL_EXTI_DisableIT_32_63>:
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b083      	sub	sp, #12
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800a8ac:	4b06      	ldr	r3, [pc, #24]	; (800a8c8 <LL_EXTI_DisableIT_32_63+0x24>)
 800a8ae:	6a1a      	ldr	r2, [r3, #32]
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	43db      	mvns	r3, r3
 800a8b4:	4904      	ldr	r1, [pc, #16]	; (800a8c8 <LL_EXTI_DisableIT_32_63+0x24>)
 800a8b6:	4013      	ands	r3, r2
 800a8b8:	620b      	str	r3, [r1, #32]
}
 800a8ba:	bf00      	nop
 800a8bc:	370c      	adds	r7, #12
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c4:	4770      	bx	lr
 800a8c6:	bf00      	nop
 800a8c8:	40010400 	.word	0x40010400

0800a8cc <LL_EXTI_EnableEvent_0_31>:
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b083      	sub	sp, #12
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800a8d4:	4b05      	ldr	r3, [pc, #20]	; (800a8ec <LL_EXTI_EnableEvent_0_31+0x20>)
 800a8d6:	685a      	ldr	r2, [r3, #4]
 800a8d8:	4904      	ldr	r1, [pc, #16]	; (800a8ec <LL_EXTI_EnableEvent_0_31+0x20>)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	4313      	orrs	r3, r2
 800a8de:	604b      	str	r3, [r1, #4]
}
 800a8e0:	bf00      	nop
 800a8e2:	370c      	adds	r7, #12
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr
 800a8ec:	40010400 	.word	0x40010400

0800a8f0 <LL_EXTI_EnableEvent_32_63>:
{
 800a8f0:	b480      	push	{r7}
 800a8f2:	b083      	sub	sp, #12
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800a8f8:	4b05      	ldr	r3, [pc, #20]	; (800a910 <LL_EXTI_EnableEvent_32_63+0x20>)
 800a8fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a8fc:	4904      	ldr	r1, [pc, #16]	; (800a910 <LL_EXTI_EnableEvent_32_63+0x20>)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	4313      	orrs	r3, r2
 800a902:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a904:	bf00      	nop
 800a906:	370c      	adds	r7, #12
 800a908:	46bd      	mov	sp, r7
 800a90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90e:	4770      	bx	lr
 800a910:	40010400 	.word	0x40010400

0800a914 <LL_EXTI_DisableEvent_0_31>:
{
 800a914:	b480      	push	{r7}
 800a916:	b083      	sub	sp, #12
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800a91c:	4b06      	ldr	r3, [pc, #24]	; (800a938 <LL_EXTI_DisableEvent_0_31+0x24>)
 800a91e:	685a      	ldr	r2, [r3, #4]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	43db      	mvns	r3, r3
 800a924:	4904      	ldr	r1, [pc, #16]	; (800a938 <LL_EXTI_DisableEvent_0_31+0x24>)
 800a926:	4013      	ands	r3, r2
 800a928:	604b      	str	r3, [r1, #4]
}
 800a92a:	bf00      	nop
 800a92c:	370c      	adds	r7, #12
 800a92e:	46bd      	mov	sp, r7
 800a930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a934:	4770      	bx	lr
 800a936:	bf00      	nop
 800a938:	40010400 	.word	0x40010400

0800a93c <LL_EXTI_DisableEvent_32_63>:
{
 800a93c:	b480      	push	{r7}
 800a93e:	b083      	sub	sp, #12
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800a944:	4b06      	ldr	r3, [pc, #24]	; (800a960 <LL_EXTI_DisableEvent_32_63+0x24>)
 800a946:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	43db      	mvns	r3, r3
 800a94c:	4904      	ldr	r1, [pc, #16]	; (800a960 <LL_EXTI_DisableEvent_32_63+0x24>)
 800a94e:	4013      	ands	r3, r2
 800a950:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a952:	bf00      	nop
 800a954:	370c      	adds	r7, #12
 800a956:	46bd      	mov	sp, r7
 800a958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95c:	4770      	bx	lr
 800a95e:	bf00      	nop
 800a960:	40010400 	.word	0x40010400

0800a964 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800a964:	b480      	push	{r7}
 800a966:	b083      	sub	sp, #12
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800a96c:	4b05      	ldr	r3, [pc, #20]	; (800a984 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a96e:	689a      	ldr	r2, [r3, #8]
 800a970:	4904      	ldr	r1, [pc, #16]	; (800a984 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	4313      	orrs	r3, r2
 800a976:	608b      	str	r3, [r1, #8]
}
 800a978:	bf00      	nop
 800a97a:	370c      	adds	r7, #12
 800a97c:	46bd      	mov	sp, r7
 800a97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a982:	4770      	bx	lr
 800a984:	40010400 	.word	0x40010400

0800a988 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800a988:	b480      	push	{r7}
 800a98a:	b083      	sub	sp, #12
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800a990:	4b05      	ldr	r3, [pc, #20]	; (800a9a8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a992:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a994:	4904      	ldr	r1, [pc, #16]	; (800a9a8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	4313      	orrs	r3, r2
 800a99a:	628b      	str	r3, [r1, #40]	; 0x28
}
 800a99c:	bf00      	nop
 800a99e:	370c      	adds	r7, #12
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr
 800a9a8:	40010400 	.word	0x40010400

0800a9ac <LL_EXTI_DisableRisingTrig_0_31>:
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b083      	sub	sp, #12
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800a9b4:	4b06      	ldr	r3, [pc, #24]	; (800a9d0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800a9b6:	689a      	ldr	r2, [r3, #8]
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	43db      	mvns	r3, r3
 800a9bc:	4904      	ldr	r1, [pc, #16]	; (800a9d0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800a9be:	4013      	ands	r3, r2
 800a9c0:	608b      	str	r3, [r1, #8]
}
 800a9c2:	bf00      	nop
 800a9c4:	370c      	adds	r7, #12
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9cc:	4770      	bx	lr
 800a9ce:	bf00      	nop
 800a9d0:	40010400 	.word	0x40010400

0800a9d4 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b083      	sub	sp, #12
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800a9dc:	4b06      	ldr	r3, [pc, #24]	; (800a9f8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800a9de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	43db      	mvns	r3, r3
 800a9e4:	4904      	ldr	r1, [pc, #16]	; (800a9f8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800a9e6:	4013      	ands	r3, r2
 800a9e8:	628b      	str	r3, [r1, #40]	; 0x28
}
 800a9ea:	bf00      	nop
 800a9ec:	370c      	adds	r7, #12
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f4:	4770      	bx	lr
 800a9f6:	bf00      	nop
 800a9f8:	40010400 	.word	0x40010400

0800a9fc <LL_EXTI_EnableFallingTrig_0_31>:
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	b083      	sub	sp, #12
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800aa04:	4b05      	ldr	r3, [pc, #20]	; (800aa1c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800aa06:	68da      	ldr	r2, [r3, #12]
 800aa08:	4904      	ldr	r1, [pc, #16]	; (800aa1c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	60cb      	str	r3, [r1, #12]
}
 800aa10:	bf00      	nop
 800aa12:	370c      	adds	r7, #12
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr
 800aa1c:	40010400 	.word	0x40010400

0800aa20 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800aa20:	b480      	push	{r7}
 800aa22:	b083      	sub	sp, #12
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800aa28:	4b05      	ldr	r3, [pc, #20]	; (800aa40 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800aa2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa2c:	4904      	ldr	r1, [pc, #16]	; (800aa40 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	4313      	orrs	r3, r2
 800aa32:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800aa34:	bf00      	nop
 800aa36:	370c      	adds	r7, #12
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3e:	4770      	bx	lr
 800aa40:	40010400 	.word	0x40010400

0800aa44 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800aa44:	b480      	push	{r7}
 800aa46:	b083      	sub	sp, #12
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800aa4c:	4b06      	ldr	r3, [pc, #24]	; (800aa68 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800aa4e:	68da      	ldr	r2, [r3, #12]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	43db      	mvns	r3, r3
 800aa54:	4904      	ldr	r1, [pc, #16]	; (800aa68 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800aa56:	4013      	ands	r3, r2
 800aa58:	60cb      	str	r3, [r1, #12]
}
 800aa5a:	bf00      	nop
 800aa5c:	370c      	adds	r7, #12
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa64:	4770      	bx	lr
 800aa66:	bf00      	nop
 800aa68:	40010400 	.word	0x40010400

0800aa6c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b083      	sub	sp, #12
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800aa74:	4b06      	ldr	r3, [pc, #24]	; (800aa90 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800aa76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	43db      	mvns	r3, r3
 800aa7c:	4904      	ldr	r1, [pc, #16]	; (800aa90 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800aa7e:	4013      	ands	r3, r2
 800aa80:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800aa82:	bf00      	nop
 800aa84:	370c      	adds	r7, #12
 800aa86:	46bd      	mov	sp, r7
 800aa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8c:	4770      	bx	lr
 800aa8e:	bf00      	nop
 800aa90:	40010400 	.word	0x40010400

0800aa94 <LL_EXTI_IsActiveFlag_0_31>:
{
 800aa94:	b480      	push	{r7}
 800aa96:	b083      	sub	sp, #12
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800aa9c:	4b07      	ldr	r3, [pc, #28]	; (800aabc <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800aa9e:	695a      	ldr	r2, [r3, #20]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	4013      	ands	r3, r2
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	d101      	bne.n	800aaae <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800aaaa:	2301      	movs	r3, #1
 800aaac:	e000      	b.n	800aab0 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800aaae:	2300      	movs	r3, #0
}
 800aab0:	4618      	mov	r0, r3
 800aab2:	370c      	adds	r7, #12
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr
 800aabc:	40010400 	.word	0x40010400

0800aac0 <LL_EXTI_IsActiveFlag_32_63>:
{
 800aac0:	b480      	push	{r7}
 800aac2:	b083      	sub	sp, #12
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800aac8:	4b07      	ldr	r3, [pc, #28]	; (800aae8 <LL_EXTI_IsActiveFlag_32_63+0x28>)
 800aaca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	4013      	ands	r3, r2
 800aad0:	687a      	ldr	r2, [r7, #4]
 800aad2:	429a      	cmp	r2, r3
 800aad4:	d101      	bne.n	800aada <LL_EXTI_IsActiveFlag_32_63+0x1a>
 800aad6:	2301      	movs	r3, #1
 800aad8:	e000      	b.n	800aadc <LL_EXTI_IsActiveFlag_32_63+0x1c>
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	370c      	adds	r7, #12
 800aae0:	46bd      	mov	sp, r7
 800aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae6:	4770      	bx	lr
 800aae8:	40010400 	.word	0x40010400

0800aaec <LL_EXTI_ClearFlag_0_31>:
{
 800aaec:	b480      	push	{r7}
 800aaee:	b083      	sub	sp, #12
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800aaf4:	4a04      	ldr	r2, [pc, #16]	; (800ab08 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6153      	str	r3, [r2, #20]
}
 800aafa:	bf00      	nop
 800aafc:	370c      	adds	r7, #12
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr
 800ab06:	bf00      	nop
 800ab08:	40010400 	.word	0x40010400

0800ab0c <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b083      	sub	sp, #12
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 800ab14:	4a04      	ldr	r2, [pc, #16]	; (800ab28 <LL_EXTI_ClearFlag_32_63+0x1c>)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6353      	str	r3, [r2, #52]	; 0x34
}
 800ab1a:	bf00      	nop
 800ab1c:	370c      	adds	r7, #12
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab24:	4770      	bx	lr
 800ab26:	bf00      	nop
 800ab28:	40010400 	.word	0x40010400

0800ab2c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b088      	sub	sp, #32
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800ab34:	2300      	movs	r3, #0
 800ab36:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d102      	bne.n	800ab48 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800ab42:	2301      	movs	r3, #1
 800ab44:	77fb      	strb	r3, [r7, #31]
 800ab46:	e180      	b.n	800ae4a <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ab52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ab56:	d102      	bne.n	800ab5e <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	77fb      	strb	r3, [r7, #31]
 800ab5c:	e175      	b.n	800ae4a <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	7f5b      	ldrb	r3, [r3, #29]
 800ab62:	b2db      	uxtb	r3, r3
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d108      	bne.n	800ab7a <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2200      	movs	r2, #0
 800ab72:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	f7fc fd01 	bl	800757c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ab84:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	685b      	ldr	r3, [r3, #4]
 800ab8e:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	695b      	ldr	r3, [r3, #20]
 800ab94:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	68db      	ldr	r3, [r3, #12]
 800ab9a:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 800aba0:	4313      	orrs	r3, r2
 800aba2:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	4b98      	ldr	r3, [pc, #608]	; (800ae0c <HAL_COMP_Init+0x2e0>)
 800abac:	4013      	ands	r3, r2
 800abae:	687a      	ldr	r2, [r7, #4]
 800abb0:	6812      	ldr	r2, [r2, #0]
 800abb2:	6979      	ldr	r1, [r7, #20]
 800abb4:	430b      	orrs	r3, r1
 800abb6:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d015      	beq.n	800abf2 <HAL_COMP_Init+0xc6>
 800abc6:	69bb      	ldr	r3, [r7, #24]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d112      	bne.n	800abf2 <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800abcc:	4b90      	ldr	r3, [pc, #576]	; (800ae10 <HAL_COMP_Init+0x2e4>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	099b      	lsrs	r3, r3, #6
 800abd2:	4a90      	ldr	r2, [pc, #576]	; (800ae14 <HAL_COMP_Init+0x2e8>)
 800abd4:	fba2 2303 	umull	r2, r3, r2, r3
 800abd8:	099a      	lsrs	r2, r3, #6
 800abda:	4613      	mov	r3, r2
 800abdc:	009b      	lsls	r3, r3, #2
 800abde:	4413      	add	r3, r2
 800abe0:	009b      	lsls	r3, r3, #2
 800abe2:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800abe4:	e002      	b.n	800abec <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	3b01      	subs	r3, #1
 800abea:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d1f9      	bne.n	800abe6 <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	4a88      	ldr	r2, [pc, #544]	; (800ae18 <HAL_COMP_Init+0x2ec>)
 800abf8:	4293      	cmp	r3, r2
 800abfa:	d028      	beq.n	800ac4e <HAL_COMP_Init+0x122>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	4a86      	ldr	r2, [pc, #536]	; (800ae1c <HAL_COMP_Init+0x2f0>)
 800ac02:	4293      	cmp	r3, r2
 800ac04:	d020      	beq.n	800ac48 <HAL_COMP_Init+0x11c>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	4a85      	ldr	r2, [pc, #532]	; (800ae20 <HAL_COMP_Init+0x2f4>)
 800ac0c:	4293      	cmp	r3, r2
 800ac0e:	d018      	beq.n	800ac42 <HAL_COMP_Init+0x116>
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	4a83      	ldr	r2, [pc, #524]	; (800ae24 <HAL_COMP_Init+0x2f8>)
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d010      	beq.n	800ac3c <HAL_COMP_Init+0x110>
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	4a82      	ldr	r2, [pc, #520]	; (800ae28 <HAL_COMP_Init+0x2fc>)
 800ac20:	4293      	cmp	r3, r2
 800ac22:	d008      	beq.n	800ac36 <HAL_COMP_Init+0x10a>
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	4a80      	ldr	r2, [pc, #512]	; (800ae2c <HAL_COMP_Init+0x300>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d101      	bne.n	800ac32 <HAL_COMP_Init+0x106>
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e00f      	b.n	800ac52 <HAL_COMP_Init+0x126>
 800ac32:	2302      	movs	r3, #2
 800ac34:	e00d      	b.n	800ac52 <HAL_COMP_Init+0x126>
 800ac36:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ac3a:	e00a      	b.n	800ac52 <HAL_COMP_Init+0x126>
 800ac3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ac40:	e007      	b.n	800ac52 <HAL_COMP_Init+0x126>
 800ac42:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800ac46:	e004      	b.n	800ac52 <HAL_COMP_Init+0x126>
 800ac48:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ac4c:	e001      	b.n	800ac52 <HAL_COMP_Init+0x126>
 800ac4e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800ac52:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	699b      	ldr	r3, [r3, #24]
 800ac58:	f003 0303 	and.w	r3, r3, #3
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	f000 80b6 	beq.w	800adce <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	699b      	ldr	r3, [r3, #24]
 800ac66:	f003 0310 	and.w	r3, r3, #16
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d011      	beq.n	800ac92 <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	4a6e      	ldr	r2, [pc, #440]	; (800ae2c <HAL_COMP_Init+0x300>)
 800ac74:	4293      	cmp	r3, r2
 800ac76:	d004      	beq.n	800ac82 <HAL_COMP_Init+0x156>
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	4a6c      	ldr	r2, [pc, #432]	; (800ae30 <HAL_COMP_Init+0x304>)
 800ac7e:	4293      	cmp	r3, r2
 800ac80:	d103      	bne.n	800ac8a <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 800ac82:	6938      	ldr	r0, [r7, #16]
 800ac84:	f7ff fe80 	bl	800a988 <LL_EXTI_EnableRisingTrig_32_63>
 800ac88:	e014      	b.n	800acb4 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800ac8a:	6938      	ldr	r0, [r7, #16]
 800ac8c:	f7ff fe6a 	bl	800a964 <LL_EXTI_EnableRisingTrig_0_31>
 800ac90:	e010      	b.n	800acb4 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	4a65      	ldr	r2, [pc, #404]	; (800ae2c <HAL_COMP_Init+0x300>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d004      	beq.n	800aca6 <HAL_COMP_Init+0x17a>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	4a63      	ldr	r2, [pc, #396]	; (800ae30 <HAL_COMP_Init+0x304>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d103      	bne.n	800acae <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 800aca6:	6938      	ldr	r0, [r7, #16]
 800aca8:	f7ff fe94 	bl	800a9d4 <LL_EXTI_DisableRisingTrig_32_63>
 800acac:	e002      	b.n	800acb4 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800acae:	6938      	ldr	r0, [r7, #16]
 800acb0:	f7ff fe7c 	bl	800a9ac <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	699b      	ldr	r3, [r3, #24]
 800acb8:	f003 0320 	and.w	r3, r3, #32
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d011      	beq.n	800ace4 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4a59      	ldr	r2, [pc, #356]	; (800ae2c <HAL_COMP_Init+0x300>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d004      	beq.n	800acd4 <HAL_COMP_Init+0x1a8>
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	4a58      	ldr	r2, [pc, #352]	; (800ae30 <HAL_COMP_Init+0x304>)
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d103      	bne.n	800acdc <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800acd4:	6938      	ldr	r0, [r7, #16]
 800acd6:	f7ff fea3 	bl	800aa20 <LL_EXTI_EnableFallingTrig_32_63>
 800acda:	e014      	b.n	800ad06 <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800acdc:	6938      	ldr	r0, [r7, #16]
 800acde:	f7ff fe8d 	bl	800a9fc <LL_EXTI_EnableFallingTrig_0_31>
 800ace2:	e010      	b.n	800ad06 <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	4a50      	ldr	r2, [pc, #320]	; (800ae2c <HAL_COMP_Init+0x300>)
 800acea:	4293      	cmp	r3, r2
 800acec:	d004      	beq.n	800acf8 <HAL_COMP_Init+0x1cc>
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	4a4f      	ldr	r2, [pc, #316]	; (800ae30 <HAL_COMP_Init+0x304>)
 800acf4:	4293      	cmp	r3, r2
 800acf6:	d103      	bne.n	800ad00 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 800acf8:	6938      	ldr	r0, [r7, #16]
 800acfa:	f7ff feb7 	bl	800aa6c <LL_EXTI_DisableFallingTrig_32_63>
 800acfe:	e002      	b.n	800ad06 <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800ad00:	6938      	ldr	r0, [r7, #16]
 800ad02:	f7ff fe9f 	bl	800aa44 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	4a48      	ldr	r2, [pc, #288]	; (800ae2c <HAL_COMP_Init+0x300>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d004      	beq.n	800ad1a <HAL_COMP_Init+0x1ee>
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	4a46      	ldr	r2, [pc, #280]	; (800ae30 <HAL_COMP_Init+0x304>)
 800ad16:	4293      	cmp	r3, r2
 800ad18:	d103      	bne.n	800ad22 <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800ad1a:	6938      	ldr	r0, [r7, #16]
 800ad1c:	f7ff fef6 	bl	800ab0c <LL_EXTI_ClearFlag_32_63>
 800ad20:	e002      	b.n	800ad28 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800ad22:	6938      	ldr	r0, [r7, #16]
 800ad24:	f7ff fee2 	bl	800aaec <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	699b      	ldr	r3, [r3, #24]
 800ad2c:	f003 0302 	and.w	r3, r3, #2
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d011      	beq.n	800ad58 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	4a3c      	ldr	r2, [pc, #240]	; (800ae2c <HAL_COMP_Init+0x300>)
 800ad3a:	4293      	cmp	r3, r2
 800ad3c:	d004      	beq.n	800ad48 <HAL_COMP_Init+0x21c>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	4a3b      	ldr	r2, [pc, #236]	; (800ae30 <HAL_COMP_Init+0x304>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d103      	bne.n	800ad50 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 800ad48:	6938      	ldr	r0, [r7, #16]
 800ad4a:	f7ff fdd1 	bl	800a8f0 <LL_EXTI_EnableEvent_32_63>
 800ad4e:	e014      	b.n	800ad7a <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 800ad50:	6938      	ldr	r0, [r7, #16]
 800ad52:	f7ff fdbb 	bl	800a8cc <LL_EXTI_EnableEvent_0_31>
 800ad56:	e010      	b.n	800ad7a <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	4a33      	ldr	r2, [pc, #204]	; (800ae2c <HAL_COMP_Init+0x300>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d004      	beq.n	800ad6c <HAL_COMP_Init+0x240>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	4a32      	ldr	r2, [pc, #200]	; (800ae30 <HAL_COMP_Init+0x304>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d103      	bne.n	800ad74 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 800ad6c:	6938      	ldr	r0, [r7, #16]
 800ad6e:	f7ff fde5 	bl	800a93c <LL_EXTI_DisableEvent_32_63>
 800ad72:	e002      	b.n	800ad7a <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 800ad74:	6938      	ldr	r0, [r7, #16]
 800ad76:	f7ff fdcd 	bl	800a914 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	699b      	ldr	r3, [r3, #24]
 800ad7e:	f003 0301 	and.w	r3, r3, #1
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d011      	beq.n	800adaa <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	4a28      	ldr	r2, [pc, #160]	; (800ae2c <HAL_COMP_Init+0x300>)
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d004      	beq.n	800ad9a <HAL_COMP_Init+0x26e>
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	4a26      	ldr	r2, [pc, #152]	; (800ae30 <HAL_COMP_Init+0x304>)
 800ad96:	4293      	cmp	r3, r2
 800ad98:	d103      	bne.n	800ada2 <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800ad9a:	6938      	ldr	r0, [r7, #16]
 800ad9c:	f7ff fd5c 	bl	800a858 <LL_EXTI_EnableIT_32_63>
 800ada0:	e04b      	b.n	800ae3a <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800ada2:	6938      	ldr	r0, [r7, #16]
 800ada4:	f7ff fd46 	bl	800a834 <LL_EXTI_EnableIT_0_31>
 800ada8:	e047      	b.n	800ae3a <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	4a1f      	ldr	r2, [pc, #124]	; (800ae2c <HAL_COMP_Init+0x300>)
 800adb0:	4293      	cmp	r3, r2
 800adb2:	d004      	beq.n	800adbe <HAL_COMP_Init+0x292>
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	4a1d      	ldr	r2, [pc, #116]	; (800ae30 <HAL_COMP_Init+0x304>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d103      	bne.n	800adc6 <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 800adbe:	6938      	ldr	r0, [r7, #16]
 800adc0:	f7ff fd70 	bl	800a8a4 <LL_EXTI_DisableIT_32_63>
 800adc4:	e039      	b.n	800ae3a <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800adc6:	6938      	ldr	r0, [r7, #16]
 800adc8:	f7ff fd58 	bl	800a87c <LL_EXTI_DisableIT_0_31>
 800adcc:	e035      	b.n	800ae3a <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	4a16      	ldr	r2, [pc, #88]	; (800ae2c <HAL_COMP_Init+0x300>)
 800add4:	4293      	cmp	r3, r2
 800add6:	d004      	beq.n	800ade2 <HAL_COMP_Init+0x2b6>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	4a14      	ldr	r2, [pc, #80]	; (800ae30 <HAL_COMP_Init+0x304>)
 800adde:	4293      	cmp	r3, r2
 800ade0:	d103      	bne.n	800adea <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 800ade2:	6938      	ldr	r0, [r7, #16]
 800ade4:	f7ff fdaa 	bl	800a93c <LL_EXTI_DisableEvent_32_63>
 800ade8:	e002      	b.n	800adf0 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800adea:	6938      	ldr	r0, [r7, #16]
 800adec:	f7ff fd92 	bl	800a914 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	4a0d      	ldr	r2, [pc, #52]	; (800ae2c <HAL_COMP_Init+0x300>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d004      	beq.n	800ae04 <HAL_COMP_Init+0x2d8>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	4a0c      	ldr	r2, [pc, #48]	; (800ae30 <HAL_COMP_Init+0x304>)
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d117      	bne.n	800ae34 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 800ae04:	6938      	ldr	r0, [r7, #16]
 800ae06:	f7ff fd4d 	bl	800a8a4 <LL_EXTI_DisableIT_32_63>
 800ae0a:	e016      	b.n	800ae3a <HAL_COMP_Init+0x30e>
 800ae0c:	ff007e0f 	.word	0xff007e0f
 800ae10:	20000eb0 	.word	0x20000eb0
 800ae14:	053e2d63 	.word	0x053e2d63
 800ae18:	40010200 	.word	0x40010200
 800ae1c:	40010204 	.word	0x40010204
 800ae20:	40010208 	.word	0x40010208
 800ae24:	4001020c 	.word	0x4001020c
 800ae28:	40010210 	.word	0x40010210
 800ae2c:	40010214 	.word	0x40010214
 800ae30:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800ae34:	6938      	ldr	r0, [r7, #16]
 800ae36:	f7ff fd21 	bl	800a87c <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	7f5b      	ldrb	r3, [r3, #29]
 800ae3e:	b2db      	uxtb	r3, r3
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d102      	bne.n	800ae4a <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2201      	movs	r2, #1
 800ae48:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 800ae4a:	7ffb      	ldrb	r3, [r7, #31]
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3720      	adds	r7, #32
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}

0800ae54 <HAL_COMP_Stop>:
  * @brief  Stop the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp)
{
 800ae54:	b480      	push	{r7}
 800ae56:	b085      	sub	sp, #20
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d102      	bne.n	800ae6c <HAL_COMP_Stop+0x18>
  {
    status = HAL_ERROR;
 800ae66:	2301      	movs	r3, #1
 800ae68:	73fb      	strb	r3, [r7, #15]
 800ae6a:	e01d      	b.n	800aea8 <HAL_COMP_Stop+0x54>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae7a:	d102      	bne.n	800ae82 <HAL_COMP_Stop+0x2e>
  {
    status = HAL_ERROR;
 800ae7c:	2301      	movs	r3, #1
 800ae7e:	73fb      	strb	r3, [r7, #15]
 800ae80:	e012      	b.n	800aea8 <HAL_COMP_Stop+0x54>
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    /* Check compliant states: HAL_COMP_STATE_READY or HAL_COMP_STATE_BUSY    */
    /* (all states except HAL_COMP_STATE_RESET and except locked status.      */
    if(hcomp->State != HAL_COMP_STATE_RESET)
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	7f5b      	ldrb	r3, [r3, #29]
 800ae86:	b2db      	uxtb	r3, r3
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d00b      	beq.n	800aea4 <HAL_COMP_Stop+0x50>
    {
      /* Disable the selected comparator */
      CLEAR_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f022 0201 	bic.w	r2, r2, #1
 800ae9a:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_READY;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2201      	movs	r2, #1
 800aea0:	775a      	strb	r2, [r3, #29]
 800aea2:	e001      	b.n	800aea8 <HAL_COMP_Stop+0x54>
    }
    else
    {
      status = HAL_ERROR;
 800aea4:	2301      	movs	r3, #1
 800aea6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800aea8:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3714      	adds	r7, #20
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb4:	4770      	bx	lr
	...

0800aeb8 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b084      	sub	sp, #16
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4a2f      	ldr	r2, [pc, #188]	; (800af84 <HAL_COMP_IRQHandler+0xcc>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d028      	beq.n	800af1c <HAL_COMP_IRQHandler+0x64>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a2e      	ldr	r2, [pc, #184]	; (800af88 <HAL_COMP_IRQHandler+0xd0>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d020      	beq.n	800af16 <HAL_COMP_IRQHandler+0x5e>
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a2c      	ldr	r2, [pc, #176]	; (800af8c <HAL_COMP_IRQHandler+0xd4>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d018      	beq.n	800af10 <HAL_COMP_IRQHandler+0x58>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4a2b      	ldr	r2, [pc, #172]	; (800af90 <HAL_COMP_IRQHandler+0xd8>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d010      	beq.n	800af0a <HAL_COMP_IRQHandler+0x52>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a29      	ldr	r2, [pc, #164]	; (800af94 <HAL_COMP_IRQHandler+0xdc>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d008      	beq.n	800af04 <HAL_COMP_IRQHandler+0x4c>
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	4a28      	ldr	r2, [pc, #160]	; (800af98 <HAL_COMP_IRQHandler+0xe0>)
 800aef8:	4293      	cmp	r3, r2
 800aefa:	d101      	bne.n	800af00 <HAL_COMP_IRQHandler+0x48>
 800aefc:	2301      	movs	r3, #1
 800aefe:	e00f      	b.n	800af20 <HAL_COMP_IRQHandler+0x68>
 800af00:	2302      	movs	r3, #2
 800af02:	e00d      	b.n	800af20 <HAL_COMP_IRQHandler+0x68>
 800af04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800af08:	e00a      	b.n	800af20 <HAL_COMP_IRQHandler+0x68>
 800af0a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800af0e:	e007      	b.n	800af20 <HAL_COMP_IRQHandler+0x68>
 800af10:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800af14:	e004      	b.n	800af20 <HAL_COMP_IRQHandler+0x68>
 800af16:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800af1a:	e001      	b.n	800af20 <HAL_COMP_IRQHandler+0x68>
 800af1c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800af20:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 800af22:	2300      	movs	r3, #0
 800af24:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
  if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	4a1b      	ldr	r2, [pc, #108]	; (800af98 <HAL_COMP_IRQHandler+0xe0>)
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d004      	beq.n	800af3a <HAL_COMP_IRQHandler+0x82>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	4a19      	ldr	r2, [pc, #100]	; (800af9c <HAL_COMP_IRQHandler+0xe4>)
 800af36:	4293      	cmp	r3, r2
 800af38:	d108      	bne.n	800af4c <HAL_COMP_IRQHandler+0x94>
  {
    if(LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 800af3a:	68b8      	ldr	r0, [r7, #8]
 800af3c:	f7ff fdc0 	bl	800aac0 <LL_EXTI_IsActiveFlag_32_63>
 800af40:	4603      	mov	r3, r0
 800af42:	2b00      	cmp	r3, #0
 800af44:	d00a      	beq.n	800af5c <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 2UL;
 800af46:	2302      	movs	r3, #2
 800af48:	60fb      	str	r3, [r7, #12]
    if(LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 800af4a:	e007      	b.n	800af5c <HAL_COMP_IRQHandler+0xa4>
    }
  }
  else
  {
    if(LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 800af4c:	68b8      	ldr	r0, [r7, #8]
 800af4e:	f7ff fda1 	bl	800aa94 <LL_EXTI_IsActiveFlag_0_31>
 800af52:	4603      	mov	r3, r0
 800af54:	2b00      	cmp	r3, #0
 800af56:	d001      	beq.n	800af5c <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 1UL;
 800af58:	2301      	movs	r3, #1
 800af5a:	60fb      	str	r3, [r7, #12]
  {
    tmp_comp_exti_flag_set = 1UL;
  }
#endif

  if(tmp_comp_exti_flag_set != 0UL)
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d00c      	beq.n	800af7c <HAL_COMP_IRQHandler+0xc4>
  {
      /* Clear COMP EXTI line pending bit */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if(tmp_comp_exti_flag_set == 2UL)
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2b02      	cmp	r3, #2
 800af66:	d103      	bne.n	800af70 <HAL_COMP_IRQHandler+0xb8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800af68:	68b8      	ldr	r0, [r7, #8]
 800af6a:	f7ff fdcf 	bl	800ab0c <LL_EXTI_ClearFlag_32_63>
 800af6e:	e002      	b.n	800af76 <HAL_COMP_IRQHandler+0xbe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800af70:	68b8      	ldr	r0, [r7, #8]
 800af72:	f7ff fdbb 	bl	800aaec <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f7fb fa76 	bl	8006468 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 800af7c:	bf00      	nop
 800af7e:	3710      	adds	r7, #16
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}
 800af84:	40010200 	.word	0x40010200
 800af88:	40010204 	.word	0x40010204
 800af8c:	40010208 	.word	0x40010208
 800af90:	4001020c 	.word	0x4001020c
 800af94:	40010210 	.word	0x40010210
 800af98:	40010214 	.word	0x40010214
 800af9c:	40010218 	.word	0x40010218

0800afa0 <HAL_COMP_GetOutputLevel>:
  *         @arg COMP_OUTPUT_LEVEL_LOW
  *         @arg COMP_OUTPUT_LEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp)
{
 800afa0:	b480      	push	{r7}
 800afa2:	b083      	sub	sp, #12
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	0f9b      	lsrs	r3, r3, #30
 800afb0:	f003 0301 	and.w	r3, r3, #1
                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	370c      	adds	r7, #12
 800afb8:	46bd      	mov	sp, r7
 800afba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbe:	4770      	bx	lr

0800afc0 <__NVIC_SetPriorityGrouping>:
{
 800afc0:	b480      	push	{r7}
 800afc2:	b085      	sub	sp, #20
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f003 0307 	and.w	r3, r3, #7
 800afce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800afd0:	4b0c      	ldr	r3, [pc, #48]	; (800b004 <__NVIC_SetPriorityGrouping+0x44>)
 800afd2:	68db      	ldr	r3, [r3, #12]
 800afd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800afd6:	68ba      	ldr	r2, [r7, #8]
 800afd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800afdc:	4013      	ands	r3, r2
 800afde:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800afe8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800afec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aff0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800aff2:	4a04      	ldr	r2, [pc, #16]	; (800b004 <__NVIC_SetPriorityGrouping+0x44>)
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	60d3      	str	r3, [r2, #12]
}
 800aff8:	bf00      	nop
 800affa:	3714      	adds	r7, #20
 800affc:	46bd      	mov	sp, r7
 800affe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b002:	4770      	bx	lr
 800b004:	e000ed00 	.word	0xe000ed00

0800b008 <__NVIC_GetPriorityGrouping>:
{
 800b008:	b480      	push	{r7}
 800b00a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b00c:	4b04      	ldr	r3, [pc, #16]	; (800b020 <__NVIC_GetPriorityGrouping+0x18>)
 800b00e:	68db      	ldr	r3, [r3, #12]
 800b010:	0a1b      	lsrs	r3, r3, #8
 800b012:	f003 0307 	and.w	r3, r3, #7
}
 800b016:	4618      	mov	r0, r3
 800b018:	46bd      	mov	sp, r7
 800b01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01e:	4770      	bx	lr
 800b020:	e000ed00 	.word	0xe000ed00

0800b024 <__NVIC_EnableIRQ>:
{
 800b024:	b480      	push	{r7}
 800b026:	b083      	sub	sp, #12
 800b028:	af00      	add	r7, sp, #0
 800b02a:	4603      	mov	r3, r0
 800b02c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b02e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b032:	2b00      	cmp	r3, #0
 800b034:	db0b      	blt.n	800b04e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b036:	79fb      	ldrb	r3, [r7, #7]
 800b038:	f003 021f 	and.w	r2, r3, #31
 800b03c:	4907      	ldr	r1, [pc, #28]	; (800b05c <__NVIC_EnableIRQ+0x38>)
 800b03e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b042:	095b      	lsrs	r3, r3, #5
 800b044:	2001      	movs	r0, #1
 800b046:	fa00 f202 	lsl.w	r2, r0, r2
 800b04a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b04e:	bf00      	nop
 800b050:	370c      	adds	r7, #12
 800b052:	46bd      	mov	sp, r7
 800b054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b058:	4770      	bx	lr
 800b05a:	bf00      	nop
 800b05c:	e000e100 	.word	0xe000e100

0800b060 <__NVIC_DisableIRQ>:
{
 800b060:	b480      	push	{r7}
 800b062:	b083      	sub	sp, #12
 800b064:	af00      	add	r7, sp, #0
 800b066:	4603      	mov	r3, r0
 800b068:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b06a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	db10      	blt.n	800b094 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b072:	79fb      	ldrb	r3, [r7, #7]
 800b074:	f003 021f 	and.w	r2, r3, #31
 800b078:	4909      	ldr	r1, [pc, #36]	; (800b0a0 <__NVIC_DisableIRQ+0x40>)
 800b07a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b07e:	095b      	lsrs	r3, r3, #5
 800b080:	2001      	movs	r0, #1
 800b082:	fa00 f202 	lsl.w	r2, r0, r2
 800b086:	3320      	adds	r3, #32
 800b088:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800b08c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800b090:	f3bf 8f6f 	isb	sy
}
 800b094:	bf00      	nop
 800b096:	370c      	adds	r7, #12
 800b098:	46bd      	mov	sp, r7
 800b09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09e:	4770      	bx	lr
 800b0a0:	e000e100 	.word	0xe000e100

0800b0a4 <__NVIC_SetPriority>:
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b083      	sub	sp, #12
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	6039      	str	r1, [r7, #0]
 800b0ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b0b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	db0a      	blt.n	800b0ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	b2da      	uxtb	r2, r3
 800b0bc:	490c      	ldr	r1, [pc, #48]	; (800b0f0 <__NVIC_SetPriority+0x4c>)
 800b0be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0c2:	0112      	lsls	r2, r2, #4
 800b0c4:	b2d2      	uxtb	r2, r2
 800b0c6:	440b      	add	r3, r1
 800b0c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b0cc:	e00a      	b.n	800b0e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	b2da      	uxtb	r2, r3
 800b0d2:	4908      	ldr	r1, [pc, #32]	; (800b0f4 <__NVIC_SetPriority+0x50>)
 800b0d4:	79fb      	ldrb	r3, [r7, #7]
 800b0d6:	f003 030f 	and.w	r3, r3, #15
 800b0da:	3b04      	subs	r3, #4
 800b0dc:	0112      	lsls	r2, r2, #4
 800b0de:	b2d2      	uxtb	r2, r2
 800b0e0:	440b      	add	r3, r1
 800b0e2:	761a      	strb	r2, [r3, #24]
}
 800b0e4:	bf00      	nop
 800b0e6:	370c      	adds	r7, #12
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ee:	4770      	bx	lr
 800b0f0:	e000e100 	.word	0xe000e100
 800b0f4:	e000ed00 	.word	0xe000ed00

0800b0f8 <NVIC_EncodePriority>:
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b089      	sub	sp, #36	; 0x24
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	60f8      	str	r0, [r7, #12]
 800b100:	60b9      	str	r1, [r7, #8]
 800b102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	f003 0307 	and.w	r3, r3, #7
 800b10a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b10c:	69fb      	ldr	r3, [r7, #28]
 800b10e:	f1c3 0307 	rsb	r3, r3, #7
 800b112:	2b04      	cmp	r3, #4
 800b114:	bf28      	it	cs
 800b116:	2304      	movcs	r3, #4
 800b118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b11a:	69fb      	ldr	r3, [r7, #28]
 800b11c:	3304      	adds	r3, #4
 800b11e:	2b06      	cmp	r3, #6
 800b120:	d902      	bls.n	800b128 <NVIC_EncodePriority+0x30>
 800b122:	69fb      	ldr	r3, [r7, #28]
 800b124:	3b03      	subs	r3, #3
 800b126:	e000      	b.n	800b12a <NVIC_EncodePriority+0x32>
 800b128:	2300      	movs	r3, #0
 800b12a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b12c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b130:	69bb      	ldr	r3, [r7, #24]
 800b132:	fa02 f303 	lsl.w	r3, r2, r3
 800b136:	43da      	mvns	r2, r3
 800b138:	68bb      	ldr	r3, [r7, #8]
 800b13a:	401a      	ands	r2, r3
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b140:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800b144:	697b      	ldr	r3, [r7, #20]
 800b146:	fa01 f303 	lsl.w	r3, r1, r3
 800b14a:	43d9      	mvns	r1, r3
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b150:	4313      	orrs	r3, r2
}
 800b152:	4618      	mov	r0, r3
 800b154:	3724      	adds	r7, #36	; 0x24
 800b156:	46bd      	mov	sp, r7
 800b158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15c:	4770      	bx	lr
	...

0800b160 <SysTick_Config>:
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b082      	sub	sp, #8
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	3b01      	subs	r3, #1
 800b16c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b170:	d301      	bcc.n	800b176 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800b172:	2301      	movs	r3, #1
 800b174:	e00f      	b.n	800b196 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b176:	4a0a      	ldr	r2, [pc, #40]	; (800b1a0 <SysTick_Config+0x40>)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	3b01      	subs	r3, #1
 800b17c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b17e:	210f      	movs	r1, #15
 800b180:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b184:	f7ff ff8e 	bl	800b0a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b188:	4b05      	ldr	r3, [pc, #20]	; (800b1a0 <SysTick_Config+0x40>)
 800b18a:	2200      	movs	r2, #0
 800b18c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b18e:	4b04      	ldr	r3, [pc, #16]	; (800b1a0 <SysTick_Config+0x40>)
 800b190:	2207      	movs	r2, #7
 800b192:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800b194:	2300      	movs	r3, #0
}
 800b196:	4618      	mov	r0, r3
 800b198:	3708      	adds	r7, #8
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}
 800b19e:	bf00      	nop
 800b1a0:	e000e010 	.word	0xe000e010

0800b1a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b082      	sub	sp, #8
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	f7ff ff07 	bl	800afc0 <__NVIC_SetPriorityGrouping>
}
 800b1b2:	bf00      	nop
 800b1b4:	3708      	adds	r7, #8
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}

0800b1ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b1ba:	b580      	push	{r7, lr}
 800b1bc:	b086      	sub	sp, #24
 800b1be:	af00      	add	r7, sp, #0
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	60b9      	str	r1, [r7, #8]
 800b1c4:	607a      	str	r2, [r7, #4]
 800b1c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b1c8:	f7ff ff1e 	bl	800b008 <__NVIC_GetPriorityGrouping>
 800b1cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b1ce:	687a      	ldr	r2, [r7, #4]
 800b1d0:	68b9      	ldr	r1, [r7, #8]
 800b1d2:	6978      	ldr	r0, [r7, #20]
 800b1d4:	f7ff ff90 	bl	800b0f8 <NVIC_EncodePriority>
 800b1d8:	4602      	mov	r2, r0
 800b1da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1de:	4611      	mov	r1, r2
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f7ff ff5f 	bl	800b0a4 <__NVIC_SetPriority>
}
 800b1e6:	bf00      	nop
 800b1e8:	3718      	adds	r7, #24
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}

0800b1ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b1ee:	b580      	push	{r7, lr}
 800b1f0:	b082      	sub	sp, #8
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b1f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f7ff ff11 	bl	800b024 <__NVIC_EnableIRQ>
}
 800b202:	bf00      	nop
 800b204:	3708      	adds	r7, #8
 800b206:	46bd      	mov	sp, r7
 800b208:	bd80      	pop	{r7, pc}

0800b20a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800b20a:	b580      	push	{r7, lr}
 800b20c:	b082      	sub	sp, #8
 800b20e:	af00      	add	r7, sp, #0
 800b210:	4603      	mov	r3, r0
 800b212:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800b214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b218:	4618      	mov	r0, r3
 800b21a:	f7ff ff21 	bl	800b060 <__NVIC_DisableIRQ>
}
 800b21e:	bf00      	nop
 800b220:	3708      	adds	r7, #8
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}

0800b226 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b226:	b580      	push	{r7, lr}
 800b228:	b082      	sub	sp, #8
 800b22a:	af00      	add	r7, sp, #0
 800b22c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f7ff ff96 	bl	800b160 <SysTick_Config>
 800b234:	4603      	mov	r3, r0
}
 800b236:	4618      	mov	r0, r3
 800b238:	3708      	adds	r7, #8
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bd80      	pop	{r7, pc}

0800b23e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800b23e:	b580      	push	{r7, lr}
 800b240:	b082      	sub	sp, #8
 800b242:	af00      	add	r7, sp, #0
 800b244:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d101      	bne.n	800b250 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800b24c:	2301      	movs	r3, #1
 800b24e:	e014      	b.n	800b27a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	791b      	ldrb	r3, [r3, #4]
 800b254:	b2db      	uxtb	r3, r3
 800b256:	2b00      	cmp	r3, #0
 800b258:	d105      	bne.n	800b266 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	2200      	movs	r2, #0
 800b25e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f7fc fa49 	bl	80076f8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	2202      	movs	r2, #2
 800b26a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2200      	movs	r2, #0
 800b270:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2201      	movs	r2, #1
 800b276:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800b278:	2300      	movs	r3, #0
}
 800b27a:	4618      	mov	r0, r3
 800b27c:	3708      	adds	r7, #8
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}

0800b282 <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800b282:	b580      	push	{r7, lr}
 800b284:	b082      	sub	sp, #8
 800b286:	af00      	add	r7, sp, #0
 800b288:	6078      	str	r0, [r7, #4]
 800b28a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	795b      	ldrb	r3, [r3, #5]
 800b290:	2b01      	cmp	r3, #1
 800b292:	d101      	bne.n	800b298 <HAL_DAC_Start+0x16>
 800b294:	2302      	movs	r3, #2
 800b296:	e043      	b.n	800b320 <HAL_DAC_Start+0x9e>
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2201      	movs	r2, #1
 800b29c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	2202      	movs	r2, #2
 800b2a2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	6819      	ldr	r1, [r3, #0]
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	f003 0310 	and.w	r3, r3, #16
 800b2b0:	2201      	movs	r2, #1
 800b2b2:	409a      	lsls	r2, r3
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	430a      	orrs	r2, r1
 800b2ba:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 800b2bc:	2001      	movs	r0, #1
 800b2be:	f7fd fe65 	bl	8008f8c <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d10f      	bne.n	800b2e8 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800b2d2:	2b02      	cmp	r3, #2
 800b2d4:	d11d      	bne.n	800b312 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	685a      	ldr	r2, [r3, #4]
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	f042 0201 	orr.w	r2, r2, #1
 800b2e4:	605a      	str	r2, [r3, #4]
 800b2e6:	e014      	b.n	800b312 <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	f003 0310 	and.w	r3, r3, #16
 800b2f8:	2102      	movs	r1, #2
 800b2fa:	fa01 f303 	lsl.w	r3, r1, r3
 800b2fe:	429a      	cmp	r2, r3
 800b300:	d107      	bne.n	800b312 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	685a      	ldr	r2, [r3, #4]
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f042 0202 	orr.w	r2, r2, #2
 800b310:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2201      	movs	r2, #1
 800b316:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2200      	movs	r2, #0
 800b31c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800b31e:	2300      	movs	r3, #0
}
 800b320:	4618      	mov	r0, r3
 800b322:	3708      	adds	r7, #8
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}

0800b328 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b086      	sub	sp, #24
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	60f8      	str	r0, [r7, #12]
 800b330:	60b9      	str	r1, [r7, #8]
 800b332:	607a      	str	r2, [r7, #4]
 800b334:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800b336:	2300      	movs	r3, #0
 800b338:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	795b      	ldrb	r3, [r3, #5]
 800b33e:	2b01      	cmp	r3, #1
 800b340:	d101      	bne.n	800b346 <HAL_DAC_Start_DMA+0x1e>
 800b342:	2302      	movs	r3, #2
 800b344:	e0a1      	b.n	800b48a <HAL_DAC_Start_DMA+0x162>
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	2201      	movs	r2, #1
 800b34a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	2202      	movs	r2, #2
 800b350:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d12a      	bne.n	800b3ae <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	689b      	ldr	r3, [r3, #8]
 800b35c:	4a4d      	ldr	r2, [pc, #308]	; (800b494 <HAL_DAC_Start_DMA+0x16c>)
 800b35e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	689b      	ldr	r3, [r3, #8]
 800b364:	4a4c      	ldr	r2, [pc, #304]	; (800b498 <HAL_DAC_Start_DMA+0x170>)
 800b366:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	689b      	ldr	r3, [r3, #8]
 800b36c:	4a4b      	ldr	r2, [pc, #300]	; (800b49c <HAL_DAC_Start_DMA+0x174>)
 800b36e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	681a      	ldr	r2, [r3, #0]
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b37e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800b380:	6a3b      	ldr	r3, [r7, #32]
 800b382:	2b04      	cmp	r3, #4
 800b384:	d009      	beq.n	800b39a <HAL_DAC_Start_DMA+0x72>
 800b386:	2b08      	cmp	r3, #8
 800b388:	d00c      	beq.n	800b3a4 <HAL_DAC_Start_DMA+0x7c>
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d000      	beq.n	800b390 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800b38e:	e039      	b.n	800b404 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	3308      	adds	r3, #8
 800b396:	613b      	str	r3, [r7, #16]
        break;
 800b398:	e034      	b.n	800b404 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	330c      	adds	r3, #12
 800b3a0:	613b      	str	r3, [r7, #16]
        break;
 800b3a2:	e02f      	b.n	800b404 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	3310      	adds	r3, #16
 800b3aa:	613b      	str	r3, [r7, #16]
        break;
 800b3ac:	e02a      	b.n	800b404 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	68db      	ldr	r3, [r3, #12]
 800b3b2:	4a3b      	ldr	r2, [pc, #236]	; (800b4a0 <HAL_DAC_Start_DMA+0x178>)
 800b3b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	68db      	ldr	r3, [r3, #12]
 800b3ba:	4a3a      	ldr	r2, [pc, #232]	; (800b4a4 <HAL_DAC_Start_DMA+0x17c>)
 800b3bc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	68db      	ldr	r3, [r3, #12]
 800b3c2:	4a39      	ldr	r2, [pc, #228]	; (800b4a8 <HAL_DAC_Start_DMA+0x180>)
 800b3c4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800b3d4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800b3d6:	6a3b      	ldr	r3, [r7, #32]
 800b3d8:	2b04      	cmp	r3, #4
 800b3da:	d009      	beq.n	800b3f0 <HAL_DAC_Start_DMA+0xc8>
 800b3dc:	2b08      	cmp	r3, #8
 800b3de:	d00c      	beq.n	800b3fa <HAL_DAC_Start_DMA+0xd2>
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d000      	beq.n	800b3e6 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800b3e4:	e00e      	b.n	800b404 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	3314      	adds	r3, #20
 800b3ec:	613b      	str	r3, [r7, #16]
        break;
 800b3ee:	e009      	b.n	800b404 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	3318      	adds	r3, #24
 800b3f6:	613b      	str	r3, [r7, #16]
        break;
 800b3f8:	e004      	b.n	800b404 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	331c      	adds	r3, #28
 800b400:	613b      	str	r3, [r7, #16]
        break;
 800b402:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800b404:	68bb      	ldr	r3, [r7, #8]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d111      	bne.n	800b42e <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	681a      	ldr	r2, [r3, #0]
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b418:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	6898      	ldr	r0, [r3, #8]
 800b41e:	6879      	ldr	r1, [r7, #4]
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	693a      	ldr	r2, [r7, #16]
 800b424:	f000 fbd2 	bl	800bbcc <HAL_DMA_Start_IT>
 800b428:	4603      	mov	r3, r0
 800b42a:	75fb      	strb	r3, [r7, #23]
 800b42c:	e010      	b.n	800b450 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	681a      	ldr	r2, [r3, #0]
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800b43c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	68d8      	ldr	r0, [r3, #12]
 800b442:	6879      	ldr	r1, [r7, #4]
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	693a      	ldr	r2, [r7, #16]
 800b448:	f000 fbc0 	bl	800bbcc <HAL_DMA_Start_IT>
 800b44c:	4603      	mov	r3, r0
 800b44e:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	2200      	movs	r2, #0
 800b454:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800b456:	7dfb      	ldrb	r3, [r7, #23]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d10f      	bne.n	800b47c <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	6819      	ldr	r1, [r3, #0]
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	f003 0310 	and.w	r3, r3, #16
 800b468:	2201      	movs	r2, #1
 800b46a:	409a      	lsls	r2, r3
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	430a      	orrs	r2, r1
 800b472:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 800b474:	2001      	movs	r0, #1
 800b476:	f7fd fd89 	bl	8008f8c <HAL_Delay>
 800b47a:	e005      	b.n	800b488 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	691b      	ldr	r3, [r3, #16]
 800b480:	f043 0204 	orr.w	r2, r3, #4
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800b488:	7dfb      	ldrb	r3, [r7, #23]
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3718      	adds	r7, #24
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}
 800b492:	bf00      	nop
 800b494:	0800b969 	.word	0x0800b969
 800b498:	0800b98b 	.word	0x0800b98b
 800b49c:	0800b9a7 	.word	0x0800b9a7
 800b4a0:	0800ba11 	.word	0x0800ba11
 800b4a4:	0800ba33 	.word	0x0800ba33
 800b4a8:	0800ba4f 	.word	0x0800ba4f

0800b4ac <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b084      	sub	sp, #16
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
 800b4b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	6819      	ldr	r1, [r3, #0]
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	f003 0310 	and.w	r3, r3, #16
 800b4c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b4c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b4ca:	43da      	mvns	r2, r3
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	400a      	ands	r2, r1
 800b4d2:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	6819      	ldr	r1, [r3, #0]
 800b4da:	683b      	ldr	r3, [r7, #0]
 800b4dc:	f003 0310 	and.w	r3, r3, #16
 800b4e0:	2201      	movs	r2, #1
 800b4e2:	fa02 f303 	lsl.w	r3, r2, r3
 800b4e6:	43da      	mvns	r2, r3
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	400a      	ands	r2, r1
 800b4ee:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 800b4f0:	2001      	movs	r0, #1
 800b4f2:	f7fd fd4b 	bl	8008f8c <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d10f      	bne.n	800b51c <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	689b      	ldr	r3, [r3, #8]
 800b500:	4618      	mov	r0, r3
 800b502:	f000 fbde 	bl	800bcc2 <HAL_DMA_Abort>
 800b506:	4603      	mov	r3, r0
 800b508:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	681a      	ldr	r2, [r3, #0]
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b518:	601a      	str	r2, [r3, #0]
 800b51a:	e00e      	b.n	800b53a <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	68db      	ldr	r3, [r3, #12]
 800b520:	4618      	mov	r0, r3
 800b522:	f000 fbce 	bl	800bcc2 <HAL_DMA_Abort>
 800b526:	4603      	mov	r3, r0
 800b528:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	681a      	ldr	r2, [r3, #0]
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800b538:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 800b53a:	7bfb      	ldrb	r3, [r7, #15]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d003      	beq.n	800b548 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2204      	movs	r2, #4
 800b544:	711a      	strb	r2, [r3, #4]
 800b546:	e002      	b.n	800b54e <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2201      	movs	r2, #1
 800b54c:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 800b54e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b550:	4618      	mov	r0, r3
 800b552:	3710      	adds	r7, #16
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}

0800b558 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800b558:	b480      	push	{r7}
 800b55a:	b087      	sub	sp, #28
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	60f8      	str	r0, [r7, #12]
 800b560:	60b9      	str	r1, [r7, #8]
 800b562:	607a      	str	r2, [r7, #4]
 800b564:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800b566:	2300      	movs	r3, #0
 800b568:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d105      	bne.n	800b588 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800b57c:	697a      	ldr	r2, [r7, #20]
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	4413      	add	r3, r2
 800b582:	3308      	adds	r3, #8
 800b584:	617b      	str	r3, [r7, #20]
 800b586:	e004      	b.n	800b592 <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800b588:	697a      	ldr	r2, [r7, #20]
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	4413      	add	r3, r2
 800b58e:	3314      	adds	r3, #20
 800b590:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	461a      	mov	r2, r3
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800b59a:	2300      	movs	r3, #0
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	371c      	adds	r7, #28
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr

0800b5a8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800b5a8:	b480      	push	{r7}
 800b5aa:	b083      	sub	sp, #12
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800b5b0:	bf00      	nop
 800b5b2:	370c      	adds	r7, #12
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr

0800b5bc <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b083      	sub	sp, #12
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800b5c4:	bf00      	nop
 800b5c6:	370c      	adds	r7, #12
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr

0800b5d0 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b083      	sub	sp, #12
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800b5d8:	bf00      	nop
 800b5da:	370c      	adds	r7, #12
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e2:	4770      	bx	lr

0800b5e4 <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	b083      	sub	sp, #12
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
 800b5ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d103      	bne.n	800b5fc <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5fa:	e002      	b.n	800b602 <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 800b602:	4618      	mov	r0, r3
 800b604:	370c      	adds	r7, #12
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr
	...

0800b610 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b08a      	sub	sp, #40	; 0x28
 800b614:	af00      	add	r7, sp, #0
 800b616:	60f8      	str	r0, [r7, #12]
 800b618:	60b9      	str	r1, [r7, #8]
 800b61a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800b61c:	2300      	movs	r3, #0
 800b61e:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	795b      	ldrb	r3, [r3, #5]
 800b624:	2b01      	cmp	r3, #1
 800b626:	d101      	bne.n	800b62c <HAL_DAC_ConfigChannel+0x1c>
 800b628:	2302      	movs	r3, #2
 800b62a:	e194      	b.n	800b956 <HAL_DAC_ConfigChannel+0x346>
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	2201      	movs	r2, #1
 800b630:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2202      	movs	r2, #2
 800b636:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	689b      	ldr	r3, [r3, #8]
 800b63c:	2b04      	cmp	r3, #4
 800b63e:	d174      	bne.n	800b72a <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d137      	bne.n	800b6b6 <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800b646:	f7fd fc95 	bl	8008f74 <HAL_GetTick>
 800b64a:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800b64c:	e011      	b.n	800b672 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800b64e:	f7fd fc91 	bl	8008f74 <HAL_GetTick>
 800b652:	4602      	mov	r2, r0
 800b654:	69fb      	ldr	r3, [r7, #28]
 800b656:	1ad3      	subs	r3, r2, r3
 800b658:	2b01      	cmp	r3, #1
 800b65a:	d90a      	bls.n	800b672 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	691b      	ldr	r3, [r3, #16]
 800b660:	f043 0208 	orr.w	r2, r3, #8
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	2203      	movs	r2, #3
 800b66c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800b66e:	2303      	movs	r3, #3
 800b670:	e171      	b.n	800b956 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b678:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d1e6      	bne.n	800b64e <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 800b680:	2001      	movs	r0, #1
 800b682:	f7fd fc83 	bl	8008f8c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	68ba      	ldr	r2, [r7, #8]
 800b68c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b68e:	641a      	str	r2, [r3, #64]	; 0x40
 800b690:	e01e      	b.n	800b6d0 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800b692:	f7fd fc6f 	bl	8008f74 <HAL_GetTick>
 800b696:	4602      	mov	r2, r0
 800b698:	69fb      	ldr	r3, [r7, #28]
 800b69a:	1ad3      	subs	r3, r2, r3
 800b69c:	2b01      	cmp	r3, #1
 800b69e:	d90a      	bls.n	800b6b6 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	691b      	ldr	r3, [r3, #16]
 800b6a4:	f043 0208 	orr.w	r2, r3, #8
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	2203      	movs	r2, #3
 800b6b0:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800b6b2:	2303      	movs	r3, #3
 800b6b4:	e14f      	b.n	800b956 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	dbe8      	blt.n	800b692 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 800b6c0:	2001      	movs	r0, #1
 800b6c2:	f7fd fc63 	bl	8008f8c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	68ba      	ldr	r2, [r7, #8]
 800b6cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b6ce:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	f003 0310 	and.w	r3, r3, #16
 800b6dc:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800b6e0:	fa01 f303 	lsl.w	r3, r1, r3
 800b6e4:	43db      	mvns	r3, r3
 800b6e6:	ea02 0103 	and.w	r1, r2, r3
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	f003 0310 	and.w	r3, r3, #16
 800b6f4:	409a      	lsls	r2, r3
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	430a      	orrs	r2, r1
 800b6fc:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f003 0310 	and.w	r3, r3, #16
 800b70a:	21ff      	movs	r1, #255	; 0xff
 800b70c:	fa01 f303 	lsl.w	r3, r1, r3
 800b710:	43db      	mvns	r3, r3
 800b712:	ea02 0103 	and.w	r1, r2, r3
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	f003 0310 	and.w	r3, r3, #16
 800b720:	409a      	lsls	r2, r3
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	430a      	orrs	r2, r1
 800b728:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800b72a:	68bb      	ldr	r3, [r7, #8]
 800b72c:	69db      	ldr	r3, [r3, #28]
 800b72e:	2b01      	cmp	r3, #1
 800b730:	d11d      	bne.n	800b76e <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b738:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	f003 0310 	and.w	r3, r3, #16
 800b740:	221f      	movs	r2, #31
 800b742:	fa02 f303 	lsl.w	r3, r2, r3
 800b746:	43db      	mvns	r3, r3
 800b748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b74a:	4013      	ands	r3, r2
 800b74c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	6a1b      	ldr	r3, [r3, #32]
 800b752:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	f003 0310 	and.w	r3, r3, #16
 800b75a:	69ba      	ldr	r2, [r7, #24]
 800b75c:	fa02 f303 	lsl.w	r3, r2, r3
 800b760:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b762:	4313      	orrs	r3, r2
 800b764:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b76c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b774:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	f003 0310 	and.w	r3, r3, #16
 800b77c:	2207      	movs	r2, #7
 800b77e:	fa02 f303 	lsl.w	r3, r2, r3
 800b782:	43db      	mvns	r3, r3
 800b784:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b786:	4013      	ands	r3, r2
 800b788:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 800b78a:	68bb      	ldr	r3, [r7, #8]
 800b78c:	699b      	ldr	r3, [r3, #24]
 800b78e:	f003 0301 	and.w	r3, r3, #1
 800b792:	2b00      	cmp	r3, #0
 800b794:	d002      	beq.n	800b79c <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 800b796:	2300      	movs	r3, #0
 800b798:	623b      	str	r3, [r7, #32]
 800b79a:	e011      	b.n	800b7c0 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	699b      	ldr	r3, [r3, #24]
 800b7a0:	f003 0302 	and.w	r3, r3, #2
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d002      	beq.n	800b7ae <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	623b      	str	r3, [r7, #32]
 800b7ac:	e008      	b.n	800b7c0 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800b7ae:	68bb      	ldr	r3, [r7, #8]
 800b7b0:	695b      	ldr	r3, [r3, #20]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d102      	bne.n	800b7bc <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	623b      	str	r3, [r7, #32]
 800b7ba:	e001      	b.n	800b7c0 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	689a      	ldr	r2, [r3, #8]
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	695b      	ldr	r3, [r3, #20]
 800b7c8:	4313      	orrs	r3, r2
 800b7ca:	6a3a      	ldr	r2, [r7, #32]
 800b7cc:	4313      	orrs	r3, r2
 800b7ce:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	f003 0310 	and.w	r3, r3, #16
 800b7d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b7da:	fa02 f303 	lsl.w	r3, r2, r3
 800b7de:	43db      	mvns	r3, r3
 800b7e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b7e2:	4013      	ands	r3, r2
 800b7e4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	791b      	ldrb	r3, [r3, #4]
 800b7ea:	2b01      	cmp	r3, #1
 800b7ec:	d102      	bne.n	800b7f4 <HAL_DAC_ConfigChannel+0x1e4>
 800b7ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b7f2:	e000      	b.n	800b7f6 <HAL_DAC_ConfigChannel+0x1e6>
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	69ba      	ldr	r2, [r7, #24]
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	f003 0310 	and.w	r3, r3, #16
 800b802:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b806:	fa02 f303 	lsl.w	r3, r2, r3
 800b80a:	43db      	mvns	r3, r3
 800b80c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b80e:	4013      	ands	r3, r2
 800b810:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	795b      	ldrb	r3, [r3, #5]
 800b816:	2b01      	cmp	r3, #1
 800b818:	d102      	bne.n	800b820 <HAL_DAC_ConfigChannel+0x210>
 800b81a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b81e:	e000      	b.n	800b822 <HAL_DAC_ConfigChannel+0x212>
 800b820:	2300      	movs	r3, #0
 800b822:	69ba      	ldr	r2, [r7, #24]
 800b824:	4313      	orrs	r3, r2
 800b826:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800b828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b82a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800b82e:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	2b02      	cmp	r3, #2
 800b836:	d114      	bne.n	800b862 <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800b838:	f001 fc28 	bl	800d08c <HAL_RCC_GetHCLKFreq>
 800b83c:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800b83e:	697b      	ldr	r3, [r7, #20]
 800b840:	4a47      	ldr	r2, [pc, #284]	; (800b960 <HAL_DAC_ConfigChannel+0x350>)
 800b842:	4293      	cmp	r3, r2
 800b844:	d904      	bls.n	800b850 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800b846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b848:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b84c:	627b      	str	r3, [r7, #36]	; 0x24
 800b84e:	e00d      	b.n	800b86c <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	4a44      	ldr	r2, [pc, #272]	; (800b964 <HAL_DAC_ConfigChannel+0x354>)
 800b854:	4293      	cmp	r3, r2
 800b856:	d909      	bls.n	800b86c <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800b858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b85a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b85e:	627b      	str	r3, [r7, #36]	; 0x24
 800b860:	e004      	b.n	800b86c <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800b862:	68bb      	ldr	r3, [r7, #8]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b868:	4313      	orrs	r3, r2
 800b86a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f003 0310 	and.w	r3, r3, #16
 800b872:	69ba      	ldr	r2, [r7, #24]
 800b874:	fa02 f303 	lsl.w	r3, r2, r3
 800b878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b87a:	4313      	orrs	r3, r2
 800b87c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b884:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	6819      	ldr	r1, [r3, #0]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f003 0310 	and.w	r3, r3, #16
 800b892:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b896:	fa02 f303 	lsl.w	r3, r2, r3
 800b89a:	43da      	mvns	r2, r3
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	400a      	ands	r2, r1
 800b8a2:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f003 0310 	and.w	r3, r3, #16
 800b8b2:	f640 72fe 	movw	r2, #4094	; 0xffe
 800b8b6:	fa02 f303 	lsl.w	r3, r2, r3
 800b8ba:	43db      	mvns	r3, r3
 800b8bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8be:	4013      	ands	r3, r2
 800b8c0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800b8c2:	68bb      	ldr	r3, [r7, #8]
 800b8c4:	68db      	ldr	r3, [r3, #12]
 800b8c6:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f003 0310 	and.w	r3, r3, #16
 800b8ce:	69ba      	ldr	r2, [r7, #24]
 800b8d0:	fa02 f303 	lsl.w	r3, r2, r3
 800b8d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8d6:	4313      	orrs	r3, r2
 800b8d8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8e0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	6819      	ldr	r1, [r3, #0]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	f003 0310 	and.w	r3, r3, #16
 800b8ee:	22c0      	movs	r2, #192	; 0xc0
 800b8f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b8f4:	43da      	mvns	r2, r3
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	400a      	ands	r2, r1
 800b8fc:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800b8fe:	68bb      	ldr	r3, [r7, #8]
 800b900:	68db      	ldr	r3, [r3, #12]
 800b902:	089b      	lsrs	r3, r3, #2
 800b904:	f003 030f 	and.w	r3, r3, #15
 800b908:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	691b      	ldr	r3, [r3, #16]
 800b90e:	089b      	lsrs	r3, r3, #2
 800b910:	021b      	lsls	r3, r3, #8
 800b912:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b916:	69ba      	ldr	r2, [r7, #24]
 800b918:	4313      	orrs	r3, r2
 800b91a:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	f003 0310 	and.w	r3, r3, #16
 800b928:	f640 710f 	movw	r1, #3855	; 0xf0f
 800b92c:	fa01 f303 	lsl.w	r3, r1, r3
 800b930:	43db      	mvns	r3, r3
 800b932:	ea02 0103 	and.w	r1, r2, r3
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f003 0310 	and.w	r3, r3, #16
 800b93c:	69ba      	ldr	r2, [r7, #24]
 800b93e:	409a      	lsls	r2, r3
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	430a      	orrs	r2, r1
 800b946:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2201      	movs	r2, #1
 800b94c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	2200      	movs	r2, #0
 800b952:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800b954:	2300      	movs	r3, #0
}
 800b956:	4618      	mov	r0, r3
 800b958:	3728      	adds	r7, #40	; 0x28
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bd80      	pop	{r7, pc}
 800b95e:	bf00      	nop
 800b960:	09896800 	.word	0x09896800
 800b964:	04c4b400 	.word	0x04c4b400

0800b968 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b084      	sub	sp, #16
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b974:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800b976:	68f8      	ldr	r0, [r7, #12]
 800b978:	f7ff fe16 	bl	800b5a8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	2201      	movs	r2, #1
 800b980:	711a      	strb	r2, [r3, #4]
}
 800b982:	bf00      	nop
 800b984:	3710      	adds	r7, #16
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}

0800b98a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800b98a:	b580      	push	{r7, lr}
 800b98c:	b084      	sub	sp, #16
 800b98e:	af00      	add	r7, sp, #0
 800b990:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b996:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800b998:	68f8      	ldr	r0, [r7, #12]
 800b99a:	f7ff fe0f 	bl	800b5bc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800b99e:	bf00      	nop
 800b9a0:	3710      	adds	r7, #16
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd80      	pop	{r7, pc}

0800b9a6 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800b9a6:	b580      	push	{r7, lr}
 800b9a8:	b084      	sub	sp, #16
 800b9aa:	af00      	add	r7, sp, #0
 800b9ac:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9b2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	691b      	ldr	r3, [r3, #16]
 800b9b8:	f043 0204 	orr.w	r2, r3, #4
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800b9c0:	68f8      	ldr	r0, [r7, #12]
 800b9c2:	f7ff fe05 	bl	800b5d0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	2201      	movs	r2, #1
 800b9ca:	711a      	strb	r2, [r3, #4]
}
 800b9cc:	bf00      	nop
 800b9ce:	3710      	adds	r7, #16
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}

0800b9d4 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b083      	sub	sp, #12
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800b9dc:	bf00      	nop
 800b9de:	370c      	adds	r7, #12
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e6:	4770      	bx	lr

0800b9e8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b9e8:	b480      	push	{r7}
 800b9ea:	b083      	sub	sp, #12
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800b9f0:	bf00      	nop
 800b9f2:	370c      	adds	r7, #12
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fa:	4770      	bx	lr

0800b9fc <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b083      	sub	sp, #12
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800ba04:	bf00      	nop
 800ba06:	370c      	adds	r7, #12
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0e:	4770      	bx	lr

0800ba10 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b084      	sub	sp, #16
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba1c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800ba1e:	68f8      	ldr	r0, [r7, #12]
 800ba20:	f7ff ffd8 	bl	800b9d4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	2201      	movs	r2, #1
 800ba28:	711a      	strb	r2, [r3, #4]
}
 800ba2a:	bf00      	nop
 800ba2c:	3710      	adds	r7, #16
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}

0800ba32 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800ba32:	b580      	push	{r7, lr}
 800ba34:	b084      	sub	sp, #16
 800ba36:	af00      	add	r7, sp, #0
 800ba38:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba3e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800ba40:	68f8      	ldr	r0, [r7, #12]
 800ba42:	f7ff ffd1 	bl	800b9e8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800ba46:	bf00      	nop
 800ba48:	3710      	adds	r7, #16
 800ba4a:	46bd      	mov	sp, r7
 800ba4c:	bd80      	pop	{r7, pc}

0800ba4e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800ba4e:	b580      	push	{r7, lr}
 800ba50:	b084      	sub	sp, #16
 800ba52:	af00      	add	r7, sp, #0
 800ba54:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba5a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	691b      	ldr	r3, [r3, #16]
 800ba60:	f043 0204 	orr.w	r2, r3, #4
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	f7ff ffc7 	bl	800b9fc <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	2201      	movs	r2, #1
 800ba72:	711a      	strb	r2, [r3, #4]
}
 800ba74:	bf00      	nop
 800ba76:	3710      	adds	r7, #16
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}

0800ba7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d101      	bne.n	800ba8e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	e08d      	b.n	800bbaa <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	461a      	mov	r2, r3
 800ba94:	4b47      	ldr	r3, [pc, #284]	; (800bbb4 <HAL_DMA_Init+0x138>)
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d80f      	bhi.n	800baba <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	461a      	mov	r2, r3
 800baa0:	4b45      	ldr	r3, [pc, #276]	; (800bbb8 <HAL_DMA_Init+0x13c>)
 800baa2:	4413      	add	r3, r2
 800baa4:	4a45      	ldr	r2, [pc, #276]	; (800bbbc <HAL_DMA_Init+0x140>)
 800baa6:	fba2 2303 	umull	r2, r3, r2, r3
 800baaa:	091b      	lsrs	r3, r3, #4
 800baac:	009a      	lsls	r2, r3, #2
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	4a42      	ldr	r2, [pc, #264]	; (800bbc0 <HAL_DMA_Init+0x144>)
 800bab6:	641a      	str	r2, [r3, #64]	; 0x40
 800bab8:	e00e      	b.n	800bad8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	461a      	mov	r2, r3
 800bac0:	4b40      	ldr	r3, [pc, #256]	; (800bbc4 <HAL_DMA_Init+0x148>)
 800bac2:	4413      	add	r3, r2
 800bac4:	4a3d      	ldr	r2, [pc, #244]	; (800bbbc <HAL_DMA_Init+0x140>)
 800bac6:	fba2 2303 	umull	r2, r3, r2, r3
 800baca:	091b      	lsrs	r3, r3, #4
 800bacc:	009a      	lsls	r2, r3, #2
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	4a3c      	ldr	r2, [pc, #240]	; (800bbc8 <HAL_DMA_Init+0x14c>)
 800bad6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2202      	movs	r2, #2
 800badc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800baee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800baf2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800bafc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	691b      	ldr	r3, [r3, #16]
 800bb02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bb08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	699b      	ldr	r3, [r3, #24]
 800bb0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bb14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	6a1b      	ldr	r3, [r3, #32]
 800bb1a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800bb1c:	68fa      	ldr	r2, [r7, #12]
 800bb1e:	4313      	orrs	r3, r2
 800bb20:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	68fa      	ldr	r2, [r7, #12]
 800bb28:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800bb2a:	6878      	ldr	r0, [r7, #4]
 800bb2c:	f000 fa76 	bl	800c01c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	689b      	ldr	r3, [r3, #8]
 800bb34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bb38:	d102      	bne.n	800bb40 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	685a      	ldr	r2, [r3, #4]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb48:	b2d2      	uxtb	r2, r2
 800bb4a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb50:	687a      	ldr	r2, [r7, #4]
 800bb52:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800bb54:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	685b      	ldr	r3, [r3, #4]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d010      	beq.n	800bb80 <HAL_DMA_Init+0x104>
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	685b      	ldr	r3, [r3, #4]
 800bb62:	2b04      	cmp	r3, #4
 800bb64:	d80c      	bhi.n	800bb80 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f000 fa96 	bl	800c098 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb70:	2200      	movs	r2, #0
 800bb72:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb78:	687a      	ldr	r2, [r7, #4]
 800bb7a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800bb7c:	605a      	str	r2, [r3, #4]
 800bb7e:	e008      	b.n	800bb92 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2200      	movs	r2, #0
 800bb84:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	2200      	movs	r2, #0
 800bb8a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2200      	movs	r2, #0
 800bb90:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2200      	movs	r2, #0
 800bb96:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2200      	movs	r2, #0
 800bba4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800bba8:	2300      	movs	r3, #0
}
 800bbaa:	4618      	mov	r0, r3
 800bbac:	3710      	adds	r7, #16
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	bd80      	pop	{r7, pc}
 800bbb2:	bf00      	nop
 800bbb4:	40020407 	.word	0x40020407
 800bbb8:	bffdfff8 	.word	0xbffdfff8
 800bbbc:	cccccccd 	.word	0xcccccccd
 800bbc0:	40020000 	.word	0x40020000
 800bbc4:	bffdfbf8 	.word	0xbffdfbf8
 800bbc8:	40020400 	.word	0x40020400

0800bbcc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b086      	sub	sp, #24
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	60f8      	str	r0, [r7, #12]
 800bbd4:	60b9      	str	r1, [r7, #8]
 800bbd6:	607a      	str	r2, [r7, #4]
 800bbd8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bbda:	2300      	movs	r3, #0
 800bbdc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800bbe4:	2b01      	cmp	r3, #1
 800bbe6:	d101      	bne.n	800bbec <HAL_DMA_Start_IT+0x20>
 800bbe8:	2302      	movs	r3, #2
 800bbea:	e066      	b.n	800bcba <HAL_DMA_Start_IT+0xee>
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	2201      	movs	r2, #1
 800bbf0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800bbfa:	b2db      	uxtb	r3, r3
 800bbfc:	2b01      	cmp	r3, #1
 800bbfe:	d155      	bne.n	800bcac <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	2202      	movs	r2, #2
 800bc04:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	681a      	ldr	r2, [r3, #0]
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f022 0201 	bic.w	r2, r2, #1
 800bc1c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	687a      	ldr	r2, [r7, #4]
 800bc22:	68b9      	ldr	r1, [r7, #8]
 800bc24:	68f8      	ldr	r0, [r7, #12]
 800bc26:	f000 f9bb 	bl	800bfa0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d008      	beq.n	800bc44 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	681a      	ldr	r2, [r3, #0]
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f042 020e 	orr.w	r2, r2, #14
 800bc40:	601a      	str	r2, [r3, #0]
 800bc42:	e00f      	b.n	800bc64 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	681a      	ldr	r2, [r3, #0]
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	f022 0204 	bic.w	r2, r2, #4
 800bc52:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	681a      	ldr	r2, [r3, #0]
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	f042 020a 	orr.w	r2, r2, #10
 800bc62:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d007      	beq.n	800bc82 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc76:	681a      	ldr	r2, [r3, #0]
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bc80:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d007      	beq.n	800bc9a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc8e:	681a      	ldr	r2, [r3, #0]
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bc98:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	681a      	ldr	r2, [r3, #0]
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	f042 0201 	orr.w	r2, r2, #1
 800bca8:	601a      	str	r2, [r3, #0]
 800bcaa:	e005      	b.n	800bcb8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800bcb4:	2302      	movs	r3, #2
 800bcb6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800bcb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	3718      	adds	r7, #24
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}

0800bcc2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800bcc2:	b480      	push	{r7}
 800bcc4:	b085      	sub	sp, #20
 800bcc6:	af00      	add	r7, sp, #0
 800bcc8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bcca:	2300      	movs	r3, #0
 800bccc:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800bcd4:	b2db      	uxtb	r3, r3
 800bcd6:	2b02      	cmp	r3, #2
 800bcd8:	d005      	beq.n	800bce6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2204      	movs	r2, #4
 800bcde:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800bce0:	2301      	movs	r3, #1
 800bce2:	73fb      	strb	r3, [r7, #15]
 800bce4:	e037      	b.n	800bd56 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	681a      	ldr	r2, [r3, #0]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f022 020e 	bic.w	r2, r2, #14
 800bcf4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bcfa:	681a      	ldr	r2, [r3, #0]
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bd00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bd04:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	681a      	ldr	r2, [r3, #0]
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f022 0201 	bic.w	r2, r2, #1
 800bd14:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd1a:	f003 021f 	and.w	r2, r3, #31
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd22:	2101      	movs	r1, #1
 800bd24:	fa01 f202 	lsl.w	r2, r1, r2
 800bd28:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd2e:	687a      	ldr	r2, [r7, #4]
 800bd30:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800bd32:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d00c      	beq.n	800bd56 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd40:	681a      	ldr	r2, [r3, #0]
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bd4a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd50:	687a      	ldr	r2, [r7, #4]
 800bd52:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800bd54:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	2201      	movs	r2, #1
 800bd5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	2200      	movs	r2, #0
 800bd62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800bd66:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd68:	4618      	mov	r0, r3
 800bd6a:	3714      	adds	r7, #20
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd72:	4770      	bx	lr

0800bd74 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800bd86:	b2db      	uxtb	r3, r3
 800bd88:	2b02      	cmp	r3, #2
 800bd8a:	d00d      	beq.n	800bda8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2204      	movs	r2, #4
 800bd90:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2201      	movs	r2, #1
 800bd96:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800bda2:	2301      	movs	r3, #1
 800bda4:	73fb      	strb	r3, [r7, #15]
 800bda6:	e047      	b.n	800be38 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	681a      	ldr	r2, [r3, #0]
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	f022 020e 	bic.w	r2, r2, #14
 800bdb6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	681a      	ldr	r2, [r3, #0]
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	f022 0201 	bic.w	r2, r2, #1
 800bdc6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bdcc:	681a      	ldr	r2, [r3, #0]
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bdd2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bdd6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bddc:	f003 021f 	and.w	r2, r3, #31
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bde4:	2101      	movs	r1, #1
 800bde6:	fa01 f202 	lsl.w	r2, r1, r2
 800bdea:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bdf0:	687a      	ldr	r2, [r7, #4]
 800bdf2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800bdf4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d00c      	beq.n	800be18 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be02:	681a      	ldr	r2, [r3, #0]
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800be0c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be12:	687a      	ldr	r2, [r7, #4]
 800be14:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800be16:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	2201      	movs	r2, #1
 800be1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	2200      	movs	r2, #0
 800be24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d003      	beq.n	800be38 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be34:	6878      	ldr	r0, [r7, #4]
 800be36:	4798      	blx	r3
    }
  }
  return status;
 800be38:	7bfb      	ldrb	r3, [r7, #15]
}
 800be3a:	4618      	mov	r0, r3
 800be3c:	3710      	adds	r7, #16
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}

0800be42 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800be42:	b580      	push	{r7, lr}
 800be44:	b084      	sub	sp, #16
 800be46:	af00      	add	r7, sp, #0
 800be48:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be5e:	f003 031f 	and.w	r3, r3, #31
 800be62:	2204      	movs	r2, #4
 800be64:	409a      	lsls	r2, r3
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	4013      	ands	r3, r2
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d026      	beq.n	800bebc <HAL_DMA_IRQHandler+0x7a>
 800be6e:	68bb      	ldr	r3, [r7, #8]
 800be70:	f003 0304 	and.w	r3, r3, #4
 800be74:	2b00      	cmp	r3, #0
 800be76:	d021      	beq.n	800bebc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f003 0320 	and.w	r3, r3, #32
 800be82:	2b00      	cmp	r3, #0
 800be84:	d107      	bne.n	800be96 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	681a      	ldr	r2, [r3, #0]
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	f022 0204 	bic.w	r2, r2, #4
 800be94:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be9a:	f003 021f 	and.w	r2, r3, #31
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bea2:	2104      	movs	r1, #4
 800bea4:	fa01 f202 	lsl.w	r2, r1, r2
 800bea8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d071      	beq.n	800bf96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800beba:	e06c      	b.n	800bf96 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bec0:	f003 031f 	and.w	r3, r3, #31
 800bec4:	2202      	movs	r2, #2
 800bec6:	409a      	lsls	r2, r3
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	4013      	ands	r3, r2
 800becc:	2b00      	cmp	r3, #0
 800bece:	d02e      	beq.n	800bf2e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800bed0:	68bb      	ldr	r3, [r7, #8]
 800bed2:	f003 0302 	and.w	r3, r3, #2
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d029      	beq.n	800bf2e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	f003 0320 	and.w	r3, r3, #32
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d10b      	bne.n	800bf00 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	681a      	ldr	r2, [r3, #0]
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	f022 020a 	bic.w	r2, r2, #10
 800bef6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2201      	movs	r2, #1
 800befc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf04:	f003 021f 	and.w	r2, r3, #31
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf0c:	2102      	movs	r1, #2
 800bf0e:	fa01 f202 	lsl.w	r2, r1, r2
 800bf12:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2200      	movs	r2, #0
 800bf18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d038      	beq.n	800bf96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800bf2c:	e033      	b.n	800bf96 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf32:	f003 031f 	and.w	r3, r3, #31
 800bf36:	2208      	movs	r2, #8
 800bf38:	409a      	lsls	r2, r3
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	4013      	ands	r3, r2
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d02a      	beq.n	800bf98 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800bf42:	68bb      	ldr	r3, [r7, #8]
 800bf44:	f003 0308 	and.w	r3, r3, #8
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d025      	beq.n	800bf98 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	681a      	ldr	r2, [r3, #0]
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	f022 020e 	bic.w	r2, r2, #14
 800bf5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf60:	f003 021f 	and.w	r2, r3, #31
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf68:	2101      	movs	r1, #1
 800bf6a:	fa01 f202 	lsl.w	r2, r1, r2
 800bf6e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	2201      	movs	r2, #1
 800bf74:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2201      	movs	r2, #1
 800bf7a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2200      	movs	r2, #0
 800bf82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d004      	beq.n	800bf98 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf92:	6878      	ldr	r0, [r7, #4]
 800bf94:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800bf96:	bf00      	nop
 800bf98:	bf00      	nop
}
 800bf9a:	3710      	adds	r7, #16
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}

0800bfa0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800bfa0:	b480      	push	{r7}
 800bfa2:	b085      	sub	sp, #20
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	60f8      	str	r0, [r7, #12]
 800bfa8:	60b9      	str	r1, [r7, #8]
 800bfaa:	607a      	str	r2, [r7, #4]
 800bfac:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfb2:	68fa      	ldr	r2, [r7, #12]
 800bfb4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800bfb6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d004      	beq.n	800bfca <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bfc4:	68fa      	ldr	r2, [r7, #12]
 800bfc6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800bfc8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bfce:	f003 021f 	and.w	r2, r3, #31
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfd6:	2101      	movs	r1, #1
 800bfd8:	fa01 f202 	lsl.w	r2, r1, r2
 800bfdc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	683a      	ldr	r2, [r7, #0]
 800bfe4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	689b      	ldr	r3, [r3, #8]
 800bfea:	2b10      	cmp	r3, #16
 800bfec:	d108      	bne.n	800c000 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	687a      	ldr	r2, [r7, #4]
 800bff4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	68ba      	ldr	r2, [r7, #8]
 800bffc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800bffe:	e007      	b.n	800c010 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	68ba      	ldr	r2, [r7, #8]
 800c006:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	687a      	ldr	r2, [r7, #4]
 800c00e:	60da      	str	r2, [r3, #12]
}
 800c010:	bf00      	nop
 800c012:	3714      	adds	r7, #20
 800c014:	46bd      	mov	sp, r7
 800c016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01a:	4770      	bx	lr

0800c01c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c01c:	b480      	push	{r7}
 800c01e:	b087      	sub	sp, #28
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	461a      	mov	r2, r3
 800c02a:	4b16      	ldr	r3, [pc, #88]	; (800c084 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800c02c:	429a      	cmp	r2, r3
 800c02e:	d802      	bhi.n	800c036 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800c030:	4b15      	ldr	r3, [pc, #84]	; (800c088 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800c032:	617b      	str	r3, [r7, #20]
 800c034:	e001      	b.n	800c03a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800c036:	4b15      	ldr	r3, [pc, #84]	; (800c08c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800c038:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	b2db      	uxtb	r3, r3
 800c044:	3b08      	subs	r3, #8
 800c046:	4a12      	ldr	r2, [pc, #72]	; (800c090 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800c048:	fba2 2303 	umull	r2, r3, r2, r3
 800c04c:	091b      	lsrs	r3, r3, #4
 800c04e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c054:	089b      	lsrs	r3, r3, #2
 800c056:	009a      	lsls	r2, r3, #2
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	4413      	add	r3, r2
 800c05c:	461a      	mov	r2, r3
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	4a0b      	ldr	r2, [pc, #44]	; (800c094 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800c066:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	f003 031f 	and.w	r3, r3, #31
 800c06e:	2201      	movs	r2, #1
 800c070:	409a      	lsls	r2, r3
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	651a      	str	r2, [r3, #80]	; 0x50
}
 800c076:	bf00      	nop
 800c078:	371c      	adds	r7, #28
 800c07a:	46bd      	mov	sp, r7
 800c07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c080:	4770      	bx	lr
 800c082:	bf00      	nop
 800c084:	40020407 	.word	0x40020407
 800c088:	40020800 	.word	0x40020800
 800c08c:	40020820 	.word	0x40020820
 800c090:	cccccccd 	.word	0xcccccccd
 800c094:	40020880 	.word	0x40020880

0800c098 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c098:	b480      	push	{r7}
 800c09a:	b085      	sub	sp, #20
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	685b      	ldr	r3, [r3, #4]
 800c0a4:	b2db      	uxtb	r3, r3
 800c0a6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800c0a8:	68fa      	ldr	r2, [r7, #12]
 800c0aa:	4b0b      	ldr	r3, [pc, #44]	; (800c0d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800c0ac:	4413      	add	r3, r2
 800c0ae:	009b      	lsls	r3, r3, #2
 800c0b0:	461a      	mov	r2, r3
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	4a08      	ldr	r2, [pc, #32]	; (800c0dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800c0ba:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	3b01      	subs	r3, #1
 800c0c0:	f003 031f 	and.w	r3, r3, #31
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	409a      	lsls	r2, r3
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800c0cc:	bf00      	nop
 800c0ce:	3714      	adds	r7, #20
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d6:	4770      	bx	lr
 800c0d8:	1000823f 	.word	0x1000823f
 800c0dc:	40020940 	.word	0x40020940

0800c0e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c0e0:	b480      	push	{r7}
 800c0e2:	b087      	sub	sp, #28
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c0ee:	e15a      	b.n	800c3a6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800c0f0:	683b      	ldr	r3, [r7, #0]
 800c0f2:	681a      	ldr	r2, [r3, #0]
 800c0f4:	2101      	movs	r1, #1
 800c0f6:	697b      	ldr	r3, [r7, #20]
 800c0f8:	fa01 f303 	lsl.w	r3, r1, r3
 800c0fc:	4013      	ands	r3, r2
 800c0fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	2b00      	cmp	r3, #0
 800c104:	f000 814c 	beq.w	800c3a0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	685b      	ldr	r3, [r3, #4]
 800c10c:	2b01      	cmp	r3, #1
 800c10e:	d00b      	beq.n	800c128 <HAL_GPIO_Init+0x48>
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	685b      	ldr	r3, [r3, #4]
 800c114:	2b02      	cmp	r3, #2
 800c116:	d007      	beq.n	800c128 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c118:	683b      	ldr	r3, [r7, #0]
 800c11a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800c11c:	2b11      	cmp	r3, #17
 800c11e:	d003      	beq.n	800c128 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	685b      	ldr	r3, [r3, #4]
 800c124:	2b12      	cmp	r3, #18
 800c126:	d130      	bne.n	800c18a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	689b      	ldr	r3, [r3, #8]
 800c12c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800c12e:	697b      	ldr	r3, [r7, #20]
 800c130:	005b      	lsls	r3, r3, #1
 800c132:	2203      	movs	r2, #3
 800c134:	fa02 f303 	lsl.w	r3, r2, r3
 800c138:	43db      	mvns	r3, r3
 800c13a:	693a      	ldr	r2, [r7, #16]
 800c13c:	4013      	ands	r3, r2
 800c13e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	68da      	ldr	r2, [r3, #12]
 800c144:	697b      	ldr	r3, [r7, #20]
 800c146:	005b      	lsls	r3, r3, #1
 800c148:	fa02 f303 	lsl.w	r3, r2, r3
 800c14c:	693a      	ldr	r2, [r7, #16]
 800c14e:	4313      	orrs	r3, r2
 800c150:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	693a      	ldr	r2, [r7, #16]
 800c156:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	685b      	ldr	r3, [r3, #4]
 800c15c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800c15e:	2201      	movs	r2, #1
 800c160:	697b      	ldr	r3, [r7, #20]
 800c162:	fa02 f303 	lsl.w	r3, r2, r3
 800c166:	43db      	mvns	r3, r3
 800c168:	693a      	ldr	r2, [r7, #16]
 800c16a:	4013      	ands	r3, r2
 800c16c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	685b      	ldr	r3, [r3, #4]
 800c172:	091b      	lsrs	r3, r3, #4
 800c174:	f003 0201 	and.w	r2, r3, #1
 800c178:	697b      	ldr	r3, [r7, #20]
 800c17a:	fa02 f303 	lsl.w	r3, r2, r3
 800c17e:	693a      	ldr	r2, [r7, #16]
 800c180:	4313      	orrs	r3, r2
 800c182:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	693a      	ldr	r2, [r7, #16]
 800c188:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	68db      	ldr	r3, [r3, #12]
 800c18e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c190:	697b      	ldr	r3, [r7, #20]
 800c192:	005b      	lsls	r3, r3, #1
 800c194:	2203      	movs	r2, #3
 800c196:	fa02 f303 	lsl.w	r3, r2, r3
 800c19a:	43db      	mvns	r3, r3
 800c19c:	693a      	ldr	r2, [r7, #16]
 800c19e:	4013      	ands	r3, r2
 800c1a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c1a2:	683b      	ldr	r3, [r7, #0]
 800c1a4:	689a      	ldr	r2, [r3, #8]
 800c1a6:	697b      	ldr	r3, [r7, #20]
 800c1a8:	005b      	lsls	r3, r3, #1
 800c1aa:	fa02 f303 	lsl.w	r3, r2, r3
 800c1ae:	693a      	ldr	r2, [r7, #16]
 800c1b0:	4313      	orrs	r3, r2
 800c1b2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	693a      	ldr	r2, [r7, #16]
 800c1b8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	685b      	ldr	r3, [r3, #4]
 800c1be:	2b02      	cmp	r3, #2
 800c1c0:	d003      	beq.n	800c1ca <HAL_GPIO_Init+0xea>
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	685b      	ldr	r3, [r3, #4]
 800c1c6:	2b12      	cmp	r3, #18
 800c1c8:	d123      	bne.n	800c212 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c1ca:	697b      	ldr	r3, [r7, #20]
 800c1cc:	08da      	lsrs	r2, r3, #3
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	3208      	adds	r2, #8
 800c1d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800c1d8:	697b      	ldr	r3, [r7, #20]
 800c1da:	f003 0307 	and.w	r3, r3, #7
 800c1de:	009b      	lsls	r3, r3, #2
 800c1e0:	220f      	movs	r2, #15
 800c1e2:	fa02 f303 	lsl.w	r3, r2, r3
 800c1e6:	43db      	mvns	r3, r3
 800c1e8:	693a      	ldr	r2, [r7, #16]
 800c1ea:	4013      	ands	r3, r2
 800c1ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	691a      	ldr	r2, [r3, #16]
 800c1f2:	697b      	ldr	r3, [r7, #20]
 800c1f4:	f003 0307 	and.w	r3, r3, #7
 800c1f8:	009b      	lsls	r3, r3, #2
 800c1fa:	fa02 f303 	lsl.w	r3, r2, r3
 800c1fe:	693a      	ldr	r2, [r7, #16]
 800c200:	4313      	orrs	r3, r2
 800c202:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800c204:	697b      	ldr	r3, [r7, #20]
 800c206:	08da      	lsrs	r2, r3, #3
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	3208      	adds	r2, #8
 800c20c:	6939      	ldr	r1, [r7, #16]
 800c20e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800c218:	697b      	ldr	r3, [r7, #20]
 800c21a:	005b      	lsls	r3, r3, #1
 800c21c:	2203      	movs	r2, #3
 800c21e:	fa02 f303 	lsl.w	r3, r2, r3
 800c222:	43db      	mvns	r3, r3
 800c224:	693a      	ldr	r2, [r7, #16]
 800c226:	4013      	ands	r3, r2
 800c228:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c22a:	683b      	ldr	r3, [r7, #0]
 800c22c:	685b      	ldr	r3, [r3, #4]
 800c22e:	f003 0203 	and.w	r2, r3, #3
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	005b      	lsls	r3, r3, #1
 800c236:	fa02 f303 	lsl.w	r3, r2, r3
 800c23a:	693a      	ldr	r2, [r7, #16]
 800c23c:	4313      	orrs	r3, r2
 800c23e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	693a      	ldr	r2, [r7, #16]
 800c244:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	685b      	ldr	r3, [r3, #4]
 800c24a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c24e:	2b00      	cmp	r3, #0
 800c250:	f000 80a6 	beq.w	800c3a0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c254:	4b5b      	ldr	r3, [pc, #364]	; (800c3c4 <HAL_GPIO_Init+0x2e4>)
 800c256:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c258:	4a5a      	ldr	r2, [pc, #360]	; (800c3c4 <HAL_GPIO_Init+0x2e4>)
 800c25a:	f043 0301 	orr.w	r3, r3, #1
 800c25e:	6613      	str	r3, [r2, #96]	; 0x60
 800c260:	4b58      	ldr	r3, [pc, #352]	; (800c3c4 <HAL_GPIO_Init+0x2e4>)
 800c262:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c264:	f003 0301 	and.w	r3, r3, #1
 800c268:	60bb      	str	r3, [r7, #8]
 800c26a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c26c:	4a56      	ldr	r2, [pc, #344]	; (800c3c8 <HAL_GPIO_Init+0x2e8>)
 800c26e:	697b      	ldr	r3, [r7, #20]
 800c270:	089b      	lsrs	r3, r3, #2
 800c272:	3302      	adds	r3, #2
 800c274:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c278:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c27a:	697b      	ldr	r3, [r7, #20]
 800c27c:	f003 0303 	and.w	r3, r3, #3
 800c280:	009b      	lsls	r3, r3, #2
 800c282:	220f      	movs	r2, #15
 800c284:	fa02 f303 	lsl.w	r3, r2, r3
 800c288:	43db      	mvns	r3, r3
 800c28a:	693a      	ldr	r2, [r7, #16]
 800c28c:	4013      	ands	r3, r2
 800c28e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800c296:	d01f      	beq.n	800c2d8 <HAL_GPIO_Init+0x1f8>
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	4a4c      	ldr	r2, [pc, #304]	; (800c3cc <HAL_GPIO_Init+0x2ec>)
 800c29c:	4293      	cmp	r3, r2
 800c29e:	d019      	beq.n	800c2d4 <HAL_GPIO_Init+0x1f4>
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	4a4b      	ldr	r2, [pc, #300]	; (800c3d0 <HAL_GPIO_Init+0x2f0>)
 800c2a4:	4293      	cmp	r3, r2
 800c2a6:	d013      	beq.n	800c2d0 <HAL_GPIO_Init+0x1f0>
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	4a4a      	ldr	r2, [pc, #296]	; (800c3d4 <HAL_GPIO_Init+0x2f4>)
 800c2ac:	4293      	cmp	r3, r2
 800c2ae:	d00d      	beq.n	800c2cc <HAL_GPIO_Init+0x1ec>
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	4a49      	ldr	r2, [pc, #292]	; (800c3d8 <HAL_GPIO_Init+0x2f8>)
 800c2b4:	4293      	cmp	r3, r2
 800c2b6:	d007      	beq.n	800c2c8 <HAL_GPIO_Init+0x1e8>
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	4a48      	ldr	r2, [pc, #288]	; (800c3dc <HAL_GPIO_Init+0x2fc>)
 800c2bc:	4293      	cmp	r3, r2
 800c2be:	d101      	bne.n	800c2c4 <HAL_GPIO_Init+0x1e4>
 800c2c0:	2305      	movs	r3, #5
 800c2c2:	e00a      	b.n	800c2da <HAL_GPIO_Init+0x1fa>
 800c2c4:	2306      	movs	r3, #6
 800c2c6:	e008      	b.n	800c2da <HAL_GPIO_Init+0x1fa>
 800c2c8:	2304      	movs	r3, #4
 800c2ca:	e006      	b.n	800c2da <HAL_GPIO_Init+0x1fa>
 800c2cc:	2303      	movs	r3, #3
 800c2ce:	e004      	b.n	800c2da <HAL_GPIO_Init+0x1fa>
 800c2d0:	2302      	movs	r3, #2
 800c2d2:	e002      	b.n	800c2da <HAL_GPIO_Init+0x1fa>
 800c2d4:	2301      	movs	r3, #1
 800c2d6:	e000      	b.n	800c2da <HAL_GPIO_Init+0x1fa>
 800c2d8:	2300      	movs	r3, #0
 800c2da:	697a      	ldr	r2, [r7, #20]
 800c2dc:	f002 0203 	and.w	r2, r2, #3
 800c2e0:	0092      	lsls	r2, r2, #2
 800c2e2:	4093      	lsls	r3, r2
 800c2e4:	693a      	ldr	r2, [r7, #16]
 800c2e6:	4313      	orrs	r3, r2
 800c2e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c2ea:	4937      	ldr	r1, [pc, #220]	; (800c3c8 <HAL_GPIO_Init+0x2e8>)
 800c2ec:	697b      	ldr	r3, [r7, #20]
 800c2ee:	089b      	lsrs	r3, r3, #2
 800c2f0:	3302      	adds	r3, #2
 800c2f2:	693a      	ldr	r2, [r7, #16]
 800c2f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800c2f8:	4b39      	ldr	r3, [pc, #228]	; (800c3e0 <HAL_GPIO_Init+0x300>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	43db      	mvns	r3, r3
 800c302:	693a      	ldr	r2, [r7, #16]
 800c304:	4013      	ands	r3, r2
 800c306:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800c308:	683b      	ldr	r3, [r7, #0]
 800c30a:	685b      	ldr	r3, [r3, #4]
 800c30c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c310:	2b00      	cmp	r3, #0
 800c312:	d003      	beq.n	800c31c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800c314:	693a      	ldr	r2, [r7, #16]
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	4313      	orrs	r3, r2
 800c31a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800c31c:	4a30      	ldr	r2, [pc, #192]	; (800c3e0 <HAL_GPIO_Init+0x300>)
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800c322:	4b2f      	ldr	r3, [pc, #188]	; (800c3e0 <HAL_GPIO_Init+0x300>)
 800c324:	685b      	ldr	r3, [r3, #4]
 800c326:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	43db      	mvns	r3, r3
 800c32c:	693a      	ldr	r2, [r7, #16]
 800c32e:	4013      	ands	r3, r2
 800c330:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	685b      	ldr	r3, [r3, #4]
 800c336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d003      	beq.n	800c346 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800c33e:	693a      	ldr	r2, [r7, #16]
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	4313      	orrs	r3, r2
 800c344:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800c346:	4a26      	ldr	r2, [pc, #152]	; (800c3e0 <HAL_GPIO_Init+0x300>)
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c34c:	4b24      	ldr	r3, [pc, #144]	; (800c3e0 <HAL_GPIO_Init+0x300>)
 800c34e:	689b      	ldr	r3, [r3, #8]
 800c350:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	43db      	mvns	r3, r3
 800c356:	693a      	ldr	r2, [r7, #16]
 800c358:	4013      	ands	r3, r2
 800c35a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	685b      	ldr	r3, [r3, #4]
 800c360:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c364:	2b00      	cmp	r3, #0
 800c366:	d003      	beq.n	800c370 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800c368:	693a      	ldr	r2, [r7, #16]
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	4313      	orrs	r3, r2
 800c36e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800c370:	4a1b      	ldr	r2, [pc, #108]	; (800c3e0 <HAL_GPIO_Init+0x300>)
 800c372:	693b      	ldr	r3, [r7, #16]
 800c374:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800c376:	4b1a      	ldr	r3, [pc, #104]	; (800c3e0 <HAL_GPIO_Init+0x300>)
 800c378:	68db      	ldr	r3, [r3, #12]
 800c37a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	43db      	mvns	r3, r3
 800c380:	693a      	ldr	r2, [r7, #16]
 800c382:	4013      	ands	r3, r2
 800c384:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	685b      	ldr	r3, [r3, #4]
 800c38a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d003      	beq.n	800c39a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800c392:	693a      	ldr	r2, [r7, #16]
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	4313      	orrs	r3, r2
 800c398:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800c39a:	4a11      	ldr	r2, [pc, #68]	; (800c3e0 <HAL_GPIO_Init+0x300>)
 800c39c:	693b      	ldr	r3, [r7, #16]
 800c39e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	681a      	ldr	r2, [r3, #0]
 800c3aa:	697b      	ldr	r3, [r7, #20]
 800c3ac:	fa22 f303 	lsr.w	r3, r2, r3
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	f47f ae9d 	bne.w	800c0f0 <HAL_GPIO_Init+0x10>
  }
}
 800c3b6:	bf00      	nop
 800c3b8:	371c      	adds	r7, #28
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c0:	4770      	bx	lr
 800c3c2:	bf00      	nop
 800c3c4:	40021000 	.word	0x40021000
 800c3c8:	40010000 	.word	0x40010000
 800c3cc:	48000400 	.word	0x48000400
 800c3d0:	48000800 	.word	0x48000800
 800c3d4:	48000c00 	.word	0x48000c00
 800c3d8:	48001000 	.word	0x48001000
 800c3dc:	48001400 	.word	0x48001400
 800c3e0:	40010400 	.word	0x40010400

0800c3e4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800c3e4:	b480      	push	{r7}
 800c3e6:	b087      	sub	sp, #28
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
 800c3ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800c3f2:	e0bd      	b.n	800c570 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800c3f4:	2201      	movs	r2, #1
 800c3f6:	697b      	ldr	r3, [r7, #20]
 800c3f8:	fa02 f303 	lsl.w	r3, r2, r3
 800c3fc:	683a      	ldr	r2, [r7, #0]
 800c3fe:	4013      	ands	r3, r2
 800c400:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	2b00      	cmp	r3, #0
 800c406:	f000 80b0 	beq.w	800c56a <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800c40a:	4a60      	ldr	r2, [pc, #384]	; (800c58c <HAL_GPIO_DeInit+0x1a8>)
 800c40c:	697b      	ldr	r3, [r7, #20]
 800c40e:	089b      	lsrs	r3, r3, #2
 800c410:	3302      	adds	r3, #2
 800c412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c416:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800c418:	697b      	ldr	r3, [r7, #20]
 800c41a:	f003 0303 	and.w	r3, r3, #3
 800c41e:	009b      	lsls	r3, r3, #2
 800c420:	220f      	movs	r2, #15
 800c422:	fa02 f303 	lsl.w	r3, r2, r3
 800c426:	68fa      	ldr	r2, [r7, #12]
 800c428:	4013      	ands	r3, r2
 800c42a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800c432:	d01f      	beq.n	800c474 <HAL_GPIO_DeInit+0x90>
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	4a56      	ldr	r2, [pc, #344]	; (800c590 <HAL_GPIO_DeInit+0x1ac>)
 800c438:	4293      	cmp	r3, r2
 800c43a:	d019      	beq.n	800c470 <HAL_GPIO_DeInit+0x8c>
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	4a55      	ldr	r2, [pc, #340]	; (800c594 <HAL_GPIO_DeInit+0x1b0>)
 800c440:	4293      	cmp	r3, r2
 800c442:	d013      	beq.n	800c46c <HAL_GPIO_DeInit+0x88>
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	4a54      	ldr	r2, [pc, #336]	; (800c598 <HAL_GPIO_DeInit+0x1b4>)
 800c448:	4293      	cmp	r3, r2
 800c44a:	d00d      	beq.n	800c468 <HAL_GPIO_DeInit+0x84>
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	4a53      	ldr	r2, [pc, #332]	; (800c59c <HAL_GPIO_DeInit+0x1b8>)
 800c450:	4293      	cmp	r3, r2
 800c452:	d007      	beq.n	800c464 <HAL_GPIO_DeInit+0x80>
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	4a52      	ldr	r2, [pc, #328]	; (800c5a0 <HAL_GPIO_DeInit+0x1bc>)
 800c458:	4293      	cmp	r3, r2
 800c45a:	d101      	bne.n	800c460 <HAL_GPIO_DeInit+0x7c>
 800c45c:	2305      	movs	r3, #5
 800c45e:	e00a      	b.n	800c476 <HAL_GPIO_DeInit+0x92>
 800c460:	2306      	movs	r3, #6
 800c462:	e008      	b.n	800c476 <HAL_GPIO_DeInit+0x92>
 800c464:	2304      	movs	r3, #4
 800c466:	e006      	b.n	800c476 <HAL_GPIO_DeInit+0x92>
 800c468:	2303      	movs	r3, #3
 800c46a:	e004      	b.n	800c476 <HAL_GPIO_DeInit+0x92>
 800c46c:	2302      	movs	r3, #2
 800c46e:	e002      	b.n	800c476 <HAL_GPIO_DeInit+0x92>
 800c470:	2301      	movs	r3, #1
 800c472:	e000      	b.n	800c476 <HAL_GPIO_DeInit+0x92>
 800c474:	2300      	movs	r3, #0
 800c476:	697a      	ldr	r2, [r7, #20]
 800c478:	f002 0203 	and.w	r2, r2, #3
 800c47c:	0092      	lsls	r2, r2, #2
 800c47e:	4093      	lsls	r3, r2
 800c480:	68fa      	ldr	r2, [r7, #12]
 800c482:	429a      	cmp	r2, r3
 800c484:	d132      	bne.n	800c4ec <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800c486:	4b47      	ldr	r3, [pc, #284]	; (800c5a4 <HAL_GPIO_DeInit+0x1c0>)
 800c488:	681a      	ldr	r2, [r3, #0]
 800c48a:	693b      	ldr	r3, [r7, #16]
 800c48c:	43db      	mvns	r3, r3
 800c48e:	4945      	ldr	r1, [pc, #276]	; (800c5a4 <HAL_GPIO_DeInit+0x1c0>)
 800c490:	4013      	ands	r3, r2
 800c492:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800c494:	4b43      	ldr	r3, [pc, #268]	; (800c5a4 <HAL_GPIO_DeInit+0x1c0>)
 800c496:	685a      	ldr	r2, [r3, #4]
 800c498:	693b      	ldr	r3, [r7, #16]
 800c49a:	43db      	mvns	r3, r3
 800c49c:	4941      	ldr	r1, [pc, #260]	; (800c5a4 <HAL_GPIO_DeInit+0x1c0>)
 800c49e:	4013      	ands	r3, r2
 800c4a0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800c4a2:	4b40      	ldr	r3, [pc, #256]	; (800c5a4 <HAL_GPIO_DeInit+0x1c0>)
 800c4a4:	689a      	ldr	r2, [r3, #8]
 800c4a6:	693b      	ldr	r3, [r7, #16]
 800c4a8:	43db      	mvns	r3, r3
 800c4aa:	493e      	ldr	r1, [pc, #248]	; (800c5a4 <HAL_GPIO_DeInit+0x1c0>)
 800c4ac:	4013      	ands	r3, r2
 800c4ae:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800c4b0:	4b3c      	ldr	r3, [pc, #240]	; (800c5a4 <HAL_GPIO_DeInit+0x1c0>)
 800c4b2:	68da      	ldr	r2, [r3, #12]
 800c4b4:	693b      	ldr	r3, [r7, #16]
 800c4b6:	43db      	mvns	r3, r3
 800c4b8:	493a      	ldr	r1, [pc, #232]	; (800c5a4 <HAL_GPIO_DeInit+0x1c0>)
 800c4ba:	4013      	ands	r3, r2
 800c4bc:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800c4be:	697b      	ldr	r3, [r7, #20]
 800c4c0:	f003 0303 	and.w	r3, r3, #3
 800c4c4:	009b      	lsls	r3, r3, #2
 800c4c6:	220f      	movs	r2, #15
 800c4c8:	fa02 f303 	lsl.w	r3, r2, r3
 800c4cc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800c4ce:	4a2f      	ldr	r2, [pc, #188]	; (800c58c <HAL_GPIO_DeInit+0x1a8>)
 800c4d0:	697b      	ldr	r3, [r7, #20]
 800c4d2:	089b      	lsrs	r3, r3, #2
 800c4d4:	3302      	adds	r3, #2
 800c4d6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	43da      	mvns	r2, r3
 800c4de:	482b      	ldr	r0, [pc, #172]	; (800c58c <HAL_GPIO_DeInit+0x1a8>)
 800c4e0:	697b      	ldr	r3, [r7, #20]
 800c4e2:	089b      	lsrs	r3, r3, #2
 800c4e4:	400a      	ands	r2, r1
 800c4e6:	3302      	adds	r3, #2
 800c4e8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681a      	ldr	r2, [r3, #0]
 800c4f0:	697b      	ldr	r3, [r7, #20]
 800c4f2:	005b      	lsls	r3, r3, #1
 800c4f4:	2103      	movs	r1, #3
 800c4f6:	fa01 f303 	lsl.w	r3, r1, r3
 800c4fa:	431a      	orrs	r2, r3
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800c500:	697b      	ldr	r3, [r7, #20]
 800c502:	08da      	lsrs	r2, r3, #3
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	3208      	adds	r2, #8
 800c508:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c50c:	697b      	ldr	r3, [r7, #20]
 800c50e:	f003 0307 	and.w	r3, r3, #7
 800c512:	009b      	lsls	r3, r3, #2
 800c514:	220f      	movs	r2, #15
 800c516:	fa02 f303 	lsl.w	r3, r2, r3
 800c51a:	43db      	mvns	r3, r3
 800c51c:	697a      	ldr	r2, [r7, #20]
 800c51e:	08d2      	lsrs	r2, r2, #3
 800c520:	4019      	ands	r1, r3
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	3208      	adds	r2, #8
 800c526:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	68da      	ldr	r2, [r3, #12]
 800c52e:	697b      	ldr	r3, [r7, #20]
 800c530:	005b      	lsls	r3, r3, #1
 800c532:	2103      	movs	r1, #3
 800c534:	fa01 f303 	lsl.w	r3, r1, r3
 800c538:	43db      	mvns	r3, r3
 800c53a:	401a      	ands	r2, r3
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	685a      	ldr	r2, [r3, #4]
 800c544:	2101      	movs	r1, #1
 800c546:	697b      	ldr	r3, [r7, #20]
 800c548:	fa01 f303 	lsl.w	r3, r1, r3
 800c54c:	43db      	mvns	r3, r3
 800c54e:	401a      	ands	r2, r3
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	689a      	ldr	r2, [r3, #8]
 800c558:	697b      	ldr	r3, [r7, #20]
 800c55a:	005b      	lsls	r3, r3, #1
 800c55c:	2103      	movs	r1, #3
 800c55e:	fa01 f303 	lsl.w	r3, r1, r3
 800c562:	43db      	mvns	r3, r3
 800c564:	401a      	ands	r2, r3
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	609a      	str	r2, [r3, #8]
    }

    position++;
 800c56a:	697b      	ldr	r3, [r7, #20]
 800c56c:	3301      	adds	r3, #1
 800c56e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800c570:	683a      	ldr	r2, [r7, #0]
 800c572:	697b      	ldr	r3, [r7, #20]
 800c574:	fa22 f303 	lsr.w	r3, r2, r3
 800c578:	2b00      	cmp	r3, #0
 800c57a:	f47f af3b 	bne.w	800c3f4 <HAL_GPIO_DeInit+0x10>
  }
}
 800c57e:	bf00      	nop
 800c580:	371c      	adds	r7, #28
 800c582:	46bd      	mov	sp, r7
 800c584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c588:	4770      	bx	lr
 800c58a:	bf00      	nop
 800c58c:	40010000 	.word	0x40010000
 800c590:	48000400 	.word	0x48000400
 800c594:	48000800 	.word	0x48000800
 800c598:	48000c00 	.word	0x48000c00
 800c59c:	48001000 	.word	0x48001000
 800c5a0:	48001400 	.word	0x48001400
 800c5a4:	40010400 	.word	0x40010400

0800c5a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b083      	sub	sp, #12
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
 800c5b0:	460b      	mov	r3, r1
 800c5b2:	807b      	strh	r3, [r7, #2]
 800c5b4:	4613      	mov	r3, r2
 800c5b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c5b8:	787b      	ldrb	r3, [r7, #1]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d003      	beq.n	800c5c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800c5be:	887a      	ldrh	r2, [r7, #2]
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800c5c4:	e002      	b.n	800c5cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800c5c6:	887a      	ldrh	r2, [r7, #2]
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 800c5cc:	bf00      	nop
 800c5ce:	370c      	adds	r7, #12
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d6:	4770      	bx	lr

0800c5d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c5d8:	b480      	push	{r7}
 800c5da:	b085      	sub	sp, #20
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d141      	bne.n	800c66a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c5e6:	4b4b      	ldr	r3, [pc, #300]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c5ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c5f2:	d131      	bne.n	800c658 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c5f4:	4b47      	ldr	r3, [pc, #284]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c5fa:	4a46      	ldr	r2, [pc, #280]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c600:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c604:	4b43      	ldr	r3, [pc, #268]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c60c:	4a41      	ldr	r2, [pc, #260]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c60e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c612:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c614:	4b40      	ldr	r3, [pc, #256]	; (800c718 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	2232      	movs	r2, #50	; 0x32
 800c61a:	fb02 f303 	mul.w	r3, r2, r3
 800c61e:	4a3f      	ldr	r2, [pc, #252]	; (800c71c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c620:	fba2 2303 	umull	r2, r3, r2, r3
 800c624:	0c9b      	lsrs	r3, r3, #18
 800c626:	3301      	adds	r3, #1
 800c628:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c62a:	e002      	b.n	800c632 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	3b01      	subs	r3, #1
 800c630:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c632:	4b38      	ldr	r3, [pc, #224]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c634:	695b      	ldr	r3, [r3, #20]
 800c636:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c63a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c63e:	d102      	bne.n	800c646 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d1f2      	bne.n	800c62c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c646:	4b33      	ldr	r3, [pc, #204]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c648:	695b      	ldr	r3, [r3, #20]
 800c64a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c64e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c652:	d158      	bne.n	800c706 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c654:	2303      	movs	r3, #3
 800c656:	e057      	b.n	800c708 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c658:	4b2e      	ldr	r3, [pc, #184]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c65a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c65e:	4a2d      	ldr	r2, [pc, #180]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c660:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c664:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800c668:	e04d      	b.n	800c706 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c670:	d141      	bne.n	800c6f6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c672:	4b28      	ldr	r3, [pc, #160]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c67a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c67e:	d131      	bne.n	800c6e4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c680:	4b24      	ldr	r3, [pc, #144]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c682:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c686:	4a23      	ldr	r2, [pc, #140]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c688:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c68c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c690:	4b20      	ldr	r3, [pc, #128]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c698:	4a1e      	ldr	r2, [pc, #120]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c69a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c69e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c6a0:	4b1d      	ldr	r3, [pc, #116]	; (800c718 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	2232      	movs	r2, #50	; 0x32
 800c6a6:	fb02 f303 	mul.w	r3, r2, r3
 800c6aa:	4a1c      	ldr	r2, [pc, #112]	; (800c71c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c6ac:	fba2 2303 	umull	r2, r3, r2, r3
 800c6b0:	0c9b      	lsrs	r3, r3, #18
 800c6b2:	3301      	adds	r3, #1
 800c6b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c6b6:	e002      	b.n	800c6be <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	3b01      	subs	r3, #1
 800c6bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c6be:	4b15      	ldr	r3, [pc, #84]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c6c0:	695b      	ldr	r3, [r3, #20]
 800c6c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c6c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c6ca:	d102      	bne.n	800c6d2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d1f2      	bne.n	800c6b8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c6d2:	4b10      	ldr	r3, [pc, #64]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c6d4:	695b      	ldr	r3, [r3, #20]
 800c6d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c6da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c6de:	d112      	bne.n	800c706 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c6e0:	2303      	movs	r3, #3
 800c6e2:	e011      	b.n	800c708 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c6e4:	4b0b      	ldr	r3, [pc, #44]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c6e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c6ea:	4a0a      	ldr	r2, [pc, #40]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c6ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c6f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800c6f4:	e007      	b.n	800c706 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c6f6:	4b07      	ldr	r3, [pc, #28]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c6fe:	4a05      	ldr	r2, [pc, #20]	; (800c714 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c700:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c704:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800c706:	2300      	movs	r3, #0
}
 800c708:	4618      	mov	r0, r3
 800c70a:	3714      	adds	r7, #20
 800c70c:	46bd      	mov	sp, r7
 800c70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c712:	4770      	bx	lr
 800c714:	40007000 	.word	0x40007000
 800c718:	20000eb0 	.word	0x20000eb0
 800c71c:	431bde83 	.word	0x431bde83

0800c720 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b088      	sub	sp, #32
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d101      	bne.n	800c732 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c72e:	2301      	movs	r3, #1
 800c730:	e308      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f003 0301 	and.w	r3, r3, #1
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d075      	beq.n	800c82a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c73e:	4ba3      	ldr	r3, [pc, #652]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c740:	689b      	ldr	r3, [r3, #8]
 800c742:	f003 030c 	and.w	r3, r3, #12
 800c746:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c748:	4ba0      	ldr	r3, [pc, #640]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c74a:	68db      	ldr	r3, [r3, #12]
 800c74c:	f003 0303 	and.w	r3, r3, #3
 800c750:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800c752:	69bb      	ldr	r3, [r7, #24]
 800c754:	2b0c      	cmp	r3, #12
 800c756:	d102      	bne.n	800c75e <HAL_RCC_OscConfig+0x3e>
 800c758:	697b      	ldr	r3, [r7, #20]
 800c75a:	2b03      	cmp	r3, #3
 800c75c:	d002      	beq.n	800c764 <HAL_RCC_OscConfig+0x44>
 800c75e:	69bb      	ldr	r3, [r7, #24]
 800c760:	2b08      	cmp	r3, #8
 800c762:	d10b      	bne.n	800c77c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c764:	4b99      	ldr	r3, [pc, #612]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d05b      	beq.n	800c828 <HAL_RCC_OscConfig+0x108>
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	685b      	ldr	r3, [r3, #4]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d157      	bne.n	800c828 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800c778:	2301      	movs	r3, #1
 800c77a:	e2e3      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	685b      	ldr	r3, [r3, #4]
 800c780:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c784:	d106      	bne.n	800c794 <HAL_RCC_OscConfig+0x74>
 800c786:	4b91      	ldr	r3, [pc, #580]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	4a90      	ldr	r2, [pc, #576]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c78c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c790:	6013      	str	r3, [r2, #0]
 800c792:	e01d      	b.n	800c7d0 <HAL_RCC_OscConfig+0xb0>
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	685b      	ldr	r3, [r3, #4]
 800c798:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c79c:	d10c      	bne.n	800c7b8 <HAL_RCC_OscConfig+0x98>
 800c79e:	4b8b      	ldr	r3, [pc, #556]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	4a8a      	ldr	r2, [pc, #552]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c7a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c7a8:	6013      	str	r3, [r2, #0]
 800c7aa:	4b88      	ldr	r3, [pc, #544]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	4a87      	ldr	r2, [pc, #540]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c7b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c7b4:	6013      	str	r3, [r2, #0]
 800c7b6:	e00b      	b.n	800c7d0 <HAL_RCC_OscConfig+0xb0>
 800c7b8:	4b84      	ldr	r3, [pc, #528]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	4a83      	ldr	r2, [pc, #524]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c7be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c7c2:	6013      	str	r3, [r2, #0]
 800c7c4:	4b81      	ldr	r3, [pc, #516]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	4a80      	ldr	r2, [pc, #512]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c7ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c7ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	685b      	ldr	r3, [r3, #4]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d013      	beq.n	800c800 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c7d8:	f7fc fbcc 	bl	8008f74 <HAL_GetTick>
 800c7dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c7de:	e008      	b.n	800c7f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c7e0:	f7fc fbc8 	bl	8008f74 <HAL_GetTick>
 800c7e4:	4602      	mov	r2, r0
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	1ad3      	subs	r3, r2, r3
 800c7ea:	2b64      	cmp	r3, #100	; 0x64
 800c7ec:	d901      	bls.n	800c7f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800c7ee:	2303      	movs	r3, #3
 800c7f0:	e2a8      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c7f2:	4b76      	ldr	r3, [pc, #472]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d0f0      	beq.n	800c7e0 <HAL_RCC_OscConfig+0xc0>
 800c7fe:	e014      	b.n	800c82a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c800:	f7fc fbb8 	bl	8008f74 <HAL_GetTick>
 800c804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c806:	e008      	b.n	800c81a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c808:	f7fc fbb4 	bl	8008f74 <HAL_GetTick>
 800c80c:	4602      	mov	r2, r0
 800c80e:	693b      	ldr	r3, [r7, #16]
 800c810:	1ad3      	subs	r3, r2, r3
 800c812:	2b64      	cmp	r3, #100	; 0x64
 800c814:	d901      	bls.n	800c81a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c816:	2303      	movs	r3, #3
 800c818:	e294      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c81a:	4b6c      	ldr	r3, [pc, #432]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c822:	2b00      	cmp	r3, #0
 800c824:	d1f0      	bne.n	800c808 <HAL_RCC_OscConfig+0xe8>
 800c826:	e000      	b.n	800c82a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	f003 0302 	and.w	r3, r3, #2
 800c832:	2b00      	cmp	r3, #0
 800c834:	d075      	beq.n	800c922 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c836:	4b65      	ldr	r3, [pc, #404]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c838:	689b      	ldr	r3, [r3, #8]
 800c83a:	f003 030c 	and.w	r3, r3, #12
 800c83e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c840:	4b62      	ldr	r3, [pc, #392]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c842:	68db      	ldr	r3, [r3, #12]
 800c844:	f003 0303 	and.w	r3, r3, #3
 800c848:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800c84a:	69bb      	ldr	r3, [r7, #24]
 800c84c:	2b0c      	cmp	r3, #12
 800c84e:	d102      	bne.n	800c856 <HAL_RCC_OscConfig+0x136>
 800c850:	697b      	ldr	r3, [r7, #20]
 800c852:	2b02      	cmp	r3, #2
 800c854:	d002      	beq.n	800c85c <HAL_RCC_OscConfig+0x13c>
 800c856:	69bb      	ldr	r3, [r7, #24]
 800c858:	2b04      	cmp	r3, #4
 800c85a:	d11f      	bne.n	800c89c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c85c:	4b5b      	ldr	r3, [pc, #364]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c864:	2b00      	cmp	r3, #0
 800c866:	d005      	beq.n	800c874 <HAL_RCC_OscConfig+0x154>
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	68db      	ldr	r3, [r3, #12]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d101      	bne.n	800c874 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800c870:	2301      	movs	r3, #1
 800c872:	e267      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c874:	4b55      	ldr	r3, [pc, #340]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c876:	685b      	ldr	r3, [r3, #4]
 800c878:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	691b      	ldr	r3, [r3, #16]
 800c880:	061b      	lsls	r3, r3, #24
 800c882:	4952      	ldr	r1, [pc, #328]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c884:	4313      	orrs	r3, r2
 800c886:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c888:	4b51      	ldr	r3, [pc, #324]	; (800c9d0 <HAL_RCC_OscConfig+0x2b0>)
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	4618      	mov	r0, r3
 800c88e:	f7fc fb25 	bl	8008edc <HAL_InitTick>
 800c892:	4603      	mov	r3, r0
 800c894:	2b00      	cmp	r3, #0
 800c896:	d043      	beq.n	800c920 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800c898:	2301      	movs	r3, #1
 800c89a:	e253      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	68db      	ldr	r3, [r3, #12]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d023      	beq.n	800c8ec <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c8a4:	4b49      	ldr	r3, [pc, #292]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	4a48      	ldr	r2, [pc, #288]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c8aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c8ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c8b0:	f7fc fb60 	bl	8008f74 <HAL_GetTick>
 800c8b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c8b6:	e008      	b.n	800c8ca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c8b8:	f7fc fb5c 	bl	8008f74 <HAL_GetTick>
 800c8bc:	4602      	mov	r2, r0
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	1ad3      	subs	r3, r2, r3
 800c8c2:	2b02      	cmp	r3, #2
 800c8c4:	d901      	bls.n	800c8ca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800c8c6:	2303      	movs	r3, #3
 800c8c8:	e23c      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c8ca:	4b40      	ldr	r3, [pc, #256]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d0f0      	beq.n	800c8b8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c8d6:	4b3d      	ldr	r3, [pc, #244]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c8d8:	685b      	ldr	r3, [r3, #4]
 800c8da:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	691b      	ldr	r3, [r3, #16]
 800c8e2:	061b      	lsls	r3, r3, #24
 800c8e4:	4939      	ldr	r1, [pc, #228]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c8e6:	4313      	orrs	r3, r2
 800c8e8:	604b      	str	r3, [r1, #4]
 800c8ea:	e01a      	b.n	800c922 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c8ec:	4b37      	ldr	r3, [pc, #220]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	4a36      	ldr	r2, [pc, #216]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c8f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c8f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c8f8:	f7fc fb3c 	bl	8008f74 <HAL_GetTick>
 800c8fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c8fe:	e008      	b.n	800c912 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c900:	f7fc fb38 	bl	8008f74 <HAL_GetTick>
 800c904:	4602      	mov	r2, r0
 800c906:	693b      	ldr	r3, [r7, #16]
 800c908:	1ad3      	subs	r3, r2, r3
 800c90a:	2b02      	cmp	r3, #2
 800c90c:	d901      	bls.n	800c912 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800c90e:	2303      	movs	r3, #3
 800c910:	e218      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c912:	4b2e      	ldr	r3, [pc, #184]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d1f0      	bne.n	800c900 <HAL_RCC_OscConfig+0x1e0>
 800c91e:	e000      	b.n	800c922 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c920:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	f003 0308 	and.w	r3, r3, #8
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d03c      	beq.n	800c9a8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	695b      	ldr	r3, [r3, #20]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d01c      	beq.n	800c970 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c936:	4b25      	ldr	r3, [pc, #148]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c938:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c93c:	4a23      	ldr	r2, [pc, #140]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c93e:	f043 0301 	orr.w	r3, r3, #1
 800c942:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c946:	f7fc fb15 	bl	8008f74 <HAL_GetTick>
 800c94a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c94c:	e008      	b.n	800c960 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c94e:	f7fc fb11 	bl	8008f74 <HAL_GetTick>
 800c952:	4602      	mov	r2, r0
 800c954:	693b      	ldr	r3, [r7, #16]
 800c956:	1ad3      	subs	r3, r2, r3
 800c958:	2b02      	cmp	r3, #2
 800c95a:	d901      	bls.n	800c960 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800c95c:	2303      	movs	r3, #3
 800c95e:	e1f1      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c960:	4b1a      	ldr	r3, [pc, #104]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c962:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c966:	f003 0302 	and.w	r3, r3, #2
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d0ef      	beq.n	800c94e <HAL_RCC_OscConfig+0x22e>
 800c96e:	e01b      	b.n	800c9a8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c970:	4b16      	ldr	r3, [pc, #88]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c972:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c976:	4a15      	ldr	r2, [pc, #84]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c978:	f023 0301 	bic.w	r3, r3, #1
 800c97c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c980:	f7fc faf8 	bl	8008f74 <HAL_GetTick>
 800c984:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c986:	e008      	b.n	800c99a <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c988:	f7fc faf4 	bl	8008f74 <HAL_GetTick>
 800c98c:	4602      	mov	r2, r0
 800c98e:	693b      	ldr	r3, [r7, #16]
 800c990:	1ad3      	subs	r3, r2, r3
 800c992:	2b02      	cmp	r3, #2
 800c994:	d901      	bls.n	800c99a <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800c996:	2303      	movs	r3, #3
 800c998:	e1d4      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c99a:	4b0c      	ldr	r3, [pc, #48]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c99c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c9a0:	f003 0302 	and.w	r3, r3, #2
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d1ef      	bne.n	800c988 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	f003 0304 	and.w	r3, r3, #4
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	f000 80ab 	beq.w	800cb0c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c9ba:	4b04      	ldr	r3, [pc, #16]	; (800c9cc <HAL_RCC_OscConfig+0x2ac>)
 800c9bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d106      	bne.n	800c9d4 <HAL_RCC_OscConfig+0x2b4>
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	e005      	b.n	800c9d6 <HAL_RCC_OscConfig+0x2b6>
 800c9ca:	bf00      	nop
 800c9cc:	40021000 	.word	0x40021000
 800c9d0:	20000eb4 	.word	0x20000eb4
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d00d      	beq.n	800c9f6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c9da:	4baf      	ldr	r3, [pc, #700]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800c9dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9de:	4aae      	ldr	r2, [pc, #696]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800c9e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c9e4:	6593      	str	r3, [r2, #88]	; 0x58
 800c9e6:	4bac      	ldr	r3, [pc, #688]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800c9e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c9ee:	60fb      	str	r3, [r7, #12]
 800c9f0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800c9f2:	2301      	movs	r3, #1
 800c9f4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c9f6:	4ba9      	ldr	r3, [pc, #676]	; (800cc9c <HAL_RCC_OscConfig+0x57c>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d118      	bne.n	800ca34 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ca02:	4ba6      	ldr	r3, [pc, #664]	; (800cc9c <HAL_RCC_OscConfig+0x57c>)
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	4aa5      	ldr	r2, [pc, #660]	; (800cc9c <HAL_RCC_OscConfig+0x57c>)
 800ca08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ca0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ca0e:	f7fc fab1 	bl	8008f74 <HAL_GetTick>
 800ca12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ca14:	e008      	b.n	800ca28 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ca16:	f7fc faad 	bl	8008f74 <HAL_GetTick>
 800ca1a:	4602      	mov	r2, r0
 800ca1c:	693b      	ldr	r3, [r7, #16]
 800ca1e:	1ad3      	subs	r3, r2, r3
 800ca20:	2b02      	cmp	r3, #2
 800ca22:	d901      	bls.n	800ca28 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800ca24:	2303      	movs	r3, #3
 800ca26:	e18d      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ca28:	4b9c      	ldr	r3, [pc, #624]	; (800cc9c <HAL_RCC_OscConfig+0x57c>)
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d0f0      	beq.n	800ca16 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	689b      	ldr	r3, [r3, #8]
 800ca38:	2b01      	cmp	r3, #1
 800ca3a:	d108      	bne.n	800ca4e <HAL_RCC_OscConfig+0x32e>
 800ca3c:	4b96      	ldr	r3, [pc, #600]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800ca3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca42:	4a95      	ldr	r2, [pc, #596]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800ca44:	f043 0301 	orr.w	r3, r3, #1
 800ca48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ca4c:	e024      	b.n	800ca98 <HAL_RCC_OscConfig+0x378>
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	689b      	ldr	r3, [r3, #8]
 800ca52:	2b05      	cmp	r3, #5
 800ca54:	d110      	bne.n	800ca78 <HAL_RCC_OscConfig+0x358>
 800ca56:	4b90      	ldr	r3, [pc, #576]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800ca58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca5c:	4a8e      	ldr	r2, [pc, #568]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800ca5e:	f043 0304 	orr.w	r3, r3, #4
 800ca62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ca66:	4b8c      	ldr	r3, [pc, #560]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800ca68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca6c:	4a8a      	ldr	r2, [pc, #552]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800ca6e:	f043 0301 	orr.w	r3, r3, #1
 800ca72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ca76:	e00f      	b.n	800ca98 <HAL_RCC_OscConfig+0x378>
 800ca78:	4b87      	ldr	r3, [pc, #540]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800ca7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca7e:	4a86      	ldr	r2, [pc, #536]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800ca80:	f023 0301 	bic.w	r3, r3, #1
 800ca84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ca88:	4b83      	ldr	r3, [pc, #524]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800ca8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca8e:	4a82      	ldr	r2, [pc, #520]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800ca90:	f023 0304 	bic.w	r3, r3, #4
 800ca94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	689b      	ldr	r3, [r3, #8]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d016      	beq.n	800cace <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800caa0:	f7fc fa68 	bl	8008f74 <HAL_GetTick>
 800caa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800caa6:	e00a      	b.n	800cabe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800caa8:	f7fc fa64 	bl	8008f74 <HAL_GetTick>
 800caac:	4602      	mov	r2, r0
 800caae:	693b      	ldr	r3, [r7, #16]
 800cab0:	1ad3      	subs	r3, r2, r3
 800cab2:	f241 3288 	movw	r2, #5000	; 0x1388
 800cab6:	4293      	cmp	r3, r2
 800cab8:	d901      	bls.n	800cabe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800caba:	2303      	movs	r3, #3
 800cabc:	e142      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cabe:	4b76      	ldr	r3, [pc, #472]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cac4:	f003 0302 	and.w	r3, r3, #2
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d0ed      	beq.n	800caa8 <HAL_RCC_OscConfig+0x388>
 800cacc:	e015      	b.n	800cafa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cace:	f7fc fa51 	bl	8008f74 <HAL_GetTick>
 800cad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cad4:	e00a      	b.n	800caec <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cad6:	f7fc fa4d 	bl	8008f74 <HAL_GetTick>
 800cada:	4602      	mov	r2, r0
 800cadc:	693b      	ldr	r3, [r7, #16]
 800cade:	1ad3      	subs	r3, r2, r3
 800cae0:	f241 3288 	movw	r2, #5000	; 0x1388
 800cae4:	4293      	cmp	r3, r2
 800cae6:	d901      	bls.n	800caec <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800cae8:	2303      	movs	r3, #3
 800caea:	e12b      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800caec:	4b6a      	ldr	r3, [pc, #424]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800caee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800caf2:	f003 0302 	and.w	r3, r3, #2
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d1ed      	bne.n	800cad6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800cafa:	7ffb      	ldrb	r3, [r7, #31]
 800cafc:	2b01      	cmp	r3, #1
 800cafe:	d105      	bne.n	800cb0c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cb00:	4b65      	ldr	r3, [pc, #404]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cb02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cb04:	4a64      	ldr	r2, [pc, #400]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cb06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cb0a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	f003 0320 	and.w	r3, r3, #32
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d03c      	beq.n	800cb92 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	699b      	ldr	r3, [r3, #24]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d01c      	beq.n	800cb5a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800cb20:	4b5d      	ldr	r3, [pc, #372]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cb22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cb26:	4a5c      	ldr	r2, [pc, #368]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cb28:	f043 0301 	orr.w	r3, r3, #1
 800cb2c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb30:	f7fc fa20 	bl	8008f74 <HAL_GetTick>
 800cb34:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800cb36:	e008      	b.n	800cb4a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cb38:	f7fc fa1c 	bl	8008f74 <HAL_GetTick>
 800cb3c:	4602      	mov	r2, r0
 800cb3e:	693b      	ldr	r3, [r7, #16]
 800cb40:	1ad3      	subs	r3, r2, r3
 800cb42:	2b02      	cmp	r3, #2
 800cb44:	d901      	bls.n	800cb4a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800cb46:	2303      	movs	r3, #3
 800cb48:	e0fc      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800cb4a:	4b53      	ldr	r3, [pc, #332]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cb4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cb50:	f003 0302 	and.w	r3, r3, #2
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d0ef      	beq.n	800cb38 <HAL_RCC_OscConfig+0x418>
 800cb58:	e01b      	b.n	800cb92 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800cb5a:	4b4f      	ldr	r3, [pc, #316]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cb5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cb60:	4a4d      	ldr	r2, [pc, #308]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cb62:	f023 0301 	bic.w	r3, r3, #1
 800cb66:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb6a:	f7fc fa03 	bl	8008f74 <HAL_GetTick>
 800cb6e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cb70:	e008      	b.n	800cb84 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cb72:	f7fc f9ff 	bl	8008f74 <HAL_GetTick>
 800cb76:	4602      	mov	r2, r0
 800cb78:	693b      	ldr	r3, [r7, #16]
 800cb7a:	1ad3      	subs	r3, r2, r3
 800cb7c:	2b02      	cmp	r3, #2
 800cb7e:	d901      	bls.n	800cb84 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800cb80:	2303      	movs	r3, #3
 800cb82:	e0df      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cb84:	4b44      	ldr	r3, [pc, #272]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cb86:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cb8a:	f003 0302 	and.w	r3, r3, #2
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d1ef      	bne.n	800cb72 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	69db      	ldr	r3, [r3, #28]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	f000 80d3 	beq.w	800cd42 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800cb9c:	4b3e      	ldr	r3, [pc, #248]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cb9e:	689b      	ldr	r3, [r3, #8]
 800cba0:	f003 030c 	and.w	r3, r3, #12
 800cba4:	2b0c      	cmp	r3, #12
 800cba6:	f000 808d 	beq.w	800ccc4 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	69db      	ldr	r3, [r3, #28]
 800cbae:	2b02      	cmp	r3, #2
 800cbb0:	d15a      	bne.n	800cc68 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cbb2:	4b39      	ldr	r3, [pc, #228]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	4a38      	ldr	r2, [pc, #224]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cbb8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cbbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cbbe:	f7fc f9d9 	bl	8008f74 <HAL_GetTick>
 800cbc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cbc4:	e008      	b.n	800cbd8 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cbc6:	f7fc f9d5 	bl	8008f74 <HAL_GetTick>
 800cbca:	4602      	mov	r2, r0
 800cbcc:	693b      	ldr	r3, [r7, #16]
 800cbce:	1ad3      	subs	r3, r2, r3
 800cbd0:	2b02      	cmp	r3, #2
 800cbd2:	d901      	bls.n	800cbd8 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800cbd4:	2303      	movs	r3, #3
 800cbd6:	e0b5      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cbd8:	4b2f      	ldr	r3, [pc, #188]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d1f0      	bne.n	800cbc6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cbe4:	4b2c      	ldr	r3, [pc, #176]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cbe6:	68da      	ldr	r2, [r3, #12]
 800cbe8:	4b2d      	ldr	r3, [pc, #180]	; (800cca0 <HAL_RCC_OscConfig+0x580>)
 800cbea:	4013      	ands	r3, r2
 800cbec:	687a      	ldr	r2, [r7, #4]
 800cbee:	6a11      	ldr	r1, [r2, #32]
 800cbf0:	687a      	ldr	r2, [r7, #4]
 800cbf2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800cbf4:	3a01      	subs	r2, #1
 800cbf6:	0112      	lsls	r2, r2, #4
 800cbf8:	4311      	orrs	r1, r2
 800cbfa:	687a      	ldr	r2, [r7, #4]
 800cbfc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800cbfe:	0212      	lsls	r2, r2, #8
 800cc00:	4311      	orrs	r1, r2
 800cc02:	687a      	ldr	r2, [r7, #4]
 800cc04:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cc06:	0852      	lsrs	r2, r2, #1
 800cc08:	3a01      	subs	r2, #1
 800cc0a:	0552      	lsls	r2, r2, #21
 800cc0c:	4311      	orrs	r1, r2
 800cc0e:	687a      	ldr	r2, [r7, #4]
 800cc10:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800cc12:	0852      	lsrs	r2, r2, #1
 800cc14:	3a01      	subs	r2, #1
 800cc16:	0652      	lsls	r2, r2, #25
 800cc18:	4311      	orrs	r1, r2
 800cc1a:	687a      	ldr	r2, [r7, #4]
 800cc1c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800cc1e:	06d2      	lsls	r2, r2, #27
 800cc20:	430a      	orrs	r2, r1
 800cc22:	491d      	ldr	r1, [pc, #116]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc24:	4313      	orrs	r3, r2
 800cc26:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cc28:	4b1b      	ldr	r3, [pc, #108]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	4a1a      	ldr	r2, [pc, #104]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cc32:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cc34:	4b18      	ldr	r3, [pc, #96]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc36:	68db      	ldr	r3, [r3, #12]
 800cc38:	4a17      	ldr	r2, [pc, #92]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cc3e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc40:	f7fc f998 	bl	8008f74 <HAL_GetTick>
 800cc44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cc46:	e008      	b.n	800cc5a <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cc48:	f7fc f994 	bl	8008f74 <HAL_GetTick>
 800cc4c:	4602      	mov	r2, r0
 800cc4e:	693b      	ldr	r3, [r7, #16]
 800cc50:	1ad3      	subs	r3, r2, r3
 800cc52:	2b02      	cmp	r3, #2
 800cc54:	d901      	bls.n	800cc5a <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800cc56:	2303      	movs	r3, #3
 800cc58:	e074      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cc5a:	4b0f      	ldr	r3, [pc, #60]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d0f0      	beq.n	800cc48 <HAL_RCC_OscConfig+0x528>
 800cc66:	e06c      	b.n	800cd42 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cc68:	4b0b      	ldr	r3, [pc, #44]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	4a0a      	ldr	r2, [pc, #40]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cc72:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800cc74:	4b08      	ldr	r3, [pc, #32]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc76:	68db      	ldr	r3, [r3, #12]
 800cc78:	4a07      	ldr	r2, [pc, #28]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc7a:	f023 0303 	bic.w	r3, r3, #3
 800cc7e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800cc80:	4b05      	ldr	r3, [pc, #20]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc82:	68db      	ldr	r3, [r3, #12]
 800cc84:	4a04      	ldr	r2, [pc, #16]	; (800cc98 <HAL_RCC_OscConfig+0x578>)
 800cc86:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800cc8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cc8e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc90:	f7fc f970 	bl	8008f74 <HAL_GetTick>
 800cc94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cc96:	e00e      	b.n	800ccb6 <HAL_RCC_OscConfig+0x596>
 800cc98:	40021000 	.word	0x40021000
 800cc9c:	40007000 	.word	0x40007000
 800cca0:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cca4:	f7fc f966 	bl	8008f74 <HAL_GetTick>
 800cca8:	4602      	mov	r2, r0
 800ccaa:	693b      	ldr	r3, [r7, #16]
 800ccac:	1ad3      	subs	r3, r2, r3
 800ccae:	2b02      	cmp	r3, #2
 800ccb0:	d901      	bls.n	800ccb6 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800ccb2:	2303      	movs	r3, #3
 800ccb4:	e046      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ccb6:	4b25      	ldr	r3, [pc, #148]	; (800cd4c <HAL_RCC_OscConfig+0x62c>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d1f0      	bne.n	800cca4 <HAL_RCC_OscConfig+0x584>
 800ccc2:	e03e      	b.n	800cd42 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	69db      	ldr	r3, [r3, #28]
 800ccc8:	2b01      	cmp	r3, #1
 800ccca:	d101      	bne.n	800ccd0 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800cccc:	2301      	movs	r3, #1
 800ccce:	e039      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800ccd0:	4b1e      	ldr	r3, [pc, #120]	; (800cd4c <HAL_RCC_OscConfig+0x62c>)
 800ccd2:	68db      	ldr	r3, [r3, #12]
 800ccd4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ccd6:	697b      	ldr	r3, [r7, #20]
 800ccd8:	f003 0203 	and.w	r2, r3, #3
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	6a1b      	ldr	r3, [r3, #32]
 800cce0:	429a      	cmp	r2, r3
 800cce2:	d12c      	bne.n	800cd3e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cce4:	697b      	ldr	r3, [r7, #20]
 800cce6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccee:	3b01      	subs	r3, #1
 800ccf0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ccf2:	429a      	cmp	r2, r3
 800ccf4:	d123      	bne.n	800cd3e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ccf6:	697b      	ldr	r3, [r7, #20]
 800ccf8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd00:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cd02:	429a      	cmp	r2, r3
 800cd04:	d11b      	bne.n	800cd3e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cd06:	697b      	ldr	r3, [r7, #20]
 800cd08:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd10:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800cd12:	429a      	cmp	r2, r3
 800cd14:	d113      	bne.n	800cd3e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cd16:	697b      	ldr	r3, [r7, #20]
 800cd18:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd20:	085b      	lsrs	r3, r3, #1
 800cd22:	3b01      	subs	r3, #1
 800cd24:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cd26:	429a      	cmp	r2, r3
 800cd28:	d109      	bne.n	800cd3e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800cd2a:	697b      	ldr	r3, [r7, #20]
 800cd2c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd34:	085b      	lsrs	r3, r3, #1
 800cd36:	3b01      	subs	r3, #1
 800cd38:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cd3a:	429a      	cmp	r2, r3
 800cd3c:	d001      	beq.n	800cd42 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800cd3e:	2301      	movs	r3, #1
 800cd40:	e000      	b.n	800cd44 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800cd42:	2300      	movs	r3, #0
}
 800cd44:	4618      	mov	r0, r3
 800cd46:	3720      	adds	r7, #32
 800cd48:	46bd      	mov	sp, r7
 800cd4a:	bd80      	pop	{r7, pc}
 800cd4c:	40021000 	.word	0x40021000

0800cd50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800cd50:	b580      	push	{r7, lr}
 800cd52:	b086      	sub	sp, #24
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	6078      	str	r0, [r7, #4]
 800cd58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d101      	bne.n	800cd68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800cd64:	2301      	movs	r3, #1
 800cd66:	e11e      	b.n	800cfa6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800cd68:	4b91      	ldr	r3, [pc, #580]	; (800cfb0 <HAL_RCC_ClockConfig+0x260>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	f003 030f 	and.w	r3, r3, #15
 800cd70:	683a      	ldr	r2, [r7, #0]
 800cd72:	429a      	cmp	r2, r3
 800cd74:	d910      	bls.n	800cd98 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cd76:	4b8e      	ldr	r3, [pc, #568]	; (800cfb0 <HAL_RCC_ClockConfig+0x260>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	f023 020f 	bic.w	r2, r3, #15
 800cd7e:	498c      	ldr	r1, [pc, #560]	; (800cfb0 <HAL_RCC_ClockConfig+0x260>)
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	4313      	orrs	r3, r2
 800cd84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cd86:	4b8a      	ldr	r3, [pc, #552]	; (800cfb0 <HAL_RCC_ClockConfig+0x260>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f003 030f 	and.w	r3, r3, #15
 800cd8e:	683a      	ldr	r2, [r7, #0]
 800cd90:	429a      	cmp	r2, r3
 800cd92:	d001      	beq.n	800cd98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800cd94:	2301      	movs	r3, #1
 800cd96:	e106      	b.n	800cfa6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f003 0301 	and.w	r3, r3, #1
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d073      	beq.n	800ce8c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	685b      	ldr	r3, [r3, #4]
 800cda8:	2b03      	cmp	r3, #3
 800cdaa:	d129      	bne.n	800ce00 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cdac:	4b81      	ldr	r3, [pc, #516]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d101      	bne.n	800cdbc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800cdb8:	2301      	movs	r3, #1
 800cdba:	e0f4      	b.n	800cfa6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800cdbc:	f000 f972 	bl	800d0a4 <RCC_GetSysClockFreqFromPLLSource>
 800cdc0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800cdc2:	693b      	ldr	r3, [r7, #16]
 800cdc4:	4a7c      	ldr	r2, [pc, #496]	; (800cfb8 <HAL_RCC_ClockConfig+0x268>)
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	d93f      	bls.n	800ce4a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cdca:	4b7a      	ldr	r3, [pc, #488]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cdcc:	689b      	ldr	r3, [r3, #8]
 800cdce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d009      	beq.n	800cdea <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d033      	beq.n	800ce4a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d12f      	bne.n	800ce4a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800cdea:	4b72      	ldr	r3, [pc, #456]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cdec:	689b      	ldr	r3, [r3, #8]
 800cdee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cdf2:	4a70      	ldr	r2, [pc, #448]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cdf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cdf8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800cdfa:	2380      	movs	r3, #128	; 0x80
 800cdfc:	617b      	str	r3, [r7, #20]
 800cdfe:	e024      	b.n	800ce4a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	685b      	ldr	r3, [r3, #4]
 800ce04:	2b02      	cmp	r3, #2
 800ce06:	d107      	bne.n	800ce18 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ce08:	4b6a      	ldr	r3, [pc, #424]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d109      	bne.n	800ce28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ce14:	2301      	movs	r3, #1
 800ce16:	e0c6      	b.n	800cfa6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ce18:	4b66      	ldr	r3, [pc, #408]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d101      	bne.n	800ce28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ce24:	2301      	movs	r3, #1
 800ce26:	e0be      	b.n	800cfa6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800ce28:	f000 f8ce 	bl	800cfc8 <HAL_RCC_GetSysClockFreq>
 800ce2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800ce2e:	693b      	ldr	r3, [r7, #16]
 800ce30:	4a61      	ldr	r2, [pc, #388]	; (800cfb8 <HAL_RCC_ClockConfig+0x268>)
 800ce32:	4293      	cmp	r3, r2
 800ce34:	d909      	bls.n	800ce4a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ce36:	4b5f      	ldr	r3, [pc, #380]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800ce38:	689b      	ldr	r3, [r3, #8]
 800ce3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ce3e:	4a5d      	ldr	r2, [pc, #372]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800ce40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce44:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800ce46:	2380      	movs	r3, #128	; 0x80
 800ce48:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ce4a:	4b5a      	ldr	r3, [pc, #360]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800ce4c:	689b      	ldr	r3, [r3, #8]
 800ce4e:	f023 0203 	bic.w	r2, r3, #3
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	685b      	ldr	r3, [r3, #4]
 800ce56:	4957      	ldr	r1, [pc, #348]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800ce58:	4313      	orrs	r3, r2
 800ce5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ce5c:	f7fc f88a 	bl	8008f74 <HAL_GetTick>
 800ce60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ce62:	e00a      	b.n	800ce7a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ce64:	f7fc f886 	bl	8008f74 <HAL_GetTick>
 800ce68:	4602      	mov	r2, r0
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	1ad3      	subs	r3, r2, r3
 800ce6e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ce72:	4293      	cmp	r3, r2
 800ce74:	d901      	bls.n	800ce7a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800ce76:	2303      	movs	r3, #3
 800ce78:	e095      	b.n	800cfa6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ce7a:	4b4e      	ldr	r3, [pc, #312]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800ce7c:	689b      	ldr	r3, [r3, #8]
 800ce7e:	f003 020c 	and.w	r2, r3, #12
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	685b      	ldr	r3, [r3, #4]
 800ce86:	009b      	lsls	r3, r3, #2
 800ce88:	429a      	cmp	r2, r3
 800ce8a:	d1eb      	bne.n	800ce64 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	f003 0302 	and.w	r3, r3, #2
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d023      	beq.n	800cee0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	f003 0304 	and.w	r3, r3, #4
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d005      	beq.n	800ceb0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800cea4:	4b43      	ldr	r3, [pc, #268]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cea6:	689b      	ldr	r3, [r3, #8]
 800cea8:	4a42      	ldr	r2, [pc, #264]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800ceaa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800ceae:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	f003 0308 	and.w	r3, r3, #8
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d007      	beq.n	800cecc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800cebc:	4b3d      	ldr	r3, [pc, #244]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cebe:	689b      	ldr	r3, [r3, #8]
 800cec0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800cec4:	4a3b      	ldr	r2, [pc, #236]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cec6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800ceca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cecc:	4b39      	ldr	r3, [pc, #228]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cece:	689b      	ldr	r3, [r3, #8]
 800ced0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	689b      	ldr	r3, [r3, #8]
 800ced8:	4936      	ldr	r1, [pc, #216]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800ceda:	4313      	orrs	r3, r2
 800cedc:	608b      	str	r3, [r1, #8]
 800cede:	e008      	b.n	800cef2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800cee0:	697b      	ldr	r3, [r7, #20]
 800cee2:	2b80      	cmp	r3, #128	; 0x80
 800cee4:	d105      	bne.n	800cef2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800cee6:	4b33      	ldr	r3, [pc, #204]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cee8:	689b      	ldr	r3, [r3, #8]
 800ceea:	4a32      	ldr	r2, [pc, #200]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800ceec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cef0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800cef2:	4b2f      	ldr	r3, [pc, #188]	; (800cfb0 <HAL_RCC_ClockConfig+0x260>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	f003 030f 	and.w	r3, r3, #15
 800cefa:	683a      	ldr	r2, [r7, #0]
 800cefc:	429a      	cmp	r2, r3
 800cefe:	d21d      	bcs.n	800cf3c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cf00:	4b2b      	ldr	r3, [pc, #172]	; (800cfb0 <HAL_RCC_ClockConfig+0x260>)
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	f023 020f 	bic.w	r2, r3, #15
 800cf08:	4929      	ldr	r1, [pc, #164]	; (800cfb0 <HAL_RCC_ClockConfig+0x260>)
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	4313      	orrs	r3, r2
 800cf0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800cf10:	f7fc f830 	bl	8008f74 <HAL_GetTick>
 800cf14:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cf16:	e00a      	b.n	800cf2e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cf18:	f7fc f82c 	bl	8008f74 <HAL_GetTick>
 800cf1c:	4602      	mov	r2, r0
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	1ad3      	subs	r3, r2, r3
 800cf22:	f241 3288 	movw	r2, #5000	; 0x1388
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d901      	bls.n	800cf2e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800cf2a:	2303      	movs	r3, #3
 800cf2c:	e03b      	b.n	800cfa6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cf2e:	4b20      	ldr	r3, [pc, #128]	; (800cfb0 <HAL_RCC_ClockConfig+0x260>)
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	f003 030f 	and.w	r3, r3, #15
 800cf36:	683a      	ldr	r2, [r7, #0]
 800cf38:	429a      	cmp	r2, r3
 800cf3a:	d1ed      	bne.n	800cf18 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	f003 0304 	and.w	r3, r3, #4
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d008      	beq.n	800cf5a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800cf48:	4b1a      	ldr	r3, [pc, #104]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cf4a:	689b      	ldr	r3, [r3, #8]
 800cf4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	68db      	ldr	r3, [r3, #12]
 800cf54:	4917      	ldr	r1, [pc, #92]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cf56:	4313      	orrs	r3, r2
 800cf58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	f003 0308 	and.w	r3, r3, #8
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d009      	beq.n	800cf7a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800cf66:	4b13      	ldr	r3, [pc, #76]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cf68:	689b      	ldr	r3, [r3, #8]
 800cf6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	691b      	ldr	r3, [r3, #16]
 800cf72:	00db      	lsls	r3, r3, #3
 800cf74:	490f      	ldr	r1, [pc, #60]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cf76:	4313      	orrs	r3, r2
 800cf78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800cf7a:	f000 f825 	bl	800cfc8 <HAL_RCC_GetSysClockFreq>
 800cf7e:	4601      	mov	r1, r0
 800cf80:	4b0c      	ldr	r3, [pc, #48]	; (800cfb4 <HAL_RCC_ClockConfig+0x264>)
 800cf82:	689b      	ldr	r3, [r3, #8]
 800cf84:	091b      	lsrs	r3, r3, #4
 800cf86:	f003 030f 	and.w	r3, r3, #15
 800cf8a:	4a0c      	ldr	r2, [pc, #48]	; (800cfbc <HAL_RCC_ClockConfig+0x26c>)
 800cf8c:	5cd3      	ldrb	r3, [r2, r3]
 800cf8e:	f003 031f 	and.w	r3, r3, #31
 800cf92:	fa21 f303 	lsr.w	r3, r1, r3
 800cf96:	4a0a      	ldr	r2, [pc, #40]	; (800cfc0 <HAL_RCC_ClockConfig+0x270>)
 800cf98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800cf9a:	4b0a      	ldr	r3, [pc, #40]	; (800cfc4 <HAL_RCC_ClockConfig+0x274>)
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	f7fb ff9c 	bl	8008edc <HAL_InitTick>
 800cfa4:	4603      	mov	r3, r0
}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	3718      	adds	r7, #24
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}
 800cfae:	bf00      	nop
 800cfb0:	40022000 	.word	0x40022000
 800cfb4:	40021000 	.word	0x40021000
 800cfb8:	04c4b400 	.word	0x04c4b400
 800cfbc:	08016684 	.word	0x08016684
 800cfc0:	20000eb0 	.word	0x20000eb0
 800cfc4:	20000eb4 	.word	0x20000eb4

0800cfc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b087      	sub	sp, #28
 800cfcc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800cfce:	4b2c      	ldr	r3, [pc, #176]	; (800d080 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cfd0:	689b      	ldr	r3, [r3, #8]
 800cfd2:	f003 030c 	and.w	r3, r3, #12
 800cfd6:	2b04      	cmp	r3, #4
 800cfd8:	d102      	bne.n	800cfe0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800cfda:	4b2a      	ldr	r3, [pc, #168]	; (800d084 <HAL_RCC_GetSysClockFreq+0xbc>)
 800cfdc:	613b      	str	r3, [r7, #16]
 800cfde:	e047      	b.n	800d070 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800cfe0:	4b27      	ldr	r3, [pc, #156]	; (800d080 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cfe2:	689b      	ldr	r3, [r3, #8]
 800cfe4:	f003 030c 	and.w	r3, r3, #12
 800cfe8:	2b08      	cmp	r3, #8
 800cfea:	d102      	bne.n	800cff2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800cfec:	4b26      	ldr	r3, [pc, #152]	; (800d088 <HAL_RCC_GetSysClockFreq+0xc0>)
 800cfee:	613b      	str	r3, [r7, #16]
 800cff0:	e03e      	b.n	800d070 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800cff2:	4b23      	ldr	r3, [pc, #140]	; (800d080 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cff4:	689b      	ldr	r3, [r3, #8]
 800cff6:	f003 030c 	and.w	r3, r3, #12
 800cffa:	2b0c      	cmp	r3, #12
 800cffc:	d136      	bne.n	800d06c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800cffe:	4b20      	ldr	r3, [pc, #128]	; (800d080 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d000:	68db      	ldr	r3, [r3, #12]
 800d002:	f003 0303 	and.w	r3, r3, #3
 800d006:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d008:	4b1d      	ldr	r3, [pc, #116]	; (800d080 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d00a:	68db      	ldr	r3, [r3, #12]
 800d00c:	091b      	lsrs	r3, r3, #4
 800d00e:	f003 030f 	and.w	r3, r3, #15
 800d012:	3301      	adds	r3, #1
 800d014:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	2b03      	cmp	r3, #3
 800d01a:	d10c      	bne.n	800d036 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d01c:	4a1a      	ldr	r2, [pc, #104]	; (800d088 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d01e:	68bb      	ldr	r3, [r7, #8]
 800d020:	fbb2 f3f3 	udiv	r3, r2, r3
 800d024:	4a16      	ldr	r2, [pc, #88]	; (800d080 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d026:	68d2      	ldr	r2, [r2, #12]
 800d028:	0a12      	lsrs	r2, r2, #8
 800d02a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d02e:	fb02 f303 	mul.w	r3, r2, r3
 800d032:	617b      	str	r3, [r7, #20]
      break;
 800d034:	e00c      	b.n	800d050 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d036:	4a13      	ldr	r2, [pc, #76]	; (800d084 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d038:	68bb      	ldr	r3, [r7, #8]
 800d03a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d03e:	4a10      	ldr	r2, [pc, #64]	; (800d080 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d040:	68d2      	ldr	r2, [r2, #12]
 800d042:	0a12      	lsrs	r2, r2, #8
 800d044:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d048:	fb02 f303 	mul.w	r3, r2, r3
 800d04c:	617b      	str	r3, [r7, #20]
      break;
 800d04e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d050:	4b0b      	ldr	r3, [pc, #44]	; (800d080 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d052:	68db      	ldr	r3, [r3, #12]
 800d054:	0e5b      	lsrs	r3, r3, #25
 800d056:	f003 0303 	and.w	r3, r3, #3
 800d05a:	3301      	adds	r3, #1
 800d05c:	005b      	lsls	r3, r3, #1
 800d05e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800d060:	697a      	ldr	r2, [r7, #20]
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	fbb2 f3f3 	udiv	r3, r2, r3
 800d068:	613b      	str	r3, [r7, #16]
 800d06a:	e001      	b.n	800d070 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800d06c:	2300      	movs	r3, #0
 800d06e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800d070:	693b      	ldr	r3, [r7, #16]
}
 800d072:	4618      	mov	r0, r3
 800d074:	371c      	adds	r7, #28
 800d076:	46bd      	mov	sp, r7
 800d078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07c:	4770      	bx	lr
 800d07e:	bf00      	nop
 800d080:	40021000 	.word	0x40021000
 800d084:	00f42400 	.word	0x00f42400
 800d088:	007a1200 	.word	0x007a1200

0800d08c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d08c:	b480      	push	{r7}
 800d08e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d090:	4b03      	ldr	r3, [pc, #12]	; (800d0a0 <HAL_RCC_GetHCLKFreq+0x14>)
 800d092:	681b      	ldr	r3, [r3, #0]
}
 800d094:	4618      	mov	r0, r3
 800d096:	46bd      	mov	sp, r7
 800d098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09c:	4770      	bx	lr
 800d09e:	bf00      	nop
 800d0a0:	20000eb0 	.word	0x20000eb0

0800d0a4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800d0a4:	b480      	push	{r7}
 800d0a6:	b087      	sub	sp, #28
 800d0a8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d0aa:	4b1e      	ldr	r3, [pc, #120]	; (800d124 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d0ac:	68db      	ldr	r3, [r3, #12]
 800d0ae:	f003 0303 	and.w	r3, r3, #3
 800d0b2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d0b4:	4b1b      	ldr	r3, [pc, #108]	; (800d124 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d0b6:	68db      	ldr	r3, [r3, #12]
 800d0b8:	091b      	lsrs	r3, r3, #4
 800d0ba:	f003 030f 	and.w	r3, r3, #15
 800d0be:	3301      	adds	r3, #1
 800d0c0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800d0c2:	693b      	ldr	r3, [r7, #16]
 800d0c4:	2b03      	cmp	r3, #3
 800d0c6:	d10c      	bne.n	800d0e2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d0c8:	4a17      	ldr	r2, [pc, #92]	; (800d128 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0d0:	4a14      	ldr	r2, [pc, #80]	; (800d124 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d0d2:	68d2      	ldr	r2, [r2, #12]
 800d0d4:	0a12      	lsrs	r2, r2, #8
 800d0d6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d0da:	fb02 f303 	mul.w	r3, r2, r3
 800d0de:	617b      	str	r3, [r7, #20]
    break;
 800d0e0:	e00c      	b.n	800d0fc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d0e2:	4a12      	ldr	r2, [pc, #72]	; (800d12c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0ea:	4a0e      	ldr	r2, [pc, #56]	; (800d124 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d0ec:	68d2      	ldr	r2, [r2, #12]
 800d0ee:	0a12      	lsrs	r2, r2, #8
 800d0f0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d0f4:	fb02 f303 	mul.w	r3, r2, r3
 800d0f8:	617b      	str	r3, [r7, #20]
    break;
 800d0fa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d0fc:	4b09      	ldr	r3, [pc, #36]	; (800d124 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	0e5b      	lsrs	r3, r3, #25
 800d102:	f003 0303 	and.w	r3, r3, #3
 800d106:	3301      	adds	r3, #1
 800d108:	005b      	lsls	r3, r3, #1
 800d10a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800d10c:	697a      	ldr	r2, [r7, #20]
 800d10e:	68bb      	ldr	r3, [r7, #8]
 800d110:	fbb2 f3f3 	udiv	r3, r2, r3
 800d114:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800d116:	687b      	ldr	r3, [r7, #4]
}
 800d118:	4618      	mov	r0, r3
 800d11a:	371c      	adds	r7, #28
 800d11c:	46bd      	mov	sp, r7
 800d11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d122:	4770      	bx	lr
 800d124:	40021000 	.word	0x40021000
 800d128:	007a1200 	.word	0x007a1200
 800d12c:	00f42400 	.word	0x00f42400

0800d130 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b086      	sub	sp, #24
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d138:	2300      	movs	r3, #0
 800d13a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d13c:	2300      	movs	r3, #0
 800d13e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d148:	2b00      	cmp	r3, #0
 800d14a:	f000 8098 	beq.w	800d27e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d14e:	2300      	movs	r3, #0
 800d150:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d152:	4b43      	ldr	r3, [pc, #268]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d10d      	bne.n	800d17a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d15e:	4b40      	ldr	r3, [pc, #256]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d162:	4a3f      	ldr	r2, [pc, #252]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d168:	6593      	str	r3, [r2, #88]	; 0x58
 800d16a:	4b3d      	ldr	r3, [pc, #244]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d16c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d16e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d172:	60bb      	str	r3, [r7, #8]
 800d174:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d176:	2301      	movs	r3, #1
 800d178:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d17a:	4b3a      	ldr	r3, [pc, #232]	; (800d264 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	4a39      	ldr	r2, [pc, #228]	; (800d264 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d180:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d184:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d186:	f7fb fef5 	bl	8008f74 <HAL_GetTick>
 800d18a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d18c:	e009      	b.n	800d1a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d18e:	f7fb fef1 	bl	8008f74 <HAL_GetTick>
 800d192:	4602      	mov	r2, r0
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	1ad3      	subs	r3, r2, r3
 800d198:	2b02      	cmp	r3, #2
 800d19a:	d902      	bls.n	800d1a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800d19c:	2303      	movs	r3, #3
 800d19e:	74fb      	strb	r3, [r7, #19]
        break;
 800d1a0:	e005      	b.n	800d1ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d1a2:	4b30      	ldr	r3, [pc, #192]	; (800d264 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d0ef      	beq.n	800d18e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800d1ae:	7cfb      	ldrb	r3, [r7, #19]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d159      	bne.n	800d268 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d1b4:	4b2a      	ldr	r3, [pc, #168]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d1ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d1be:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d1c0:	697b      	ldr	r3, [r7, #20]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d01e      	beq.n	800d204 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d1ca:	697a      	ldr	r2, [r7, #20]
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	d019      	beq.n	800d204 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d1d0:	4b23      	ldr	r3, [pc, #140]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d1d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d1da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d1dc:	4b20      	ldr	r3, [pc, #128]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d1e2:	4a1f      	ldr	r2, [pc, #124]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d1e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d1ec:	4b1c      	ldr	r3, [pc, #112]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d1f2:	4a1b      	ldr	r2, [pc, #108]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d1f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d1fc:	4a18      	ldr	r2, [pc, #96]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d204:	697b      	ldr	r3, [r7, #20]
 800d206:	f003 0301 	and.w	r3, r3, #1
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d016      	beq.n	800d23c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d20e:	f7fb feb1 	bl	8008f74 <HAL_GetTick>
 800d212:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d214:	e00b      	b.n	800d22e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d216:	f7fb fead 	bl	8008f74 <HAL_GetTick>
 800d21a:	4602      	mov	r2, r0
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	1ad3      	subs	r3, r2, r3
 800d220:	f241 3288 	movw	r2, #5000	; 0x1388
 800d224:	4293      	cmp	r3, r2
 800d226:	d902      	bls.n	800d22e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800d228:	2303      	movs	r3, #3
 800d22a:	74fb      	strb	r3, [r7, #19]
            break;
 800d22c:	e006      	b.n	800d23c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d22e:	4b0c      	ldr	r3, [pc, #48]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d230:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d234:	f003 0302 	and.w	r3, r3, #2
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d0ec      	beq.n	800d216 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800d23c:	7cfb      	ldrb	r3, [r7, #19]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d10b      	bne.n	800d25a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d242:	4b07      	ldr	r3, [pc, #28]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d244:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d248:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d250:	4903      	ldr	r1, [pc, #12]	; (800d260 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d252:	4313      	orrs	r3, r2
 800d254:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d258:	e008      	b.n	800d26c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d25a:	7cfb      	ldrb	r3, [r7, #19]
 800d25c:	74bb      	strb	r3, [r7, #18]
 800d25e:	e005      	b.n	800d26c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d260:	40021000 	.word	0x40021000
 800d264:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d268:	7cfb      	ldrb	r3, [r7, #19]
 800d26a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d26c:	7c7b      	ldrb	r3, [r7, #17]
 800d26e:	2b01      	cmp	r3, #1
 800d270:	d105      	bne.n	800d27e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d272:	4baf      	ldr	r3, [pc, #700]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d276:	4aae      	ldr	r2, [pc, #696]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d278:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d27c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	f003 0301 	and.w	r3, r3, #1
 800d286:	2b00      	cmp	r3, #0
 800d288:	d00a      	beq.n	800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d28a:	4ba9      	ldr	r3, [pc, #676]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d28c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d290:	f023 0203 	bic.w	r2, r3, #3
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	685b      	ldr	r3, [r3, #4]
 800d298:	49a5      	ldr	r1, [pc, #660]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d29a:	4313      	orrs	r3, r2
 800d29c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	f003 0302 	and.w	r3, r3, #2
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d00a      	beq.n	800d2c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d2ac:	4ba0      	ldr	r3, [pc, #640]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2b2:	f023 020c 	bic.w	r2, r3, #12
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	689b      	ldr	r3, [r3, #8]
 800d2ba:	499d      	ldr	r1, [pc, #628]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2bc:	4313      	orrs	r3, r2
 800d2be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	f003 0304 	and.w	r3, r3, #4
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d00a      	beq.n	800d2e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d2ce:	4b98      	ldr	r3, [pc, #608]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2d4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	68db      	ldr	r3, [r3, #12]
 800d2dc:	4994      	ldr	r1, [pc, #592]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2de:	4313      	orrs	r3, r2
 800d2e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	f003 0308 	and.w	r3, r3, #8
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d00a      	beq.n	800d306 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d2f0:	4b8f      	ldr	r3, [pc, #572]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	691b      	ldr	r3, [r3, #16]
 800d2fe:	498c      	ldr	r1, [pc, #560]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d300:	4313      	orrs	r3, r2
 800d302:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	f003 0310 	and.w	r3, r3, #16
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d00a      	beq.n	800d328 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800d312:	4b87      	ldr	r3, [pc, #540]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d318:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	695b      	ldr	r3, [r3, #20]
 800d320:	4983      	ldr	r1, [pc, #524]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d322:	4313      	orrs	r3, r2
 800d324:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	f003 0320 	and.w	r3, r3, #32
 800d330:	2b00      	cmp	r3, #0
 800d332:	d00a      	beq.n	800d34a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d334:	4b7e      	ldr	r3, [pc, #504]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d33a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	699b      	ldr	r3, [r3, #24]
 800d342:	497b      	ldr	r1, [pc, #492]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d344:	4313      	orrs	r3, r2
 800d346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d352:	2b00      	cmp	r3, #0
 800d354:	d00a      	beq.n	800d36c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d356:	4b76      	ldr	r3, [pc, #472]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d35c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	69db      	ldr	r3, [r3, #28]
 800d364:	4972      	ldr	r1, [pc, #456]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d366:	4313      	orrs	r3, r2
 800d368:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d374:	2b00      	cmp	r3, #0
 800d376:	d00a      	beq.n	800d38e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d378:	4b6d      	ldr	r3, [pc, #436]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d37a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d37e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	6a1b      	ldr	r3, [r3, #32]
 800d386:	496a      	ldr	r1, [pc, #424]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d388:	4313      	orrs	r3, r2
 800d38a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d396:	2b00      	cmp	r3, #0
 800d398:	d00a      	beq.n	800d3b0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d39a:	4b65      	ldr	r3, [pc, #404]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d39c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d3a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3a8:	4961      	ldr	r1, [pc, #388]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d3aa:	4313      	orrs	r3, r2
 800d3ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d00a      	beq.n	800d3d2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d3bc:	4b5c      	ldr	r3, [pc, #368]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d3be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d3c2:	f023 0203 	bic.w	r2, r3, #3
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3ca:	4959      	ldr	r1, [pc, #356]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d3cc:	4313      	orrs	r3, r2
 800d3ce:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d00a      	beq.n	800d3f4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d3de:	4b54      	ldr	r3, [pc, #336]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d3e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d3e4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3ec:	4950      	ldr	r1, [pc, #320]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d3ee:	4313      	orrs	r3, r2
 800d3f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d015      	beq.n	800d42c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d400:	4b4b      	ldr	r3, [pc, #300]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d406:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d40e:	4948      	ldr	r1, [pc, #288]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d410:	4313      	orrs	r3, r2
 800d412:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d41a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d41e:	d105      	bne.n	800d42c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d420:	4b43      	ldr	r3, [pc, #268]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d422:	68db      	ldr	r3, [r3, #12]
 800d424:	4a42      	ldr	r2, [pc, #264]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d426:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d42a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d434:	2b00      	cmp	r3, #0
 800d436:	d015      	beq.n	800d464 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800d438:	4b3d      	ldr	r3, [pc, #244]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d43a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d43e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d446:	493a      	ldr	r1, [pc, #232]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d448:	4313      	orrs	r3, r2
 800d44a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d452:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d456:	d105      	bne.n	800d464 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d458:	4b35      	ldr	r3, [pc, #212]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d45a:	68db      	ldr	r3, [r3, #12]
 800d45c:	4a34      	ldr	r2, [pc, #208]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d45e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d462:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d015      	beq.n	800d49c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d470:	4b2f      	ldr	r3, [pc, #188]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d476:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d47e:	492c      	ldr	r1, [pc, #176]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d480:	4313      	orrs	r3, r2
 800d482:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d48a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d48e:	d105      	bne.n	800d49c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d490:	4b27      	ldr	r3, [pc, #156]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d492:	68db      	ldr	r3, [r3, #12]
 800d494:	4a26      	ldr	r2, [pc, #152]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d496:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d49a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d015      	beq.n	800d4d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d4a8:	4b21      	ldr	r3, [pc, #132]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d4aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4b6:	491e      	ldr	r1, [pc, #120]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d4b8:	4313      	orrs	r3, r2
 800d4ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d4c6:	d105      	bne.n	800d4d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d4c8:	4b19      	ldr	r3, [pc, #100]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d4ca:	68db      	ldr	r3, [r3, #12]
 800d4cc:	4a18      	ldr	r2, [pc, #96]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d4ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d4d2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d015      	beq.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d4e0:	4b13      	ldr	r3, [pc, #76]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d4e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4e6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4ee:	4910      	ldr	r1, [pc, #64]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d4f0:	4313      	orrs	r3, r2
 800d4f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d4fe:	d105      	bne.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d500:	4b0b      	ldr	r3, [pc, #44]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d502:	68db      	ldr	r3, [r3, #12]
 800d504:	4a0a      	ldr	r2, [pc, #40]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d506:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d50a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d514:	2b00      	cmp	r3, #0
 800d516:	d018      	beq.n	800d54a <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800d518:	4b05      	ldr	r3, [pc, #20]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d51a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d51e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d526:	4902      	ldr	r1, [pc, #8]	; (800d530 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d528:	4313      	orrs	r3, r2
 800d52a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d52e:	e001      	b.n	800d534 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800d530:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d538:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d53c:	d105      	bne.n	800d54a <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d53e:	4b21      	ldr	r3, [pc, #132]	; (800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d540:	68db      	ldr	r3, [r3, #12]
 800d542:	4a20      	ldr	r2, [pc, #128]	; (800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d548:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d552:	2b00      	cmp	r3, #0
 800d554:	d015      	beq.n	800d582 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800d556:	4b1b      	ldr	r3, [pc, #108]	; (800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d55c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d564:	4917      	ldr	r1, [pc, #92]	; (800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d566:	4313      	orrs	r3, r2
 800d568:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d570:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d574:	d105      	bne.n	800d582 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d576:	4b13      	ldr	r3, [pc, #76]	; (800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d578:	68db      	ldr	r3, [r3, #12]
 800d57a:	4a12      	ldr	r2, [pc, #72]	; (800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d57c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d580:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d015      	beq.n	800d5ba <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800d58e:	4b0d      	ldr	r3, [pc, #52]	; (800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d590:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d594:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d59c:	4909      	ldr	r1, [pc, #36]	; (800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d59e:	4313      	orrs	r3, r2
 800d5a0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d5a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d5ac:	d105      	bne.n	800d5ba <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d5ae:	4b05      	ldr	r3, [pc, #20]	; (800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d5b0:	68db      	ldr	r3, [r3, #12]
 800d5b2:	4a04      	ldr	r2, [pc, #16]	; (800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d5b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d5b8:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800d5ba:	7cbb      	ldrb	r3, [r7, #18]
}
 800d5bc:	4618      	mov	r0, r3
 800d5be:	3718      	adds	r7, #24
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}
 800d5c4:	40021000 	.word	0x40021000

0800d5c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b084      	sub	sp, #16
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d101      	bne.n	800d5da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d5d6:	2301      	movs	r3, #1
 800d5d8:	e084      	b.n	800d6e4 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	2200      	movs	r2, #0
 800d5de:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d5e6:	b2db      	uxtb	r3, r3
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d106      	bne.n	800d5fa <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d5f4:	6878      	ldr	r0, [r7, #4]
 800d5f6:	f7fa fe1d 	bl	8008234 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	2202      	movs	r2, #2
 800d5fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	681a      	ldr	r2, [r3, #0]
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d610:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	68db      	ldr	r3, [r3, #12]
 800d616:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d61a:	d902      	bls.n	800d622 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d61c:	2300      	movs	r3, #0
 800d61e:	60fb      	str	r3, [r7, #12]
 800d620:	e002      	b.n	800d628 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d622:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d626:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	68db      	ldr	r3, [r3, #12]
 800d62c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800d630:	d007      	beq.n	800d642 <HAL_SPI_Init+0x7a>
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	68db      	ldr	r3, [r3, #12]
 800d636:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d63a:	d002      	beq.n	800d642 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	2200      	movs	r2, #0
 800d640:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d646:	2b00      	cmp	r3, #0
 800d648:	d10b      	bne.n	800d662 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	68db      	ldr	r3, [r3, #12]
 800d64e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d652:	d903      	bls.n	800d65c <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	2202      	movs	r2, #2
 800d658:	631a      	str	r2, [r3, #48]	; 0x30
 800d65a:	e002      	b.n	800d662 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	2201      	movs	r2, #1
 800d660:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	685a      	ldr	r2, [r3, #4]
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	689b      	ldr	r3, [r3, #8]
 800d66a:	431a      	orrs	r2, r3
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	691b      	ldr	r3, [r3, #16]
 800d670:	431a      	orrs	r2, r3
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	695b      	ldr	r3, [r3, #20]
 800d676:	431a      	orrs	r2, r3
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	699b      	ldr	r3, [r3, #24]
 800d67c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d680:	431a      	orrs	r2, r3
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	69db      	ldr	r3, [r3, #28]
 800d686:	431a      	orrs	r2, r3
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	6a1b      	ldr	r3, [r3, #32]
 800d68c:	ea42 0103 	orr.w	r1, r2, r3
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	430a      	orrs	r2, r1
 800d69a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	699b      	ldr	r3, [r3, #24]
 800d6a0:	0c1b      	lsrs	r3, r3, #16
 800d6a2:	f003 0204 	and.w	r2, r3, #4
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6aa:	431a      	orrs	r2, r3
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6b0:	431a      	orrs	r2, r3
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	68db      	ldr	r3, [r3, #12]
 800d6b6:	ea42 0103 	orr.w	r1, r2, r3
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	68fa      	ldr	r2, [r7, #12]
 800d6c0:	430a      	orrs	r2, r1
 800d6c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	69da      	ldr	r2, [r3, #28]
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d6d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	2201      	movs	r2, #1
 800d6de:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800d6e2:	2300      	movs	r3, #0
}
 800d6e4:	4618      	mov	r0, r3
 800d6e6:	3710      	adds	r7, #16
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	bd80      	pop	{r7, pc}

0800d6ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b082      	sub	sp, #8
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d101      	bne.n	800d6fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	e049      	b.n	800d792 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d704:	b2db      	uxtb	r3, r3
 800d706:	2b00      	cmp	r3, #0
 800d708:	d106      	bne.n	800d718 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	2200      	movs	r2, #0
 800d70e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d712:	6878      	ldr	r0, [r7, #4]
 800d714:	f7fb fa98 	bl	8008c48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	2202      	movs	r2, #2
 800d71c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681a      	ldr	r2, [r3, #0]
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	3304      	adds	r3, #4
 800d728:	4619      	mov	r1, r3
 800d72a:	4610      	mov	r0, r2
 800d72c:	f001 fb9e 	bl	800ee6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	2201      	movs	r2, #1
 800d734:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	2201      	movs	r2, #1
 800d73c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2201      	movs	r2, #1
 800d744:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	2201      	movs	r2, #1
 800d74c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	2201      	movs	r2, #1
 800d754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2201      	movs	r2, #1
 800d75c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	2201      	movs	r2, #1
 800d764:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	2201      	movs	r2, #1
 800d76c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	2201      	movs	r2, #1
 800d774:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	2201      	movs	r2, #1
 800d77c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	2201      	movs	r2, #1
 800d784:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	2201      	movs	r2, #1
 800d78c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d790:	2300      	movs	r3, #0
}
 800d792:	4618      	mov	r0, r3
 800d794:	3708      	adds	r7, #8
 800d796:	46bd      	mov	sp, r7
 800d798:	bd80      	pop	{r7, pc}
	...

0800d79c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d79c:	b480      	push	{r7}
 800d79e:	b085      	sub	sp, #20
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d7aa:	b2db      	uxtb	r3, r3
 800d7ac:	2b01      	cmp	r3, #1
 800d7ae:	d001      	beq.n	800d7b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	e019      	b.n	800d7e8 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	2202      	movs	r2, #2
 800d7b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	689a      	ldr	r2, [r3, #8]
 800d7c2:	4b0c      	ldr	r3, [pc, #48]	; (800d7f4 <HAL_TIM_Base_Start+0x58>)
 800d7c4:	4013      	ands	r3, r2
 800d7c6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	2b06      	cmp	r3, #6
 800d7cc:	d00b      	beq.n	800d7e6 <HAL_TIM_Base_Start+0x4a>
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d7d4:	d007      	beq.n	800d7e6 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	681a      	ldr	r2, [r3, #0]
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	f042 0201 	orr.w	r2, r2, #1
 800d7e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d7e6:	2300      	movs	r3, #0
}
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	3714      	adds	r7, #20
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f2:	4770      	bx	lr
 800d7f4:	00010007 	.word	0x00010007

0800d7f8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800d7f8:	b480      	push	{r7}
 800d7fa:	b083      	sub	sp, #12
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	6a1a      	ldr	r2, [r3, #32]
 800d806:	f241 1311 	movw	r3, #4369	; 0x1111
 800d80a:	4013      	ands	r3, r2
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d10f      	bne.n	800d830 <HAL_TIM_Base_Stop+0x38>
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	6a1a      	ldr	r2, [r3, #32]
 800d816:	f244 4344 	movw	r3, #17476	; 0x4444
 800d81a:	4013      	ands	r3, r2
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d107      	bne.n	800d830 <HAL_TIM_Base_Stop+0x38>
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	681a      	ldr	r2, [r3, #0]
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	f022 0201 	bic.w	r2, r2, #1
 800d82e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	2201      	movs	r2, #1
 800d834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800d838:	2300      	movs	r3, #0
}
 800d83a:	4618      	mov	r0, r3
 800d83c:	370c      	adds	r7, #12
 800d83e:	46bd      	mov	sp, r7
 800d840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d844:	4770      	bx	lr
	...

0800d848 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d848:	b480      	push	{r7}
 800d84a:	b085      	sub	sp, #20
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d856:	b2db      	uxtb	r3, r3
 800d858:	2b01      	cmp	r3, #1
 800d85a:	d001      	beq.n	800d860 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d85c:	2301      	movs	r3, #1
 800d85e:	e021      	b.n	800d8a4 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	2202      	movs	r2, #2
 800d864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	68da      	ldr	r2, [r3, #12]
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	f042 0201 	orr.w	r2, r2, #1
 800d876:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	689a      	ldr	r2, [r3, #8]
 800d87e:	4b0c      	ldr	r3, [pc, #48]	; (800d8b0 <HAL_TIM_Base_Start_IT+0x68>)
 800d880:	4013      	ands	r3, r2
 800d882:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	2b06      	cmp	r3, #6
 800d888:	d00b      	beq.n	800d8a2 <HAL_TIM_Base_Start_IT+0x5a>
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d890:	d007      	beq.n	800d8a2 <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	681a      	ldr	r2, [r3, #0]
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	f042 0201 	orr.w	r2, r2, #1
 800d8a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d8a2:	2300      	movs	r3, #0
}
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	3714      	adds	r7, #20
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ae:	4770      	bx	lr
 800d8b0:	00010007 	.word	0x00010007

0800d8b4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800d8b4:	b480      	push	{r7}
 800d8b6:	b083      	sub	sp, #12
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	68da      	ldr	r2, [r3, #12]
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	f022 0201 	bic.w	r2, r2, #1
 800d8ca:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	6a1a      	ldr	r2, [r3, #32]
 800d8d2:	f241 1311 	movw	r3, #4369	; 0x1111
 800d8d6:	4013      	ands	r3, r2
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d10f      	bne.n	800d8fc <HAL_TIM_Base_Stop_IT+0x48>
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	6a1a      	ldr	r2, [r3, #32]
 800d8e2:	f244 4344 	movw	r3, #17476	; 0x4444
 800d8e6:	4013      	ands	r3, r2
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d107      	bne.n	800d8fc <HAL_TIM_Base_Stop_IT+0x48>
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	681a      	ldr	r2, [r3, #0]
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	f022 0201 	bic.w	r2, r2, #1
 800d8fa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2201      	movs	r2, #1
 800d900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800d904:	2300      	movs	r3, #0
}
 800d906:	4618      	mov	r0, r3
 800d908:	370c      	adds	r7, #12
 800d90a:	46bd      	mov	sp, r7
 800d90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d910:	4770      	bx	lr

0800d912 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d912:	b580      	push	{r7, lr}
 800d914:	b082      	sub	sp, #8
 800d916:	af00      	add	r7, sp, #0
 800d918:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d101      	bne.n	800d924 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d920:	2301      	movs	r3, #1
 800d922:	e049      	b.n	800d9b8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d92a:	b2db      	uxtb	r3, r3
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d106      	bne.n	800d93e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	2200      	movs	r2, #0
 800d934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d938:	6878      	ldr	r0, [r7, #4]
 800d93a:	f000 f841 	bl	800d9c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2202      	movs	r2, #2
 800d942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681a      	ldr	r2, [r3, #0]
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	3304      	adds	r3, #4
 800d94e:	4619      	mov	r1, r3
 800d950:	4610      	mov	r0, r2
 800d952:	f001 fa8b 	bl	800ee6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	2201      	movs	r2, #1
 800d95a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	2201      	movs	r2, #1
 800d962:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	2201      	movs	r2, #1
 800d96a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2201      	movs	r2, #1
 800d972:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	2201      	movs	r2, #1
 800d97a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	2201      	movs	r2, #1
 800d982:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	2201      	movs	r2, #1
 800d98a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	2201      	movs	r2, #1
 800d992:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	2201      	movs	r2, #1
 800d99a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	2201      	movs	r2, #1
 800d9a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	2201      	movs	r2, #1
 800d9aa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	2201      	movs	r2, #1
 800d9b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d9b6:	2300      	movs	r3, #0
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3708      	adds	r7, #8
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}

0800d9c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d9c0:	b480      	push	{r7}
 800d9c2:	b083      	sub	sp, #12
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d9c8:	bf00      	nop
 800d9ca:	370c      	adds	r7, #12
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d2:	4770      	bx	lr

0800d9d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d9d4:	b580      	push	{r7, lr}
 800d9d6:	b084      	sub	sp, #16
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
 800d9dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d109      	bne.n	800d9f8 <HAL_TIM_PWM_Start+0x24>
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d9ea:	b2db      	uxtb	r3, r3
 800d9ec:	2b01      	cmp	r3, #1
 800d9ee:	bf14      	ite	ne
 800d9f0:	2301      	movne	r3, #1
 800d9f2:	2300      	moveq	r3, #0
 800d9f4:	b2db      	uxtb	r3, r3
 800d9f6:	e03c      	b.n	800da72 <HAL_TIM_PWM_Start+0x9e>
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	2b04      	cmp	r3, #4
 800d9fc:	d109      	bne.n	800da12 <HAL_TIM_PWM_Start+0x3e>
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800da04:	b2db      	uxtb	r3, r3
 800da06:	2b01      	cmp	r3, #1
 800da08:	bf14      	ite	ne
 800da0a:	2301      	movne	r3, #1
 800da0c:	2300      	moveq	r3, #0
 800da0e:	b2db      	uxtb	r3, r3
 800da10:	e02f      	b.n	800da72 <HAL_TIM_PWM_Start+0x9e>
 800da12:	683b      	ldr	r3, [r7, #0]
 800da14:	2b08      	cmp	r3, #8
 800da16:	d109      	bne.n	800da2c <HAL_TIM_PWM_Start+0x58>
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800da1e:	b2db      	uxtb	r3, r3
 800da20:	2b01      	cmp	r3, #1
 800da22:	bf14      	ite	ne
 800da24:	2301      	movne	r3, #1
 800da26:	2300      	moveq	r3, #0
 800da28:	b2db      	uxtb	r3, r3
 800da2a:	e022      	b.n	800da72 <HAL_TIM_PWM_Start+0x9e>
 800da2c:	683b      	ldr	r3, [r7, #0]
 800da2e:	2b0c      	cmp	r3, #12
 800da30:	d109      	bne.n	800da46 <HAL_TIM_PWM_Start+0x72>
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800da38:	b2db      	uxtb	r3, r3
 800da3a:	2b01      	cmp	r3, #1
 800da3c:	bf14      	ite	ne
 800da3e:	2301      	movne	r3, #1
 800da40:	2300      	moveq	r3, #0
 800da42:	b2db      	uxtb	r3, r3
 800da44:	e015      	b.n	800da72 <HAL_TIM_PWM_Start+0x9e>
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	2b10      	cmp	r3, #16
 800da4a:	d109      	bne.n	800da60 <HAL_TIM_PWM_Start+0x8c>
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800da52:	b2db      	uxtb	r3, r3
 800da54:	2b01      	cmp	r3, #1
 800da56:	bf14      	ite	ne
 800da58:	2301      	movne	r3, #1
 800da5a:	2300      	moveq	r3, #0
 800da5c:	b2db      	uxtb	r3, r3
 800da5e:	e008      	b.n	800da72 <HAL_TIM_PWM_Start+0x9e>
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800da66:	b2db      	uxtb	r3, r3
 800da68:	2b01      	cmp	r3, #1
 800da6a:	bf14      	ite	ne
 800da6c:	2301      	movne	r3, #1
 800da6e:	2300      	moveq	r3, #0
 800da70:	b2db      	uxtb	r3, r3
 800da72:	2b00      	cmp	r3, #0
 800da74:	d001      	beq.n	800da7a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800da76:	2301      	movs	r3, #1
 800da78:	e073      	b.n	800db62 <HAL_TIM_PWM_Start+0x18e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d104      	bne.n	800da8a <HAL_TIM_PWM_Start+0xb6>
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	2202      	movs	r2, #2
 800da84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800da88:	e023      	b.n	800dad2 <HAL_TIM_PWM_Start+0xfe>
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	2b04      	cmp	r3, #4
 800da8e:	d104      	bne.n	800da9a <HAL_TIM_PWM_Start+0xc6>
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2202      	movs	r2, #2
 800da94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800da98:	e01b      	b.n	800dad2 <HAL_TIM_PWM_Start+0xfe>
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	2b08      	cmp	r3, #8
 800da9e:	d104      	bne.n	800daaa <HAL_TIM_PWM_Start+0xd6>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2202      	movs	r2, #2
 800daa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800daa8:	e013      	b.n	800dad2 <HAL_TIM_PWM_Start+0xfe>
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	2b0c      	cmp	r3, #12
 800daae:	d104      	bne.n	800daba <HAL_TIM_PWM_Start+0xe6>
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	2202      	movs	r2, #2
 800dab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dab8:	e00b      	b.n	800dad2 <HAL_TIM_PWM_Start+0xfe>
 800daba:	683b      	ldr	r3, [r7, #0]
 800dabc:	2b10      	cmp	r3, #16
 800dabe:	d104      	bne.n	800daca <HAL_TIM_PWM_Start+0xf6>
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	2202      	movs	r2, #2
 800dac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dac8:	e003      	b.n	800dad2 <HAL_TIM_PWM_Start+0xfe>
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	2202      	movs	r2, #2
 800dace:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	2201      	movs	r2, #1
 800dad8:	6839      	ldr	r1, [r7, #0]
 800dada:	4618      	mov	r0, r3
 800dadc:	f002 f81a 	bl	800fb14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	4a21      	ldr	r2, [pc, #132]	; (800db6c <HAL_TIM_PWM_Start+0x198>)
 800dae6:	4293      	cmp	r3, r2
 800dae8:	d018      	beq.n	800db1c <HAL_TIM_PWM_Start+0x148>
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	4a20      	ldr	r2, [pc, #128]	; (800db70 <HAL_TIM_PWM_Start+0x19c>)
 800daf0:	4293      	cmp	r3, r2
 800daf2:	d013      	beq.n	800db1c <HAL_TIM_PWM_Start+0x148>
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	4a1e      	ldr	r2, [pc, #120]	; (800db74 <HAL_TIM_PWM_Start+0x1a0>)
 800dafa:	4293      	cmp	r3, r2
 800dafc:	d00e      	beq.n	800db1c <HAL_TIM_PWM_Start+0x148>
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	4a1d      	ldr	r2, [pc, #116]	; (800db78 <HAL_TIM_PWM_Start+0x1a4>)
 800db04:	4293      	cmp	r3, r2
 800db06:	d009      	beq.n	800db1c <HAL_TIM_PWM_Start+0x148>
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	4a1b      	ldr	r2, [pc, #108]	; (800db7c <HAL_TIM_PWM_Start+0x1a8>)
 800db0e:	4293      	cmp	r3, r2
 800db10:	d004      	beq.n	800db1c <HAL_TIM_PWM_Start+0x148>
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	4a1a      	ldr	r2, [pc, #104]	; (800db80 <HAL_TIM_PWM_Start+0x1ac>)
 800db18:	4293      	cmp	r3, r2
 800db1a:	d101      	bne.n	800db20 <HAL_TIM_PWM_Start+0x14c>
 800db1c:	2301      	movs	r3, #1
 800db1e:	e000      	b.n	800db22 <HAL_TIM_PWM_Start+0x14e>
 800db20:	2300      	movs	r3, #0
 800db22:	2b00      	cmp	r3, #0
 800db24:	d007      	beq.n	800db36 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800db34:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	689a      	ldr	r2, [r3, #8]
 800db3c:	4b11      	ldr	r3, [pc, #68]	; (800db84 <HAL_TIM_PWM_Start+0x1b0>)
 800db3e:	4013      	ands	r3, r2
 800db40:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	2b06      	cmp	r3, #6
 800db46:	d00b      	beq.n	800db60 <HAL_TIM_PWM_Start+0x18c>
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800db4e:	d007      	beq.n	800db60 <HAL_TIM_PWM_Start+0x18c>
  {
    __HAL_TIM_ENABLE(htim);
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	681a      	ldr	r2, [r3, #0]
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	f042 0201 	orr.w	r2, r2, #1
 800db5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800db60:	2300      	movs	r3, #0
}
 800db62:	4618      	mov	r0, r3
 800db64:	3710      	adds	r7, #16
 800db66:	46bd      	mov	sp, r7
 800db68:	bd80      	pop	{r7, pc}
 800db6a:	bf00      	nop
 800db6c:	40012c00 	.word	0x40012c00
 800db70:	40013400 	.word	0x40013400
 800db74:	40014000 	.word	0x40014000
 800db78:	40014400 	.word	0x40014400
 800db7c:	40014800 	.word	0x40014800
 800db80:	40015000 	.word	0x40015000
 800db84:	00010007 	.word	0x00010007

0800db88 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800db88:	b580      	push	{r7, lr}
 800db8a:	b082      	sub	sp, #8
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	6078      	str	r0, [r7, #4]
 800db90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	2200      	movs	r2, #0
 800db98:	6839      	ldr	r1, [r7, #0]
 800db9a:	4618      	mov	r0, r3
 800db9c:	f001 ffba 	bl	800fb14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	4a40      	ldr	r2, [pc, #256]	; (800dca8 <HAL_TIM_PWM_Stop+0x120>)
 800dba6:	4293      	cmp	r3, r2
 800dba8:	d018      	beq.n	800dbdc <HAL_TIM_PWM_Stop+0x54>
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	4a3f      	ldr	r2, [pc, #252]	; (800dcac <HAL_TIM_PWM_Stop+0x124>)
 800dbb0:	4293      	cmp	r3, r2
 800dbb2:	d013      	beq.n	800dbdc <HAL_TIM_PWM_Stop+0x54>
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	4a3d      	ldr	r2, [pc, #244]	; (800dcb0 <HAL_TIM_PWM_Stop+0x128>)
 800dbba:	4293      	cmp	r3, r2
 800dbbc:	d00e      	beq.n	800dbdc <HAL_TIM_PWM_Stop+0x54>
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	4a3c      	ldr	r2, [pc, #240]	; (800dcb4 <HAL_TIM_PWM_Stop+0x12c>)
 800dbc4:	4293      	cmp	r3, r2
 800dbc6:	d009      	beq.n	800dbdc <HAL_TIM_PWM_Stop+0x54>
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	4a3a      	ldr	r2, [pc, #232]	; (800dcb8 <HAL_TIM_PWM_Stop+0x130>)
 800dbce:	4293      	cmp	r3, r2
 800dbd0:	d004      	beq.n	800dbdc <HAL_TIM_PWM_Stop+0x54>
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	4a39      	ldr	r2, [pc, #228]	; (800dcbc <HAL_TIM_PWM_Stop+0x134>)
 800dbd8:	4293      	cmp	r3, r2
 800dbda:	d101      	bne.n	800dbe0 <HAL_TIM_PWM_Stop+0x58>
 800dbdc:	2301      	movs	r3, #1
 800dbde:	e000      	b.n	800dbe2 <HAL_TIM_PWM_Stop+0x5a>
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d017      	beq.n	800dc16 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	6a1a      	ldr	r2, [r3, #32]
 800dbec:	f241 1311 	movw	r3, #4369	; 0x1111
 800dbf0:	4013      	ands	r3, r2
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d10f      	bne.n	800dc16 <HAL_TIM_PWM_Stop+0x8e>
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	6a1a      	ldr	r2, [r3, #32]
 800dbfc:	f244 4344 	movw	r3, #17476	; 0x4444
 800dc00:	4013      	ands	r3, r2
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d107      	bne.n	800dc16 <HAL_TIM_PWM_Stop+0x8e>
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800dc14:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	6a1a      	ldr	r2, [r3, #32]
 800dc1c:	f241 1311 	movw	r3, #4369	; 0x1111
 800dc20:	4013      	ands	r3, r2
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d10f      	bne.n	800dc46 <HAL_TIM_PWM_Stop+0xbe>
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	6a1a      	ldr	r2, [r3, #32]
 800dc2c:	f244 4344 	movw	r3, #17476	; 0x4444
 800dc30:	4013      	ands	r3, r2
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d107      	bne.n	800dc46 <HAL_TIM_PWM_Stop+0xbe>
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	681a      	ldr	r2, [r3, #0]
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	f022 0201 	bic.w	r2, r2, #1
 800dc44:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d104      	bne.n	800dc56 <HAL_TIM_PWM_Stop+0xce>
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	2201      	movs	r2, #1
 800dc50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dc54:	e023      	b.n	800dc9e <HAL_TIM_PWM_Stop+0x116>
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	2b04      	cmp	r3, #4
 800dc5a:	d104      	bne.n	800dc66 <HAL_TIM_PWM_Stop+0xde>
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	2201      	movs	r2, #1
 800dc60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dc64:	e01b      	b.n	800dc9e <HAL_TIM_PWM_Stop+0x116>
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	2b08      	cmp	r3, #8
 800dc6a:	d104      	bne.n	800dc76 <HAL_TIM_PWM_Stop+0xee>
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2201      	movs	r2, #1
 800dc70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800dc74:	e013      	b.n	800dc9e <HAL_TIM_PWM_Stop+0x116>
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	2b0c      	cmp	r3, #12
 800dc7a:	d104      	bne.n	800dc86 <HAL_TIM_PWM_Stop+0xfe>
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	2201      	movs	r2, #1
 800dc80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dc84:	e00b      	b.n	800dc9e <HAL_TIM_PWM_Stop+0x116>
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	2b10      	cmp	r3, #16
 800dc8a:	d104      	bne.n	800dc96 <HAL_TIM_PWM_Stop+0x10e>
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	2201      	movs	r2, #1
 800dc90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dc94:	e003      	b.n	800dc9e <HAL_TIM_PWM_Stop+0x116>
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	2201      	movs	r2, #1
 800dc9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800dc9e:	2300      	movs	r3, #0
}
 800dca0:	4618      	mov	r0, r3
 800dca2:	3708      	adds	r7, #8
 800dca4:	46bd      	mov	sp, r7
 800dca6:	bd80      	pop	{r7, pc}
 800dca8:	40012c00 	.word	0x40012c00
 800dcac:	40013400 	.word	0x40013400
 800dcb0:	40014000 	.word	0x40014000
 800dcb4:	40014400 	.word	0x40014400
 800dcb8:	40014800 	.word	0x40014800
 800dcbc:	40015000 	.word	0x40015000

0800dcc0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b082      	sub	sp, #8
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d101      	bne.n	800dcd2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800dcce:	2301      	movs	r3, #1
 800dcd0:	e049      	b.n	800dd66 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dcd8:	b2db      	uxtb	r3, r3
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d106      	bne.n	800dcec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	2200      	movs	r2, #0
 800dce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800dce6:	6878      	ldr	r0, [r7, #4]
 800dce8:	f000 f841 	bl	800dd6e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	2202      	movs	r2, #2
 800dcf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681a      	ldr	r2, [r3, #0]
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	3304      	adds	r3, #4
 800dcfc:	4619      	mov	r1, r3
 800dcfe:	4610      	mov	r0, r2
 800dd00:	f001 f8b4 	bl	800ee6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	2201      	movs	r2, #1
 800dd08:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	2201      	movs	r2, #1
 800dd10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2201      	movs	r2, #1
 800dd18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	2201      	movs	r2, #1
 800dd20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	2201      	movs	r2, #1
 800dd28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	2201      	movs	r2, #1
 800dd30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	2201      	movs	r2, #1
 800dd38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	2201      	movs	r2, #1
 800dd40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	2201      	movs	r2, #1
 800dd48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	2201      	movs	r2, #1
 800dd50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	2201      	movs	r2, #1
 800dd58:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	2201      	movs	r2, #1
 800dd60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800dd64:	2300      	movs	r3, #0
}
 800dd66:	4618      	mov	r0, r3
 800dd68:	3708      	adds	r7, #8
 800dd6a:	46bd      	mov	sp, r7
 800dd6c:	bd80      	pop	{r7, pc}

0800dd6e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800dd6e:	b480      	push	{r7}
 800dd70:	b083      	sub	sp, #12
 800dd72:	af00      	add	r7, sp, #0
 800dd74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800dd76:	bf00      	nop
 800dd78:	370c      	adds	r7, #12
 800dd7a:	46bd      	mov	sp, r7
 800dd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd80:	4770      	bx	lr
	...

0800dd84 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b086      	sub	sp, #24
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	60f8      	str	r0, [r7, #12]
 800dd8c:	60b9      	str	r1, [r7, #8]
 800dd8e:	607a      	str	r2, [r7, #4]
 800dd90:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800dd92:	68bb      	ldr	r3, [r7, #8]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d104      	bne.n	800dda2 <HAL_TIM_IC_Start_DMA+0x1e>
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800dd9e:	b2db      	uxtb	r3, r3
 800dda0:	e023      	b.n	800ddea <HAL_TIM_IC_Start_DMA+0x66>
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	2b04      	cmp	r3, #4
 800dda6:	d104      	bne.n	800ddb2 <HAL_TIM_IC_Start_DMA+0x2e>
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ddae:	b2db      	uxtb	r3, r3
 800ddb0:	e01b      	b.n	800ddea <HAL_TIM_IC_Start_DMA+0x66>
 800ddb2:	68bb      	ldr	r3, [r7, #8]
 800ddb4:	2b08      	cmp	r3, #8
 800ddb6:	d104      	bne.n	800ddc2 <HAL_TIM_IC_Start_DMA+0x3e>
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ddbe:	b2db      	uxtb	r3, r3
 800ddc0:	e013      	b.n	800ddea <HAL_TIM_IC_Start_DMA+0x66>
 800ddc2:	68bb      	ldr	r3, [r7, #8]
 800ddc4:	2b0c      	cmp	r3, #12
 800ddc6:	d104      	bne.n	800ddd2 <HAL_TIM_IC_Start_DMA+0x4e>
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ddce:	b2db      	uxtb	r3, r3
 800ddd0:	e00b      	b.n	800ddea <HAL_TIM_IC_Start_DMA+0x66>
 800ddd2:	68bb      	ldr	r3, [r7, #8]
 800ddd4:	2b10      	cmp	r3, #16
 800ddd6:	d104      	bne.n	800dde2 <HAL_TIM_IC_Start_DMA+0x5e>
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ddde:	b2db      	uxtb	r3, r3
 800dde0:	e003      	b.n	800ddea <HAL_TIM_IC_Start_DMA+0x66>
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800dde8:	b2db      	uxtb	r3, r3
 800ddea:	75fb      	strb	r3, [r7, #23]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800ddec:	68bb      	ldr	r3, [r7, #8]
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d104      	bne.n	800ddfc <HAL_TIM_IC_Start_DMA+0x78>
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ddf8:	b2db      	uxtb	r3, r3
 800ddfa:	e013      	b.n	800de24 <HAL_TIM_IC_Start_DMA+0xa0>
 800ddfc:	68bb      	ldr	r3, [r7, #8]
 800ddfe:	2b04      	cmp	r3, #4
 800de00:	d104      	bne.n	800de0c <HAL_TIM_IC_Start_DMA+0x88>
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800de08:	b2db      	uxtb	r3, r3
 800de0a:	e00b      	b.n	800de24 <HAL_TIM_IC_Start_DMA+0xa0>
 800de0c:	68bb      	ldr	r3, [r7, #8]
 800de0e:	2b08      	cmp	r3, #8
 800de10:	d104      	bne.n	800de1c <HAL_TIM_IC_Start_DMA+0x98>
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800de18:	b2db      	uxtb	r3, r3
 800de1a:	e003      	b.n	800de24 <HAL_TIM_IC_Start_DMA+0xa0>
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800de22:	b2db      	uxtb	r3, r3
 800de24:	75bb      	strb	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800de26:	7dfb      	ldrb	r3, [r7, #23]
 800de28:	2b02      	cmp	r3, #2
 800de2a:	d002      	beq.n	800de32 <HAL_TIM_IC_Start_DMA+0xae>
   || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800de2c:	7dbb      	ldrb	r3, [r7, #22]
 800de2e:	2b02      	cmp	r3, #2
 800de30:	d101      	bne.n	800de36 <HAL_TIM_IC_Start_DMA+0xb2>
  {
    return HAL_BUSY;
 800de32:	2302      	movs	r3, #2
 800de34:	e128      	b.n	800e088 <HAL_TIM_IC_Start_DMA+0x304>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800de36:	7dfb      	ldrb	r3, [r7, #23]
 800de38:	2b01      	cmp	r3, #1
 800de3a:	d153      	bne.n	800dee4 <HAL_TIM_IC_Start_DMA+0x160>
        && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800de3c:	7dbb      	ldrb	r3, [r7, #22]
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d150      	bne.n	800dee4 <HAL_TIM_IC_Start_DMA+0x160>
  {
    if ((pData == NULL) && (Length > 0U))
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d104      	bne.n	800de52 <HAL_TIM_IC_Start_DMA+0xce>
 800de48:	887b      	ldrh	r3, [r7, #2]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d001      	beq.n	800de52 <HAL_TIM_IC_Start_DMA+0xce>
    {
      return HAL_ERROR;
 800de4e:	2301      	movs	r3, #1
 800de50:	e11a      	b.n	800e088 <HAL_TIM_IC_Start_DMA+0x304>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800de52:	68bb      	ldr	r3, [r7, #8]
 800de54:	2b00      	cmp	r3, #0
 800de56:	d104      	bne.n	800de62 <HAL_TIM_IC_Start_DMA+0xde>
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	2202      	movs	r2, #2
 800de5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800de60:	e023      	b.n	800deaa <HAL_TIM_IC_Start_DMA+0x126>
 800de62:	68bb      	ldr	r3, [r7, #8]
 800de64:	2b04      	cmp	r3, #4
 800de66:	d104      	bne.n	800de72 <HAL_TIM_IC_Start_DMA+0xee>
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	2202      	movs	r2, #2
 800de6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800de70:	e01b      	b.n	800deaa <HAL_TIM_IC_Start_DMA+0x126>
 800de72:	68bb      	ldr	r3, [r7, #8]
 800de74:	2b08      	cmp	r3, #8
 800de76:	d104      	bne.n	800de82 <HAL_TIM_IC_Start_DMA+0xfe>
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	2202      	movs	r2, #2
 800de7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800de80:	e013      	b.n	800deaa <HAL_TIM_IC_Start_DMA+0x126>
 800de82:	68bb      	ldr	r3, [r7, #8]
 800de84:	2b0c      	cmp	r3, #12
 800de86:	d104      	bne.n	800de92 <HAL_TIM_IC_Start_DMA+0x10e>
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	2202      	movs	r2, #2
 800de8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800de90:	e00b      	b.n	800deaa <HAL_TIM_IC_Start_DMA+0x126>
 800de92:	68bb      	ldr	r3, [r7, #8]
 800de94:	2b10      	cmp	r3, #16
 800de96:	d104      	bne.n	800dea2 <HAL_TIM_IC_Start_DMA+0x11e>
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	2202      	movs	r2, #2
 800de9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dea0:	e003      	b.n	800deaa <HAL_TIM_IC_Start_DMA+0x126>
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	2202      	movs	r2, #2
 800dea6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800deaa:	68bb      	ldr	r3, [r7, #8]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d104      	bne.n	800deba <HAL_TIM_IC_Start_DMA+0x136>
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	2202      	movs	r2, #2
 800deb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 800deb8:	e016      	b.n	800dee8 <HAL_TIM_IC_Start_DMA+0x164>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	2b04      	cmp	r3, #4
 800debe:	d104      	bne.n	800deca <HAL_TIM_IC_Start_DMA+0x146>
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	2202      	movs	r2, #2
 800dec4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 800dec8:	e00e      	b.n	800dee8 <HAL_TIM_IC_Start_DMA+0x164>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800deca:	68bb      	ldr	r3, [r7, #8]
 800decc:	2b08      	cmp	r3, #8
 800dece:	d104      	bne.n	800deda <HAL_TIM_IC_Start_DMA+0x156>
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	2202      	movs	r2, #2
 800ded4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    if ((pData == NULL) && (Length > 0U))
 800ded8:	e006      	b.n	800dee8 <HAL_TIM_IC_Start_DMA+0x164>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	2202      	movs	r2, #2
 800dede:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    if ((pData == NULL) && (Length > 0U))
 800dee2:	e001      	b.n	800dee8 <HAL_TIM_IC_Start_DMA+0x164>
    }
  }
  else
  {
    return HAL_ERROR;
 800dee4:	2301      	movs	r3, #1
 800dee6:	e0cf      	b.n	800e088 <HAL_TIM_IC_Start_DMA+0x304>
  }

  switch (Channel)
 800dee8:	68bb      	ldr	r3, [r7, #8]
 800deea:	2b0c      	cmp	r3, #12
 800deec:	f200 80ae 	bhi.w	800e04c <HAL_TIM_IC_Start_DMA+0x2c8>
 800def0:	a201      	add	r2, pc, #4	; (adr r2, 800def8 <HAL_TIM_IC_Start_DMA+0x174>)
 800def2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800def6:	bf00      	nop
 800def8:	0800df2d 	.word	0x0800df2d
 800defc:	0800e04d 	.word	0x0800e04d
 800df00:	0800e04d 	.word	0x0800e04d
 800df04:	0800e04d 	.word	0x0800e04d
 800df08:	0800df75 	.word	0x0800df75
 800df0c:	0800e04d 	.word	0x0800e04d
 800df10:	0800e04d 	.word	0x0800e04d
 800df14:	0800e04d 	.word	0x0800e04d
 800df18:	0800dfbd 	.word	0x0800dfbd
 800df1c:	0800e04d 	.word	0x0800e04d
 800df20:	0800e04d 	.word	0x0800e04d
 800df24:	0800e04d 	.word	0x0800e04d
 800df28:	0800e005 	.word	0x0800e005
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df30:	4a57      	ldr	r2, [pc, #348]	; (800e090 <HAL_TIM_IC_Start_DMA+0x30c>)
 800df32:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df38:	4a56      	ldr	r2, [pc, #344]	; (800e094 <HAL_TIM_IC_Start_DMA+0x310>)
 800df3a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df40:	4a55      	ldr	r2, [pc, #340]	; (800e098 <HAL_TIM_IC_Start_DMA+0x314>)
 800df42:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	3334      	adds	r3, #52	; 0x34
 800df4e:	4619      	mov	r1, r3
 800df50:	687a      	ldr	r2, [r7, #4]
 800df52:	887b      	ldrh	r3, [r7, #2]
 800df54:	f7fd fe3a 	bl	800bbcc <HAL_DMA_Start_IT>
 800df58:	4603      	mov	r3, r0
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d001      	beq.n	800df62 <HAL_TIM_IC_Start_DMA+0x1de>
      {
        return HAL_ERROR;
 800df5e:	2301      	movs	r3, #1
 800df60:	e092      	b.n	800e088 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	68da      	ldr	r2, [r3, #12]
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800df70:	60da      	str	r2, [r3, #12]
      break;
 800df72:	e06c      	b.n	800e04e <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df78:	4a45      	ldr	r2, [pc, #276]	; (800e090 <HAL_TIM_IC_Start_DMA+0x30c>)
 800df7a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df80:	4a44      	ldr	r2, [pc, #272]	; (800e094 <HAL_TIM_IC_Start_DMA+0x310>)
 800df82:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df88:	4a43      	ldr	r2, [pc, #268]	; (800e098 <HAL_TIM_IC_Start_DMA+0x314>)
 800df8a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	3338      	adds	r3, #56	; 0x38
 800df96:	4619      	mov	r1, r3
 800df98:	687a      	ldr	r2, [r7, #4]
 800df9a:	887b      	ldrh	r3, [r7, #2]
 800df9c:	f7fd fe16 	bl	800bbcc <HAL_DMA_Start_IT>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d001      	beq.n	800dfaa <HAL_TIM_IC_Start_DMA+0x226>
      {
        return HAL_ERROR;
 800dfa6:	2301      	movs	r3, #1
 800dfa8:	e06e      	b.n	800e088 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	68da      	ldr	r2, [r3, #12]
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800dfb8:	60da      	str	r2, [r3, #12]
      break;
 800dfba:	e048      	b.n	800e04e <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfc0:	4a33      	ldr	r2, [pc, #204]	; (800e090 <HAL_TIM_IC_Start_DMA+0x30c>)
 800dfc2:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfc8:	4a32      	ldr	r2, [pc, #200]	; (800e094 <HAL_TIM_IC_Start_DMA+0x310>)
 800dfca:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfd0:	4a31      	ldr	r2, [pc, #196]	; (800e098 <HAL_TIM_IC_Start_DMA+0x314>)
 800dfd2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800dfd8:	68fb      	ldr	r3, [r7, #12]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	333c      	adds	r3, #60	; 0x3c
 800dfde:	4619      	mov	r1, r3
 800dfe0:	687a      	ldr	r2, [r7, #4]
 800dfe2:	887b      	ldrh	r3, [r7, #2]
 800dfe4:	f7fd fdf2 	bl	800bbcc <HAL_DMA_Start_IT>
 800dfe8:	4603      	mov	r3, r0
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d001      	beq.n	800dff2 <HAL_TIM_IC_Start_DMA+0x26e>
      {
        return HAL_ERROR;
 800dfee:	2301      	movs	r3, #1
 800dff0:	e04a      	b.n	800e088 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	68da      	ldr	r2, [r3, #12]
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e000:	60da      	str	r2, [r3, #12]
      break;
 800e002:	e024      	b.n	800e04e <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e008:	4a21      	ldr	r2, [pc, #132]	; (800e090 <HAL_TIM_IC_Start_DMA+0x30c>)
 800e00a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e010:	4a20      	ldr	r2, [pc, #128]	; (800e094 <HAL_TIM_IC_Start_DMA+0x310>)
 800e012:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e018:	4a1f      	ldr	r2, [pc, #124]	; (800e098 <HAL_TIM_IC_Start_DMA+0x314>)
 800e01a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	3340      	adds	r3, #64	; 0x40
 800e026:	4619      	mov	r1, r3
 800e028:	687a      	ldr	r2, [r7, #4]
 800e02a:	887b      	ldrh	r3, [r7, #2]
 800e02c:	f7fd fdce 	bl	800bbcc <HAL_DMA_Start_IT>
 800e030:	4603      	mov	r3, r0
 800e032:	2b00      	cmp	r3, #0
 800e034:	d001      	beq.n	800e03a <HAL_TIM_IC_Start_DMA+0x2b6>
      {
        return HAL_ERROR;
 800e036:	2301      	movs	r3, #1
 800e038:	e026      	b.n	800e088 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	68da      	ldr	r2, [r3, #12]
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e048:	60da      	str	r2, [r3, #12]
      break;
 800e04a:	e000      	b.n	800e04e <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    default:
      break;
 800e04c:	bf00      	nop
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	2201      	movs	r2, #1
 800e054:	68b9      	ldr	r1, [r7, #8]
 800e056:	4618      	mov	r0, r3
 800e058:	f001 fd5c 	bl	800fb14 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	689a      	ldr	r2, [r3, #8]
 800e062:	4b0e      	ldr	r3, [pc, #56]	; (800e09c <HAL_TIM_IC_Start_DMA+0x318>)
 800e064:	4013      	ands	r3, r2
 800e066:	613b      	str	r3, [r7, #16]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e068:	693b      	ldr	r3, [r7, #16]
 800e06a:	2b06      	cmp	r3, #6
 800e06c:	d00b      	beq.n	800e086 <HAL_TIM_IC_Start_DMA+0x302>
 800e06e:	693b      	ldr	r3, [r7, #16]
 800e070:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e074:	d007      	beq.n	800e086 <HAL_TIM_IC_Start_DMA+0x302>
  {
    __HAL_TIM_ENABLE(htim);
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	681a      	ldr	r2, [r3, #0]
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	f042 0201 	orr.w	r2, r2, #1
 800e084:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e086:	2300      	movs	r3, #0
}
 800e088:	4618      	mov	r0, r3
 800e08a:	3718      	adds	r7, #24
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd80      	pop	{r7, pc}
 800e090:	0800ed3b 	.word	0x0800ed3b
 800e094:	0800ee03 	.word	0x0800ee03
 800e098:	0800eca9 	.word	0x0800eca9
 800e09c:	00010007 	.word	0x00010007

0800e0a0 <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e0a0:	b580      	push	{r7, lr}
 800e0a2:	b082      	sub	sp, #8
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
 800e0a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  switch (Channel)
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	2b0c      	cmp	r3, #12
 800e0ae:	d855      	bhi.n	800e15c <HAL_TIM_IC_Stop_DMA+0xbc>
 800e0b0:	a201      	add	r2, pc, #4	; (adr r2, 800e0b8 <HAL_TIM_IC_Stop_DMA+0x18>)
 800e0b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0b6:	bf00      	nop
 800e0b8:	0800e0ed 	.word	0x0800e0ed
 800e0bc:	0800e15d 	.word	0x0800e15d
 800e0c0:	0800e15d 	.word	0x0800e15d
 800e0c4:	0800e15d 	.word	0x0800e15d
 800e0c8:	0800e109 	.word	0x0800e109
 800e0cc:	0800e15d 	.word	0x0800e15d
 800e0d0:	0800e15d 	.word	0x0800e15d
 800e0d4:	0800e15d 	.word	0x0800e15d
 800e0d8:	0800e125 	.word	0x0800e125
 800e0dc:	0800e15d 	.word	0x0800e15d
 800e0e0:	0800e15d 	.word	0x0800e15d
 800e0e4:	0800e15d 	.word	0x0800e15d
 800e0e8:	0800e141 	.word	0x0800e141
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	68da      	ldr	r2, [r3, #12]
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800e0fa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e100:	4618      	mov	r0, r3
 800e102:	f7fd fe37 	bl	800bd74 <HAL_DMA_Abort_IT>
      break;
 800e106:	e02a      	b.n	800e15e <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	68da      	ldr	r2, [r3, #12]
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e116:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e11c:	4618      	mov	r0, r3
 800e11e:	f7fd fe29 	bl	800bd74 <HAL_DMA_Abort_IT>
      break;
 800e122:	e01c      	b.n	800e15e <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	68da      	ldr	r2, [r3, #12]
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e132:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e138:	4618      	mov	r0, r3
 800e13a:	f7fd fe1b 	bl	800bd74 <HAL_DMA_Abort_IT>
      break;
 800e13e:	e00e      	b.n	800e15e <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	68da      	ldr	r2, [r3, #12]
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e14e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e154:	4618      	mov	r0, r3
 800e156:	f7fd fe0d 	bl	800bd74 <HAL_DMA_Abort_IT>
      break;
 800e15a:	e000      	b.n	800e15e <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    default:
      break;
 800e15c:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	2200      	movs	r2, #0
 800e164:	6839      	ldr	r1, [r7, #0]
 800e166:	4618      	mov	r0, r3
 800e168:	f001 fcd4 	bl	800fb14 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	6a1a      	ldr	r2, [r3, #32]
 800e172:	f241 1311 	movw	r3, #4369	; 0x1111
 800e176:	4013      	ands	r3, r2
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d10f      	bne.n	800e19c <HAL_TIM_IC_Stop_DMA+0xfc>
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	6a1a      	ldr	r2, [r3, #32]
 800e182:	f244 4344 	movw	r3, #17476	; 0x4444
 800e186:	4013      	ands	r3, r2
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d107      	bne.n	800e19c <HAL_TIM_IC_Stop_DMA+0xfc>
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	681a      	ldr	r2, [r3, #0]
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	f022 0201 	bic.w	r2, r2, #1
 800e19a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d104      	bne.n	800e1ac <HAL_TIM_IC_Stop_DMA+0x10c>
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	2201      	movs	r2, #1
 800e1a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e1aa:	e023      	b.n	800e1f4 <HAL_TIM_IC_Stop_DMA+0x154>
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	2b04      	cmp	r3, #4
 800e1b0:	d104      	bne.n	800e1bc <HAL_TIM_IC_Stop_DMA+0x11c>
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	2201      	movs	r2, #1
 800e1b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e1ba:	e01b      	b.n	800e1f4 <HAL_TIM_IC_Stop_DMA+0x154>
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	2b08      	cmp	r3, #8
 800e1c0:	d104      	bne.n	800e1cc <HAL_TIM_IC_Stop_DMA+0x12c>
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	2201      	movs	r2, #1
 800e1c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e1ca:	e013      	b.n	800e1f4 <HAL_TIM_IC_Stop_DMA+0x154>
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	2b0c      	cmp	r3, #12
 800e1d0:	d104      	bne.n	800e1dc <HAL_TIM_IC_Stop_DMA+0x13c>
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	2201      	movs	r2, #1
 800e1d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e1da:	e00b      	b.n	800e1f4 <HAL_TIM_IC_Stop_DMA+0x154>
 800e1dc:	683b      	ldr	r3, [r7, #0]
 800e1de:	2b10      	cmp	r3, #16
 800e1e0:	d104      	bne.n	800e1ec <HAL_TIM_IC_Stop_DMA+0x14c>
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	2201      	movs	r2, #1
 800e1e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e1ea:	e003      	b.n	800e1f4 <HAL_TIM_IC_Stop_DMA+0x154>
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	2201      	movs	r2, #1
 800e1f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d104      	bne.n	800e204 <HAL_TIM_IC_Stop_DMA+0x164>
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	2201      	movs	r2, #1
 800e1fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e202:	e013      	b.n	800e22c <HAL_TIM_IC_Stop_DMA+0x18c>
 800e204:	683b      	ldr	r3, [r7, #0]
 800e206:	2b04      	cmp	r3, #4
 800e208:	d104      	bne.n	800e214 <HAL_TIM_IC_Stop_DMA+0x174>
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	2201      	movs	r2, #1
 800e20e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e212:	e00b      	b.n	800e22c <HAL_TIM_IC_Stop_DMA+0x18c>
 800e214:	683b      	ldr	r3, [r7, #0]
 800e216:	2b08      	cmp	r3, #8
 800e218:	d104      	bne.n	800e224 <HAL_TIM_IC_Stop_DMA+0x184>
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	2201      	movs	r2, #1
 800e21e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e222:	e003      	b.n	800e22c <HAL_TIM_IC_Stop_DMA+0x18c>
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	2201      	movs	r2, #1
 800e228:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 800e22c:	2300      	movs	r3, #0
}
 800e22e:	4618      	mov	r0, r3
 800e230:	3708      	adds	r7, #8
 800e232:	46bd      	mov	sp, r7
 800e234:	bd80      	pop	{r7, pc}
 800e236:	bf00      	nop

0800e238 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b086      	sub	sp, #24
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
 800e240:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	2b00      	cmp	r3, #0
 800e246:	d101      	bne.n	800e24c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800e248:	2301      	movs	r3, #1
 800e24a:	e097      	b.n	800e37c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e252:	b2db      	uxtb	r3, r3
 800e254:	2b00      	cmp	r3, #0
 800e256:	d106      	bne.n	800e266 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	2200      	movs	r2, #0
 800e25c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800e260:	6878      	ldr	r0, [r7, #4]
 800e262:	f7fa fc9d 	bl	8008ba0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	2202      	movs	r2, #2
 800e26a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	689b      	ldr	r3, [r3, #8]
 800e274:	687a      	ldr	r2, [r7, #4]
 800e276:	6812      	ldr	r2, [r2, #0]
 800e278:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800e27c:	f023 0307 	bic.w	r3, r3, #7
 800e280:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	681a      	ldr	r2, [r3, #0]
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	3304      	adds	r3, #4
 800e28a:	4619      	mov	r1, r3
 800e28c:	4610      	mov	r0, r2
 800e28e:	f000 fded 	bl	800ee6c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	689b      	ldr	r3, [r3, #8]
 800e298:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	699b      	ldr	r3, [r3, #24]
 800e2a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	6a1b      	ldr	r3, [r3, #32]
 800e2a8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800e2aa:	683b      	ldr	r3, [r7, #0]
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	697a      	ldr	r2, [r7, #20]
 800e2b0:	4313      	orrs	r3, r2
 800e2b2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800e2b4:	693b      	ldr	r3, [r7, #16]
 800e2b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e2ba:	f023 0303 	bic.w	r3, r3, #3
 800e2be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	689a      	ldr	r2, [r3, #8]
 800e2c4:	683b      	ldr	r3, [r7, #0]
 800e2c6:	699b      	ldr	r3, [r3, #24]
 800e2c8:	021b      	lsls	r3, r3, #8
 800e2ca:	4313      	orrs	r3, r2
 800e2cc:	693a      	ldr	r2, [r7, #16]
 800e2ce:	4313      	orrs	r3, r2
 800e2d0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800e2d2:	693b      	ldr	r3, [r7, #16]
 800e2d4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800e2d8:	f023 030c 	bic.w	r3, r3, #12
 800e2dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800e2de:	693b      	ldr	r3, [r7, #16]
 800e2e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e2e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e2e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800e2ea:	683b      	ldr	r3, [r7, #0]
 800e2ec:	68da      	ldr	r2, [r3, #12]
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	69db      	ldr	r3, [r3, #28]
 800e2f2:	021b      	lsls	r3, r3, #8
 800e2f4:	4313      	orrs	r3, r2
 800e2f6:	693a      	ldr	r2, [r7, #16]
 800e2f8:	4313      	orrs	r3, r2
 800e2fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	691b      	ldr	r3, [r3, #16]
 800e300:	011a      	lsls	r2, r3, #4
 800e302:	683b      	ldr	r3, [r7, #0]
 800e304:	6a1b      	ldr	r3, [r3, #32]
 800e306:	031b      	lsls	r3, r3, #12
 800e308:	4313      	orrs	r3, r2
 800e30a:	693a      	ldr	r2, [r7, #16]
 800e30c:	4313      	orrs	r3, r2
 800e30e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800e316:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800e31e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800e320:	683b      	ldr	r3, [r7, #0]
 800e322:	685a      	ldr	r2, [r3, #4]
 800e324:	683b      	ldr	r3, [r7, #0]
 800e326:	695b      	ldr	r3, [r3, #20]
 800e328:	011b      	lsls	r3, r3, #4
 800e32a:	4313      	orrs	r3, r2
 800e32c:	68fa      	ldr	r2, [r7, #12]
 800e32e:	4313      	orrs	r3, r2
 800e330:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	697a      	ldr	r2, [r7, #20]
 800e338:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	693a      	ldr	r2, [r7, #16]
 800e340:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	68fa      	ldr	r2, [r7, #12]
 800e348:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	2201      	movs	r2, #1
 800e34e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	2201      	movs	r2, #1
 800e356:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	2201      	movs	r2, #1
 800e35e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	2201      	movs	r2, #1
 800e366:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	2201      	movs	r2, #1
 800e36e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	2201      	movs	r2, #1
 800e376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e37a:	2300      	movs	r3, #0
}
 800e37c:	4618      	mov	r0, r3
 800e37e:	3718      	adds	r7, #24
 800e380:	46bd      	mov	sp, r7
 800e382:	bd80      	pop	{r7, pc}

0800e384 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b082      	sub	sp, #8
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	691b      	ldr	r3, [r3, #16]
 800e392:	f003 0302 	and.w	r3, r3, #2
 800e396:	2b02      	cmp	r3, #2
 800e398:	d122      	bne.n	800e3e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	68db      	ldr	r3, [r3, #12]
 800e3a0:	f003 0302 	and.w	r3, r3, #2
 800e3a4:	2b02      	cmp	r3, #2
 800e3a6:	d11b      	bne.n	800e3e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	f06f 0202 	mvn.w	r2, #2
 800e3b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	2201      	movs	r2, #1
 800e3b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	699b      	ldr	r3, [r3, #24]
 800e3be:	f003 0303 	and.w	r3, r3, #3
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d003      	beq.n	800e3ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e3c6:	6878      	ldr	r0, [r7, #4]
 800e3c8:	f7f8 f8ca 	bl	8006560 <HAL_TIM_IC_CaptureCallback>
 800e3cc:	e005      	b.n	800e3da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e3ce:	6878      	ldr	r0, [r7, #4]
 800e3d0:	f000 fc38 	bl	800ec44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e3d4:	6878      	ldr	r0, [r7, #4]
 800e3d6:	f000 fc49 	bl	800ec6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	2200      	movs	r2, #0
 800e3de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	691b      	ldr	r3, [r3, #16]
 800e3e6:	f003 0304 	and.w	r3, r3, #4
 800e3ea:	2b04      	cmp	r3, #4
 800e3ec:	d122      	bne.n	800e434 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	68db      	ldr	r3, [r3, #12]
 800e3f4:	f003 0304 	and.w	r3, r3, #4
 800e3f8:	2b04      	cmp	r3, #4
 800e3fa:	d11b      	bne.n	800e434 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	f06f 0204 	mvn.w	r2, #4
 800e404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	2202      	movs	r2, #2
 800e40a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	699b      	ldr	r3, [r3, #24]
 800e412:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e416:	2b00      	cmp	r3, #0
 800e418:	d003      	beq.n	800e422 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e41a:	6878      	ldr	r0, [r7, #4]
 800e41c:	f7f8 f8a0 	bl	8006560 <HAL_TIM_IC_CaptureCallback>
 800e420:	e005      	b.n	800e42e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e422:	6878      	ldr	r0, [r7, #4]
 800e424:	f000 fc0e 	bl	800ec44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e428:	6878      	ldr	r0, [r7, #4]
 800e42a:	f000 fc1f 	bl	800ec6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	2200      	movs	r2, #0
 800e432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	691b      	ldr	r3, [r3, #16]
 800e43a:	f003 0308 	and.w	r3, r3, #8
 800e43e:	2b08      	cmp	r3, #8
 800e440:	d122      	bne.n	800e488 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	68db      	ldr	r3, [r3, #12]
 800e448:	f003 0308 	and.w	r3, r3, #8
 800e44c:	2b08      	cmp	r3, #8
 800e44e:	d11b      	bne.n	800e488 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	f06f 0208 	mvn.w	r2, #8
 800e458:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	2204      	movs	r2, #4
 800e45e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	69db      	ldr	r3, [r3, #28]
 800e466:	f003 0303 	and.w	r3, r3, #3
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d003      	beq.n	800e476 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e46e:	6878      	ldr	r0, [r7, #4]
 800e470:	f7f8 f876 	bl	8006560 <HAL_TIM_IC_CaptureCallback>
 800e474:	e005      	b.n	800e482 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e476:	6878      	ldr	r0, [r7, #4]
 800e478:	f000 fbe4 	bl	800ec44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e47c:	6878      	ldr	r0, [r7, #4]
 800e47e:	f000 fbf5 	bl	800ec6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	2200      	movs	r2, #0
 800e486:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	691b      	ldr	r3, [r3, #16]
 800e48e:	f003 0310 	and.w	r3, r3, #16
 800e492:	2b10      	cmp	r3, #16
 800e494:	d122      	bne.n	800e4dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	68db      	ldr	r3, [r3, #12]
 800e49c:	f003 0310 	and.w	r3, r3, #16
 800e4a0:	2b10      	cmp	r3, #16
 800e4a2:	d11b      	bne.n	800e4dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	f06f 0210 	mvn.w	r2, #16
 800e4ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	2208      	movs	r2, #8
 800e4b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	69db      	ldr	r3, [r3, #28]
 800e4ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d003      	beq.n	800e4ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e4c2:	6878      	ldr	r0, [r7, #4]
 800e4c4:	f7f8 f84c 	bl	8006560 <HAL_TIM_IC_CaptureCallback>
 800e4c8:	e005      	b.n	800e4d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e4ca:	6878      	ldr	r0, [r7, #4]
 800e4cc:	f000 fbba 	bl	800ec44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e4d0:	6878      	ldr	r0, [r7, #4]
 800e4d2:	f000 fbcb 	bl	800ec6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	2200      	movs	r2, #0
 800e4da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	691b      	ldr	r3, [r3, #16]
 800e4e2:	f003 0301 	and.w	r3, r3, #1
 800e4e6:	2b01      	cmp	r3, #1
 800e4e8:	d10e      	bne.n	800e508 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	68db      	ldr	r3, [r3, #12]
 800e4f0:	f003 0301 	and.w	r3, r3, #1
 800e4f4:	2b01      	cmp	r3, #1
 800e4f6:	d107      	bne.n	800e508 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	f06f 0201 	mvn.w	r2, #1
 800e500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e502:	6878      	ldr	r0, [r7, #4]
 800e504:	f000 fb94 	bl	800ec30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	691b      	ldr	r3, [r3, #16]
 800e50e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e512:	2b80      	cmp	r3, #128	; 0x80
 800e514:	d10e      	bne.n	800e534 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	68db      	ldr	r3, [r3, #12]
 800e51c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e520:	2b80      	cmp	r3, #128	; 0x80
 800e522:	d107      	bne.n	800e534 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e52c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e52e:	6878      	ldr	r0, [r7, #4]
 800e530:	f001 fc68 	bl	800fe04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	691b      	ldr	r3, [r3, #16]
 800e53a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e53e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e542:	d10e      	bne.n	800e562 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	68db      	ldr	r3, [r3, #12]
 800e54a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e54e:	2b80      	cmp	r3, #128	; 0x80
 800e550:	d107      	bne.n	800e562 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800e55a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e55c:	6878      	ldr	r0, [r7, #4]
 800e55e:	f001 fc5b 	bl	800fe18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	691b      	ldr	r3, [r3, #16]
 800e568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e56c:	2b40      	cmp	r3, #64	; 0x40
 800e56e:	d10e      	bne.n	800e58e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	68db      	ldr	r3, [r3, #12]
 800e576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e57a:	2b40      	cmp	r3, #64	; 0x40
 800e57c:	d107      	bne.n	800e58e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e586:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e588:	6878      	ldr	r0, [r7, #4]
 800e58a:	f000 fb79 	bl	800ec80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	691b      	ldr	r3, [r3, #16]
 800e594:	f003 0320 	and.w	r3, r3, #32
 800e598:	2b20      	cmp	r3, #32
 800e59a:	d10e      	bne.n	800e5ba <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	68db      	ldr	r3, [r3, #12]
 800e5a2:	f003 0320 	and.w	r3, r3, #32
 800e5a6:	2b20      	cmp	r3, #32
 800e5a8:	d107      	bne.n	800e5ba <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	f06f 0220 	mvn.w	r2, #32
 800e5b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e5b4:	6878      	ldr	r0, [r7, #4]
 800e5b6:	f001 fc1b 	bl	800fdf0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	691b      	ldr	r3, [r3, #16]
 800e5c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e5c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e5c8:	d10f      	bne.n	800e5ea <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	68db      	ldr	r3, [r3, #12]
 800e5d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e5d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e5d8:	d107      	bne.n	800e5ea <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800e5e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800e5e4:	6878      	ldr	r0, [r7, #4]
 800e5e6:	f001 fc21 	bl	800fe2c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	691b      	ldr	r3, [r3, #16]
 800e5f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e5f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e5f8:	d10f      	bne.n	800e61a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	68db      	ldr	r3, [r3, #12]
 800e600:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e604:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e608:	d107      	bne.n	800e61a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800e612:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800e614:	6878      	ldr	r0, [r7, #4]
 800e616:	f001 fc13 	bl	800fe40 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	691b      	ldr	r3, [r3, #16]
 800e620:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e624:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e628:	d10f      	bne.n	800e64a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	68db      	ldr	r3, [r3, #12]
 800e630:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e634:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e638:	d107      	bne.n	800e64a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800e642:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800e644:	6878      	ldr	r0, [r7, #4]
 800e646:	f001 fc05 	bl	800fe54 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	691b      	ldr	r3, [r3, #16]
 800e650:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e654:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e658:	d10f      	bne.n	800e67a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	68db      	ldr	r3, [r3, #12]
 800e660:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e664:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e668:	d107      	bne.n	800e67a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800e672:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800e674:	6878      	ldr	r0, [r7, #4]
 800e676:	f001 fbf7 	bl	800fe68 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e67a:	bf00      	nop
 800e67c:	3708      	adds	r7, #8
 800e67e:	46bd      	mov	sp, r7
 800e680:	bd80      	pop	{r7, pc}

0800e682 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800e682:	b580      	push	{r7, lr}
 800e684:	b084      	sub	sp, #16
 800e686:	af00      	add	r7, sp, #0
 800e688:	60f8      	str	r0, [r7, #12]
 800e68a:	60b9      	str	r1, [r7, #8]
 800e68c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e694:	2b01      	cmp	r3, #1
 800e696:	d101      	bne.n	800e69c <HAL_TIM_IC_ConfigChannel+0x1a>
 800e698:	2302      	movs	r3, #2
 800e69a:	e082      	b.n	800e7a2 <HAL_TIM_IC_ConfigChannel+0x120>
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	2201      	movs	r2, #1
 800e6a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d11b      	bne.n	800e6e2 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	6818      	ldr	r0, [r3, #0]
 800e6ae:	68bb      	ldr	r3, [r7, #8]
 800e6b0:	6819      	ldr	r1, [r3, #0]
 800e6b2:	68bb      	ldr	r3, [r7, #8]
 800e6b4:	685a      	ldr	r2, [r3, #4]
 800e6b6:	68bb      	ldr	r3, [r7, #8]
 800e6b8:	68db      	ldr	r3, [r3, #12]
 800e6ba:	f001 f865 	bl	800f788 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	699a      	ldr	r2, [r3, #24]
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	f022 020c 	bic.w	r2, r2, #12
 800e6cc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	6999      	ldr	r1, [r3, #24]
 800e6d4:	68bb      	ldr	r3, [r7, #8]
 800e6d6:	689a      	ldr	r2, [r3, #8]
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	430a      	orrs	r2, r1
 800e6de:	619a      	str	r2, [r3, #24]
 800e6e0:	e05a      	b.n	800e798 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	2b04      	cmp	r3, #4
 800e6e6:	d11c      	bne.n	800e722 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	6818      	ldr	r0, [r3, #0]
 800e6ec:	68bb      	ldr	r3, [r7, #8]
 800e6ee:	6819      	ldr	r1, [r3, #0]
 800e6f0:	68bb      	ldr	r3, [r7, #8]
 800e6f2:	685a      	ldr	r2, [r3, #4]
 800e6f4:	68bb      	ldr	r3, [r7, #8]
 800e6f6:	68db      	ldr	r3, [r3, #12]
 800e6f8:	f001 f8e9 	bl	800f8ce <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	699a      	ldr	r2, [r3, #24]
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800e70a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	6999      	ldr	r1, [r3, #24]
 800e712:	68bb      	ldr	r3, [r7, #8]
 800e714:	689b      	ldr	r3, [r3, #8]
 800e716:	021a      	lsls	r2, r3, #8
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	430a      	orrs	r2, r1
 800e71e:	619a      	str	r2, [r3, #24]
 800e720:	e03a      	b.n	800e798 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	2b08      	cmp	r3, #8
 800e726:	d11b      	bne.n	800e760 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	6818      	ldr	r0, [r3, #0]
 800e72c:	68bb      	ldr	r3, [r7, #8]
 800e72e:	6819      	ldr	r1, [r3, #0]
 800e730:	68bb      	ldr	r3, [r7, #8]
 800e732:	685a      	ldr	r2, [r3, #4]
 800e734:	68bb      	ldr	r3, [r7, #8]
 800e736:	68db      	ldr	r3, [r3, #12]
 800e738:	f001 f936 	bl	800f9a8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	69da      	ldr	r2, [r3, #28]
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	f022 020c 	bic.w	r2, r2, #12
 800e74a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	69d9      	ldr	r1, [r3, #28]
 800e752:	68bb      	ldr	r3, [r7, #8]
 800e754:	689a      	ldr	r2, [r3, #8]
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	430a      	orrs	r2, r1
 800e75c:	61da      	str	r2, [r3, #28]
 800e75e:	e01b      	b.n	800e798 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	6818      	ldr	r0, [r3, #0]
 800e764:	68bb      	ldr	r3, [r7, #8]
 800e766:	6819      	ldr	r1, [r3, #0]
 800e768:	68bb      	ldr	r3, [r7, #8]
 800e76a:	685a      	ldr	r2, [r3, #4]
 800e76c:	68bb      	ldr	r3, [r7, #8]
 800e76e:	68db      	ldr	r3, [r3, #12]
 800e770:	f001 f956 	bl	800fa20 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	69da      	ldr	r2, [r3, #28]
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800e782:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	69d9      	ldr	r1, [r3, #28]
 800e78a:	68bb      	ldr	r3, [r7, #8]
 800e78c:	689b      	ldr	r3, [r3, #8]
 800e78e:	021a      	lsls	r2, r3, #8
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	430a      	orrs	r2, r1
 800e796:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	2200      	movs	r2, #0
 800e79c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e7a0:	2300      	movs	r3, #0
}
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	3710      	adds	r7, #16
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	bd80      	pop	{r7, pc}
	...

0800e7ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	b084      	sub	sp, #16
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	60f8      	str	r0, [r7, #12]
 800e7b4:	60b9      	str	r1, [r7, #8]
 800e7b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e7be:	2b01      	cmp	r3, #1
 800e7c0:	d101      	bne.n	800e7c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800e7c2:	2302      	movs	r3, #2
 800e7c4:	e0fd      	b.n	800e9c2 <HAL_TIM_PWM_ConfigChannel+0x216>
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	2201      	movs	r2, #1
 800e7ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	2b14      	cmp	r3, #20
 800e7d2:	f200 80f0 	bhi.w	800e9b6 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800e7d6:	a201      	add	r2, pc, #4	; (adr r2, 800e7dc <HAL_TIM_PWM_ConfigChannel+0x30>)
 800e7d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7dc:	0800e831 	.word	0x0800e831
 800e7e0:	0800e9b7 	.word	0x0800e9b7
 800e7e4:	0800e9b7 	.word	0x0800e9b7
 800e7e8:	0800e9b7 	.word	0x0800e9b7
 800e7ec:	0800e871 	.word	0x0800e871
 800e7f0:	0800e9b7 	.word	0x0800e9b7
 800e7f4:	0800e9b7 	.word	0x0800e9b7
 800e7f8:	0800e9b7 	.word	0x0800e9b7
 800e7fc:	0800e8b3 	.word	0x0800e8b3
 800e800:	0800e9b7 	.word	0x0800e9b7
 800e804:	0800e9b7 	.word	0x0800e9b7
 800e808:	0800e9b7 	.word	0x0800e9b7
 800e80c:	0800e8f3 	.word	0x0800e8f3
 800e810:	0800e9b7 	.word	0x0800e9b7
 800e814:	0800e9b7 	.word	0x0800e9b7
 800e818:	0800e9b7 	.word	0x0800e9b7
 800e81c:	0800e935 	.word	0x0800e935
 800e820:	0800e9b7 	.word	0x0800e9b7
 800e824:	0800e9b7 	.word	0x0800e9b7
 800e828:	0800e9b7 	.word	0x0800e9b7
 800e82c:	0800e975 	.word	0x0800e975
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	68b9      	ldr	r1, [r7, #8]
 800e836:	4618      	mov	r0, r3
 800e838:	f000 fbc0 	bl	800efbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	699a      	ldr	r2, [r3, #24]
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	f042 0208 	orr.w	r2, r2, #8
 800e84a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	699a      	ldr	r2, [r3, #24]
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	f022 0204 	bic.w	r2, r2, #4
 800e85a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	6999      	ldr	r1, [r3, #24]
 800e862:	68bb      	ldr	r3, [r7, #8]
 800e864:	691a      	ldr	r2, [r3, #16]
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	430a      	orrs	r2, r1
 800e86c:	619a      	str	r2, [r3, #24]
      break;
 800e86e:	e0a3      	b.n	800e9b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	68b9      	ldr	r1, [r7, #8]
 800e876:	4618      	mov	r0, r3
 800e878:	f000 fc3a 	bl	800f0f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	699a      	ldr	r2, [r3, #24]
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e88a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	699a      	ldr	r2, [r3, #24]
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e89a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	6999      	ldr	r1, [r3, #24]
 800e8a2:	68bb      	ldr	r3, [r7, #8]
 800e8a4:	691b      	ldr	r3, [r3, #16]
 800e8a6:	021a      	lsls	r2, r3, #8
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	430a      	orrs	r2, r1
 800e8ae:	619a      	str	r2, [r3, #24]
      break;
 800e8b0:	e082      	b.n	800e9b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	68b9      	ldr	r1, [r7, #8]
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	f000 fcad 	bl	800f218 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	69da      	ldr	r2, [r3, #28]
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	f042 0208 	orr.w	r2, r2, #8
 800e8cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	69da      	ldr	r2, [r3, #28]
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	f022 0204 	bic.w	r2, r2, #4
 800e8dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	69d9      	ldr	r1, [r3, #28]
 800e8e4:	68bb      	ldr	r3, [r7, #8]
 800e8e6:	691a      	ldr	r2, [r3, #16]
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	430a      	orrs	r2, r1
 800e8ee:	61da      	str	r2, [r3, #28]
      break;
 800e8f0:	e062      	b.n	800e9b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	68b9      	ldr	r1, [r7, #8]
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	f000 fd1f 	bl	800f33c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	69da      	ldr	r2, [r3, #28]
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e90c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	69da      	ldr	r2, [r3, #28]
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e91c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	69d9      	ldr	r1, [r3, #28]
 800e924:	68bb      	ldr	r3, [r7, #8]
 800e926:	691b      	ldr	r3, [r3, #16]
 800e928:	021a      	lsls	r2, r3, #8
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	430a      	orrs	r2, r1
 800e930:	61da      	str	r2, [r3, #28]
      break;
 800e932:	e041      	b.n	800e9b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	68b9      	ldr	r1, [r7, #8]
 800e93a:	4618      	mov	r0, r3
 800e93c:	f000 fd92 	bl	800f464 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	f042 0208 	orr.w	r2, r2, #8
 800e94e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	f022 0204 	bic.w	r2, r2, #4
 800e95e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800e966:	68bb      	ldr	r3, [r7, #8]
 800e968:	691a      	ldr	r2, [r3, #16]
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	430a      	orrs	r2, r1
 800e970:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800e972:	e021      	b.n	800e9b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	68b9      	ldr	r1, [r7, #8]
 800e97a:	4618      	mov	r0, r3
 800e97c:	f000 fddc 	bl	800f538 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e98e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e99e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800e9a6:	68bb      	ldr	r3, [r7, #8]
 800e9a8:	691b      	ldr	r3, [r3, #16]
 800e9aa:	021a      	lsls	r2, r3, #8
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	430a      	orrs	r2, r1
 800e9b2:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800e9b4:	e000      	b.n	800e9b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800e9b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	2200      	movs	r2, #0
 800e9bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e9c0:	2300      	movs	r3, #0
}
 800e9c2:	4618      	mov	r0, r3
 800e9c4:	3710      	adds	r7, #16
 800e9c6:	46bd      	mov	sp, r7
 800e9c8:	bd80      	pop	{r7, pc}
 800e9ca:	bf00      	nop

0800e9cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b084      	sub	sp, #16
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	6078      	str	r0, [r7, #4]
 800e9d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e9dc:	2b01      	cmp	r3, #1
 800e9de:	d101      	bne.n	800e9e4 <HAL_TIM_ConfigClockSource+0x18>
 800e9e0:	2302      	movs	r3, #2
 800e9e2:	e0d2      	b.n	800eb8a <HAL_TIM_ConfigClockSource+0x1be>
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	2201      	movs	r2, #1
 800e9e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	2202      	movs	r2, #2
 800e9f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	689b      	ldr	r3, [r3, #8]
 800e9fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800ea02:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ea06:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ea0e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	68fa      	ldr	r2, [r7, #12]
 800ea16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ea18:	683b      	ldr	r3, [r7, #0]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ea20:	f000 80a9 	beq.w	800eb76 <HAL_TIM_ConfigClockSource+0x1aa>
 800ea24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ea28:	d81a      	bhi.n	800ea60 <HAL_TIM_ConfigClockSource+0x94>
 800ea2a:	2b30      	cmp	r3, #48	; 0x30
 800ea2c:	f000 809a 	beq.w	800eb64 <HAL_TIM_ConfigClockSource+0x198>
 800ea30:	2b30      	cmp	r3, #48	; 0x30
 800ea32:	d809      	bhi.n	800ea48 <HAL_TIM_ConfigClockSource+0x7c>
 800ea34:	2b10      	cmp	r3, #16
 800ea36:	f000 8095 	beq.w	800eb64 <HAL_TIM_ConfigClockSource+0x198>
 800ea3a:	2b20      	cmp	r3, #32
 800ea3c:	f000 8092 	beq.w	800eb64 <HAL_TIM_ConfigClockSource+0x198>
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	f000 808f 	beq.w	800eb64 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800ea46:	e097      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ea48:	2b50      	cmp	r3, #80	; 0x50
 800ea4a:	d05b      	beq.n	800eb04 <HAL_TIM_ConfigClockSource+0x138>
 800ea4c:	2b50      	cmp	r3, #80	; 0x50
 800ea4e:	d802      	bhi.n	800ea56 <HAL_TIM_ConfigClockSource+0x8a>
 800ea50:	2b40      	cmp	r3, #64	; 0x40
 800ea52:	d077      	beq.n	800eb44 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800ea54:	e090      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ea56:	2b60      	cmp	r3, #96	; 0x60
 800ea58:	d064      	beq.n	800eb24 <HAL_TIM_ConfigClockSource+0x158>
 800ea5a:	2b70      	cmp	r3, #112	; 0x70
 800ea5c:	d028      	beq.n	800eab0 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800ea5e:	e08b      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ea60:	4a4c      	ldr	r2, [pc, #304]	; (800eb94 <HAL_TIM_ConfigClockSource+0x1c8>)
 800ea62:	4293      	cmp	r3, r2
 800ea64:	d07e      	beq.n	800eb64 <HAL_TIM_ConfigClockSource+0x198>
 800ea66:	4a4b      	ldr	r2, [pc, #300]	; (800eb94 <HAL_TIM_ConfigClockSource+0x1c8>)
 800ea68:	4293      	cmp	r3, r2
 800ea6a:	d810      	bhi.n	800ea8e <HAL_TIM_ConfigClockSource+0xc2>
 800ea6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea70:	d078      	beq.n	800eb64 <HAL_TIM_ConfigClockSource+0x198>
 800ea72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea76:	d803      	bhi.n	800ea80 <HAL_TIM_ConfigClockSource+0xb4>
 800ea78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ea7c:	d02f      	beq.n	800eade <HAL_TIM_ConfigClockSource+0x112>
      break;
 800ea7e:	e07b      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ea80:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ea84:	d06e      	beq.n	800eb64 <HAL_TIM_ConfigClockSource+0x198>
 800ea86:	4a44      	ldr	r2, [pc, #272]	; (800eb98 <HAL_TIM_ConfigClockSource+0x1cc>)
 800ea88:	4293      	cmp	r3, r2
 800ea8a:	d06b      	beq.n	800eb64 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800ea8c:	e074      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ea8e:	4a43      	ldr	r2, [pc, #268]	; (800eb9c <HAL_TIM_ConfigClockSource+0x1d0>)
 800ea90:	4293      	cmp	r3, r2
 800ea92:	d067      	beq.n	800eb64 <HAL_TIM_ConfigClockSource+0x198>
 800ea94:	4a41      	ldr	r2, [pc, #260]	; (800eb9c <HAL_TIM_ConfigClockSource+0x1d0>)
 800ea96:	4293      	cmp	r3, r2
 800ea98:	d803      	bhi.n	800eaa2 <HAL_TIM_ConfigClockSource+0xd6>
 800ea9a:	4a41      	ldr	r2, [pc, #260]	; (800eba0 <HAL_TIM_ConfigClockSource+0x1d4>)
 800ea9c:	4293      	cmp	r3, r2
 800ea9e:	d061      	beq.n	800eb64 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800eaa0:	e06a      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800eaa2:	4a40      	ldr	r2, [pc, #256]	; (800eba4 <HAL_TIM_ConfigClockSource+0x1d8>)
 800eaa4:	4293      	cmp	r3, r2
 800eaa6:	d05d      	beq.n	800eb64 <HAL_TIM_ConfigClockSource+0x198>
 800eaa8:	4a3f      	ldr	r2, [pc, #252]	; (800eba8 <HAL_TIM_ConfigClockSource+0x1dc>)
 800eaaa:	4293      	cmp	r3, r2
 800eaac:	d05a      	beq.n	800eb64 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800eaae:	e063      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	6818      	ldr	r0, [r3, #0]
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	6899      	ldr	r1, [r3, #8]
 800eab8:	683b      	ldr	r3, [r7, #0]
 800eaba:	685a      	ldr	r2, [r3, #4]
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	68db      	ldr	r3, [r3, #12]
 800eac0:	f001 f808 	bl	800fad4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	689b      	ldr	r3, [r3, #8]
 800eaca:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ead2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	68fa      	ldr	r2, [r7, #12]
 800eada:	609a      	str	r2, [r3, #8]
      break;
 800eadc:	e04c      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	6818      	ldr	r0, [r3, #0]
 800eae2:	683b      	ldr	r3, [r7, #0]
 800eae4:	6899      	ldr	r1, [r3, #8]
 800eae6:	683b      	ldr	r3, [r7, #0]
 800eae8:	685a      	ldr	r2, [r3, #4]
 800eaea:	683b      	ldr	r3, [r7, #0]
 800eaec:	68db      	ldr	r3, [r3, #12]
 800eaee:	f000 fff1 	bl	800fad4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	689a      	ldr	r2, [r3, #8]
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800eb00:	609a      	str	r2, [r3, #8]
      break;
 800eb02:	e039      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	6818      	ldr	r0, [r3, #0]
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	6859      	ldr	r1, [r3, #4]
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	68db      	ldr	r3, [r3, #12]
 800eb10:	461a      	mov	r2, r3
 800eb12:	f000 fead 	bl	800f870 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	2150      	movs	r1, #80	; 0x50
 800eb1c:	4618      	mov	r0, r3
 800eb1e:	f000 ffbc 	bl	800fa9a <TIM_ITRx_SetConfig>
      break;
 800eb22:	e029      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	6818      	ldr	r0, [r3, #0]
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	6859      	ldr	r1, [r3, #4]
 800eb2c:	683b      	ldr	r3, [r7, #0]
 800eb2e:	68db      	ldr	r3, [r3, #12]
 800eb30:	461a      	mov	r2, r3
 800eb32:	f000 ff09 	bl	800f948 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	2160      	movs	r1, #96	; 0x60
 800eb3c:	4618      	mov	r0, r3
 800eb3e:	f000 ffac 	bl	800fa9a <TIM_ITRx_SetConfig>
      break;
 800eb42:	e019      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	6818      	ldr	r0, [r3, #0]
 800eb48:	683b      	ldr	r3, [r7, #0]
 800eb4a:	6859      	ldr	r1, [r3, #4]
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	68db      	ldr	r3, [r3, #12]
 800eb50:	461a      	mov	r2, r3
 800eb52:	f000 fe8d 	bl	800f870 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	2140      	movs	r1, #64	; 0x40
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	f000 ff9c 	bl	800fa9a <TIM_ITRx_SetConfig>
      break;
 800eb62:	e009      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681a      	ldr	r2, [r3, #0]
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	4619      	mov	r1, r3
 800eb6e:	4610      	mov	r0, r2
 800eb70:	f000 ff93 	bl	800fa9a <TIM_ITRx_SetConfig>
      break;
 800eb74:	e000      	b.n	800eb78 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800eb76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	2201      	movs	r2, #1
 800eb7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	2200      	movs	r2, #0
 800eb84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800eb88:	2300      	movs	r3, #0
}
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	3710      	adds	r7, #16
 800eb8e:	46bd      	mov	sp, r7
 800eb90:	bd80      	pop	{r7, pc}
 800eb92:	bf00      	nop
 800eb94:	00100030 	.word	0x00100030
 800eb98:	00100020 	.word	0x00100020
 800eb9c:	00100050 	.word	0x00100050
 800eba0:	00100040 	.word	0x00100040
 800eba4:	00100060 	.word	0x00100060
 800eba8:	00100070 	.word	0x00100070

0800ebac <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800ebac:	b580      	push	{r7, lr}
 800ebae:	b082      	sub	sp, #8
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
 800ebb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ebbc:	2b01      	cmp	r3, #1
 800ebbe:	d101      	bne.n	800ebc4 <HAL_TIM_SlaveConfigSynchro+0x18>
 800ebc0:	2302      	movs	r3, #2
 800ebc2:	e031      	b.n	800ec28 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	2201      	movs	r2, #1
 800ebc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	2202      	movs	r2, #2
 800ebd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800ebd4:	6839      	ldr	r1, [r7, #0]
 800ebd6:	6878      	ldr	r0, [r7, #4]
 800ebd8:	f000 fd1a 	bl	800f610 <TIM_SlaveTimer_SetConfig>
 800ebdc:	4603      	mov	r3, r0
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d009      	beq.n	800ebf6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2201      	movs	r2, #1
 800ebe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	2200      	movs	r2, #0
 800ebee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	e018      	b.n	800ec28 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	68da      	ldr	r2, [r3, #12]
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ec04:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	68da      	ldr	r2, [r3, #12]
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ec14:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	2201      	movs	r2, #1
 800ec1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	2200      	movs	r2, #0
 800ec22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ec26:	2300      	movs	r3, #0
}
 800ec28:	4618      	mov	r0, r3
 800ec2a:	3708      	adds	r7, #8
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	bd80      	pop	{r7, pc}

0800ec30 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ec30:	b480      	push	{r7}
 800ec32:	b083      	sub	sp, #12
 800ec34:	af00      	add	r7, sp, #0
 800ec36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ec38:	bf00      	nop
 800ec3a:	370c      	adds	r7, #12
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec42:	4770      	bx	lr

0800ec44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ec44:	b480      	push	{r7}
 800ec46:	b083      	sub	sp, #12
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ec4c:	bf00      	nop
 800ec4e:	370c      	adds	r7, #12
 800ec50:	46bd      	mov	sp, r7
 800ec52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec56:	4770      	bx	lr

0800ec58 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ec58:	b480      	push	{r7}
 800ec5a:	b083      	sub	sp, #12
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800ec60:	bf00      	nop
 800ec62:	370c      	adds	r7, #12
 800ec64:	46bd      	mov	sp, r7
 800ec66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec6a:	4770      	bx	lr

0800ec6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ec6c:	b480      	push	{r7}
 800ec6e:	b083      	sub	sp, #12
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ec74:	bf00      	nop
 800ec76:	370c      	adds	r7, #12
 800ec78:	46bd      	mov	sp, r7
 800ec7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7e:	4770      	bx	lr

0800ec80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ec80:	b480      	push	{r7}
 800ec82:	b083      	sub	sp, #12
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ec88:	bf00      	nop
 800ec8a:	370c      	adds	r7, #12
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec92:	4770      	bx	lr

0800ec94 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800ec94:	b480      	push	{r7}
 800ec96:	b083      	sub	sp, #12
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800ec9c:	bf00      	nop
 800ec9e:	370c      	adds	r7, #12
 800eca0:	46bd      	mov	sp, r7
 800eca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca6:	4770      	bx	lr

0800eca8 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	b084      	sub	sp, #16
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecb4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecba:	687a      	ldr	r2, [r7, #4]
 800ecbc:	429a      	cmp	r2, r3
 800ecbe:	d107      	bne.n	800ecd0 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	2201      	movs	r2, #1
 800ecc4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	2201      	movs	r2, #1
 800ecca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ecce:	e02a      	b.n	800ed26 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecd4:	687a      	ldr	r2, [r7, #4]
 800ecd6:	429a      	cmp	r2, r3
 800ecd8:	d107      	bne.n	800ecea <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	2202      	movs	r2, #2
 800ecde:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	2201      	movs	r2, #1
 800ece4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ece8:	e01d      	b.n	800ed26 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecee:	687a      	ldr	r2, [r7, #4]
 800ecf0:	429a      	cmp	r2, r3
 800ecf2:	d107      	bne.n	800ed04 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	2204      	movs	r2, #4
 800ecf8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	2201      	movs	r2, #1
 800ecfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ed02:	e010      	b.n	800ed26 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed08:	687a      	ldr	r2, [r7, #4]
 800ed0a:	429a      	cmp	r2, r3
 800ed0c:	d107      	bne.n	800ed1e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	2208      	movs	r2, #8
 800ed12:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	2201      	movs	r2, #1
 800ed18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ed1c:	e003      	b.n	800ed26 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	2201      	movs	r2, #1
 800ed22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800ed26:	68f8      	ldr	r0, [r7, #12]
 800ed28:	f7ff ffb4 	bl	800ec94 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	2200      	movs	r2, #0
 800ed30:	771a      	strb	r2, [r3, #28]
}
 800ed32:	bf00      	nop
 800ed34:	3710      	adds	r7, #16
 800ed36:	46bd      	mov	sp, r7
 800ed38:	bd80      	pop	{r7, pc}

0800ed3a <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800ed3a:	b580      	push	{r7, lr}
 800ed3c:	b084      	sub	sp, #16
 800ed3e:	af00      	add	r7, sp, #0
 800ed40:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed46:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed4c:	687a      	ldr	r2, [r7, #4]
 800ed4e:	429a      	cmp	r2, r3
 800ed50:	d10f      	bne.n	800ed72 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	2201      	movs	r2, #1
 800ed56:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	69db      	ldr	r3, [r3, #28]
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d146      	bne.n	800edee <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	2201      	movs	r2, #1
 800ed64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	2201      	movs	r2, #1
 800ed6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ed70:	e03d      	b.n	800edee <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed76:	687a      	ldr	r2, [r7, #4]
 800ed78:	429a      	cmp	r2, r3
 800ed7a:	d10f      	bne.n	800ed9c <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	2202      	movs	r2, #2
 800ed80:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	69db      	ldr	r3, [r3, #28]
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d131      	bne.n	800edee <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	2201      	movs	r2, #1
 800ed8e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	2201      	movs	r2, #1
 800ed96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ed9a:	e028      	b.n	800edee <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eda0:	687a      	ldr	r2, [r7, #4]
 800eda2:	429a      	cmp	r2, r3
 800eda4:	d10f      	bne.n	800edc6 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	2204      	movs	r2, #4
 800edaa:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	69db      	ldr	r3, [r3, #28]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d11c      	bne.n	800edee <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	2201      	movs	r2, #1
 800edb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	2201      	movs	r2, #1
 800edc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800edc4:	e013      	b.n	800edee <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800edca:	687a      	ldr	r2, [r7, #4]
 800edcc:	429a      	cmp	r2, r3
 800edce:	d10e      	bne.n	800edee <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	2208      	movs	r2, #8
 800edd4:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	69db      	ldr	r3, [r3, #28]
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d107      	bne.n	800edee <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	2201      	movs	r2, #1
 800ede2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	2201      	movs	r2, #1
 800edea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800edee:	68f8      	ldr	r0, [r7, #12]
 800edf0:	f7f7 fbb6 	bl	8006560 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	2200      	movs	r2, #0
 800edf8:	771a      	strb	r2, [r3, #28]
}
 800edfa:	bf00      	nop
 800edfc:	3710      	adds	r7, #16
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}

0800ee02 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ee02:	b580      	push	{r7, lr}
 800ee04:	b084      	sub	sp, #16
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee0e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee14:	687a      	ldr	r2, [r7, #4]
 800ee16:	429a      	cmp	r2, r3
 800ee18:	d103      	bne.n	800ee22 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	2201      	movs	r2, #1
 800ee1e:	771a      	strb	r2, [r3, #28]
 800ee20:	e019      	b.n	800ee56 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee26:	687a      	ldr	r2, [r7, #4]
 800ee28:	429a      	cmp	r2, r3
 800ee2a:	d103      	bne.n	800ee34 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	2202      	movs	r2, #2
 800ee30:	771a      	strb	r2, [r3, #28]
 800ee32:	e010      	b.n	800ee56 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee38:	687a      	ldr	r2, [r7, #4]
 800ee3a:	429a      	cmp	r2, r3
 800ee3c:	d103      	bne.n	800ee46 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	2204      	movs	r2, #4
 800ee42:	771a      	strb	r2, [r3, #28]
 800ee44:	e007      	b.n	800ee56 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee4a:	687a      	ldr	r2, [r7, #4]
 800ee4c:	429a      	cmp	r2, r3
 800ee4e:	d102      	bne.n	800ee56 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	2208      	movs	r2, #8
 800ee54:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800ee56:	68f8      	ldr	r0, [r7, #12]
 800ee58:	f7ff fefe 	bl	800ec58 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	2200      	movs	r2, #0
 800ee60:	771a      	strb	r2, [r3, #28]
}
 800ee62:	bf00      	nop
 800ee64:	3710      	adds	r7, #16
 800ee66:	46bd      	mov	sp, r7
 800ee68:	bd80      	pop	{r7, pc}
	...

0800ee6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ee6c:	b480      	push	{r7}
 800ee6e:	b085      	sub	sp, #20
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	6078      	str	r0, [r7, #4]
 800ee74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	4a46      	ldr	r2, [pc, #280]	; (800ef98 <TIM_Base_SetConfig+0x12c>)
 800ee80:	4293      	cmp	r3, r2
 800ee82:	d017      	beq.n	800eeb4 <TIM_Base_SetConfig+0x48>
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ee8a:	d013      	beq.n	800eeb4 <TIM_Base_SetConfig+0x48>
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	4a43      	ldr	r2, [pc, #268]	; (800ef9c <TIM_Base_SetConfig+0x130>)
 800ee90:	4293      	cmp	r3, r2
 800ee92:	d00f      	beq.n	800eeb4 <TIM_Base_SetConfig+0x48>
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	4a42      	ldr	r2, [pc, #264]	; (800efa0 <TIM_Base_SetConfig+0x134>)
 800ee98:	4293      	cmp	r3, r2
 800ee9a:	d00b      	beq.n	800eeb4 <TIM_Base_SetConfig+0x48>
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	4a41      	ldr	r2, [pc, #260]	; (800efa4 <TIM_Base_SetConfig+0x138>)
 800eea0:	4293      	cmp	r3, r2
 800eea2:	d007      	beq.n	800eeb4 <TIM_Base_SetConfig+0x48>
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	4a40      	ldr	r2, [pc, #256]	; (800efa8 <TIM_Base_SetConfig+0x13c>)
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d003      	beq.n	800eeb4 <TIM_Base_SetConfig+0x48>
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	4a3f      	ldr	r2, [pc, #252]	; (800efac <TIM_Base_SetConfig+0x140>)
 800eeb0:	4293      	cmp	r3, r2
 800eeb2:	d108      	bne.n	800eec6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eeba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	685b      	ldr	r3, [r3, #4]
 800eec0:	68fa      	ldr	r2, [r7, #12]
 800eec2:	4313      	orrs	r3, r2
 800eec4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	4a33      	ldr	r2, [pc, #204]	; (800ef98 <TIM_Base_SetConfig+0x12c>)
 800eeca:	4293      	cmp	r3, r2
 800eecc:	d023      	beq.n	800ef16 <TIM_Base_SetConfig+0xaa>
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eed4:	d01f      	beq.n	800ef16 <TIM_Base_SetConfig+0xaa>
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	4a30      	ldr	r2, [pc, #192]	; (800ef9c <TIM_Base_SetConfig+0x130>)
 800eeda:	4293      	cmp	r3, r2
 800eedc:	d01b      	beq.n	800ef16 <TIM_Base_SetConfig+0xaa>
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	4a2f      	ldr	r2, [pc, #188]	; (800efa0 <TIM_Base_SetConfig+0x134>)
 800eee2:	4293      	cmp	r3, r2
 800eee4:	d017      	beq.n	800ef16 <TIM_Base_SetConfig+0xaa>
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	4a2e      	ldr	r2, [pc, #184]	; (800efa4 <TIM_Base_SetConfig+0x138>)
 800eeea:	4293      	cmp	r3, r2
 800eeec:	d013      	beq.n	800ef16 <TIM_Base_SetConfig+0xaa>
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	4a2d      	ldr	r2, [pc, #180]	; (800efa8 <TIM_Base_SetConfig+0x13c>)
 800eef2:	4293      	cmp	r3, r2
 800eef4:	d00f      	beq.n	800ef16 <TIM_Base_SetConfig+0xaa>
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	4a2d      	ldr	r2, [pc, #180]	; (800efb0 <TIM_Base_SetConfig+0x144>)
 800eefa:	4293      	cmp	r3, r2
 800eefc:	d00b      	beq.n	800ef16 <TIM_Base_SetConfig+0xaa>
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	4a2c      	ldr	r2, [pc, #176]	; (800efb4 <TIM_Base_SetConfig+0x148>)
 800ef02:	4293      	cmp	r3, r2
 800ef04:	d007      	beq.n	800ef16 <TIM_Base_SetConfig+0xaa>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	4a2b      	ldr	r2, [pc, #172]	; (800efb8 <TIM_Base_SetConfig+0x14c>)
 800ef0a:	4293      	cmp	r3, r2
 800ef0c:	d003      	beq.n	800ef16 <TIM_Base_SetConfig+0xaa>
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	4a26      	ldr	r2, [pc, #152]	; (800efac <TIM_Base_SetConfig+0x140>)
 800ef12:	4293      	cmp	r3, r2
 800ef14:	d108      	bne.n	800ef28 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ef1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	68db      	ldr	r3, [r3, #12]
 800ef22:	68fa      	ldr	r2, [r7, #12]
 800ef24:	4313      	orrs	r3, r2
 800ef26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ef2e:	683b      	ldr	r3, [r7, #0]
 800ef30:	695b      	ldr	r3, [r3, #20]
 800ef32:	4313      	orrs	r3, r2
 800ef34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	68fa      	ldr	r2, [r7, #12]
 800ef3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ef3c:	683b      	ldr	r3, [r7, #0]
 800ef3e:	689a      	ldr	r2, [r3, #8]
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ef44:	683b      	ldr	r3, [r7, #0]
 800ef46:	681a      	ldr	r2, [r3, #0]
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	4a12      	ldr	r2, [pc, #72]	; (800ef98 <TIM_Base_SetConfig+0x12c>)
 800ef50:	4293      	cmp	r3, r2
 800ef52:	d013      	beq.n	800ef7c <TIM_Base_SetConfig+0x110>
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	4a14      	ldr	r2, [pc, #80]	; (800efa8 <TIM_Base_SetConfig+0x13c>)
 800ef58:	4293      	cmp	r3, r2
 800ef5a:	d00f      	beq.n	800ef7c <TIM_Base_SetConfig+0x110>
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	4a14      	ldr	r2, [pc, #80]	; (800efb0 <TIM_Base_SetConfig+0x144>)
 800ef60:	4293      	cmp	r3, r2
 800ef62:	d00b      	beq.n	800ef7c <TIM_Base_SetConfig+0x110>
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	4a13      	ldr	r2, [pc, #76]	; (800efb4 <TIM_Base_SetConfig+0x148>)
 800ef68:	4293      	cmp	r3, r2
 800ef6a:	d007      	beq.n	800ef7c <TIM_Base_SetConfig+0x110>
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	4a12      	ldr	r2, [pc, #72]	; (800efb8 <TIM_Base_SetConfig+0x14c>)
 800ef70:	4293      	cmp	r3, r2
 800ef72:	d003      	beq.n	800ef7c <TIM_Base_SetConfig+0x110>
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	4a0d      	ldr	r2, [pc, #52]	; (800efac <TIM_Base_SetConfig+0x140>)
 800ef78:	4293      	cmp	r3, r2
 800ef7a:	d103      	bne.n	800ef84 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ef7c:	683b      	ldr	r3, [r7, #0]
 800ef7e:	691a      	ldr	r2, [r3, #16]
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	2201      	movs	r2, #1
 800ef88:	615a      	str	r2, [r3, #20]
}
 800ef8a:	bf00      	nop
 800ef8c:	3714      	adds	r7, #20
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef94:	4770      	bx	lr
 800ef96:	bf00      	nop
 800ef98:	40012c00 	.word	0x40012c00
 800ef9c:	40000400 	.word	0x40000400
 800efa0:	40000800 	.word	0x40000800
 800efa4:	40000c00 	.word	0x40000c00
 800efa8:	40013400 	.word	0x40013400
 800efac:	40015000 	.word	0x40015000
 800efb0:	40014000 	.word	0x40014000
 800efb4:	40014400 	.word	0x40014400
 800efb8:	40014800 	.word	0x40014800

0800efbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800efbc:	b480      	push	{r7}
 800efbe:	b087      	sub	sp, #28
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	6078      	str	r0, [r7, #4]
 800efc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	6a1b      	ldr	r3, [r3, #32]
 800efca:	f023 0201 	bic.w	r2, r3, #1
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	6a1b      	ldr	r3, [r3, #32]
 800efd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	685b      	ldr	r3, [r3, #4]
 800efdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	699b      	ldr	r3, [r3, #24]
 800efe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800efea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800efee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	f023 0303 	bic.w	r3, r3, #3
 800eff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800eff8:	683b      	ldr	r3, [r7, #0]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	68fa      	ldr	r2, [r7, #12]
 800effe:	4313      	orrs	r3, r2
 800f000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f002:	697b      	ldr	r3, [r7, #20]
 800f004:	f023 0302 	bic.w	r3, r3, #2
 800f008:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f00a:	683b      	ldr	r3, [r7, #0]
 800f00c:	689b      	ldr	r3, [r3, #8]
 800f00e:	697a      	ldr	r2, [r7, #20]
 800f010:	4313      	orrs	r3, r2
 800f012:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	4a30      	ldr	r2, [pc, #192]	; (800f0d8 <TIM_OC1_SetConfig+0x11c>)
 800f018:	4293      	cmp	r3, r2
 800f01a:	d013      	beq.n	800f044 <TIM_OC1_SetConfig+0x88>
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	4a2f      	ldr	r2, [pc, #188]	; (800f0dc <TIM_OC1_SetConfig+0x120>)
 800f020:	4293      	cmp	r3, r2
 800f022:	d00f      	beq.n	800f044 <TIM_OC1_SetConfig+0x88>
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	4a2e      	ldr	r2, [pc, #184]	; (800f0e0 <TIM_OC1_SetConfig+0x124>)
 800f028:	4293      	cmp	r3, r2
 800f02a:	d00b      	beq.n	800f044 <TIM_OC1_SetConfig+0x88>
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	4a2d      	ldr	r2, [pc, #180]	; (800f0e4 <TIM_OC1_SetConfig+0x128>)
 800f030:	4293      	cmp	r3, r2
 800f032:	d007      	beq.n	800f044 <TIM_OC1_SetConfig+0x88>
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	4a2c      	ldr	r2, [pc, #176]	; (800f0e8 <TIM_OC1_SetConfig+0x12c>)
 800f038:	4293      	cmp	r3, r2
 800f03a:	d003      	beq.n	800f044 <TIM_OC1_SetConfig+0x88>
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	4a2b      	ldr	r2, [pc, #172]	; (800f0ec <TIM_OC1_SetConfig+0x130>)
 800f040:	4293      	cmp	r3, r2
 800f042:	d10c      	bne.n	800f05e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f044:	697b      	ldr	r3, [r7, #20]
 800f046:	f023 0308 	bic.w	r3, r3, #8
 800f04a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f04c:	683b      	ldr	r3, [r7, #0]
 800f04e:	68db      	ldr	r3, [r3, #12]
 800f050:	697a      	ldr	r2, [r7, #20]
 800f052:	4313      	orrs	r3, r2
 800f054:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f056:	697b      	ldr	r3, [r7, #20]
 800f058:	f023 0304 	bic.w	r3, r3, #4
 800f05c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	4a1d      	ldr	r2, [pc, #116]	; (800f0d8 <TIM_OC1_SetConfig+0x11c>)
 800f062:	4293      	cmp	r3, r2
 800f064:	d013      	beq.n	800f08e <TIM_OC1_SetConfig+0xd2>
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	4a1c      	ldr	r2, [pc, #112]	; (800f0dc <TIM_OC1_SetConfig+0x120>)
 800f06a:	4293      	cmp	r3, r2
 800f06c:	d00f      	beq.n	800f08e <TIM_OC1_SetConfig+0xd2>
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	4a1b      	ldr	r2, [pc, #108]	; (800f0e0 <TIM_OC1_SetConfig+0x124>)
 800f072:	4293      	cmp	r3, r2
 800f074:	d00b      	beq.n	800f08e <TIM_OC1_SetConfig+0xd2>
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	4a1a      	ldr	r2, [pc, #104]	; (800f0e4 <TIM_OC1_SetConfig+0x128>)
 800f07a:	4293      	cmp	r3, r2
 800f07c:	d007      	beq.n	800f08e <TIM_OC1_SetConfig+0xd2>
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	4a19      	ldr	r2, [pc, #100]	; (800f0e8 <TIM_OC1_SetConfig+0x12c>)
 800f082:	4293      	cmp	r3, r2
 800f084:	d003      	beq.n	800f08e <TIM_OC1_SetConfig+0xd2>
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	4a18      	ldr	r2, [pc, #96]	; (800f0ec <TIM_OC1_SetConfig+0x130>)
 800f08a:	4293      	cmp	r3, r2
 800f08c:	d111      	bne.n	800f0b2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f08e:	693b      	ldr	r3, [r7, #16]
 800f090:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f094:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f096:	693b      	ldr	r3, [r7, #16]
 800f098:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f09c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f09e:	683b      	ldr	r3, [r7, #0]
 800f0a0:	695b      	ldr	r3, [r3, #20]
 800f0a2:	693a      	ldr	r2, [r7, #16]
 800f0a4:	4313      	orrs	r3, r2
 800f0a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f0a8:	683b      	ldr	r3, [r7, #0]
 800f0aa:	699b      	ldr	r3, [r3, #24]
 800f0ac:	693a      	ldr	r2, [r7, #16]
 800f0ae:	4313      	orrs	r3, r2
 800f0b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	693a      	ldr	r2, [r7, #16]
 800f0b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	68fa      	ldr	r2, [r7, #12]
 800f0bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f0be:	683b      	ldr	r3, [r7, #0]
 800f0c0:	685a      	ldr	r2, [r3, #4]
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	697a      	ldr	r2, [r7, #20]
 800f0ca:	621a      	str	r2, [r3, #32]
}
 800f0cc:	bf00      	nop
 800f0ce:	371c      	adds	r7, #28
 800f0d0:	46bd      	mov	sp, r7
 800f0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0d6:	4770      	bx	lr
 800f0d8:	40012c00 	.word	0x40012c00
 800f0dc:	40013400 	.word	0x40013400
 800f0e0:	40014000 	.word	0x40014000
 800f0e4:	40014400 	.word	0x40014400
 800f0e8:	40014800 	.word	0x40014800
 800f0ec:	40015000 	.word	0x40015000

0800f0f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f0f0:	b480      	push	{r7}
 800f0f2:	b087      	sub	sp, #28
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	6078      	str	r0, [r7, #4]
 800f0f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	6a1b      	ldr	r3, [r3, #32]
 800f0fe:	f023 0210 	bic.w	r2, r3, #16
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	6a1b      	ldr	r3, [r3, #32]
 800f10a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	685b      	ldr	r3, [r3, #4]
 800f110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	699b      	ldr	r3, [r3, #24]
 800f116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800f11e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f12a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f12c:	683b      	ldr	r3, [r7, #0]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	021b      	lsls	r3, r3, #8
 800f132:	68fa      	ldr	r2, [r7, #12]
 800f134:	4313      	orrs	r3, r2
 800f136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f138:	697b      	ldr	r3, [r7, #20]
 800f13a:	f023 0320 	bic.w	r3, r3, #32
 800f13e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f140:	683b      	ldr	r3, [r7, #0]
 800f142:	689b      	ldr	r3, [r3, #8]
 800f144:	011b      	lsls	r3, r3, #4
 800f146:	697a      	ldr	r2, [r7, #20]
 800f148:	4313      	orrs	r3, r2
 800f14a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	4a2c      	ldr	r2, [pc, #176]	; (800f200 <TIM_OC2_SetConfig+0x110>)
 800f150:	4293      	cmp	r3, r2
 800f152:	d007      	beq.n	800f164 <TIM_OC2_SetConfig+0x74>
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	4a2b      	ldr	r2, [pc, #172]	; (800f204 <TIM_OC2_SetConfig+0x114>)
 800f158:	4293      	cmp	r3, r2
 800f15a:	d003      	beq.n	800f164 <TIM_OC2_SetConfig+0x74>
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	4a2a      	ldr	r2, [pc, #168]	; (800f208 <TIM_OC2_SetConfig+0x118>)
 800f160:	4293      	cmp	r3, r2
 800f162:	d10d      	bne.n	800f180 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f164:	697b      	ldr	r3, [r7, #20]
 800f166:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f16a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f16c:	683b      	ldr	r3, [r7, #0]
 800f16e:	68db      	ldr	r3, [r3, #12]
 800f170:	011b      	lsls	r3, r3, #4
 800f172:	697a      	ldr	r2, [r7, #20]
 800f174:	4313      	orrs	r3, r2
 800f176:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f178:	697b      	ldr	r3, [r7, #20]
 800f17a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f17e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	4a1f      	ldr	r2, [pc, #124]	; (800f200 <TIM_OC2_SetConfig+0x110>)
 800f184:	4293      	cmp	r3, r2
 800f186:	d013      	beq.n	800f1b0 <TIM_OC2_SetConfig+0xc0>
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	4a1e      	ldr	r2, [pc, #120]	; (800f204 <TIM_OC2_SetConfig+0x114>)
 800f18c:	4293      	cmp	r3, r2
 800f18e:	d00f      	beq.n	800f1b0 <TIM_OC2_SetConfig+0xc0>
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	4a1e      	ldr	r2, [pc, #120]	; (800f20c <TIM_OC2_SetConfig+0x11c>)
 800f194:	4293      	cmp	r3, r2
 800f196:	d00b      	beq.n	800f1b0 <TIM_OC2_SetConfig+0xc0>
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	4a1d      	ldr	r2, [pc, #116]	; (800f210 <TIM_OC2_SetConfig+0x120>)
 800f19c:	4293      	cmp	r3, r2
 800f19e:	d007      	beq.n	800f1b0 <TIM_OC2_SetConfig+0xc0>
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	4a1c      	ldr	r2, [pc, #112]	; (800f214 <TIM_OC2_SetConfig+0x124>)
 800f1a4:	4293      	cmp	r3, r2
 800f1a6:	d003      	beq.n	800f1b0 <TIM_OC2_SetConfig+0xc0>
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	4a17      	ldr	r2, [pc, #92]	; (800f208 <TIM_OC2_SetConfig+0x118>)
 800f1ac:	4293      	cmp	r3, r2
 800f1ae:	d113      	bne.n	800f1d8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f1b0:	693b      	ldr	r3, [r7, #16]
 800f1b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f1b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f1b8:	693b      	ldr	r3, [r7, #16]
 800f1ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f1be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f1c0:	683b      	ldr	r3, [r7, #0]
 800f1c2:	695b      	ldr	r3, [r3, #20]
 800f1c4:	009b      	lsls	r3, r3, #2
 800f1c6:	693a      	ldr	r2, [r7, #16]
 800f1c8:	4313      	orrs	r3, r2
 800f1ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f1cc:	683b      	ldr	r3, [r7, #0]
 800f1ce:	699b      	ldr	r3, [r3, #24]
 800f1d0:	009b      	lsls	r3, r3, #2
 800f1d2:	693a      	ldr	r2, [r7, #16]
 800f1d4:	4313      	orrs	r3, r2
 800f1d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	693a      	ldr	r2, [r7, #16]
 800f1dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	68fa      	ldr	r2, [r7, #12]
 800f1e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	685a      	ldr	r2, [r3, #4]
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	697a      	ldr	r2, [r7, #20]
 800f1f0:	621a      	str	r2, [r3, #32]
}
 800f1f2:	bf00      	nop
 800f1f4:	371c      	adds	r7, #28
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1fc:	4770      	bx	lr
 800f1fe:	bf00      	nop
 800f200:	40012c00 	.word	0x40012c00
 800f204:	40013400 	.word	0x40013400
 800f208:	40015000 	.word	0x40015000
 800f20c:	40014000 	.word	0x40014000
 800f210:	40014400 	.word	0x40014400
 800f214:	40014800 	.word	0x40014800

0800f218 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f218:	b480      	push	{r7}
 800f21a:	b087      	sub	sp, #28
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	6078      	str	r0, [r7, #4]
 800f220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	6a1b      	ldr	r3, [r3, #32]
 800f226:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	6a1b      	ldr	r3, [r3, #32]
 800f232:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	685b      	ldr	r3, [r3, #4]
 800f238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	69db      	ldr	r3, [r3, #28]
 800f23e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f246:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f24a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	f023 0303 	bic.w	r3, r3, #3
 800f252:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	68fa      	ldr	r2, [r7, #12]
 800f25a:	4313      	orrs	r3, r2
 800f25c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f25e:	697b      	ldr	r3, [r7, #20]
 800f260:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f264:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f266:	683b      	ldr	r3, [r7, #0]
 800f268:	689b      	ldr	r3, [r3, #8]
 800f26a:	021b      	lsls	r3, r3, #8
 800f26c:	697a      	ldr	r2, [r7, #20]
 800f26e:	4313      	orrs	r3, r2
 800f270:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	4a2b      	ldr	r2, [pc, #172]	; (800f324 <TIM_OC3_SetConfig+0x10c>)
 800f276:	4293      	cmp	r3, r2
 800f278:	d007      	beq.n	800f28a <TIM_OC3_SetConfig+0x72>
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	4a2a      	ldr	r2, [pc, #168]	; (800f328 <TIM_OC3_SetConfig+0x110>)
 800f27e:	4293      	cmp	r3, r2
 800f280:	d003      	beq.n	800f28a <TIM_OC3_SetConfig+0x72>
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	4a29      	ldr	r2, [pc, #164]	; (800f32c <TIM_OC3_SetConfig+0x114>)
 800f286:	4293      	cmp	r3, r2
 800f288:	d10d      	bne.n	800f2a6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f28a:	697b      	ldr	r3, [r7, #20]
 800f28c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f290:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f292:	683b      	ldr	r3, [r7, #0]
 800f294:	68db      	ldr	r3, [r3, #12]
 800f296:	021b      	lsls	r3, r3, #8
 800f298:	697a      	ldr	r2, [r7, #20]
 800f29a:	4313      	orrs	r3, r2
 800f29c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f29e:	697b      	ldr	r3, [r7, #20]
 800f2a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f2a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	4a1e      	ldr	r2, [pc, #120]	; (800f324 <TIM_OC3_SetConfig+0x10c>)
 800f2aa:	4293      	cmp	r3, r2
 800f2ac:	d013      	beq.n	800f2d6 <TIM_OC3_SetConfig+0xbe>
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	4a1d      	ldr	r2, [pc, #116]	; (800f328 <TIM_OC3_SetConfig+0x110>)
 800f2b2:	4293      	cmp	r3, r2
 800f2b4:	d00f      	beq.n	800f2d6 <TIM_OC3_SetConfig+0xbe>
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	4a1d      	ldr	r2, [pc, #116]	; (800f330 <TIM_OC3_SetConfig+0x118>)
 800f2ba:	4293      	cmp	r3, r2
 800f2bc:	d00b      	beq.n	800f2d6 <TIM_OC3_SetConfig+0xbe>
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	4a1c      	ldr	r2, [pc, #112]	; (800f334 <TIM_OC3_SetConfig+0x11c>)
 800f2c2:	4293      	cmp	r3, r2
 800f2c4:	d007      	beq.n	800f2d6 <TIM_OC3_SetConfig+0xbe>
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	4a1b      	ldr	r2, [pc, #108]	; (800f338 <TIM_OC3_SetConfig+0x120>)
 800f2ca:	4293      	cmp	r3, r2
 800f2cc:	d003      	beq.n	800f2d6 <TIM_OC3_SetConfig+0xbe>
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	4a16      	ldr	r2, [pc, #88]	; (800f32c <TIM_OC3_SetConfig+0x114>)
 800f2d2:	4293      	cmp	r3, r2
 800f2d4:	d113      	bne.n	800f2fe <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f2d6:	693b      	ldr	r3, [r7, #16]
 800f2d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f2dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f2de:	693b      	ldr	r3, [r7, #16]
 800f2e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f2e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f2e6:	683b      	ldr	r3, [r7, #0]
 800f2e8:	695b      	ldr	r3, [r3, #20]
 800f2ea:	011b      	lsls	r3, r3, #4
 800f2ec:	693a      	ldr	r2, [r7, #16]
 800f2ee:	4313      	orrs	r3, r2
 800f2f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f2f2:	683b      	ldr	r3, [r7, #0]
 800f2f4:	699b      	ldr	r3, [r3, #24]
 800f2f6:	011b      	lsls	r3, r3, #4
 800f2f8:	693a      	ldr	r2, [r7, #16]
 800f2fa:	4313      	orrs	r3, r2
 800f2fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	693a      	ldr	r2, [r7, #16]
 800f302:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	68fa      	ldr	r2, [r7, #12]
 800f308:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f30a:	683b      	ldr	r3, [r7, #0]
 800f30c:	685a      	ldr	r2, [r3, #4]
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	697a      	ldr	r2, [r7, #20]
 800f316:	621a      	str	r2, [r3, #32]
}
 800f318:	bf00      	nop
 800f31a:	371c      	adds	r7, #28
 800f31c:	46bd      	mov	sp, r7
 800f31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f322:	4770      	bx	lr
 800f324:	40012c00 	.word	0x40012c00
 800f328:	40013400 	.word	0x40013400
 800f32c:	40015000 	.word	0x40015000
 800f330:	40014000 	.word	0x40014000
 800f334:	40014400 	.word	0x40014400
 800f338:	40014800 	.word	0x40014800

0800f33c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f33c:	b480      	push	{r7}
 800f33e:	b087      	sub	sp, #28
 800f340:	af00      	add	r7, sp, #0
 800f342:	6078      	str	r0, [r7, #4]
 800f344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	6a1b      	ldr	r3, [r3, #32]
 800f34a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	6a1b      	ldr	r3, [r3, #32]
 800f356:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	685b      	ldr	r3, [r3, #4]
 800f35c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	69db      	ldr	r3, [r3, #28]
 800f362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800f36a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f36e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f376:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f378:	683b      	ldr	r3, [r7, #0]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	021b      	lsls	r3, r3, #8
 800f37e:	68fa      	ldr	r2, [r7, #12]
 800f380:	4313      	orrs	r3, r2
 800f382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f384:	697b      	ldr	r3, [r7, #20]
 800f386:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f38a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	689b      	ldr	r3, [r3, #8]
 800f390:	031b      	lsls	r3, r3, #12
 800f392:	697a      	ldr	r2, [r7, #20]
 800f394:	4313      	orrs	r3, r2
 800f396:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	4a2c      	ldr	r2, [pc, #176]	; (800f44c <TIM_OC4_SetConfig+0x110>)
 800f39c:	4293      	cmp	r3, r2
 800f39e:	d007      	beq.n	800f3b0 <TIM_OC4_SetConfig+0x74>
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	4a2b      	ldr	r2, [pc, #172]	; (800f450 <TIM_OC4_SetConfig+0x114>)
 800f3a4:	4293      	cmp	r3, r2
 800f3a6:	d003      	beq.n	800f3b0 <TIM_OC4_SetConfig+0x74>
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	4a2a      	ldr	r2, [pc, #168]	; (800f454 <TIM_OC4_SetConfig+0x118>)
 800f3ac:	4293      	cmp	r3, r2
 800f3ae:	d10d      	bne.n	800f3cc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800f3b0:	697b      	ldr	r3, [r7, #20]
 800f3b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800f3b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800f3b8:	683b      	ldr	r3, [r7, #0]
 800f3ba:	68db      	ldr	r3, [r3, #12]
 800f3bc:	031b      	lsls	r3, r3, #12
 800f3be:	697a      	ldr	r2, [r7, #20]
 800f3c0:	4313      	orrs	r3, r2
 800f3c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800f3c4:	697b      	ldr	r3, [r7, #20]
 800f3c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f3ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	4a1f      	ldr	r2, [pc, #124]	; (800f44c <TIM_OC4_SetConfig+0x110>)
 800f3d0:	4293      	cmp	r3, r2
 800f3d2:	d013      	beq.n	800f3fc <TIM_OC4_SetConfig+0xc0>
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	4a1e      	ldr	r2, [pc, #120]	; (800f450 <TIM_OC4_SetConfig+0x114>)
 800f3d8:	4293      	cmp	r3, r2
 800f3da:	d00f      	beq.n	800f3fc <TIM_OC4_SetConfig+0xc0>
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	4a1e      	ldr	r2, [pc, #120]	; (800f458 <TIM_OC4_SetConfig+0x11c>)
 800f3e0:	4293      	cmp	r3, r2
 800f3e2:	d00b      	beq.n	800f3fc <TIM_OC4_SetConfig+0xc0>
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	4a1d      	ldr	r2, [pc, #116]	; (800f45c <TIM_OC4_SetConfig+0x120>)
 800f3e8:	4293      	cmp	r3, r2
 800f3ea:	d007      	beq.n	800f3fc <TIM_OC4_SetConfig+0xc0>
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	4a1c      	ldr	r2, [pc, #112]	; (800f460 <TIM_OC4_SetConfig+0x124>)
 800f3f0:	4293      	cmp	r3, r2
 800f3f2:	d003      	beq.n	800f3fc <TIM_OC4_SetConfig+0xc0>
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	4a17      	ldr	r2, [pc, #92]	; (800f454 <TIM_OC4_SetConfig+0x118>)
 800f3f8:	4293      	cmp	r3, r2
 800f3fa:	d113      	bne.n	800f424 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f3fc:	693b      	ldr	r3, [r7, #16]
 800f3fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f402:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800f404:	693b      	ldr	r3, [r7, #16]
 800f406:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800f40a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f40c:	683b      	ldr	r3, [r7, #0]
 800f40e:	695b      	ldr	r3, [r3, #20]
 800f410:	019b      	lsls	r3, r3, #6
 800f412:	693a      	ldr	r2, [r7, #16]
 800f414:	4313      	orrs	r3, r2
 800f416:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800f418:	683b      	ldr	r3, [r7, #0]
 800f41a:	699b      	ldr	r3, [r3, #24]
 800f41c:	019b      	lsls	r3, r3, #6
 800f41e:	693a      	ldr	r2, [r7, #16]
 800f420:	4313      	orrs	r3, r2
 800f422:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	693a      	ldr	r2, [r7, #16]
 800f428:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	68fa      	ldr	r2, [r7, #12]
 800f42e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f430:	683b      	ldr	r3, [r7, #0]
 800f432:	685a      	ldr	r2, [r3, #4]
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	697a      	ldr	r2, [r7, #20]
 800f43c:	621a      	str	r2, [r3, #32]
}
 800f43e:	bf00      	nop
 800f440:	371c      	adds	r7, #28
 800f442:	46bd      	mov	sp, r7
 800f444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f448:	4770      	bx	lr
 800f44a:	bf00      	nop
 800f44c:	40012c00 	.word	0x40012c00
 800f450:	40013400 	.word	0x40013400
 800f454:	40015000 	.word	0x40015000
 800f458:	40014000 	.word	0x40014000
 800f45c:	40014400 	.word	0x40014400
 800f460:	40014800 	.word	0x40014800

0800f464 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800f464:	b480      	push	{r7}
 800f466:	b087      	sub	sp, #28
 800f468:	af00      	add	r7, sp, #0
 800f46a:	6078      	str	r0, [r7, #4]
 800f46c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	6a1b      	ldr	r3, [r3, #32]
 800f472:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	6a1b      	ldr	r3, [r3, #32]
 800f47e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	685b      	ldr	r3, [r3, #4]
 800f484:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f48a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f492:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f496:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f498:	683b      	ldr	r3, [r7, #0]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	68fa      	ldr	r2, [r7, #12]
 800f49e:	4313      	orrs	r3, r2
 800f4a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f4a2:	693b      	ldr	r3, [r7, #16]
 800f4a4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800f4a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f4aa:	683b      	ldr	r3, [r7, #0]
 800f4ac:	689b      	ldr	r3, [r3, #8]
 800f4ae:	041b      	lsls	r3, r3, #16
 800f4b0:	693a      	ldr	r2, [r7, #16]
 800f4b2:	4313      	orrs	r3, r2
 800f4b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	4a19      	ldr	r2, [pc, #100]	; (800f520 <TIM_OC5_SetConfig+0xbc>)
 800f4ba:	4293      	cmp	r3, r2
 800f4bc:	d013      	beq.n	800f4e6 <TIM_OC5_SetConfig+0x82>
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	4a18      	ldr	r2, [pc, #96]	; (800f524 <TIM_OC5_SetConfig+0xc0>)
 800f4c2:	4293      	cmp	r3, r2
 800f4c4:	d00f      	beq.n	800f4e6 <TIM_OC5_SetConfig+0x82>
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	4a17      	ldr	r2, [pc, #92]	; (800f528 <TIM_OC5_SetConfig+0xc4>)
 800f4ca:	4293      	cmp	r3, r2
 800f4cc:	d00b      	beq.n	800f4e6 <TIM_OC5_SetConfig+0x82>
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	4a16      	ldr	r2, [pc, #88]	; (800f52c <TIM_OC5_SetConfig+0xc8>)
 800f4d2:	4293      	cmp	r3, r2
 800f4d4:	d007      	beq.n	800f4e6 <TIM_OC5_SetConfig+0x82>
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	4a15      	ldr	r2, [pc, #84]	; (800f530 <TIM_OC5_SetConfig+0xcc>)
 800f4da:	4293      	cmp	r3, r2
 800f4dc:	d003      	beq.n	800f4e6 <TIM_OC5_SetConfig+0x82>
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	4a14      	ldr	r2, [pc, #80]	; (800f534 <TIM_OC5_SetConfig+0xd0>)
 800f4e2:	4293      	cmp	r3, r2
 800f4e4:	d109      	bne.n	800f4fa <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f4e6:	697b      	ldr	r3, [r7, #20]
 800f4e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f4ec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f4ee:	683b      	ldr	r3, [r7, #0]
 800f4f0:	695b      	ldr	r3, [r3, #20]
 800f4f2:	021b      	lsls	r3, r3, #8
 800f4f4:	697a      	ldr	r2, [r7, #20]
 800f4f6:	4313      	orrs	r3, r2
 800f4f8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	697a      	ldr	r2, [r7, #20]
 800f4fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	68fa      	ldr	r2, [r7, #12]
 800f504:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f506:	683b      	ldr	r3, [r7, #0]
 800f508:	685a      	ldr	r2, [r3, #4]
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	693a      	ldr	r2, [r7, #16]
 800f512:	621a      	str	r2, [r3, #32]
}
 800f514:	bf00      	nop
 800f516:	371c      	adds	r7, #28
 800f518:	46bd      	mov	sp, r7
 800f51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f51e:	4770      	bx	lr
 800f520:	40012c00 	.word	0x40012c00
 800f524:	40013400 	.word	0x40013400
 800f528:	40014000 	.word	0x40014000
 800f52c:	40014400 	.word	0x40014400
 800f530:	40014800 	.word	0x40014800
 800f534:	40015000 	.word	0x40015000

0800f538 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800f538:	b480      	push	{r7}
 800f53a:	b087      	sub	sp, #28
 800f53c:	af00      	add	r7, sp, #0
 800f53e:	6078      	str	r0, [r7, #4]
 800f540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	6a1b      	ldr	r3, [r3, #32]
 800f546:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	6a1b      	ldr	r3, [r3, #32]
 800f552:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	685b      	ldr	r3, [r3, #4]
 800f558:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f55e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800f566:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f56a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	021b      	lsls	r3, r3, #8
 800f572:	68fa      	ldr	r2, [r7, #12]
 800f574:	4313      	orrs	r3, r2
 800f576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f578:	693b      	ldr	r3, [r7, #16]
 800f57a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f57e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	689b      	ldr	r3, [r3, #8]
 800f584:	051b      	lsls	r3, r3, #20
 800f586:	693a      	ldr	r2, [r7, #16]
 800f588:	4313      	orrs	r3, r2
 800f58a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	4a1a      	ldr	r2, [pc, #104]	; (800f5f8 <TIM_OC6_SetConfig+0xc0>)
 800f590:	4293      	cmp	r3, r2
 800f592:	d013      	beq.n	800f5bc <TIM_OC6_SetConfig+0x84>
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	4a19      	ldr	r2, [pc, #100]	; (800f5fc <TIM_OC6_SetConfig+0xc4>)
 800f598:	4293      	cmp	r3, r2
 800f59a:	d00f      	beq.n	800f5bc <TIM_OC6_SetConfig+0x84>
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	4a18      	ldr	r2, [pc, #96]	; (800f600 <TIM_OC6_SetConfig+0xc8>)
 800f5a0:	4293      	cmp	r3, r2
 800f5a2:	d00b      	beq.n	800f5bc <TIM_OC6_SetConfig+0x84>
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	4a17      	ldr	r2, [pc, #92]	; (800f604 <TIM_OC6_SetConfig+0xcc>)
 800f5a8:	4293      	cmp	r3, r2
 800f5aa:	d007      	beq.n	800f5bc <TIM_OC6_SetConfig+0x84>
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	4a16      	ldr	r2, [pc, #88]	; (800f608 <TIM_OC6_SetConfig+0xd0>)
 800f5b0:	4293      	cmp	r3, r2
 800f5b2:	d003      	beq.n	800f5bc <TIM_OC6_SetConfig+0x84>
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	4a15      	ldr	r2, [pc, #84]	; (800f60c <TIM_OC6_SetConfig+0xd4>)
 800f5b8:	4293      	cmp	r3, r2
 800f5ba:	d109      	bne.n	800f5d0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f5bc:	697b      	ldr	r3, [r7, #20]
 800f5be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800f5c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f5c4:	683b      	ldr	r3, [r7, #0]
 800f5c6:	695b      	ldr	r3, [r3, #20]
 800f5c8:	029b      	lsls	r3, r3, #10
 800f5ca:	697a      	ldr	r2, [r7, #20]
 800f5cc:	4313      	orrs	r3, r2
 800f5ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	697a      	ldr	r2, [r7, #20]
 800f5d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	68fa      	ldr	r2, [r7, #12]
 800f5da:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f5dc:	683b      	ldr	r3, [r7, #0]
 800f5de:	685a      	ldr	r2, [r3, #4]
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	693a      	ldr	r2, [r7, #16]
 800f5e8:	621a      	str	r2, [r3, #32]
}
 800f5ea:	bf00      	nop
 800f5ec:	371c      	adds	r7, #28
 800f5ee:	46bd      	mov	sp, r7
 800f5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f4:	4770      	bx	lr
 800f5f6:	bf00      	nop
 800f5f8:	40012c00 	.word	0x40012c00
 800f5fc:	40013400 	.word	0x40013400
 800f600:	40014000 	.word	0x40014000
 800f604:	40014400 	.word	0x40014400
 800f608:	40014800 	.word	0x40014800
 800f60c:	40015000 	.word	0x40015000

0800f610 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800f610:	b580      	push	{r7, lr}
 800f612:	b086      	sub	sp, #24
 800f614:	af00      	add	r7, sp, #0
 800f616:	6078      	str	r0, [r7, #4]
 800f618:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	689b      	ldr	r3, [r3, #8]
 800f620:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800f628:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f62c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800f62e:	683b      	ldr	r3, [r7, #0]
 800f630:	685b      	ldr	r3, [r3, #4]
 800f632:	697a      	ldr	r2, [r7, #20]
 800f634:	4313      	orrs	r3, r2
 800f636:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800f638:	697b      	ldr	r3, [r7, #20]
 800f63a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f63e:	f023 0307 	bic.w	r3, r3, #7
 800f642:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	697a      	ldr	r2, [r7, #20]
 800f64a:	4313      	orrs	r3, r2
 800f64c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	697a      	ldr	r2, [r7, #20]
 800f654:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800f656:	683b      	ldr	r3, [r7, #0]
 800f658:	685b      	ldr	r3, [r3, #4]
 800f65a:	2b70      	cmp	r3, #112	; 0x70
 800f65c:	d034      	beq.n	800f6c8 <TIM_SlaveTimer_SetConfig+0xb8>
 800f65e:	2b70      	cmp	r3, #112	; 0x70
 800f660:	d811      	bhi.n	800f686 <TIM_SlaveTimer_SetConfig+0x76>
 800f662:	2b30      	cmp	r3, #48	; 0x30
 800f664:	d07d      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
 800f666:	2b30      	cmp	r3, #48	; 0x30
 800f668:	d806      	bhi.n	800f678 <TIM_SlaveTimer_SetConfig+0x68>
 800f66a:	2b10      	cmp	r3, #16
 800f66c:	d079      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
 800f66e:	2b20      	cmp	r3, #32
 800f670:	d077      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
 800f672:	2b00      	cmp	r3, #0
 800f674:	d075      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 800f676:	e075      	b.n	800f764 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f678:	2b50      	cmp	r3, #80	; 0x50
 800f67a:	d05e      	beq.n	800f73a <TIM_SlaveTimer_SetConfig+0x12a>
 800f67c:	2b60      	cmp	r3, #96	; 0x60
 800f67e:	d066      	beq.n	800f74e <TIM_SlaveTimer_SetConfig+0x13e>
 800f680:	2b40      	cmp	r3, #64	; 0x40
 800f682:	d02c      	beq.n	800f6de <TIM_SlaveTimer_SetConfig+0xce>
      break;
 800f684:	e06e      	b.n	800f764 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f686:	4a3a      	ldr	r2, [pc, #232]	; (800f770 <TIM_SlaveTimer_SetConfig+0x160>)
 800f688:	4293      	cmp	r3, r2
 800f68a:	d06a      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
 800f68c:	4a38      	ldr	r2, [pc, #224]	; (800f770 <TIM_SlaveTimer_SetConfig+0x160>)
 800f68e:	4293      	cmp	r3, r2
 800f690:	d809      	bhi.n	800f6a6 <TIM_SlaveTimer_SetConfig+0x96>
 800f692:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f696:	d064      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
 800f698:	4a36      	ldr	r2, [pc, #216]	; (800f774 <TIM_SlaveTimer_SetConfig+0x164>)
 800f69a:	4293      	cmp	r3, r2
 800f69c:	d061      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
 800f69e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f6a2:	d05e      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800f6a4:	e05e      	b.n	800f764 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f6a6:	4a34      	ldr	r2, [pc, #208]	; (800f778 <TIM_SlaveTimer_SetConfig+0x168>)
 800f6a8:	4293      	cmp	r3, r2
 800f6aa:	d05a      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
 800f6ac:	4a32      	ldr	r2, [pc, #200]	; (800f778 <TIM_SlaveTimer_SetConfig+0x168>)
 800f6ae:	4293      	cmp	r3, r2
 800f6b0:	d803      	bhi.n	800f6ba <TIM_SlaveTimer_SetConfig+0xaa>
 800f6b2:	4a32      	ldr	r2, [pc, #200]	; (800f77c <TIM_SlaveTimer_SetConfig+0x16c>)
 800f6b4:	4293      	cmp	r3, r2
 800f6b6:	d054      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800f6b8:	e054      	b.n	800f764 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f6ba:	4a31      	ldr	r2, [pc, #196]	; (800f780 <TIM_SlaveTimer_SetConfig+0x170>)
 800f6bc:	4293      	cmp	r3, r2
 800f6be:	d050      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
 800f6c0:	4a30      	ldr	r2, [pc, #192]	; (800f784 <TIM_SlaveTimer_SetConfig+0x174>)
 800f6c2:	4293      	cmp	r3, r2
 800f6c4:	d04d      	beq.n	800f762 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800f6c6:	e04d      	b.n	800f764 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	6818      	ldr	r0, [r3, #0]
 800f6cc:	683b      	ldr	r3, [r7, #0]
 800f6ce:	68d9      	ldr	r1, [r3, #12]
 800f6d0:	683b      	ldr	r3, [r7, #0]
 800f6d2:	689a      	ldr	r2, [r3, #8]
 800f6d4:	683b      	ldr	r3, [r7, #0]
 800f6d6:	691b      	ldr	r3, [r3, #16]
 800f6d8:	f000 f9fc 	bl	800fad4 <TIM_ETR_SetConfig>
      break;
 800f6dc:	e042      	b.n	800f764 <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800f6de:	683b      	ldr	r3, [r7, #0]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	2b05      	cmp	r3, #5
 800f6e4:	d004      	beq.n	800f6f0 <TIM_SlaveTimer_SetConfig+0xe0>
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800f6ee:	d101      	bne.n	800f6f4 <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 800f6f0:	2301      	movs	r3, #1
 800f6f2:	e038      	b.n	800f766 <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	681b      	ldr	r3, [r3, #0]
 800f6f8:	6a1b      	ldr	r3, [r3, #32]
 800f6fa:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	6a1a      	ldr	r2, [r3, #32]
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	f022 0201 	bic.w	r2, r2, #1
 800f70a:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	699b      	ldr	r3, [r3, #24]
 800f712:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f71a:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800f71c:	683b      	ldr	r3, [r7, #0]
 800f71e:	691b      	ldr	r3, [r3, #16]
 800f720:	011b      	lsls	r3, r3, #4
 800f722:	68fa      	ldr	r2, [r7, #12]
 800f724:	4313      	orrs	r3, r2
 800f726:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	68fa      	ldr	r2, [r7, #12]
 800f72e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	693a      	ldr	r2, [r7, #16]
 800f736:	621a      	str	r2, [r3, #32]
      break;
 800f738:	e014      	b.n	800f764 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	6818      	ldr	r0, [r3, #0]
 800f73e:	683b      	ldr	r3, [r7, #0]
 800f740:	6899      	ldr	r1, [r3, #8]
 800f742:	683b      	ldr	r3, [r7, #0]
 800f744:	691b      	ldr	r3, [r3, #16]
 800f746:	461a      	mov	r2, r3
 800f748:	f000 f892 	bl	800f870 <TIM_TI1_ConfigInputStage>
      break;
 800f74c:	e00a      	b.n	800f764 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	6818      	ldr	r0, [r3, #0]
 800f752:	683b      	ldr	r3, [r7, #0]
 800f754:	6899      	ldr	r1, [r3, #8]
 800f756:	683b      	ldr	r3, [r7, #0]
 800f758:	691b      	ldr	r3, [r3, #16]
 800f75a:	461a      	mov	r2, r3
 800f75c:	f000 f8f4 	bl	800f948 <TIM_TI2_ConfigInputStage>
      break;
 800f760:	e000      	b.n	800f764 <TIM_SlaveTimer_SetConfig+0x154>
      break;
 800f762:	bf00      	nop
  }
  return HAL_OK;
 800f764:	2300      	movs	r3, #0
}
 800f766:	4618      	mov	r0, r3
 800f768:	3718      	adds	r7, #24
 800f76a:	46bd      	mov	sp, r7
 800f76c:	bd80      	pop	{r7, pc}
 800f76e:	bf00      	nop
 800f770:	00100030 	.word	0x00100030
 800f774:	00100020 	.word	0x00100020
 800f778:	00100050 	.word	0x00100050
 800f77c:	00100040 	.word	0x00100040
 800f780:	00100060 	.word	0x00100060
 800f784:	00100070 	.word	0x00100070

0800f788 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800f788:	b480      	push	{r7}
 800f78a:	b087      	sub	sp, #28
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	60f8      	str	r0, [r7, #12]
 800f790:	60b9      	str	r1, [r7, #8]
 800f792:	607a      	str	r2, [r7, #4]
 800f794:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	6a1b      	ldr	r3, [r3, #32]
 800f79a:	f023 0201 	bic.w	r2, r3, #1
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	699b      	ldr	r3, [r3, #24]
 800f7a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	6a1b      	ldr	r3, [r3, #32]
 800f7ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	4a28      	ldr	r2, [pc, #160]	; (800f854 <TIM_TI1_SetConfig+0xcc>)
 800f7b2:	4293      	cmp	r3, r2
 800f7b4:	d01b      	beq.n	800f7ee <TIM_TI1_SetConfig+0x66>
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f7bc:	d017      	beq.n	800f7ee <TIM_TI1_SetConfig+0x66>
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	4a25      	ldr	r2, [pc, #148]	; (800f858 <TIM_TI1_SetConfig+0xd0>)
 800f7c2:	4293      	cmp	r3, r2
 800f7c4:	d013      	beq.n	800f7ee <TIM_TI1_SetConfig+0x66>
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	4a24      	ldr	r2, [pc, #144]	; (800f85c <TIM_TI1_SetConfig+0xd4>)
 800f7ca:	4293      	cmp	r3, r2
 800f7cc:	d00f      	beq.n	800f7ee <TIM_TI1_SetConfig+0x66>
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	4a23      	ldr	r2, [pc, #140]	; (800f860 <TIM_TI1_SetConfig+0xd8>)
 800f7d2:	4293      	cmp	r3, r2
 800f7d4:	d00b      	beq.n	800f7ee <TIM_TI1_SetConfig+0x66>
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	4a22      	ldr	r2, [pc, #136]	; (800f864 <TIM_TI1_SetConfig+0xdc>)
 800f7da:	4293      	cmp	r3, r2
 800f7dc:	d007      	beq.n	800f7ee <TIM_TI1_SetConfig+0x66>
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	4a21      	ldr	r2, [pc, #132]	; (800f868 <TIM_TI1_SetConfig+0xe0>)
 800f7e2:	4293      	cmp	r3, r2
 800f7e4:	d003      	beq.n	800f7ee <TIM_TI1_SetConfig+0x66>
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	4a20      	ldr	r2, [pc, #128]	; (800f86c <TIM_TI1_SetConfig+0xe4>)
 800f7ea:	4293      	cmp	r3, r2
 800f7ec:	d101      	bne.n	800f7f2 <TIM_TI1_SetConfig+0x6a>
 800f7ee:	2301      	movs	r3, #1
 800f7f0:	e000      	b.n	800f7f4 <TIM_TI1_SetConfig+0x6c>
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d008      	beq.n	800f80a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800f7f8:	697b      	ldr	r3, [r7, #20]
 800f7fa:	f023 0303 	bic.w	r3, r3, #3
 800f7fe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800f800:	697a      	ldr	r2, [r7, #20]
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	4313      	orrs	r3, r2
 800f806:	617b      	str	r3, [r7, #20]
 800f808:	e003      	b.n	800f812 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800f80a:	697b      	ldr	r3, [r7, #20]
 800f80c:	f043 0301 	orr.w	r3, r3, #1
 800f810:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f812:	697b      	ldr	r3, [r7, #20]
 800f814:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f818:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800f81a:	683b      	ldr	r3, [r7, #0]
 800f81c:	011b      	lsls	r3, r3, #4
 800f81e:	b2db      	uxtb	r3, r3
 800f820:	697a      	ldr	r2, [r7, #20]
 800f822:	4313      	orrs	r3, r2
 800f824:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f826:	693b      	ldr	r3, [r7, #16]
 800f828:	f023 030a 	bic.w	r3, r3, #10
 800f82c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800f82e:	68bb      	ldr	r3, [r7, #8]
 800f830:	f003 030a 	and.w	r3, r3, #10
 800f834:	693a      	ldr	r2, [r7, #16]
 800f836:	4313      	orrs	r3, r2
 800f838:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	697a      	ldr	r2, [r7, #20]
 800f83e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	693a      	ldr	r2, [r7, #16]
 800f844:	621a      	str	r2, [r3, #32]
}
 800f846:	bf00      	nop
 800f848:	371c      	adds	r7, #28
 800f84a:	46bd      	mov	sp, r7
 800f84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f850:	4770      	bx	lr
 800f852:	bf00      	nop
 800f854:	40012c00 	.word	0x40012c00
 800f858:	40000400 	.word	0x40000400
 800f85c:	40000800 	.word	0x40000800
 800f860:	40000c00 	.word	0x40000c00
 800f864:	40013400 	.word	0x40013400
 800f868:	40014000 	.word	0x40014000
 800f86c:	40015000 	.word	0x40015000

0800f870 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f870:	b480      	push	{r7}
 800f872:	b087      	sub	sp, #28
 800f874:	af00      	add	r7, sp, #0
 800f876:	60f8      	str	r0, [r7, #12]
 800f878:	60b9      	str	r1, [r7, #8]
 800f87a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	6a1b      	ldr	r3, [r3, #32]
 800f880:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	6a1b      	ldr	r3, [r3, #32]
 800f886:	f023 0201 	bic.w	r2, r3, #1
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	699b      	ldr	r3, [r3, #24]
 800f892:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f894:	693b      	ldr	r3, [r7, #16]
 800f896:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f89a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	011b      	lsls	r3, r3, #4
 800f8a0:	693a      	ldr	r2, [r7, #16]
 800f8a2:	4313      	orrs	r3, r2
 800f8a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f8a6:	697b      	ldr	r3, [r7, #20]
 800f8a8:	f023 030a 	bic.w	r3, r3, #10
 800f8ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f8ae:	697a      	ldr	r2, [r7, #20]
 800f8b0:	68bb      	ldr	r3, [r7, #8]
 800f8b2:	4313      	orrs	r3, r2
 800f8b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	693a      	ldr	r2, [r7, #16]
 800f8ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	697a      	ldr	r2, [r7, #20]
 800f8c0:	621a      	str	r2, [r3, #32]
}
 800f8c2:	bf00      	nop
 800f8c4:	371c      	adds	r7, #28
 800f8c6:	46bd      	mov	sp, r7
 800f8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8cc:	4770      	bx	lr

0800f8ce <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800f8ce:	b480      	push	{r7}
 800f8d0:	b087      	sub	sp, #28
 800f8d2:	af00      	add	r7, sp, #0
 800f8d4:	60f8      	str	r0, [r7, #12]
 800f8d6:	60b9      	str	r1, [r7, #8]
 800f8d8:	607a      	str	r2, [r7, #4]
 800f8da:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	6a1b      	ldr	r3, [r3, #32]
 800f8e0:	f023 0210 	bic.w	r2, r3, #16
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	699b      	ldr	r3, [r3, #24]
 800f8ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f8ee:	68fb      	ldr	r3, [r7, #12]
 800f8f0:	6a1b      	ldr	r3, [r3, #32]
 800f8f2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800f8f4:	697b      	ldr	r3, [r7, #20]
 800f8f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f8fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	021b      	lsls	r3, r3, #8
 800f900:	697a      	ldr	r2, [r7, #20]
 800f902:	4313      	orrs	r3, r2
 800f904:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f906:	697b      	ldr	r3, [r7, #20]
 800f908:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f90c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800f90e:	683b      	ldr	r3, [r7, #0]
 800f910:	031b      	lsls	r3, r3, #12
 800f912:	b29b      	uxth	r3, r3
 800f914:	697a      	ldr	r2, [r7, #20]
 800f916:	4313      	orrs	r3, r2
 800f918:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f91a:	693b      	ldr	r3, [r7, #16]
 800f91c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f920:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800f922:	68bb      	ldr	r3, [r7, #8]
 800f924:	011b      	lsls	r3, r3, #4
 800f926:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800f92a:	693a      	ldr	r2, [r7, #16]
 800f92c:	4313      	orrs	r3, r2
 800f92e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	697a      	ldr	r2, [r7, #20]
 800f934:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	693a      	ldr	r2, [r7, #16]
 800f93a:	621a      	str	r2, [r3, #32]
}
 800f93c:	bf00      	nop
 800f93e:	371c      	adds	r7, #28
 800f940:	46bd      	mov	sp, r7
 800f942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f946:	4770      	bx	lr

0800f948 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f948:	b480      	push	{r7}
 800f94a:	b087      	sub	sp, #28
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	60f8      	str	r0, [r7, #12]
 800f950:	60b9      	str	r1, [r7, #8]
 800f952:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	6a1b      	ldr	r3, [r3, #32]
 800f958:	f023 0210 	bic.w	r2, r3, #16
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	699b      	ldr	r3, [r3, #24]
 800f964:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	6a1b      	ldr	r3, [r3, #32]
 800f96a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f96c:	697b      	ldr	r3, [r7, #20]
 800f96e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f972:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	031b      	lsls	r3, r3, #12
 800f978:	697a      	ldr	r2, [r7, #20]
 800f97a:	4313      	orrs	r3, r2
 800f97c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f97e:	693b      	ldr	r3, [r7, #16]
 800f980:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f984:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f986:	68bb      	ldr	r3, [r7, #8]
 800f988:	011b      	lsls	r3, r3, #4
 800f98a:	693a      	ldr	r2, [r7, #16]
 800f98c:	4313      	orrs	r3, r2
 800f98e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	697a      	ldr	r2, [r7, #20]
 800f994:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	693a      	ldr	r2, [r7, #16]
 800f99a:	621a      	str	r2, [r3, #32]
}
 800f99c:	bf00      	nop
 800f99e:	371c      	adds	r7, #28
 800f9a0:	46bd      	mov	sp, r7
 800f9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a6:	4770      	bx	lr

0800f9a8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800f9a8:	b480      	push	{r7}
 800f9aa:	b087      	sub	sp, #28
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	60f8      	str	r0, [r7, #12]
 800f9b0:	60b9      	str	r1, [r7, #8]
 800f9b2:	607a      	str	r2, [r7, #4]
 800f9b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	6a1b      	ldr	r3, [r3, #32]
 800f9ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	69db      	ldr	r3, [r3, #28]
 800f9c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	6a1b      	ldr	r3, [r3, #32]
 800f9cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800f9ce:	697b      	ldr	r3, [r7, #20]
 800f9d0:	f023 0303 	bic.w	r3, r3, #3
 800f9d4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800f9d6:	697a      	ldr	r2, [r7, #20]
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	4313      	orrs	r3, r2
 800f9dc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800f9de:	697b      	ldr	r3, [r7, #20]
 800f9e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f9e4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800f9e6:	683b      	ldr	r3, [r7, #0]
 800f9e8:	011b      	lsls	r3, r3, #4
 800f9ea:	b2db      	uxtb	r3, r3
 800f9ec:	697a      	ldr	r2, [r7, #20]
 800f9ee:	4313      	orrs	r3, r2
 800f9f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800f9f2:	693b      	ldr	r3, [r7, #16]
 800f9f4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800f9f8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800f9fa:	68bb      	ldr	r3, [r7, #8]
 800f9fc:	021b      	lsls	r3, r3, #8
 800f9fe:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800fa02:	693a      	ldr	r2, [r7, #16]
 800fa04:	4313      	orrs	r3, r2
 800fa06:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	697a      	ldr	r2, [r7, #20]
 800fa0c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	693a      	ldr	r2, [r7, #16]
 800fa12:	621a      	str	r2, [r3, #32]
}
 800fa14:	bf00      	nop
 800fa16:	371c      	adds	r7, #28
 800fa18:	46bd      	mov	sp, r7
 800fa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1e:	4770      	bx	lr

0800fa20 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800fa20:	b480      	push	{r7}
 800fa22:	b087      	sub	sp, #28
 800fa24:	af00      	add	r7, sp, #0
 800fa26:	60f8      	str	r0, [r7, #12]
 800fa28:	60b9      	str	r1, [r7, #8]
 800fa2a:	607a      	str	r2, [r7, #4]
 800fa2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	6a1b      	ldr	r3, [r3, #32]
 800fa32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	69db      	ldr	r3, [r3, #28]
 800fa3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	6a1b      	ldr	r3, [r3, #32]
 800fa44:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800fa46:	697b      	ldr	r3, [r7, #20]
 800fa48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fa4c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	021b      	lsls	r3, r3, #8
 800fa52:	697a      	ldr	r2, [r7, #20]
 800fa54:	4313      	orrs	r3, r2
 800fa56:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800fa58:	697b      	ldr	r3, [r7, #20]
 800fa5a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fa5e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800fa60:	683b      	ldr	r3, [r7, #0]
 800fa62:	031b      	lsls	r3, r3, #12
 800fa64:	b29b      	uxth	r3, r3
 800fa66:	697a      	ldr	r2, [r7, #20]
 800fa68:	4313      	orrs	r3, r2
 800fa6a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800fa6c:	693b      	ldr	r3, [r7, #16]
 800fa6e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800fa72:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800fa74:	68bb      	ldr	r3, [r7, #8]
 800fa76:	031b      	lsls	r3, r3, #12
 800fa78:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800fa7c:	693a      	ldr	r2, [r7, #16]
 800fa7e:	4313      	orrs	r3, r2
 800fa80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	697a      	ldr	r2, [r7, #20]
 800fa86:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	693a      	ldr	r2, [r7, #16]
 800fa8c:	621a      	str	r2, [r3, #32]
}
 800fa8e:	bf00      	nop
 800fa90:	371c      	adds	r7, #28
 800fa92:	46bd      	mov	sp, r7
 800fa94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa98:	4770      	bx	lr

0800fa9a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fa9a:	b480      	push	{r7}
 800fa9c:	b085      	sub	sp, #20
 800fa9e:	af00      	add	r7, sp, #0
 800faa0:	6078      	str	r0, [r7, #4]
 800faa2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	689b      	ldr	r3, [r3, #8]
 800faa8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800fab0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fab4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fab6:	683a      	ldr	r2, [r7, #0]
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	4313      	orrs	r3, r2
 800fabc:	f043 0307 	orr.w	r3, r3, #7
 800fac0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	68fa      	ldr	r2, [r7, #12]
 800fac6:	609a      	str	r2, [r3, #8]
}
 800fac8:	bf00      	nop
 800faca:	3714      	adds	r7, #20
 800facc:	46bd      	mov	sp, r7
 800face:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad2:	4770      	bx	lr

0800fad4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fad4:	b480      	push	{r7}
 800fad6:	b087      	sub	sp, #28
 800fad8:	af00      	add	r7, sp, #0
 800fada:	60f8      	str	r0, [r7, #12]
 800fadc:	60b9      	str	r1, [r7, #8]
 800fade:	607a      	str	r2, [r7, #4]
 800fae0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	689b      	ldr	r3, [r3, #8]
 800fae6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fae8:	697b      	ldr	r3, [r7, #20]
 800faea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800faee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800faf0:	683b      	ldr	r3, [r7, #0]
 800faf2:	021a      	lsls	r2, r3, #8
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	431a      	orrs	r2, r3
 800faf8:	68bb      	ldr	r3, [r7, #8]
 800fafa:	4313      	orrs	r3, r2
 800fafc:	697a      	ldr	r2, [r7, #20]
 800fafe:	4313      	orrs	r3, r2
 800fb00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	697a      	ldr	r2, [r7, #20]
 800fb06:	609a      	str	r2, [r3, #8]
}
 800fb08:	bf00      	nop
 800fb0a:	371c      	adds	r7, #28
 800fb0c:	46bd      	mov	sp, r7
 800fb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb12:	4770      	bx	lr

0800fb14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fb14:	b480      	push	{r7}
 800fb16:	b087      	sub	sp, #28
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	60f8      	str	r0, [r7, #12]
 800fb1c:	60b9      	str	r1, [r7, #8]
 800fb1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fb20:	68bb      	ldr	r3, [r7, #8]
 800fb22:	f003 031f 	and.w	r3, r3, #31
 800fb26:	2201      	movs	r2, #1
 800fb28:	fa02 f303 	lsl.w	r3, r2, r3
 800fb2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	6a1a      	ldr	r2, [r3, #32]
 800fb32:	697b      	ldr	r3, [r7, #20]
 800fb34:	43db      	mvns	r3, r3
 800fb36:	401a      	ands	r2, r3
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	6a1a      	ldr	r2, [r3, #32]
 800fb40:	68bb      	ldr	r3, [r7, #8]
 800fb42:	f003 031f 	and.w	r3, r3, #31
 800fb46:	6879      	ldr	r1, [r7, #4]
 800fb48:	fa01 f303 	lsl.w	r3, r1, r3
 800fb4c:	431a      	orrs	r2, r3
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	621a      	str	r2, [r3, #32]
}
 800fb52:	bf00      	nop
 800fb54:	371c      	adds	r7, #28
 800fb56:	46bd      	mov	sp, r7
 800fb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5c:	4770      	bx	lr
	...

0800fb60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fb60:	b480      	push	{r7}
 800fb62:	b085      	sub	sp, #20
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]
 800fb68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fb70:	2b01      	cmp	r3, #1
 800fb72:	d101      	bne.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fb74:	2302      	movs	r3, #2
 800fb76:	e074      	b.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	2201      	movs	r2, #1
 800fb7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	2202      	movs	r2, #2
 800fb84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	685b      	ldr	r3, [r3, #4]
 800fb8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	689b      	ldr	r3, [r3, #8]
 800fb96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	681b      	ldr	r3, [r3, #0]
 800fb9c:	4a34      	ldr	r2, [pc, #208]	; (800fc70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fb9e:	4293      	cmp	r3, r2
 800fba0:	d009      	beq.n	800fbb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	4a33      	ldr	r2, [pc, #204]	; (800fc74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fba8:	4293      	cmp	r3, r2
 800fbaa:	d004      	beq.n	800fbb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	4a31      	ldr	r2, [pc, #196]	; (800fc78 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fbb2:	4293      	cmp	r3, r2
 800fbb4:	d108      	bne.n	800fbc8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800fbbc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fbbe:	683b      	ldr	r3, [r7, #0]
 800fbc0:	685b      	ldr	r3, [r3, #4]
 800fbc2:	68fa      	ldr	r2, [r7, #12]
 800fbc4:	4313      	orrs	r3, r2
 800fbc6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800fbce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fbd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fbd4:	683b      	ldr	r3, [r7, #0]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	68fa      	ldr	r2, [r7, #12]
 800fbda:	4313      	orrs	r3, r2
 800fbdc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	68fa      	ldr	r2, [r7, #12]
 800fbe4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	4a21      	ldr	r2, [pc, #132]	; (800fc70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fbec:	4293      	cmp	r3, r2
 800fbee:	d022      	beq.n	800fc36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fbf8:	d01d      	beq.n	800fc36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	4a1f      	ldr	r2, [pc, #124]	; (800fc7c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800fc00:	4293      	cmp	r3, r2
 800fc02:	d018      	beq.n	800fc36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	4a1d      	ldr	r2, [pc, #116]	; (800fc80 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800fc0a:	4293      	cmp	r3, r2
 800fc0c:	d013      	beq.n	800fc36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	4a1c      	ldr	r2, [pc, #112]	; (800fc84 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800fc14:	4293      	cmp	r3, r2
 800fc16:	d00e      	beq.n	800fc36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	4a15      	ldr	r2, [pc, #84]	; (800fc74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fc1e:	4293      	cmp	r3, r2
 800fc20:	d009      	beq.n	800fc36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	4a18      	ldr	r2, [pc, #96]	; (800fc88 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800fc28:	4293      	cmp	r3, r2
 800fc2a:	d004      	beq.n	800fc36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	4a11      	ldr	r2, [pc, #68]	; (800fc78 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fc32:	4293      	cmp	r3, r2
 800fc34:	d10c      	bne.n	800fc50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fc36:	68bb      	ldr	r3, [r7, #8]
 800fc38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fc3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fc3e:	683b      	ldr	r3, [r7, #0]
 800fc40:	689b      	ldr	r3, [r3, #8]
 800fc42:	68ba      	ldr	r2, [r7, #8]
 800fc44:	4313      	orrs	r3, r2
 800fc46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	68ba      	ldr	r2, [r7, #8]
 800fc4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	2201      	movs	r2, #1
 800fc54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fc60:	2300      	movs	r3, #0
}
 800fc62:	4618      	mov	r0, r3
 800fc64:	3714      	adds	r7, #20
 800fc66:	46bd      	mov	sp, r7
 800fc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc6c:	4770      	bx	lr
 800fc6e:	bf00      	nop
 800fc70:	40012c00 	.word	0x40012c00
 800fc74:	40013400 	.word	0x40013400
 800fc78:	40015000 	.word	0x40015000
 800fc7c:	40000400 	.word	0x40000400
 800fc80:	40000800 	.word	0x40000800
 800fc84:	40000c00 	.word	0x40000c00
 800fc88:	40014000 	.word	0x40014000

0800fc8c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fc8c:	b480      	push	{r7}
 800fc8e:	b085      	sub	sp, #20
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	6078      	str	r0, [r7, #4]
 800fc94:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fc96:	2300      	movs	r3, #0
 800fc98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fca0:	2b01      	cmp	r3, #1
 800fca2:	d101      	bne.n	800fca8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fca4:	2302      	movs	r3, #2
 800fca6:	e096      	b.n	800fdd6 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	2201      	movs	r2, #1
 800fcac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800fcb6:	683b      	ldr	r3, [r7, #0]
 800fcb8:	68db      	ldr	r3, [r3, #12]
 800fcba:	4313      	orrs	r3, r2
 800fcbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fcc4:	683b      	ldr	r3, [r7, #0]
 800fcc6:	689b      	ldr	r3, [r3, #8]
 800fcc8:	4313      	orrs	r3, r2
 800fcca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800fcd2:	683b      	ldr	r3, [r7, #0]
 800fcd4:	685b      	ldr	r3, [r3, #4]
 800fcd6:	4313      	orrs	r3, r2
 800fcd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fce0:	683b      	ldr	r3, [r7, #0]
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	4313      	orrs	r3, r2
 800fce6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fcee:	683b      	ldr	r3, [r7, #0]
 800fcf0:	691b      	ldr	r3, [r3, #16]
 800fcf2:	4313      	orrs	r3, r2
 800fcf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	695b      	ldr	r3, [r3, #20]
 800fd00:	4313      	orrs	r3, r2
 800fd02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800fd0a:	683b      	ldr	r3, [r7, #0]
 800fd0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd0e:	4313      	orrs	r3, r2
 800fd10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800fd18:	683b      	ldr	r3, [r7, #0]
 800fd1a:	699b      	ldr	r3, [r3, #24]
 800fd1c:	041b      	lsls	r3, r3, #16
 800fd1e:	4313      	orrs	r3, r2
 800fd20:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	4a2f      	ldr	r2, [pc, #188]	; (800fde4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800fd28:	4293      	cmp	r3, r2
 800fd2a:	d009      	beq.n	800fd40 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	4a2d      	ldr	r2, [pc, #180]	; (800fde8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800fd32:	4293      	cmp	r3, r2
 800fd34:	d004      	beq.n	800fd40 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	4a2c      	ldr	r2, [pc, #176]	; (800fdec <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800fd3c:	4293      	cmp	r3, r2
 800fd3e:	d106      	bne.n	800fd4e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800fd46:	683b      	ldr	r3, [r7, #0]
 800fd48:	69db      	ldr	r3, [r3, #28]
 800fd4a:	4313      	orrs	r3, r2
 800fd4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	4a24      	ldr	r2, [pc, #144]	; (800fde4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800fd54:	4293      	cmp	r3, r2
 800fd56:	d009      	beq.n	800fd6c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	4a22      	ldr	r2, [pc, #136]	; (800fde8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800fd5e:	4293      	cmp	r3, r2
 800fd60:	d004      	beq.n	800fd6c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	4a21      	ldr	r2, [pc, #132]	; (800fdec <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800fd68:	4293      	cmp	r3, r2
 800fd6a:	d12b      	bne.n	800fdc4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800fd72:	683b      	ldr	r3, [r7, #0]
 800fd74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd76:	051b      	lsls	r3, r3, #20
 800fd78:	4313      	orrs	r3, r2
 800fd7a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800fd82:	683b      	ldr	r3, [r7, #0]
 800fd84:	6a1b      	ldr	r3, [r3, #32]
 800fd86:	4313      	orrs	r3, r2
 800fd88:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800fd90:	683b      	ldr	r3, [r7, #0]
 800fd92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd94:	4313      	orrs	r3, r2
 800fd96:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	4a11      	ldr	r2, [pc, #68]	; (800fde4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800fd9e:	4293      	cmp	r3, r2
 800fda0:	d009      	beq.n	800fdb6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	4a10      	ldr	r2, [pc, #64]	; (800fde8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800fda8:	4293      	cmp	r3, r2
 800fdaa:	d004      	beq.n	800fdb6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	4a0e      	ldr	r2, [pc, #56]	; (800fdec <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800fdb2:	4293      	cmp	r3, r2
 800fdb4:	d106      	bne.n	800fdc4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800fdbc:	683b      	ldr	r3, [r7, #0]
 800fdbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fdc0:	4313      	orrs	r3, r2
 800fdc2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	68fa      	ldr	r2, [r7, #12]
 800fdca:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	2200      	movs	r2, #0
 800fdd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fdd4:	2300      	movs	r3, #0
}
 800fdd6:	4618      	mov	r0, r3
 800fdd8:	3714      	adds	r7, #20
 800fdda:	46bd      	mov	sp, r7
 800fddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fde0:	4770      	bx	lr
 800fde2:	bf00      	nop
 800fde4:	40012c00 	.word	0x40012c00
 800fde8:	40013400 	.word	0x40013400
 800fdec:	40015000 	.word	0x40015000

0800fdf0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fdf0:	b480      	push	{r7}
 800fdf2:	b083      	sub	sp, #12
 800fdf4:	af00      	add	r7, sp, #0
 800fdf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fdf8:	bf00      	nop
 800fdfa:	370c      	adds	r7, #12
 800fdfc:	46bd      	mov	sp, r7
 800fdfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe02:	4770      	bx	lr

0800fe04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fe04:	b480      	push	{r7}
 800fe06:	b083      	sub	sp, #12
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fe0c:	bf00      	nop
 800fe0e:	370c      	adds	r7, #12
 800fe10:	46bd      	mov	sp, r7
 800fe12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe16:	4770      	bx	lr

0800fe18 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fe18:	b480      	push	{r7}
 800fe1a:	b083      	sub	sp, #12
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fe20:	bf00      	nop
 800fe22:	370c      	adds	r7, #12
 800fe24:	46bd      	mov	sp, r7
 800fe26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe2a:	4770      	bx	lr

0800fe2c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800fe2c:	b480      	push	{r7}
 800fe2e:	b083      	sub	sp, #12
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800fe34:	bf00      	nop
 800fe36:	370c      	adds	r7, #12
 800fe38:	46bd      	mov	sp, r7
 800fe3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe3e:	4770      	bx	lr

0800fe40 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800fe40:	b480      	push	{r7}
 800fe42:	b083      	sub	sp, #12
 800fe44:	af00      	add	r7, sp, #0
 800fe46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800fe48:	bf00      	nop
 800fe4a:	370c      	adds	r7, #12
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe52:	4770      	bx	lr

0800fe54 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800fe54:	b480      	push	{r7}
 800fe56:	b083      	sub	sp, #12
 800fe58:	af00      	add	r7, sp, #0
 800fe5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800fe5c:	bf00      	nop
 800fe5e:	370c      	adds	r7, #12
 800fe60:	46bd      	mov	sp, r7
 800fe62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe66:	4770      	bx	lr

0800fe68 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800fe68:	b480      	push	{r7}
 800fe6a:	b083      	sub	sp, #12
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800fe70:	bf00      	nop
 800fe72:	370c      	adds	r7, #12
 800fe74:	46bd      	mov	sp, r7
 800fe76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe7a:	4770      	bx	lr

0800fe7c <LL_EXTI_EnableIT_0_31>:
{
 800fe7c:	b480      	push	{r7}
 800fe7e:	b083      	sub	sp, #12
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800fe84:	4b05      	ldr	r3, [pc, #20]	; (800fe9c <LL_EXTI_EnableIT_0_31+0x20>)
 800fe86:	681a      	ldr	r2, [r3, #0]
 800fe88:	4904      	ldr	r1, [pc, #16]	; (800fe9c <LL_EXTI_EnableIT_0_31+0x20>)
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	4313      	orrs	r3, r2
 800fe8e:	600b      	str	r3, [r1, #0]
}
 800fe90:	bf00      	nop
 800fe92:	370c      	adds	r7, #12
 800fe94:	46bd      	mov	sp, r7
 800fe96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe9a:	4770      	bx	lr
 800fe9c:	40010400 	.word	0x40010400

0800fea0 <LL_EXTI_EnableIT_32_63>:
{
 800fea0:	b480      	push	{r7}
 800fea2:	b083      	sub	sp, #12
 800fea4:	af00      	add	r7, sp, #0
 800fea6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800fea8:	4b05      	ldr	r3, [pc, #20]	; (800fec0 <LL_EXTI_EnableIT_32_63+0x20>)
 800feaa:	6a1a      	ldr	r2, [r3, #32]
 800feac:	4904      	ldr	r1, [pc, #16]	; (800fec0 <LL_EXTI_EnableIT_32_63+0x20>)
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	4313      	orrs	r3, r2
 800feb2:	620b      	str	r3, [r1, #32]
}
 800feb4:	bf00      	nop
 800feb6:	370c      	adds	r7, #12
 800feb8:	46bd      	mov	sp, r7
 800feba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800febe:	4770      	bx	lr
 800fec0:	40010400 	.word	0x40010400

0800fec4 <LL_EXTI_DisableIT_0_31>:
{
 800fec4:	b480      	push	{r7}
 800fec6:	b083      	sub	sp, #12
 800fec8:	af00      	add	r7, sp, #0
 800feca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800fecc:	4b06      	ldr	r3, [pc, #24]	; (800fee8 <LL_EXTI_DisableIT_0_31+0x24>)
 800fece:	681a      	ldr	r2, [r3, #0]
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	43db      	mvns	r3, r3
 800fed4:	4904      	ldr	r1, [pc, #16]	; (800fee8 <LL_EXTI_DisableIT_0_31+0x24>)
 800fed6:	4013      	ands	r3, r2
 800fed8:	600b      	str	r3, [r1, #0]
}
 800feda:	bf00      	nop
 800fedc:	370c      	adds	r7, #12
 800fede:	46bd      	mov	sp, r7
 800fee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee4:	4770      	bx	lr
 800fee6:	bf00      	nop
 800fee8:	40010400 	.word	0x40010400

0800feec <LL_EXTI_DisableIT_32_63>:
{
 800feec:	b480      	push	{r7}
 800feee:	b083      	sub	sp, #12
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800fef4:	4b06      	ldr	r3, [pc, #24]	; (800ff10 <LL_EXTI_DisableIT_32_63+0x24>)
 800fef6:	6a1a      	ldr	r2, [r3, #32]
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	43db      	mvns	r3, r3
 800fefc:	4904      	ldr	r1, [pc, #16]	; (800ff10 <LL_EXTI_DisableIT_32_63+0x24>)
 800fefe:	4013      	ands	r3, r2
 800ff00:	620b      	str	r3, [r1, #32]
}
 800ff02:	bf00      	nop
 800ff04:	370c      	adds	r7, #12
 800ff06:	46bd      	mov	sp, r7
 800ff08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0c:	4770      	bx	lr
 800ff0e:	bf00      	nop
 800ff10:	40010400 	.word	0x40010400

0800ff14 <LL_EXTI_EnableEvent_0_31>:
{
 800ff14:	b480      	push	{r7}
 800ff16:	b083      	sub	sp, #12
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800ff1c:	4b05      	ldr	r3, [pc, #20]	; (800ff34 <LL_EXTI_EnableEvent_0_31+0x20>)
 800ff1e:	685a      	ldr	r2, [r3, #4]
 800ff20:	4904      	ldr	r1, [pc, #16]	; (800ff34 <LL_EXTI_EnableEvent_0_31+0x20>)
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	4313      	orrs	r3, r2
 800ff26:	604b      	str	r3, [r1, #4]
}
 800ff28:	bf00      	nop
 800ff2a:	370c      	adds	r7, #12
 800ff2c:	46bd      	mov	sp, r7
 800ff2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff32:	4770      	bx	lr
 800ff34:	40010400 	.word	0x40010400

0800ff38 <LL_EXTI_EnableEvent_32_63>:
{
 800ff38:	b480      	push	{r7}
 800ff3a:	b083      	sub	sp, #12
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800ff40:	4b05      	ldr	r3, [pc, #20]	; (800ff58 <LL_EXTI_EnableEvent_32_63+0x20>)
 800ff42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ff44:	4904      	ldr	r1, [pc, #16]	; (800ff58 <LL_EXTI_EnableEvent_32_63+0x20>)
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	4313      	orrs	r3, r2
 800ff4a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800ff4c:	bf00      	nop
 800ff4e:	370c      	adds	r7, #12
 800ff50:	46bd      	mov	sp, r7
 800ff52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff56:	4770      	bx	lr
 800ff58:	40010400 	.word	0x40010400

0800ff5c <LL_EXTI_DisableEvent_0_31>:
{
 800ff5c:	b480      	push	{r7}
 800ff5e:	b083      	sub	sp, #12
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800ff64:	4b06      	ldr	r3, [pc, #24]	; (800ff80 <LL_EXTI_DisableEvent_0_31+0x24>)
 800ff66:	685a      	ldr	r2, [r3, #4]
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	43db      	mvns	r3, r3
 800ff6c:	4904      	ldr	r1, [pc, #16]	; (800ff80 <LL_EXTI_DisableEvent_0_31+0x24>)
 800ff6e:	4013      	ands	r3, r2
 800ff70:	604b      	str	r3, [r1, #4]
}
 800ff72:	bf00      	nop
 800ff74:	370c      	adds	r7, #12
 800ff76:	46bd      	mov	sp, r7
 800ff78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff7c:	4770      	bx	lr
 800ff7e:	bf00      	nop
 800ff80:	40010400 	.word	0x40010400

0800ff84 <LL_EXTI_DisableEvent_32_63>:
{
 800ff84:	b480      	push	{r7}
 800ff86:	b083      	sub	sp, #12
 800ff88:	af00      	add	r7, sp, #0
 800ff8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800ff8c:	4b06      	ldr	r3, [pc, #24]	; (800ffa8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800ff8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	43db      	mvns	r3, r3
 800ff94:	4904      	ldr	r1, [pc, #16]	; (800ffa8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800ff96:	4013      	ands	r3, r2
 800ff98:	624b      	str	r3, [r1, #36]	; 0x24
}
 800ff9a:	bf00      	nop
 800ff9c:	370c      	adds	r7, #12
 800ff9e:	46bd      	mov	sp, r7
 800ffa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa4:	4770      	bx	lr
 800ffa6:	bf00      	nop
 800ffa8:	40010400 	.word	0x40010400

0800ffac <LL_EXTI_EnableRisingTrig_0_31>:
{
 800ffac:	b480      	push	{r7}
 800ffae:	b083      	sub	sp, #12
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800ffb4:	4b05      	ldr	r3, [pc, #20]	; (800ffcc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800ffb6:	689a      	ldr	r2, [r3, #8]
 800ffb8:	4904      	ldr	r1, [pc, #16]	; (800ffcc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	4313      	orrs	r3, r2
 800ffbe:	608b      	str	r3, [r1, #8]
}
 800ffc0:	bf00      	nop
 800ffc2:	370c      	adds	r7, #12
 800ffc4:	46bd      	mov	sp, r7
 800ffc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffca:	4770      	bx	lr
 800ffcc:	40010400 	.word	0x40010400

0800ffd0 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800ffd0:	b480      	push	{r7}
 800ffd2:	b083      	sub	sp, #12
 800ffd4:	af00      	add	r7, sp, #0
 800ffd6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800ffd8:	4b05      	ldr	r3, [pc, #20]	; (800fff0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800ffda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ffdc:	4904      	ldr	r1, [pc, #16]	; (800fff0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	4313      	orrs	r3, r2
 800ffe2:	628b      	str	r3, [r1, #40]	; 0x28
}
 800ffe4:	bf00      	nop
 800ffe6:	370c      	adds	r7, #12
 800ffe8:	46bd      	mov	sp, r7
 800ffea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffee:	4770      	bx	lr
 800fff0:	40010400 	.word	0x40010400

0800fff4 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800fff4:	b480      	push	{r7}
 800fff6:	b083      	sub	sp, #12
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800fffc:	4b06      	ldr	r3, [pc, #24]	; (8010018 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800fffe:	689a      	ldr	r2, [r3, #8]
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	43db      	mvns	r3, r3
 8010004:	4904      	ldr	r1, [pc, #16]	; (8010018 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8010006:	4013      	ands	r3, r2
 8010008:	608b      	str	r3, [r1, #8]
}
 801000a:	bf00      	nop
 801000c:	370c      	adds	r7, #12
 801000e:	46bd      	mov	sp, r7
 8010010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010014:	4770      	bx	lr
 8010016:	bf00      	nop
 8010018:	40010400 	.word	0x40010400

0801001c <LL_EXTI_DisableRisingTrig_32_63>:
{
 801001c:	b480      	push	{r7}
 801001e:	b083      	sub	sp, #12
 8010020:	af00      	add	r7, sp, #0
 8010022:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8010024:	4b06      	ldr	r3, [pc, #24]	; (8010040 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8010026:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	43db      	mvns	r3, r3
 801002c:	4904      	ldr	r1, [pc, #16]	; (8010040 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 801002e:	4013      	ands	r3, r2
 8010030:	628b      	str	r3, [r1, #40]	; 0x28
}
 8010032:	bf00      	nop
 8010034:	370c      	adds	r7, #12
 8010036:	46bd      	mov	sp, r7
 8010038:	f85d 7b04 	ldr.w	r7, [sp], #4
 801003c:	4770      	bx	lr
 801003e:	bf00      	nop
 8010040:	40010400 	.word	0x40010400

08010044 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8010044:	b480      	push	{r7}
 8010046:	b083      	sub	sp, #12
 8010048:	af00      	add	r7, sp, #0
 801004a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 801004c:	4b05      	ldr	r3, [pc, #20]	; (8010064 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 801004e:	68da      	ldr	r2, [r3, #12]
 8010050:	4904      	ldr	r1, [pc, #16]	; (8010064 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	4313      	orrs	r3, r2
 8010056:	60cb      	str	r3, [r1, #12]
}
 8010058:	bf00      	nop
 801005a:	370c      	adds	r7, #12
 801005c:	46bd      	mov	sp, r7
 801005e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010062:	4770      	bx	lr
 8010064:	40010400 	.word	0x40010400

08010068 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8010068:	b480      	push	{r7}
 801006a:	b083      	sub	sp, #12
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8010070:	4b05      	ldr	r3, [pc, #20]	; (8010088 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8010072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010074:	4904      	ldr	r1, [pc, #16]	; (8010088 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	4313      	orrs	r3, r2
 801007a:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 801007c:	bf00      	nop
 801007e:	370c      	adds	r7, #12
 8010080:	46bd      	mov	sp, r7
 8010082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010086:	4770      	bx	lr
 8010088:	40010400 	.word	0x40010400

0801008c <LL_EXTI_DisableFallingTrig_0_31>:
{
 801008c:	b480      	push	{r7}
 801008e:	b083      	sub	sp, #12
 8010090:	af00      	add	r7, sp, #0
 8010092:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8010094:	4b06      	ldr	r3, [pc, #24]	; (80100b0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8010096:	68da      	ldr	r2, [r3, #12]
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	43db      	mvns	r3, r3
 801009c:	4904      	ldr	r1, [pc, #16]	; (80100b0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 801009e:	4013      	ands	r3, r2
 80100a0:	60cb      	str	r3, [r1, #12]
}
 80100a2:	bf00      	nop
 80100a4:	370c      	adds	r7, #12
 80100a6:	46bd      	mov	sp, r7
 80100a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ac:	4770      	bx	lr
 80100ae:	bf00      	nop
 80100b0:	40010400 	.word	0x40010400

080100b4 <LL_EXTI_DisableFallingTrig_32_63>:
{
 80100b4:	b480      	push	{r7}
 80100b6:	b083      	sub	sp, #12
 80100b8:	af00      	add	r7, sp, #0
 80100ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80100bc:	4b06      	ldr	r3, [pc, #24]	; (80100d8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80100be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	43db      	mvns	r3, r3
 80100c4:	4904      	ldr	r1, [pc, #16]	; (80100d8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80100c6:	4013      	ands	r3, r2
 80100c8:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80100ca:	bf00      	nop
 80100cc:	370c      	adds	r7, #12
 80100ce:	46bd      	mov	sp, r7
 80100d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100d4:	4770      	bx	lr
 80100d6:	bf00      	nop
 80100d8:	40010400 	.word	0x40010400

080100dc <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80100dc:	b580      	push	{r7, lr}
 80100de:	b084      	sub	sp, #16
 80100e0:	af00      	add	r7, sp, #0
 80100e2:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 80100e4:	2300      	movs	r3, #0
 80100e6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	7a1b      	ldrb	r3, [r3, #8]
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	f000 80c8 	beq.w	8010282 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d05d      	beq.n	80101b6 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	7a5b      	ldrb	r3, [r3, #9]
 80100fe:	2b01      	cmp	r3, #1
 8010100:	d00e      	beq.n	8010120 <LL_EXTI_Init+0x44>
 8010102:	2b02      	cmp	r3, #2
 8010104:	d017      	beq.n	8010136 <LL_EXTI_Init+0x5a>
 8010106:	2b00      	cmp	r3, #0
 8010108:	d120      	bne.n	801014c <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	4618      	mov	r0, r3
 8010110:	f7ff ff24 	bl	800ff5c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	681b      	ldr	r3, [r3, #0]
 8010118:	4618      	mov	r0, r3
 801011a:	f7ff feaf 	bl	800fe7c <LL_EXTI_EnableIT_0_31>
          break;
 801011e:	e018      	b.n	8010152 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	4618      	mov	r0, r3
 8010126:	f7ff fecd 	bl	800fec4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	4618      	mov	r0, r3
 8010130:	f7ff fef0 	bl	800ff14 <LL_EXTI_EnableEvent_0_31>
          break;
 8010134:	e00d      	b.n	8010152 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	4618      	mov	r0, r3
 801013c:	f7ff fe9e 	bl	800fe7c <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	681b      	ldr	r3, [r3, #0]
 8010144:	4618      	mov	r0, r3
 8010146:	f7ff fee5 	bl	800ff14 <LL_EXTI_EnableEvent_0_31>
          break;
 801014a:	e002      	b.n	8010152 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 801014c:	2301      	movs	r3, #1
 801014e:	60fb      	str	r3, [r7, #12]
          break;
 8010150:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	7a9b      	ldrb	r3, [r3, #10]
 8010156:	2b00      	cmp	r3, #0
 8010158:	d02d      	beq.n	80101b6 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	7a9b      	ldrb	r3, [r3, #10]
 801015e:	2b02      	cmp	r3, #2
 8010160:	d00e      	beq.n	8010180 <LL_EXTI_Init+0xa4>
 8010162:	2b03      	cmp	r3, #3
 8010164:	d017      	beq.n	8010196 <LL_EXTI_Init+0xba>
 8010166:	2b01      	cmp	r3, #1
 8010168:	d120      	bne.n	80101ac <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	4618      	mov	r0, r3
 8010170:	f7ff ff8c 	bl	801008c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	4618      	mov	r0, r3
 801017a:	f7ff ff17 	bl	800ffac <LL_EXTI_EnableRisingTrig_0_31>
            break;
 801017e:	e01b      	b.n	80101b8 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	4618      	mov	r0, r3
 8010186:	f7ff ff35 	bl	800fff4 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	4618      	mov	r0, r3
 8010190:	f7ff ff58 	bl	8010044 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8010194:	e010      	b.n	80101b8 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	4618      	mov	r0, r3
 801019c:	f7ff ff06 	bl	800ffac <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	4618      	mov	r0, r3
 80101a6:	f7ff ff4d 	bl	8010044 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80101aa:	e005      	b.n	80101b8 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	f043 0302 	orr.w	r3, r3, #2
 80101b2:	60fb      	str	r3, [r7, #12]
            break;
 80101b4:	e000      	b.n	80101b8 <LL_EXTI_Init+0xdc>
        }
      }
 80101b6:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	685b      	ldr	r3, [r3, #4]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d075      	beq.n	80102ac <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	7a5b      	ldrb	r3, [r3, #9]
 80101c4:	2b01      	cmp	r3, #1
 80101c6:	d00e      	beq.n	80101e6 <LL_EXTI_Init+0x10a>
 80101c8:	2b02      	cmp	r3, #2
 80101ca:	d017      	beq.n	80101fc <LL_EXTI_Init+0x120>
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d120      	bne.n	8010212 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	685b      	ldr	r3, [r3, #4]
 80101d4:	4618      	mov	r0, r3
 80101d6:	f7ff fed5 	bl	800ff84 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	685b      	ldr	r3, [r3, #4]
 80101de:	4618      	mov	r0, r3
 80101e0:	f7ff fe5e 	bl	800fea0 <LL_EXTI_EnableIT_32_63>
          break;
 80101e4:	e01a      	b.n	801021c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	685b      	ldr	r3, [r3, #4]
 80101ea:	4618      	mov	r0, r3
 80101ec:	f7ff fe7e 	bl	800feec <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	685b      	ldr	r3, [r3, #4]
 80101f4:	4618      	mov	r0, r3
 80101f6:	f7ff fe9f 	bl	800ff38 <LL_EXTI_EnableEvent_32_63>
          break;
 80101fa:	e00f      	b.n	801021c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	685b      	ldr	r3, [r3, #4]
 8010200:	4618      	mov	r0, r3
 8010202:	f7ff fe4d 	bl	800fea0 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	685b      	ldr	r3, [r3, #4]
 801020a:	4618      	mov	r0, r3
 801020c:	f7ff fe94 	bl	800ff38 <LL_EXTI_EnableEvent_32_63>
          break;
 8010210:	e004      	b.n	801021c <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	f043 0304 	orr.w	r3, r3, #4
 8010218:	60fb      	str	r3, [r7, #12]
          break;
 801021a:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	7a9b      	ldrb	r3, [r3, #10]
 8010220:	2b00      	cmp	r3, #0
 8010222:	d043      	beq.n	80102ac <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	7a9b      	ldrb	r3, [r3, #10]
 8010228:	2b02      	cmp	r3, #2
 801022a:	d00e      	beq.n	801024a <LL_EXTI_Init+0x16e>
 801022c:	2b03      	cmp	r3, #3
 801022e:	d017      	beq.n	8010260 <LL_EXTI_Init+0x184>
 8010230:	2b01      	cmp	r3, #1
 8010232:	d120      	bne.n	8010276 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	685b      	ldr	r3, [r3, #4]
 8010238:	4618      	mov	r0, r3
 801023a:	f7ff ff3b 	bl	80100b4 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	685b      	ldr	r3, [r3, #4]
 8010242:	4618      	mov	r0, r3
 8010244:	f7ff fec4 	bl	800ffd0 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8010248:	e031      	b.n	80102ae <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	685b      	ldr	r3, [r3, #4]
 801024e:	4618      	mov	r0, r3
 8010250:	f7ff fee4 	bl	801001c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	685b      	ldr	r3, [r3, #4]
 8010258:	4618      	mov	r0, r3
 801025a:	f7ff ff05 	bl	8010068 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 801025e:	e026      	b.n	80102ae <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	685b      	ldr	r3, [r3, #4]
 8010264:	4618      	mov	r0, r3
 8010266:	f7ff feb3 	bl	800ffd0 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	685b      	ldr	r3, [r3, #4]
 801026e:	4618      	mov	r0, r3
 8010270:	f7ff fefa 	bl	8010068 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8010274:	e01b      	b.n	80102ae <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	f043 0305 	orr.w	r3, r3, #5
 801027c:	60fb      	str	r3, [r7, #12]
            break;
 801027e:	bf00      	nop
 8010280:	e015      	b.n	80102ae <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	4618      	mov	r0, r3
 8010288:	f7ff fe1c 	bl	800fec4 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	4618      	mov	r0, r3
 8010292:	f7ff fe63 	bl	800ff5c <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	685b      	ldr	r3, [r3, #4]
 801029a:	4618      	mov	r0, r3
 801029c:	f7ff fe26 	bl	800feec <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	685b      	ldr	r3, [r3, #4]
 80102a4:	4618      	mov	r0, r3
 80102a6:	f7ff fe6d 	bl	800ff84 <LL_EXTI_DisableEvent_32_63>
 80102aa:	e000      	b.n	80102ae <LL_EXTI_Init+0x1d2>
      }
 80102ac:	bf00      	nop
  }

  return status;
 80102ae:	68fb      	ldr	r3, [r7, #12]
}
 80102b0:	4618      	mov	r0, r3
 80102b2:	3710      	adds	r7, #16
 80102b4:	46bd      	mov	sp, r7
 80102b6:	bd80      	pop	{r7, pc}

080102b8 <LL_GPIO_SetPinMode>:
{
 80102b8:	b480      	push	{r7}
 80102ba:	b089      	sub	sp, #36	; 0x24
 80102bc:	af00      	add	r7, sp, #0
 80102be:	60f8      	str	r0, [r7, #12]
 80102c0:	60b9      	str	r1, [r7, #8]
 80102c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	681a      	ldr	r2, [r3, #0]
 80102c8:	68bb      	ldr	r3, [r7, #8]
 80102ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80102cc:	697b      	ldr	r3, [r7, #20]
 80102ce:	fa93 f3a3 	rbit	r3, r3
 80102d2:	613b      	str	r3, [r7, #16]
  return result;
 80102d4:	693b      	ldr	r3, [r7, #16]
 80102d6:	fab3 f383 	clz	r3, r3
 80102da:	b2db      	uxtb	r3, r3
 80102dc:	005b      	lsls	r3, r3, #1
 80102de:	2103      	movs	r1, #3
 80102e0:	fa01 f303 	lsl.w	r3, r1, r3
 80102e4:	43db      	mvns	r3, r3
 80102e6:	401a      	ands	r2, r3
 80102e8:	68bb      	ldr	r3, [r7, #8]
 80102ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80102ec:	69fb      	ldr	r3, [r7, #28]
 80102ee:	fa93 f3a3 	rbit	r3, r3
 80102f2:	61bb      	str	r3, [r7, #24]
  return result;
 80102f4:	69bb      	ldr	r3, [r7, #24]
 80102f6:	fab3 f383 	clz	r3, r3
 80102fa:	b2db      	uxtb	r3, r3
 80102fc:	005b      	lsls	r3, r3, #1
 80102fe:	6879      	ldr	r1, [r7, #4]
 8010300:	fa01 f303 	lsl.w	r3, r1, r3
 8010304:	431a      	orrs	r2, r3
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	601a      	str	r2, [r3, #0]
}
 801030a:	bf00      	nop
 801030c:	3724      	adds	r7, #36	; 0x24
 801030e:	46bd      	mov	sp, r7
 8010310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010314:	4770      	bx	lr

08010316 <LL_GPIO_SetPinOutputType>:
{
 8010316:	b480      	push	{r7}
 8010318:	b085      	sub	sp, #20
 801031a:	af00      	add	r7, sp, #0
 801031c:	60f8      	str	r0, [r7, #12]
 801031e:	60b9      	str	r1, [r7, #8]
 8010320:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	685a      	ldr	r2, [r3, #4]
 8010326:	68bb      	ldr	r3, [r7, #8]
 8010328:	43db      	mvns	r3, r3
 801032a:	401a      	ands	r2, r3
 801032c:	68bb      	ldr	r3, [r7, #8]
 801032e:	6879      	ldr	r1, [r7, #4]
 8010330:	fb01 f303 	mul.w	r3, r1, r3
 8010334:	431a      	orrs	r2, r3
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	605a      	str	r2, [r3, #4]
}
 801033a:	bf00      	nop
 801033c:	3714      	adds	r7, #20
 801033e:	46bd      	mov	sp, r7
 8010340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010344:	4770      	bx	lr

08010346 <LL_GPIO_SetPinSpeed>:
{
 8010346:	b480      	push	{r7}
 8010348:	b089      	sub	sp, #36	; 0x24
 801034a:	af00      	add	r7, sp, #0
 801034c:	60f8      	str	r0, [r7, #12]
 801034e:	60b9      	str	r1, [r7, #8]
 8010350:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	689a      	ldr	r2, [r3, #8]
 8010356:	68bb      	ldr	r3, [r7, #8]
 8010358:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801035a:	697b      	ldr	r3, [r7, #20]
 801035c:	fa93 f3a3 	rbit	r3, r3
 8010360:	613b      	str	r3, [r7, #16]
  return result;
 8010362:	693b      	ldr	r3, [r7, #16]
 8010364:	fab3 f383 	clz	r3, r3
 8010368:	b2db      	uxtb	r3, r3
 801036a:	005b      	lsls	r3, r3, #1
 801036c:	2103      	movs	r1, #3
 801036e:	fa01 f303 	lsl.w	r3, r1, r3
 8010372:	43db      	mvns	r3, r3
 8010374:	401a      	ands	r2, r3
 8010376:	68bb      	ldr	r3, [r7, #8]
 8010378:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801037a:	69fb      	ldr	r3, [r7, #28]
 801037c:	fa93 f3a3 	rbit	r3, r3
 8010380:	61bb      	str	r3, [r7, #24]
  return result;
 8010382:	69bb      	ldr	r3, [r7, #24]
 8010384:	fab3 f383 	clz	r3, r3
 8010388:	b2db      	uxtb	r3, r3
 801038a:	005b      	lsls	r3, r3, #1
 801038c:	6879      	ldr	r1, [r7, #4]
 801038e:	fa01 f303 	lsl.w	r3, r1, r3
 8010392:	431a      	orrs	r2, r3
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	609a      	str	r2, [r3, #8]
}
 8010398:	bf00      	nop
 801039a:	3724      	adds	r7, #36	; 0x24
 801039c:	46bd      	mov	sp, r7
 801039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103a2:	4770      	bx	lr

080103a4 <LL_GPIO_SetPinPull>:
{
 80103a4:	b480      	push	{r7}
 80103a6:	b089      	sub	sp, #36	; 0x24
 80103a8:	af00      	add	r7, sp, #0
 80103aa:	60f8      	str	r0, [r7, #12]
 80103ac:	60b9      	str	r1, [r7, #8]
 80103ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	68da      	ldr	r2, [r3, #12]
 80103b4:	68bb      	ldr	r3, [r7, #8]
 80103b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80103b8:	697b      	ldr	r3, [r7, #20]
 80103ba:	fa93 f3a3 	rbit	r3, r3
 80103be:	613b      	str	r3, [r7, #16]
  return result;
 80103c0:	693b      	ldr	r3, [r7, #16]
 80103c2:	fab3 f383 	clz	r3, r3
 80103c6:	b2db      	uxtb	r3, r3
 80103c8:	005b      	lsls	r3, r3, #1
 80103ca:	2103      	movs	r1, #3
 80103cc:	fa01 f303 	lsl.w	r3, r1, r3
 80103d0:	43db      	mvns	r3, r3
 80103d2:	401a      	ands	r2, r3
 80103d4:	68bb      	ldr	r3, [r7, #8]
 80103d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80103d8:	69fb      	ldr	r3, [r7, #28]
 80103da:	fa93 f3a3 	rbit	r3, r3
 80103de:	61bb      	str	r3, [r7, #24]
  return result;
 80103e0:	69bb      	ldr	r3, [r7, #24]
 80103e2:	fab3 f383 	clz	r3, r3
 80103e6:	b2db      	uxtb	r3, r3
 80103e8:	005b      	lsls	r3, r3, #1
 80103ea:	6879      	ldr	r1, [r7, #4]
 80103ec:	fa01 f303 	lsl.w	r3, r1, r3
 80103f0:	431a      	orrs	r2, r3
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	60da      	str	r2, [r3, #12]
}
 80103f6:	bf00      	nop
 80103f8:	3724      	adds	r7, #36	; 0x24
 80103fa:	46bd      	mov	sp, r7
 80103fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010400:	4770      	bx	lr

08010402 <LL_GPIO_SetAFPin_0_7>:
{
 8010402:	b480      	push	{r7}
 8010404:	b089      	sub	sp, #36	; 0x24
 8010406:	af00      	add	r7, sp, #0
 8010408:	60f8      	str	r0, [r7, #12]
 801040a:	60b9      	str	r1, [r7, #8]
 801040c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	6a1a      	ldr	r2, [r3, #32]
 8010412:	68bb      	ldr	r3, [r7, #8]
 8010414:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010416:	697b      	ldr	r3, [r7, #20]
 8010418:	fa93 f3a3 	rbit	r3, r3
 801041c:	613b      	str	r3, [r7, #16]
  return result;
 801041e:	693b      	ldr	r3, [r7, #16]
 8010420:	fab3 f383 	clz	r3, r3
 8010424:	b2db      	uxtb	r3, r3
 8010426:	009b      	lsls	r3, r3, #2
 8010428:	210f      	movs	r1, #15
 801042a:	fa01 f303 	lsl.w	r3, r1, r3
 801042e:	43db      	mvns	r3, r3
 8010430:	401a      	ands	r2, r3
 8010432:	68bb      	ldr	r3, [r7, #8]
 8010434:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010436:	69fb      	ldr	r3, [r7, #28]
 8010438:	fa93 f3a3 	rbit	r3, r3
 801043c:	61bb      	str	r3, [r7, #24]
  return result;
 801043e:	69bb      	ldr	r3, [r7, #24]
 8010440:	fab3 f383 	clz	r3, r3
 8010444:	b2db      	uxtb	r3, r3
 8010446:	009b      	lsls	r3, r3, #2
 8010448:	6879      	ldr	r1, [r7, #4]
 801044a:	fa01 f303 	lsl.w	r3, r1, r3
 801044e:	431a      	orrs	r2, r3
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	621a      	str	r2, [r3, #32]
}
 8010454:	bf00      	nop
 8010456:	3724      	adds	r7, #36	; 0x24
 8010458:	46bd      	mov	sp, r7
 801045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801045e:	4770      	bx	lr

08010460 <LL_GPIO_SetAFPin_8_15>:
{
 8010460:	b480      	push	{r7}
 8010462:	b089      	sub	sp, #36	; 0x24
 8010464:	af00      	add	r7, sp, #0
 8010466:	60f8      	str	r0, [r7, #12]
 8010468:	60b9      	str	r1, [r7, #8]
 801046a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010470:	68bb      	ldr	r3, [r7, #8]
 8010472:	0a1b      	lsrs	r3, r3, #8
 8010474:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010476:	697b      	ldr	r3, [r7, #20]
 8010478:	fa93 f3a3 	rbit	r3, r3
 801047c:	613b      	str	r3, [r7, #16]
  return result;
 801047e:	693b      	ldr	r3, [r7, #16]
 8010480:	fab3 f383 	clz	r3, r3
 8010484:	b2db      	uxtb	r3, r3
 8010486:	009b      	lsls	r3, r3, #2
 8010488:	210f      	movs	r1, #15
 801048a:	fa01 f303 	lsl.w	r3, r1, r3
 801048e:	43db      	mvns	r3, r3
 8010490:	401a      	ands	r2, r3
 8010492:	68bb      	ldr	r3, [r7, #8]
 8010494:	0a1b      	lsrs	r3, r3, #8
 8010496:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010498:	69fb      	ldr	r3, [r7, #28]
 801049a:	fa93 f3a3 	rbit	r3, r3
 801049e:	61bb      	str	r3, [r7, #24]
  return result;
 80104a0:	69bb      	ldr	r3, [r7, #24]
 80104a2:	fab3 f383 	clz	r3, r3
 80104a6:	b2db      	uxtb	r3, r3
 80104a8:	009b      	lsls	r3, r3, #2
 80104aa:	6879      	ldr	r1, [r7, #4]
 80104ac:	fa01 f303 	lsl.w	r3, r1, r3
 80104b0:	431a      	orrs	r2, r3
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80104b6:	bf00      	nop
 80104b8:	3724      	adds	r7, #36	; 0x24
 80104ba:	46bd      	mov	sp, r7
 80104bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104c0:	4770      	bx	lr

080104c2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80104c2:	b580      	push	{r7, lr}
 80104c4:	b086      	sub	sp, #24
 80104c6:	af00      	add	r7, sp, #0
 80104c8:	6078      	str	r0, [r7, #4]
 80104ca:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80104cc:	683b      	ldr	r3, [r7, #0]
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	fa93 f3a3 	rbit	r3, r3
 80104d8:	60bb      	str	r3, [r7, #8]
  return result;
 80104da:	68bb      	ldr	r3, [r7, #8]
 80104dc:	fab3 f383 	clz	r3, r3
 80104e0:	b2db      	uxtb	r3, r3
 80104e2:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80104e4:	e040      	b.n	8010568 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80104e6:	683b      	ldr	r3, [r7, #0]
 80104e8:	681a      	ldr	r2, [r3, #0]
 80104ea:	2101      	movs	r1, #1
 80104ec:	697b      	ldr	r3, [r7, #20]
 80104ee:	fa01 f303 	lsl.w	r3, r1, r3
 80104f2:	4013      	ands	r3, r2
 80104f4:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 80104f6:	693b      	ldr	r3, [r7, #16]
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d032      	beq.n	8010562 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80104fc:	683b      	ldr	r3, [r7, #0]
 80104fe:	685b      	ldr	r3, [r3, #4]
 8010500:	461a      	mov	r2, r3
 8010502:	6939      	ldr	r1, [r7, #16]
 8010504:	6878      	ldr	r0, [r7, #4]
 8010506:	f7ff fed7 	bl	80102b8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 801050a:	683b      	ldr	r3, [r7, #0]
 801050c:	685b      	ldr	r3, [r3, #4]
 801050e:	2b01      	cmp	r3, #1
 8010510:	d003      	beq.n	801051a <LL_GPIO_Init+0x58>
 8010512:	683b      	ldr	r3, [r7, #0]
 8010514:	685b      	ldr	r3, [r3, #4]
 8010516:	2b02      	cmp	r3, #2
 8010518:	d106      	bne.n	8010528 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 801051a:	683b      	ldr	r3, [r7, #0]
 801051c:	689b      	ldr	r3, [r3, #8]
 801051e:	461a      	mov	r2, r3
 8010520:	6939      	ldr	r1, [r7, #16]
 8010522:	6878      	ldr	r0, [r7, #4]
 8010524:	f7ff ff0f 	bl	8010346 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8010528:	683b      	ldr	r3, [r7, #0]
 801052a:	691b      	ldr	r3, [r3, #16]
 801052c:	461a      	mov	r2, r3
 801052e:	6939      	ldr	r1, [r7, #16]
 8010530:	6878      	ldr	r0, [r7, #4]
 8010532:	f7ff ff37 	bl	80103a4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8010536:	683b      	ldr	r3, [r7, #0]
 8010538:	685b      	ldr	r3, [r3, #4]
 801053a:	2b02      	cmp	r3, #2
 801053c:	d111      	bne.n	8010562 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 801053e:	693b      	ldr	r3, [r7, #16]
 8010540:	2bff      	cmp	r3, #255	; 0xff
 8010542:	d807      	bhi.n	8010554 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8010544:	683b      	ldr	r3, [r7, #0]
 8010546:	695b      	ldr	r3, [r3, #20]
 8010548:	461a      	mov	r2, r3
 801054a:	6939      	ldr	r1, [r7, #16]
 801054c:	6878      	ldr	r0, [r7, #4]
 801054e:	f7ff ff58 	bl	8010402 <LL_GPIO_SetAFPin_0_7>
 8010552:	e006      	b.n	8010562 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8010554:	683b      	ldr	r3, [r7, #0]
 8010556:	695b      	ldr	r3, [r3, #20]
 8010558:	461a      	mov	r2, r3
 801055a:	6939      	ldr	r1, [r7, #16]
 801055c:	6878      	ldr	r0, [r7, #4]
 801055e:	f7ff ff7f 	bl	8010460 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8010562:	697b      	ldr	r3, [r7, #20]
 8010564:	3301      	adds	r3, #1
 8010566:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8010568:	683b      	ldr	r3, [r7, #0]
 801056a:	681a      	ldr	r2, [r3, #0]
 801056c:	697b      	ldr	r3, [r7, #20]
 801056e:	fa22 f303 	lsr.w	r3, r2, r3
 8010572:	2b00      	cmp	r3, #0
 8010574:	d1b7      	bne.n	80104e6 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8010576:	683b      	ldr	r3, [r7, #0]
 8010578:	685b      	ldr	r3, [r3, #4]
 801057a:	2b01      	cmp	r3, #1
 801057c:	d003      	beq.n	8010586 <LL_GPIO_Init+0xc4>
 801057e:	683b      	ldr	r3, [r7, #0]
 8010580:	685b      	ldr	r3, [r3, #4]
 8010582:	2b02      	cmp	r3, #2
 8010584:	d107      	bne.n	8010596 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8010586:	683b      	ldr	r3, [r7, #0]
 8010588:	6819      	ldr	r1, [r3, #0]
 801058a:	683b      	ldr	r3, [r7, #0]
 801058c:	68db      	ldr	r3, [r3, #12]
 801058e:	461a      	mov	r2, r3
 8010590:	6878      	ldr	r0, [r7, #4]
 8010592:	f7ff fec0 	bl	8010316 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8010596:	2300      	movs	r3, #0
}
 8010598:	4618      	mov	r0, r3
 801059a:	3718      	adds	r7, #24
 801059c:	46bd      	mov	sp, r7
 801059e:	bd80      	pop	{r7, pc}

080105a0 <ILI9341_Draw_Wave>:

 extern uint16_t BURST_MAX_SIZE;


void ILI9341_Draw_Wave(uint16_t x, uint16_t y, uint8_t weight, uint16_t colour, uint8_t scale, uint32_t* data_table, uint16_t data_table_size)
{
 80105a0:	b590      	push	{r4, r7, lr}
 80105a2:	b085      	sub	sp, #20
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	4604      	mov	r4, r0
 80105a8:	4608      	mov	r0, r1
 80105aa:	4611      	mov	r1, r2
 80105ac:	461a      	mov	r2, r3
 80105ae:	4623      	mov	r3, r4
 80105b0:	80fb      	strh	r3, [r7, #6]
 80105b2:	4603      	mov	r3, r0
 80105b4:	80bb      	strh	r3, [r7, #4]
 80105b6:	460b      	mov	r3, r1
 80105b8:	70fb      	strb	r3, [r7, #3]
 80105ba:	4613      	mov	r3, r2
 80105bc:	803b      	strh	r3, [r7, #0]
	for(int w = 0; w < weight; w++ )
 80105be:	2300      	movs	r3, #0
 80105c0:	60fb      	str	r3, [r7, #12]
 80105c2:	e026      	b.n	8010612 <ILI9341_Draw_Wave+0x72>
	{
		for(int i = 0; i < data_table_size; i++)
 80105c4:	2300      	movs	r3, #0
 80105c6:	60bb      	str	r3, [r7, #8]
 80105c8:	e01c      	b.n	8010604 <ILI9341_Draw_Wave+0x64>
		{
			ILI9341_Draw_Pixel(	x + i,	(y + data_table[i] / scale) + w, colour);
 80105ca:	68bb      	ldr	r3, [r7, #8]
 80105cc:	b29a      	uxth	r2, r3
 80105ce:	88fb      	ldrh	r3, [r7, #6]
 80105d0:	4413      	add	r3, r2
 80105d2:	b298      	uxth	r0, r3
 80105d4:	68bb      	ldr	r3, [r7, #8]
 80105d6:	009b      	lsls	r3, r3, #2
 80105d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80105da:	4413      	add	r3, r2
 80105dc:	681a      	ldr	r2, [r3, #0]
 80105de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80105e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80105e6:	b29a      	uxth	r2, r3
 80105e8:	88bb      	ldrh	r3, [r7, #4]
 80105ea:	4413      	add	r3, r2
 80105ec:	b29a      	uxth	r2, r3
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	b29b      	uxth	r3, r3
 80105f2:	4413      	add	r3, r2
 80105f4:	b29b      	uxth	r3, r3
 80105f6:	883a      	ldrh	r2, [r7, #0]
 80105f8:	4619      	mov	r1, r3
 80105fa:	f000 fc1f 	bl	8010e3c <ILI9341_Draw_Pixel>
		for(int i = 0; i < data_table_size; i++)
 80105fe:	68bb      	ldr	r3, [r7, #8]
 8010600:	3301      	adds	r3, #1
 8010602:	60bb      	str	r3, [r7, #8]
 8010604:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010606:	68ba      	ldr	r2, [r7, #8]
 8010608:	429a      	cmp	r2, r3
 801060a:	dbde      	blt.n	80105ca <ILI9341_Draw_Wave+0x2a>
	for(int w = 0; w < weight; w++ )
 801060c:	68fb      	ldr	r3, [r7, #12]
 801060e:	3301      	adds	r3, #1
 8010610:	60fb      	str	r3, [r7, #12]
 8010612:	78fb      	ldrb	r3, [r7, #3]
 8010614:	68fa      	ldr	r2, [r7, #12]
 8010616:	429a      	cmp	r2, r3
 8010618:	dbd4      	blt.n	80105c4 <ILI9341_Draw_Wave+0x24>

		}
	}

}
 801061a:	bf00      	nop
 801061c:	3714      	adds	r7, #20
 801061e:	46bd      	mov	sp, r7
 8010620:	bd90      	pop	{r4, r7, pc}

08010622 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 *
 */
void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint16_t border_colour)
{
 8010622:	b590      	push	{r4, r7, lr}
 8010624:	b087      	sub	sp, #28
 8010626:	af02      	add	r7, sp, #8
 8010628:	4604      	mov	r4, r0
 801062a:	4608      	mov	r0, r1
 801062c:	4611      	mov	r1, r2
 801062e:	461a      	mov	r2, r3
 8010630:	4623      	mov	r3, r4
 8010632:	80fb      	strh	r3, [r7, #6]
 8010634:	4603      	mov	r3, r0
 8010636:	80bb      	strh	r3, [r7, #4]
 8010638:	460b      	mov	r3, r1
 801063a:	807b      	strh	r3, [r7, #2]
 801063c:	4613      	mov	r3, r2
 801063e:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 8010640:	2300      	movs	r3, #0
 8010642:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 8010644:	7bfa      	ldrb	r2, [r7, #15]
 8010646:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801064a:	429a      	cmp	r2, r3
 801064c:	d939      	bls.n	80106c2 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa0>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 801064e:	88ba      	ldrh	r2, [r7, #4]
 8010650:	7bfb      	ldrb	r3, [r7, #15]
 8010652:	441a      	add	r2, r3
 8010654:	88b9      	ldrh	r1, [r7, #4]
 8010656:	883b      	ldrh	r3, [r7, #0]
 8010658:	4419      	add	r1, r3
 801065a:	7bfb      	ldrb	r3, [r7, #15]
 801065c:	1acb      	subs	r3, r1, r3
 801065e:	429a      	cmp	r2, r3
 8010660:	f000 8089 	beq.w	8010776 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
 8010664:	88fa      	ldrh	r2, [r7, #6]
 8010666:	7bfb      	ldrb	r3, [r7, #15]
 8010668:	441a      	add	r2, r3
 801066a:	88f9      	ldrh	r1, [r7, #6]
 801066c:	887b      	ldrh	r3, [r7, #2]
 801066e:	4419      	add	r1, r3
 8010670:	7bfb      	ldrb	r3, [r7, #15]
 8010672:	1acb      	subs	r3, r1, r3
 8010674:	429a      	cmp	r2, r3
 8010676:	d07e      	beq.n	8010776 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 8010678:	7bfb      	ldrb	r3, [r7, #15]
 801067a:	b29a      	uxth	r2, r3
 801067c:	88fb      	ldrh	r3, [r7, #6]
 801067e:	4413      	add	r3, r2
 8010680:	b298      	uxth	r0, r3
 8010682:	7bfb      	ldrb	r3, [r7, #15]
 8010684:	b29a      	uxth	r2, r3
 8010686:	88bb      	ldrh	r3, [r7, #4]
 8010688:	4413      	add	r3, r2
 801068a:	b299      	uxth	r1, r3
 801068c:	7bfb      	ldrb	r3, [r7, #15]
 801068e:	b29b      	uxth	r3, r3
 8010690:	005b      	lsls	r3, r3, #1
 8010692:	b29b      	uxth	r3, r3
 8010694:	887a      	ldrh	r2, [r7, #2]
 8010696:	1ad3      	subs	r3, r2, r3
 8010698:	b29b      	uxth	r3, r3
 801069a:	3301      	adds	r3, #1
 801069c:	b29c      	uxth	r4, r3
 801069e:	7bfb      	ldrb	r3, [r7, #15]
 80106a0:	b29b      	uxth	r3, r3
 80106a2:	005b      	lsls	r3, r3, #1
 80106a4:	b29b      	uxth	r3, r3
 80106a6:	883a      	ldrh	r2, [r7, #0]
 80106a8:	1ad3      	subs	r3, r2, r3
 80106aa:	b29b      	uxth	r3, r3
 80106ac:	3301      	adds	r3, #1
 80106ae:	b29a      	uxth	r2, r3
 80106b0:	2304      	movs	r3, #4
 80106b2:	9301      	str	r3, [sp, #4]
 80106b4:	8c3b      	ldrh	r3, [r7, #32]
 80106b6:	9300      	str	r3, [sp, #0]
 80106b8:	4613      	mov	r3, r2
 80106ba:	4622      	mov	r2, r4
 80106bc:	f000 fd18 	bl	80110f0 <ILI9341_Draw_Rectangle>
				goto finish;
 80106c0:	e05a      	b.n	8010778 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x156>
			}
		}

		// Horizontal line - Top
		ILI9341_Draw_Horizontal_Line(	x + b,
 80106c2:	7bfb      	ldrb	r3, [r7, #15]
 80106c4:	b29a      	uxth	r2, r3
 80106c6:	88fb      	ldrh	r3, [r7, #6]
 80106c8:	4413      	add	r3, r2
 80106ca:	b298      	uxth	r0, r3
 80106cc:	7bfb      	ldrb	r3, [r7, #15]
 80106ce:	b29a      	uxth	r2, r3
 80106d0:	88bb      	ldrh	r3, [r7, #4]
 80106d2:	4413      	add	r3, r2
 80106d4:	b299      	uxth	r1, r3
										y + b,
										(w - b)+1,
 80106d6:	7bfb      	ldrb	r3, [r7, #15]
 80106d8:	b29b      	uxth	r3, r3
 80106da:	887a      	ldrh	r2, [r7, #2]
 80106dc:	1ad3      	subs	r3, r2, r3
 80106de:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 80106e0:	3301      	adds	r3, #1
 80106e2:	b29a      	uxth	r2, r3
 80106e4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80106e6:	f000 fa6b 	bl	8010bc0 <ILI9341_Draw_Horizontal_Line>
										border_colour);
		// Horizontal line - Bottom
		ILI9341_Draw_Horizontal_Line(	x + b,
 80106ea:	7bfb      	ldrb	r3, [r7, #15]
 80106ec:	b29a      	uxth	r2, r3
 80106ee:	88fb      	ldrh	r3, [r7, #6]
 80106f0:	4413      	add	r3, r2
 80106f2:	b298      	uxth	r0, r3
										(y + h) - b,
 80106f4:	88ba      	ldrh	r2, [r7, #4]
 80106f6:	883b      	ldrh	r3, [r7, #0]
 80106f8:	4413      	add	r3, r2
 80106fa:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 80106fc:	7bfb      	ldrb	r3, [r7, #15]
 80106fe:	b29b      	uxth	r3, r3
 8010700:	1ad3      	subs	r3, r2, r3
 8010702:	b299      	uxth	r1, r3
										(w - b)+1,
 8010704:	7bfb      	ldrb	r3, [r7, #15]
 8010706:	b29b      	uxth	r3, r3
 8010708:	887a      	ldrh	r2, [r7, #2]
 801070a:	1ad3      	subs	r3, r2, r3
 801070c:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 801070e:	3301      	adds	r3, #1
 8010710:	b29a      	uxth	r2, r3
 8010712:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010714:	f000 fa54 	bl	8010bc0 <ILI9341_Draw_Horizontal_Line>
										border_colour);


		// Vertical line - left
		ILI9341_Draw_Vertical_Line(		x + b,
 8010718:	7bfb      	ldrb	r3, [r7, #15]
 801071a:	b29a      	uxth	r2, r3
 801071c:	88fb      	ldrh	r3, [r7, #6]
 801071e:	4413      	add	r3, r2
 8010720:	b298      	uxth	r0, r3
 8010722:	7bfb      	ldrb	r3, [r7, #15]
 8010724:	b29a      	uxth	r2, r3
 8010726:	88bb      	ldrh	r3, [r7, #4]
 8010728:	4413      	add	r3, r2
 801072a:	b299      	uxth	r1, r3
 801072c:	7bfb      	ldrb	r3, [r7, #15]
 801072e:	b29b      	uxth	r3, r3
 8010730:	005b      	lsls	r3, r3, #1
 8010732:	b29b      	uxth	r3, r3
 8010734:	883a      	ldrh	r2, [r7, #0]
 8010736:	1ad3      	subs	r3, r2, r3
 8010738:	b29a      	uxth	r2, r3
 801073a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801073c:	f000 faa4 	bl	8010c88 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);
		// Vertical line - right
		ILI9341_Draw_Vertical_Line(		((x + w)) - (b),
 8010740:	88fa      	ldrh	r2, [r7, #6]
 8010742:	887b      	ldrh	r3, [r7, #2]
 8010744:	4413      	add	r3, r2
 8010746:	b29a      	uxth	r2, r3
 8010748:	7bfb      	ldrb	r3, [r7, #15]
 801074a:	b29b      	uxth	r3, r3
 801074c:	1ad3      	subs	r3, r2, r3
 801074e:	b298      	uxth	r0, r3
 8010750:	7bfb      	ldrb	r3, [r7, #15]
 8010752:	b29a      	uxth	r2, r3
 8010754:	88bb      	ldrh	r3, [r7, #4]
 8010756:	4413      	add	r3, r2
 8010758:	b299      	uxth	r1, r3
 801075a:	7bfb      	ldrb	r3, [r7, #15]
 801075c:	b29b      	uxth	r3, r3
 801075e:	005b      	lsls	r3, r3, #1
 8010760:	b29b      	uxth	r3, r3
 8010762:	883a      	ldrh	r2, [r7, #0]
 8010764:	1ad3      	subs	r3, r2, r3
 8010766:	b29a      	uxth	r2, r3
 8010768:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801076a:	f000 fa8d 	bl	8010c88 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 801076e:	7bfb      	ldrb	r3, [r7, #15]
 8010770:	3301      	adds	r3, #1
 8010772:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 8010774:	e766      	b.n	8010644 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 8010776:	bf00      	nop
	// done
	return;
 8010778:	bf00      	nop
}
 801077a:	3714      	adds	r7, #20
 801077c:	46bd      	mov	sp, r7
 801077e:	bd90      	pop	{r4, r7, pc}

08010780 <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 8010780:	b590      	push	{r4, r7, lr}
 8010782:	b089      	sub	sp, #36	; 0x24
 8010784:	af02      	add	r7, sp, #8
 8010786:	4604      	mov	r4, r0
 8010788:	4608      	mov	r0, r1
 801078a:	4611      	mov	r1, r2
 801078c:	461a      	mov	r2, r3
 801078e:	4623      	mov	r3, r4
 8010790:	71fb      	strb	r3, [r7, #7]
 8010792:	4603      	mov	r3, r0
 8010794:	80bb      	strh	r3, [r7, #4]
 8010796:	460b      	mov	r3, r1
 8010798:	807b      	strh	r3, [r7, #2]
 801079a:	4613      	mov	r3, r2
 801079c:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 801079e:	79fb      	ldrb	r3, [r7, #7]
 80107a0:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 80107a2:	7dfb      	ldrb	r3, [r7, #23]
 80107a4:	2b1f      	cmp	r3, #31
 80107a6:	d802      	bhi.n	80107ae <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 80107a8:	2300      	movs	r3, #0
 80107aa:	71fb      	strb	r3, [r7, #7]
 80107ac:	e002      	b.n	80107b4 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 80107ae:	7dfb      	ldrb	r3, [r7, #23]
 80107b0:	3b20      	subs	r3, #32
 80107b2:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80107b4:	2300      	movs	r3, #0
 80107b6:	753b      	strb	r3, [r7, #20]
 80107b8:	e012      	b.n	80107e0 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 80107ba:	7dfa      	ldrb	r2, [r7, #23]
 80107bc:	7d38      	ldrb	r0, [r7, #20]
 80107be:	7d39      	ldrb	r1, [r7, #20]
 80107c0:	4c48      	ldr	r4, [pc, #288]	; (80108e4 <ILI9341_Draw_Char+0x164>)
 80107c2:	4613      	mov	r3, r2
 80107c4:	005b      	lsls	r3, r3, #1
 80107c6:	4413      	add	r3, r2
 80107c8:	005b      	lsls	r3, r3, #1
 80107ca:	4423      	add	r3, r4
 80107cc:	4403      	add	r3, r0
 80107ce:	781a      	ldrb	r2, [r3, #0]
 80107d0:	f107 0318 	add.w	r3, r7, #24
 80107d4:	440b      	add	r3, r1
 80107d6:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80107da:	7d3b      	ldrb	r3, [r7, #20]
 80107dc:	3301      	adds	r3, #1
 80107de:	753b      	strb	r3, [r7, #20]
 80107e0:	7d3b      	ldrb	r3, [r7, #20]
 80107e2:	2b05      	cmp	r3, #5
 80107e4:	d9e9      	bls.n	80107ba <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 80107e6:	2300      	movs	r3, #0
 80107e8:	757b      	strb	r3, [r7, #21]
 80107ea:	e074      	b.n	80108d6 <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 80107ec:	2300      	movs	r3, #0
 80107ee:	75bb      	strb	r3, [r7, #22]
 80107f0:	e06b      	b.n	80108ca <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 80107f2:	7d7b      	ldrb	r3, [r7, #21]
 80107f4:	f107 0218 	add.w	r2, r7, #24
 80107f8:	4413      	add	r3, r2
 80107fa:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80107fe:	461a      	mov	r2, r3
 8010800:	7dbb      	ldrb	r3, [r7, #22]
 8010802:	fa42 f303 	asr.w	r3, r2, r3
 8010806:	f003 0301 	and.w	r3, r3, #1
 801080a:	2b00      	cmp	r3, #0
 801080c:	d02d      	beq.n	801086a <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 801080e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010810:	2b01      	cmp	r3, #1
 8010812:	d10e      	bne.n	8010832 <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 8010814:	7d7b      	ldrb	r3, [r7, #21]
 8010816:	b29a      	uxth	r2, r3
 8010818:	88bb      	ldrh	r3, [r7, #4]
 801081a:	4413      	add	r3, r2
 801081c:	b298      	uxth	r0, r3
 801081e:	7dbb      	ldrb	r3, [r7, #22]
 8010820:	b29a      	uxth	r2, r3
 8010822:	887b      	ldrh	r3, [r7, #2]
 8010824:	4413      	add	r3, r2
 8010826:	b29b      	uxth	r3, r3
 8010828:	883a      	ldrh	r2, [r7, #0]
 801082a:	4619      	mov	r1, r3
 801082c:	f000 fb06 	bl	8010e3c <ILI9341_Draw_Pixel>
 8010830:	e048      	b.n	80108c4 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 8010832:	7d7b      	ldrb	r3, [r7, #21]
 8010834:	b29b      	uxth	r3, r3
 8010836:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010838:	fb12 f303 	smulbb	r3, r2, r3
 801083c:	b29a      	uxth	r2, r3
 801083e:	88bb      	ldrh	r3, [r7, #4]
 8010840:	4413      	add	r3, r2
 8010842:	b298      	uxth	r0, r3
 8010844:	7dbb      	ldrb	r3, [r7, #22]
 8010846:	b29b      	uxth	r3, r3
 8010848:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801084a:	fb12 f303 	smulbb	r3, r2, r3
 801084e:	b29a      	uxth	r2, r3
 8010850:	887b      	ldrh	r3, [r7, #2]
 8010852:	4413      	add	r3, r2
 8010854:	b299      	uxth	r1, r3
 8010856:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8010858:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801085a:	2301      	movs	r3, #1
 801085c:	9301      	str	r3, [sp, #4]
 801085e:	883b      	ldrh	r3, [r7, #0]
 8010860:	9300      	str	r3, [sp, #0]
 8010862:	4623      	mov	r3, r4
 8010864:	f000 fc44 	bl	80110f0 <ILI9341_Draw_Rectangle>
 8010868:	e02c      	b.n	80108c4 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 801086a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801086c:	2b01      	cmp	r3, #1
 801086e:	d10e      	bne.n	801088e <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 8010870:	7d7b      	ldrb	r3, [r7, #21]
 8010872:	b29a      	uxth	r2, r3
 8010874:	88bb      	ldrh	r3, [r7, #4]
 8010876:	4413      	add	r3, r2
 8010878:	b298      	uxth	r0, r3
 801087a:	7dbb      	ldrb	r3, [r7, #22]
 801087c:	b29a      	uxth	r2, r3
 801087e:	887b      	ldrh	r3, [r7, #2]
 8010880:	4413      	add	r3, r2
 8010882:	b29b      	uxth	r3, r3
 8010884:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8010886:	4619      	mov	r1, r3
 8010888:	f000 fad8 	bl	8010e3c <ILI9341_Draw_Pixel>
 801088c:	e01a      	b.n	80108c4 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 801088e:	7d7b      	ldrb	r3, [r7, #21]
 8010890:	b29b      	uxth	r3, r3
 8010892:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010894:	fb12 f303 	smulbb	r3, r2, r3
 8010898:	b29a      	uxth	r2, r3
 801089a:	88bb      	ldrh	r3, [r7, #4]
 801089c:	4413      	add	r3, r2
 801089e:	b298      	uxth	r0, r3
 80108a0:	7dbb      	ldrb	r3, [r7, #22]
 80108a2:	b29b      	uxth	r3, r3
 80108a4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80108a6:	fb12 f303 	smulbb	r3, r2, r3
 80108aa:	b29a      	uxth	r2, r3
 80108ac:	887b      	ldrh	r3, [r7, #2]
 80108ae:	4413      	add	r3, r2
 80108b0:	b299      	uxth	r1, r3
 80108b2:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 80108b4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80108b6:	2301      	movs	r3, #1
 80108b8:	9301      	str	r3, [sp, #4]
 80108ba:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80108bc:	9300      	str	r3, [sp, #0]
 80108be:	4623      	mov	r3, r4
 80108c0:	f000 fc16 	bl	80110f0 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 80108c4:	7dbb      	ldrb	r3, [r7, #22]
 80108c6:	3301      	adds	r3, #1
 80108c8:	75bb      	strb	r3, [r7, #22]
 80108ca:	7dbb      	ldrb	r3, [r7, #22]
 80108cc:	2b07      	cmp	r3, #7
 80108ce:	d990      	bls.n	80107f2 <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 80108d0:	7d7b      	ldrb	r3, [r7, #21]
 80108d2:	3301      	adds	r3, #1
 80108d4:	757b      	strb	r3, [r7, #21]
 80108d6:	7d7b      	ldrb	r3, [r7, #21]
 80108d8:	2b05      	cmp	r3, #5
 80108da:	d987      	bls.n	80107ec <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 80108dc:	bf00      	nop
 80108de:	371c      	adds	r7, #28
 80108e0:	46bd      	mov	sp, r7
 80108e2:	bd90      	pop	{r4, r7, pc}
 80108e4:	08016694 	.word	0x08016694

080108e8 <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 80108e8:	b590      	push	{r4, r7, lr}
 80108ea:	b087      	sub	sp, #28
 80108ec:	af02      	add	r7, sp, #8
 80108ee:	60f8      	str	r0, [r7, #12]
 80108f0:	4608      	mov	r0, r1
 80108f2:	4611      	mov	r1, r2
 80108f4:	461a      	mov	r2, r3
 80108f6:	4603      	mov	r3, r0
 80108f8:	817b      	strh	r3, [r7, #10]
 80108fa:	460b      	mov	r3, r1
 80108fc:	813b      	strh	r3, [r7, #8]
 80108fe:	4613      	mov	r3, r2
 8010900:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Vertical_Line(x-1, y, CHAR_HEIGHT*size, bgcolour);
 8010902:	897b      	ldrh	r3, [r7, #10]
 8010904:	3b01      	subs	r3, #1
 8010906:	b298      	uxth	r0, r3
 8010908:	8c3b      	ldrh	r3, [r7, #32]
 801090a:	00db      	lsls	r3, r3, #3
 801090c:	b29a      	uxth	r2, r3
 801090e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010910:	8939      	ldrh	r1, [r7, #8]
 8010912:	f000 f9b9 	bl	8010c88 <ILI9341_Draw_Vertical_Line>
    ILI9341_Draw_Vertical_Line(x-2, y, CHAR_HEIGHT*size, bgcolour);
 8010916:	897b      	ldrh	r3, [r7, #10]
 8010918:	3b02      	subs	r3, #2
 801091a:	b298      	uxth	r0, r3
 801091c:	8c3b      	ldrh	r3, [r7, #32]
 801091e:	00db      	lsls	r3, r3, #3
 8010920:	b29a      	uxth	r2, r3
 8010922:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010924:	8939      	ldrh	r1, [r7, #8]
 8010926:	f000 f9af 	bl	8010c88 <ILI9341_Draw_Vertical_Line>

    while (*Text) {
 801092a:	e016      	b.n	801095a <ILI9341_Draw_Text+0x72>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	1c5a      	adds	r2, r3, #1
 8010930:	60fa      	str	r2, [r7, #12]
 8010932:	7818      	ldrb	r0, [r3, #0]
 8010934:	88fc      	ldrh	r4, [r7, #6]
 8010936:	893a      	ldrh	r2, [r7, #8]
 8010938:	8979      	ldrh	r1, [r7, #10]
 801093a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801093c:	9301      	str	r3, [sp, #4]
 801093e:	8c3b      	ldrh	r3, [r7, #32]
 8010940:	9300      	str	r3, [sp, #0]
 8010942:	4623      	mov	r3, r4
 8010944:	f7ff ff1c 	bl	8010780 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 8010948:	8c3b      	ldrh	r3, [r7, #32]
 801094a:	461a      	mov	r2, r3
 801094c:	0052      	lsls	r2, r2, #1
 801094e:	4413      	add	r3, r2
 8010950:	005b      	lsls	r3, r3, #1
 8010952:	b29a      	uxth	r2, r3
 8010954:	897b      	ldrh	r3, [r7, #10]
 8010956:	4413      	add	r3, r2
 8010958:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	781b      	ldrb	r3, [r3, #0]
 801095e:	2b00      	cmp	r3, #0
 8010960:	d1e4      	bne.n	801092c <ILI9341_Draw_Text+0x44>
    }


}
 8010962:	bf00      	nop
 8010964:	3714      	adds	r7, #20
 8010966:	46bd      	mov	sp, r7
 8010968:	bd90      	pop	{r4, r7, pc}

0801096a <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 801096a:	b580      	push	{r7, lr}
 801096c:	af00      	add	r7, sp, #0

	_LCD_Enable();
 801096e:	f000 fca3 	bl	80112b8 <_LCD_Enable>
	ILI9341_SPI_Init();
 8010972:	f000 f907 	bl	8010b84 <ILI9341_SPI_Init>
	_LCD_Reset();
 8010976:	f000 fcaf 	bl	80112d8 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 801097a:	2001      	movs	r0, #1
 801097c:	f000 fd7a 	bl	8011474 <_LCD_SendCommand>
	HAL_Delay(2000);
 8010980:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8010984:	f7f8 fb02 	bl	8008f8c <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 8010988:	20cb      	movs	r0, #203	; 0xcb
 801098a:	f000 fd73 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 801098e:	2039      	movs	r0, #57	; 0x39
 8010990:	f000 fda2 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x2C);
 8010994:	202c      	movs	r0, #44	; 0x2c
 8010996:	f000 fd9f 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x00);
 801099a:	2000      	movs	r0, #0
 801099c:	f000 fd9c 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x34);
 80109a0:	2034      	movs	r0, #52	; 0x34
 80109a2:	f000 fd99 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x02);
 80109a6:	2002      	movs	r0, #2
 80109a8:	f000 fd96 	bl	80114d8 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 80109ac:	20cf      	movs	r0, #207	; 0xcf
 80109ae:	f000 fd61 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 80109b2:	2000      	movs	r0, #0
 80109b4:	f000 fd90 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0xC1);
 80109b8:	20c1      	movs	r0, #193	; 0xc1
 80109ba:	f000 fd8d 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x30);
 80109be:	2030      	movs	r0, #48	; 0x30
 80109c0:	f000 fd8a 	bl	80114d8 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 80109c4:	20e8      	movs	r0, #232	; 0xe8
 80109c6:	f000 fd55 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 80109ca:	2085      	movs	r0, #133	; 0x85
 80109cc:	f000 fd84 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x00);
 80109d0:	2000      	movs	r0, #0
 80109d2:	f000 fd81 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x78);
 80109d6:	2078      	movs	r0, #120	; 0x78
 80109d8:	f000 fd7e 	bl	80114d8 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 80109dc:	20ea      	movs	r0, #234	; 0xea
 80109de:	f000 fd49 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 80109e2:	2000      	movs	r0, #0
 80109e4:	f000 fd78 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x00);
 80109e8:	2000      	movs	r0, #0
 80109ea:	f000 fd75 	bl	80114d8 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 80109ee:	20ed      	movs	r0, #237	; 0xed
 80109f0:	f000 fd40 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 80109f4:	2064      	movs	r0, #100	; 0x64
 80109f6:	f000 fd6f 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x03);
 80109fa:	2003      	movs	r0, #3
 80109fc:	f000 fd6c 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x12);
 8010a00:	2012      	movs	r0, #18
 8010a02:	f000 fd69 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x81);
 8010a06:	2081      	movs	r0, #129	; 0x81
 8010a08:	f000 fd66 	bl	80114d8 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 8010a0c:	20f7      	movs	r0, #247	; 0xf7
 8010a0e:	f000 fd31 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 8010a12:	2020      	movs	r0, #32
 8010a14:	f000 fd60 	bl	80114d8 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 8010a18:	20c0      	movs	r0, #192	; 0xc0
 8010a1a:	f000 fd2b 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 8010a1e:	2023      	movs	r0, #35	; 0x23
 8010a20:	f000 fd5a 	bl	80114d8 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 8010a24:	20c1      	movs	r0, #193	; 0xc1
 8010a26:	f000 fd25 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 8010a2a:	2010      	movs	r0, #16
 8010a2c:	f000 fd54 	bl	80114d8 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 8010a30:	20c5      	movs	r0, #197	; 0xc5
 8010a32:	f000 fd1f 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 8010a36:	203e      	movs	r0, #62	; 0x3e
 8010a38:	f000 fd4e 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x28);
 8010a3c:	2028      	movs	r0, #40	; 0x28
 8010a3e:	f000 fd4b 	bl	80114d8 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 8010a42:	20c7      	movs	r0, #199	; 0xc7
 8010a44:	f000 fd16 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 8010a48:	2086      	movs	r0, #134	; 0x86
 8010a4a:	f000 fd45 	bl	80114d8 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 8010a4e:	2036      	movs	r0, #54	; 0x36
 8010a50:	f000 fd10 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 8010a54:	2048      	movs	r0, #72	; 0x48
 8010a56:	f000 fd3f 	bl	80114d8 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 8010a5a:	203a      	movs	r0, #58	; 0x3a
 8010a5c:	f000 fd0a 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 8010a60:	2055      	movs	r0, #85	; 0x55
 8010a62:	f000 fd39 	bl	80114d8 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 8010a66:	20b1      	movs	r0, #177	; 0xb1
 8010a68:	f000 fd04 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8010a6c:	2000      	movs	r0, #0
 8010a6e:	f000 fd33 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x18);
 8010a72:	2018      	movs	r0, #24
 8010a74:	f000 fd30 	bl	80114d8 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 8010a78:	20b6      	movs	r0, #182	; 0xb6
 8010a7a:	f000 fcfb 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 8010a7e:	2008      	movs	r0, #8
 8010a80:	f000 fd2a 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x82);
 8010a84:	2082      	movs	r0, #130	; 0x82
 8010a86:	f000 fd27 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x27);
 8010a8a:	2027      	movs	r0, #39	; 0x27
 8010a8c:	f000 fd24 	bl	80114d8 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 8010a90:	20f2      	movs	r0, #242	; 0xf2
 8010a92:	f000 fcef 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8010a96:	2000      	movs	r0, #0
 8010a98:	f000 fd1e 	bl	80114d8 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 8010a9c:	2026      	movs	r0, #38	; 0x26
 8010a9e:	f000 fce9 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 8010aa2:	2001      	movs	r0, #1
 8010aa4:	f000 fd18 	bl	80114d8 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 8010aa8:	20e0      	movs	r0, #224	; 0xe0
 8010aaa:	f000 fce3 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 8010aae:	200f      	movs	r0, #15
 8010ab0:	f000 fd12 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x31);
 8010ab4:	2031      	movs	r0, #49	; 0x31
 8010ab6:	f000 fd0f 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x2B);
 8010aba:	202b      	movs	r0, #43	; 0x2b
 8010abc:	f000 fd0c 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x0C);
 8010ac0:	200c      	movs	r0, #12
 8010ac2:	f000 fd09 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x0E);
 8010ac6:	200e      	movs	r0, #14
 8010ac8:	f000 fd06 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x08);
 8010acc:	2008      	movs	r0, #8
 8010ace:	f000 fd03 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x4E);
 8010ad2:	204e      	movs	r0, #78	; 0x4e
 8010ad4:	f000 fd00 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0xF1);
 8010ad8:	20f1      	movs	r0, #241	; 0xf1
 8010ada:	f000 fcfd 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x37);
 8010ade:	2037      	movs	r0, #55	; 0x37
 8010ae0:	f000 fcfa 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x07);
 8010ae4:	2007      	movs	r0, #7
 8010ae6:	f000 fcf7 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x10);
 8010aea:	2010      	movs	r0, #16
 8010aec:	f000 fcf4 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x03);
 8010af0:	2003      	movs	r0, #3
 8010af2:	f000 fcf1 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x0E);
 8010af6:	200e      	movs	r0, #14
 8010af8:	f000 fcee 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x09);
 8010afc:	2009      	movs	r0, #9
 8010afe:	f000 fceb 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x00);
 8010b02:	2000      	movs	r0, #0
 8010b04:	f000 fce8 	bl	80114d8 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 8010b08:	20e1      	movs	r0, #225	; 0xe1
 8010b0a:	f000 fcb3 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8010b0e:	2000      	movs	r0, #0
 8010b10:	f000 fce2 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x0E);
 8010b14:	200e      	movs	r0, #14
 8010b16:	f000 fcdf 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x14);
 8010b1a:	2014      	movs	r0, #20
 8010b1c:	f000 fcdc 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x03);
 8010b20:	2003      	movs	r0, #3
 8010b22:	f000 fcd9 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x11);
 8010b26:	2011      	movs	r0, #17
 8010b28:	f000 fcd6 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x07);
 8010b2c:	2007      	movs	r0, #7
 8010b2e:	f000 fcd3 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x31);
 8010b32:	2031      	movs	r0, #49	; 0x31
 8010b34:	f000 fcd0 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0xC1);
 8010b38:	20c1      	movs	r0, #193	; 0xc1
 8010b3a:	f000 fccd 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x48);
 8010b3e:	2048      	movs	r0, #72	; 0x48
 8010b40:	f000 fcca 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x08);
 8010b44:	2008      	movs	r0, #8
 8010b46:	f000 fcc7 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x0F);
 8010b4a:	200f      	movs	r0, #15
 8010b4c:	f000 fcc4 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x0C);
 8010b50:	200c      	movs	r0, #12
 8010b52:	f000 fcc1 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x31);
 8010b56:	2031      	movs	r0, #49	; 0x31
 8010b58:	f000 fcbe 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x36);
 8010b5c:	2036      	movs	r0, #54	; 0x36
 8010b5e:	f000 fcbb 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(0x0F);
 8010b62:	200f      	movs	r0, #15
 8010b64:	f000 fcb8 	bl	80114d8 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 8010b68:	2011      	movs	r0, #17
 8010b6a:	f000 fc83 	bl	8011474 <_LCD_SendCommand>
	HAL_Delay(240);
 8010b6e:	20f0      	movs	r0, #240	; 0xf0
 8010b70:	f7f8 fa0c 	bl	8008f8c <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 8010b74:	2029      	movs	r0, #41	; 0x29
 8010b76:	f000 fc7d 	bl	8011474 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8010b7a:	2000      	movs	r0, #0
 8010b7c:	f000 fb4e 	bl	801121c <ILI9341_Set_Rotation>
}
 8010b80:	bf00      	nop
 8010b82:	bd80      	pop	{r7, pc}

08010b84 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 8010b84:	b480      	push	{r7}
 8010b86:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8010b88:	4b0b      	ldr	r3, [pc, #44]	; (8010bb8 <ILI9341_SPI_Init+0x34>)
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010b90:	2b40      	cmp	r3, #64	; 0x40
 8010b92:	d005      	beq.n	8010ba0 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 8010b94:	4b08      	ldr	r3, [pc, #32]	; (8010bb8 <ILI9341_SPI_Init+0x34>)
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	4a07      	ldr	r2, [pc, #28]	; (8010bb8 <ILI9341_SPI_Init+0x34>)
 8010b9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b9e:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010ba0:	4b06      	ldr	r3, [pc, #24]	; (8010bbc <ILI9341_SPI_Init+0x38>)
 8010ba2:	695b      	ldr	r3, [r3, #20]
 8010ba4:	4a05      	ldr	r2, [pc, #20]	; (8010bbc <ILI9341_SPI_Init+0x38>)
 8010ba6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010baa:	6153      	str	r3, [r2, #20]
}
 8010bac:	bf00      	nop
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bb4:	4770      	bx	lr
 8010bb6:	bf00      	nop
 8010bb8:	40003c00 	.word	0x40003c00
 8010bbc:	48000400 	.word	0x48000400

08010bc0 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 8010bc0:	b590      	push	{r4, r7, lr}
 8010bc2:	b087      	sub	sp, #28
 8010bc4:	af02      	add	r7, sp, #8
 8010bc6:	4604      	mov	r4, r0
 8010bc8:	4608      	mov	r0, r1
 8010bca:	4611      	mov	r1, r2
 8010bcc:	461a      	mov	r2, r3
 8010bce:	4623      	mov	r3, r4
 8010bd0:	80fb      	strh	r3, [r7, #6]
 8010bd2:	4603      	mov	r3, r0
 8010bd4:	80bb      	strh	r3, [r7, #4]
 8010bd6:	460b      	mov	r3, r1
 8010bd8:	807b      	strh	r3, [r7, #2]
 8010bda:	4613      	mov	r3, r2
 8010bdc:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8010bde:	4b28      	ldr	r3, [pc, #160]	; (8010c80 <ILI9341_Draw_Horizontal_Line+0xc0>)
 8010be0:	881b      	ldrh	r3, [r3, #0]
 8010be2:	b29b      	uxth	r3, r3
 8010be4:	88fa      	ldrh	r2, [r7, #6]
 8010be6:	429a      	cmp	r2, r3
 8010be8:	d246      	bcs.n	8010c78 <ILI9341_Draw_Horizontal_Line+0xb8>
 8010bea:	4b26      	ldr	r3, [pc, #152]	; (8010c84 <ILI9341_Draw_Horizontal_Line+0xc4>)
 8010bec:	881b      	ldrh	r3, [r3, #0]
 8010bee:	b29b      	uxth	r3, r3
 8010bf0:	88ba      	ldrh	r2, [r7, #4]
 8010bf2:	429a      	cmp	r2, r3
 8010bf4:	d240      	bcs.n	8010c78 <ILI9341_Draw_Horizontal_Line+0xb8>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 8010bf6:	88fa      	ldrh	r2, [r7, #6]
 8010bf8:	887b      	ldrh	r3, [r7, #2]
 8010bfa:	4413      	add	r3, r2
 8010bfc:	3b01      	subs	r3, #1
 8010bfe:	4a20      	ldr	r2, [pc, #128]	; (8010c80 <ILI9341_Draw_Horizontal_Line+0xc0>)
 8010c00:	8812      	ldrh	r2, [r2, #0]
 8010c02:	b292      	uxth	r2, r2
 8010c04:	4293      	cmp	r3, r2
 8010c06:	db05      	blt.n	8010c14 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 8010c08:	4b1d      	ldr	r3, [pc, #116]	; (8010c80 <ILI9341_Draw_Horizontal_Line+0xc0>)
 8010c0a:	881b      	ldrh	r3, [r3, #0]
 8010c0c:	b29a      	uxth	r2, r3
 8010c0e:	88fb      	ldrh	r3, [r7, #6]
 8010c10:	1ad3      	subs	r3, r2, r3
 8010c12:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 8010c14:	88fa      	ldrh	r2, [r7, #6]
 8010c16:	887b      	ldrh	r3, [r7, #2]
 8010c18:	4413      	add	r3, r2
 8010c1a:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 8010c1c:	3b01      	subs	r3, #1
 8010c1e:	b29a      	uxth	r2, r3
 8010c20:	88bb      	ldrh	r3, [r7, #4]
 8010c22:	88b9      	ldrh	r1, [r7, #4]
 8010c24:	88f8      	ldrh	r0, [r7, #6]
 8010c26:	f000 f893 	bl	8010d50 <ILI9341_Set_Frame>
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.


	uint8_t truncated = 0;
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	73fb      	strb	r3, [r7, #15]

	if((width & 1) && (width > 1))		// don't round down to zero!
 8010c2e:	887b      	ldrh	r3, [r7, #2]
 8010c30:	f003 0301 	and.w	r3, r3, #1
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d009      	beq.n	8010c4c <ILI9341_Draw_Horizontal_Line+0x8c>
 8010c38:	887b      	ldrh	r3, [r7, #2]
 8010c3a:	2b01      	cmp	r3, #1
 8010c3c:	d906      	bls.n	8010c4c <ILI9341_Draw_Horizontal_Line+0x8c>
	{
		truncated = 1;
 8010c3e:	2301      	movs	r3, #1
 8010c40:	73fb      	strb	r3, [r7, #15]
		width = ((width >> 1) * 2);
 8010c42:	887b      	ldrh	r3, [r7, #2]
 8010c44:	085b      	lsrs	r3, r3, #1
 8010c46:	b29b      	uxth	r3, r3
 8010c48:	005b      	lsls	r3, r3, #1
 8010c4a:	807b      	strh	r3, [r7, #2]
	}
	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 8010c4c:	887c      	ldrh	r4, [r7, #2]
 8010c4e:	883a      	ldrh	r2, [r7, #0]
 8010c50:	88b9      	ldrh	r1, [r7, #4]
 8010c52:	88f8      	ldrh	r0, [r7, #6]
 8010c54:	2303      	movs	r3, #3
 8010c56:	9300      	str	r3, [sp, #0]
 8010c58:	4623      	mov	r3, r4
 8010c5a:	f000 fb5b 	bl	8011314 <_LCD_Write_Frame>
	//
//TODO
	// add the truncated pixel now
	if(truncated)
 8010c5e:	7bfb      	ldrb	r3, [r7, #15]
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d00a      	beq.n	8010c7a <ILI9341_Draw_Horizontal_Line+0xba>
	{
		ILI9341_Draw_Pixel(	(xpos + width),
 8010c64:	88fa      	ldrh	r2, [r7, #6]
 8010c66:	887b      	ldrh	r3, [r7, #2]
 8010c68:	4413      	add	r3, r2
 8010c6a:	b29b      	uxth	r3, r3
 8010c6c:	883a      	ldrh	r2, [r7, #0]
 8010c6e:	88b9      	ldrh	r1, [r7, #4]
 8010c70:	4618      	mov	r0, r3
 8010c72:	f000 f8e3 	bl	8010e3c <ILI9341_Draw_Pixel>
 8010c76:	e000      	b.n	8010c7a <ILI9341_Draw_Horizontal_Line+0xba>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8010c78:	bf00      	nop
							(ypos),
							colour);
	}


}
 8010c7a:	3714      	adds	r7, #20
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	bd90      	pop	{r4, r7, pc}
 8010c80:	20000ebe 	.word	0x20000ebe
 8010c84:	20000ebc 	.word	0x20000ebc

08010c88 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 8010c88:	b590      	push	{r4, r7, lr}
 8010c8a:	b087      	sub	sp, #28
 8010c8c:	af02      	add	r7, sp, #8
 8010c8e:	4604      	mov	r4, r0
 8010c90:	4608      	mov	r0, r1
 8010c92:	4611      	mov	r1, r2
 8010c94:	461a      	mov	r2, r3
 8010c96:	4623      	mov	r3, r4
 8010c98:	80fb      	strh	r3, [r7, #6]
 8010c9a:	4603      	mov	r3, r0
 8010c9c:	80bb      	strh	r3, [r7, #4]
 8010c9e:	460b      	mov	r3, r1
 8010ca0:	807b      	strh	r3, [r7, #2]
 8010ca2:	4613      	mov	r3, r2
 8010ca4:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 8010ca6:	4b28      	ldr	r3, [pc, #160]	; (8010d48 <ILI9341_Draw_Vertical_Line+0xc0>)
 8010ca8:	881b      	ldrh	r3, [r3, #0]
 8010caa:	b29b      	uxth	r3, r3
 8010cac:	88fa      	ldrh	r2, [r7, #6]
 8010cae:	429a      	cmp	r2, r3
 8010cb0:	d246      	bcs.n	8010d40 <ILI9341_Draw_Vertical_Line+0xb8>
 8010cb2:	4b26      	ldr	r3, [pc, #152]	; (8010d4c <ILI9341_Draw_Vertical_Line+0xc4>)
 8010cb4:	881b      	ldrh	r3, [r3, #0]
 8010cb6:	b29b      	uxth	r3, r3
 8010cb8:	88ba      	ldrh	r2, [r7, #4]
 8010cba:	429a      	cmp	r2, r3
 8010cbc:	d240      	bcs.n	8010d40 <ILI9341_Draw_Vertical_Line+0xb8>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 8010cbe:	88ba      	ldrh	r2, [r7, #4]
 8010cc0:	887b      	ldrh	r3, [r7, #2]
 8010cc2:	4413      	add	r3, r2
 8010cc4:	3b01      	subs	r3, #1
 8010cc6:	4a21      	ldr	r2, [pc, #132]	; (8010d4c <ILI9341_Draw_Vertical_Line+0xc4>)
 8010cc8:	8812      	ldrh	r2, [r2, #0]
 8010cca:	b292      	uxth	r2, r2
 8010ccc:	4293      	cmp	r3, r2
 8010cce:	db05      	blt.n	8010cdc <ILI9341_Draw_Vertical_Line+0x54>
	{
		height= LCD_HEIGHT - ypos;
 8010cd0:	4b1e      	ldr	r3, [pc, #120]	; (8010d4c <ILI9341_Draw_Vertical_Line+0xc4>)
 8010cd2:	881b      	ldrh	r3, [r3, #0]
 8010cd4:	b29a      	uxth	r2, r3
 8010cd6:	88bb      	ldrh	r3, [r7, #4]
 8010cd8:	1ad3      	subs	r3, r2, r3
 8010cda:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 8010cdc:	88ba      	ldrh	r2, [r7, #4]
 8010cde:	887b      	ldrh	r3, [r7, #2]
 8010ce0:	4413      	add	r3, r2
 8010ce2:	b29b      	uxth	r3, r3
 8010ce4:	3b01      	subs	r3, #1
 8010ce6:	b29b      	uxth	r3, r3
 8010ce8:	88fa      	ldrh	r2, [r7, #6]
 8010cea:	88b9      	ldrh	r1, [r7, #4]
 8010cec:	88f8      	ldrh	r0, [r7, #6]
 8010cee:	f000 f82f 	bl	8010d50 <ILI9341_Set_Frame>

	uint8_t truncated = 0;
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	73fb      	strb	r3, [r7, #15]

	if((height & 1) && (height > 1))		// don't round down to zero!
 8010cf6:	887b      	ldrh	r3, [r7, #2]
 8010cf8:	f003 0301 	and.w	r3, r3, #1
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d009      	beq.n	8010d14 <ILI9341_Draw_Vertical_Line+0x8c>
 8010d00:	887b      	ldrh	r3, [r7, #2]
 8010d02:	2b01      	cmp	r3, #1
 8010d04:	d906      	bls.n	8010d14 <ILI9341_Draw_Vertical_Line+0x8c>
	{
		truncated = 1;
 8010d06:	2301      	movs	r3, #1
 8010d08:	73fb      	strb	r3, [r7, #15]
		height = ((height >> 1) * 2);
 8010d0a:	887b      	ldrh	r3, [r7, #2]
 8010d0c:	085b      	lsrs	r3, r3, #1
 8010d0e:	b29b      	uxth	r3, r3
 8010d10:	005b      	lsls	r3, r3, #1
 8010d12:	807b      	strh	r3, [r7, #2]
//TODO


	//

	if(truncated)
 8010d14:	7bfb      	ldrb	r3, [r7, #15]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d008      	beq.n	8010d2c <ILI9341_Draw_Vertical_Line+0xa4>
	{
		ILI9341_Draw_Pixel(	(xpos),
 8010d1a:	88ba      	ldrh	r2, [r7, #4]
 8010d1c:	887b      	ldrh	r3, [r7, #2]
 8010d1e:	4413      	add	r3, r2
 8010d20:	b299      	uxth	r1, r3
 8010d22:	883a      	ldrh	r2, [r7, #0]
 8010d24:	88fb      	ldrh	r3, [r7, #6]
 8010d26:	4618      	mov	r0, r3
 8010d28:	f000 f888 	bl	8010e3c <ILI9341_Draw_Pixel>
							(ypos + height),
							colour);
	}

	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 8010d2c:	887c      	ldrh	r4, [r7, #2]
 8010d2e:	883a      	ldrh	r2, [r7, #0]
 8010d30:	88b9      	ldrh	r1, [r7, #4]
 8010d32:	88f8      	ldrh	r0, [r7, #6]
 8010d34:	2303      	movs	r3, #3
 8010d36:	9300      	str	r3, [sp, #0]
 8010d38:	4623      	mov	r3, r4
 8010d3a:	f000 faeb 	bl	8011314 <_LCD_Write_Frame>
 8010d3e:	e000      	b.n	8010d42 <ILI9341_Draw_Vertical_Line+0xba>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 8010d40:	bf00      	nop
}
 8010d42:	3714      	adds	r7, #20
 8010d44:	46bd      	mov	sp, r7
 8010d46:	bd90      	pop	{r4, r7, pc}
 8010d48:	20000ebe 	.word	0x20000ebe
 8010d4c:	20000ebc 	.word	0x20000ebc

08010d50 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 8010d50:	b590      	push	{r4, r7, lr}
 8010d52:	b083      	sub	sp, #12
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	4604      	mov	r4, r0
 8010d58:	4608      	mov	r0, r1
 8010d5a:	4611      	mov	r1, r2
 8010d5c:	461a      	mov	r2, r3
 8010d5e:	4623      	mov	r3, r4
 8010d60:	80fb      	strh	r3, [r7, #6]
 8010d62:	4603      	mov	r3, r0
 8010d64:	80bb      	strh	r3, [r7, #4]
 8010d66:	460b      	mov	r3, r1
 8010d68:	807b      	strh	r3, [r7, #2]
 8010d6a:	4613      	mov	r3, r2
 8010d6c:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 8010d6e:	202a      	movs	r0, #42	; 0x2a
 8010d70:	f000 fb80 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 8010d74:	88fb      	ldrh	r3, [r7, #6]
 8010d76:	0a1b      	lsrs	r3, r3, #8
 8010d78:	b29b      	uxth	r3, r3
 8010d7a:	b2db      	uxtb	r3, r3
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	f000 fbab 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(sc);
 8010d82:	88fb      	ldrh	r3, [r7, #6]
 8010d84:	b2db      	uxtb	r3, r3
 8010d86:	4618      	mov	r0, r3
 8010d88:	f000 fba6 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 8010d8c:	887b      	ldrh	r3, [r7, #2]
 8010d8e:	0a1b      	lsrs	r3, r3, #8
 8010d90:	b29b      	uxth	r3, r3
 8010d92:	b2db      	uxtb	r3, r3
 8010d94:	4618      	mov	r0, r3
 8010d96:	f000 fb9f 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(ec);
 8010d9a:	887b      	ldrh	r3, [r7, #2]
 8010d9c:	b2db      	uxtb	r3, r3
 8010d9e:	4618      	mov	r0, r3
 8010da0:	f000 fb9a 	bl	80114d8 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 8010da4:	202b      	movs	r0, #43	; 0x2b
 8010da6:	f000 fb65 	bl	8011474 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 8010daa:	88bb      	ldrh	r3, [r7, #4]
 8010dac:	0a1b      	lsrs	r3, r3, #8
 8010dae:	b29b      	uxth	r3, r3
 8010db0:	b2db      	uxtb	r3, r3
 8010db2:	4618      	mov	r0, r3
 8010db4:	f000 fb90 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(sp);
 8010db8:	88bb      	ldrh	r3, [r7, #4]
 8010dba:	b2db      	uxtb	r3, r3
 8010dbc:	4618      	mov	r0, r3
 8010dbe:	f000 fb8b 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 8010dc2:	883b      	ldrh	r3, [r7, #0]
 8010dc4:	0a1b      	lsrs	r3, r3, #8
 8010dc6:	b29b      	uxth	r3, r3
 8010dc8:	b2db      	uxtb	r3, r3
 8010dca:	4618      	mov	r0, r3
 8010dcc:	f000 fb84 	bl	80114d8 <_LCD_SendData>
	_LCD_SendData(ep);
 8010dd0:	883b      	ldrh	r3, [r7, #0]
 8010dd2:	b2db      	uxtb	r3, r3
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	f000 fb7f 	bl	80114d8 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 8010dda:	202c      	movs	r0, #44	; 0x2c
 8010ddc:	f000 fb4a 	bl	8011474 <_LCD_SendCommand>
}
 8010de0:	bf00      	nop
 8010de2:	370c      	adds	r7, #12
 8010de4:	46bd      	mov	sp, r7
 8010de6:	bd90      	pop	{r4, r7, pc}

08010de8 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 8010de8:	b580      	push	{r7, lr}
 8010dea:	b084      	sub	sp, #16
 8010dec:	af02      	add	r7, sp, #8
 8010dee:	4603      	mov	r3, r0
 8010df0:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 8010df2:	4b10      	ldr	r3, [pc, #64]	; (8010e34 <ILI9341_Fill_Screen+0x4c>)
 8010df4:	881b      	ldrh	r3, [r3, #0]
 8010df6:	b29a      	uxth	r2, r3
 8010df8:	4b0f      	ldr	r3, [pc, #60]	; (8010e38 <ILI9341_Fill_Screen+0x50>)
 8010dfa:	881b      	ldrh	r3, [r3, #0]
 8010dfc:	b29b      	uxth	r3, r3
 8010dfe:	2100      	movs	r1, #0
 8010e00:	2000      	movs	r0, #0
 8010e02:	f7ff ffa5 	bl	8010d50 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 8010e06:	4b0b      	ldr	r3, [pc, #44]	; (8010e34 <ILI9341_Fill_Screen+0x4c>)
 8010e08:	881b      	ldrh	r3, [r3, #0]
 8010e0a:	b29b      	uxth	r3, r3
 8010e0c:	461a      	mov	r2, r3
 8010e0e:	4b0a      	ldr	r3, [pc, #40]	; (8010e38 <ILI9341_Fill_Screen+0x50>)
 8010e10:	881b      	ldrh	r3, [r3, #0]
 8010e12:	b29b      	uxth	r3, r3
 8010e14:	fb03 f302 	mul.w	r3, r3, r2
 8010e18:	4619      	mov	r1, r3
 8010e1a:	88fa      	ldrh	r2, [r7, #6]
 8010e1c:	2304      	movs	r3, #4
 8010e1e:	9300      	str	r3, [sp, #0]
 8010e20:	460b      	mov	r3, r1
 8010e22:	2100      	movs	r1, #0
 8010e24:	2000      	movs	r0, #0
 8010e26:	f000 fa75 	bl	8011314 <_LCD_Write_Frame>
}
 8010e2a:	bf00      	nop
 8010e2c:	3708      	adds	r7, #8
 8010e2e:	46bd      	mov	sp, r7
 8010e30:	bd80      	pop	{r7, pc}
 8010e32:	bf00      	nop
 8010e34:	20000ebe 	.word	0x20000ebe
 8010e38:	20000ebc 	.word	0x20000ebc

08010e3c <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 8010e3c:	b580      	push	{r7, lr}
 8010e3e:	b08e      	sub	sp, #56	; 0x38
 8010e40:	af00      	add	r7, sp, #0
 8010e42:	4603      	mov	r3, r0
 8010e44:	80fb      	strh	r3, [r7, #6]
 8010e46:	460b      	mov	r3, r1
 8010e48:	80bb      	strh	r3, [r7, #4]
 8010e4a:	4613      	mov	r3, r2
 8010e4c:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8010e4e:	4b98      	ldr	r3, [pc, #608]	; (80110b0 <ILI9341_Draw_Pixel+0x274>)
 8010e50:	881b      	ldrh	r3, [r3, #0]
 8010e52:	b29b      	uxth	r3, r3
 8010e54:	88fa      	ldrh	r2, [r7, #6]
 8010e56:	429a      	cmp	r2, r3
 8010e58:	f080 8143 	bcs.w	80110e2 <ILI9341_Draw_Pixel+0x2a6>
 8010e5c:	4b95      	ldr	r3, [pc, #596]	; (80110b4 <ILI9341_Draw_Pixel+0x278>)
 8010e5e:	881b      	ldrh	r3, [r3, #0]
 8010e60:	b29b      	uxth	r3, r3
 8010e62:	88ba      	ldrh	r2, [r7, #4]
 8010e64:	429a      	cmp	r2, r3
 8010e66:	f080 813c 	bcs.w	80110e2 <ILI9341_Draw_Pixel+0x2a6>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8010e6a:	4b93      	ldr	r3, [pc, #588]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010e6c:	695b      	ldr	r3, [r3, #20]
 8010e6e:	4a92      	ldr	r2, [pc, #584]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010e70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010e74:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010e76:	4b90      	ldr	r3, [pc, #576]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010e78:	695b      	ldr	r3, [r3, #20]
 8010e7a:	4a8f      	ldr	r2, [pc, #572]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010e7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010e80:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2A, 0, 10);
 8010e82:	220a      	movs	r2, #10
 8010e84:	2100      	movs	r1, #0
 8010e86:	202a      	movs	r0, #42	; 0x2a
 8010e88:	f000 fb58 	bl	801153c <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010e8c:	2300      	movs	r3, #0
 8010e8e:	637b      	str	r3, [r7, #52]	; 0x34
 8010e90:	e008      	b.n	8010ea4 <ILI9341_Draw_Pixel+0x68>
 8010e92:	4b89      	ldr	r3, [pc, #548]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010e94:	695b      	ldr	r3, [r3, #20]
 8010e96:	4a88      	ldr	r2, [pc, #544]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010e98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010e9c:	6153      	str	r3, [r2, #20]
 8010e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ea0:	3301      	adds	r3, #1
 8010ea2:	637b      	str	r3, [r7, #52]	; 0x34
 8010ea4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ea6:	2b02      	cmp	r3, #2
 8010ea8:	ddf3      	ble.n	8010e92 <ILI9341_Draw_Pixel+0x56>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8010eaa:	4b83      	ldr	r3, [pc, #524]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010eac:	695b      	ldr	r3, [r3, #20]
 8010eae:	4a82      	ldr	r2, [pc, #520]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010eb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010eb4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8010eb6:	4b80      	ldr	r3, [pc, #512]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010eb8:	695b      	ldr	r3, [r3, #20]
 8010eba:	4a7f      	ldr	r2, [pc, #508]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010ebc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ec0:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010ec2:	4b7d      	ldr	r3, [pc, #500]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010ec4:	695b      	ldr	r3, [r3, #20]
 8010ec6:	4a7c      	ldr	r2, [pc, #496]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010ec8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010ecc:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] = { x >> 8, x, (x + 1) >> 8, (x + 1) };
 8010ece:	88fb      	ldrh	r3, [r7, #6]
 8010ed0:	0a1b      	lsrs	r3, r3, #8
 8010ed2:	b29b      	uxth	r3, r3
 8010ed4:	b2db      	uxtb	r3, r3
 8010ed6:	753b      	strb	r3, [r7, #20]
 8010ed8:	88fb      	ldrh	r3, [r7, #6]
 8010eda:	b2db      	uxtb	r3, r3
 8010edc:	757b      	strb	r3, [r7, #21]
 8010ede:	88fb      	ldrh	r3, [r7, #6]
 8010ee0:	3301      	adds	r3, #1
 8010ee2:	121b      	asrs	r3, r3, #8
 8010ee4:	b2db      	uxtb	r3, r3
 8010ee6:	75bb      	strb	r3, [r7, #22]
 8010ee8:	88fb      	ldrh	r3, [r7, #6]
 8010eea:	b2db      	uxtb	r3, r3
 8010eec:	3301      	adds	r3, #1
 8010eee:	b2db      	uxtb	r3, r3
 8010ef0:	75fb      	strb	r3, [r7, #23]
	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 8010ef2:	f107 0014 	add.w	r0, r7, #20
 8010ef6:	230a      	movs	r3, #10
 8010ef8:	2200      	movs	r2, #0
 8010efa:	2104      	movs	r1, #4
 8010efc:	f000 fb50 	bl	80115a0 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010f00:	2300      	movs	r3, #0
 8010f02:	633b      	str	r3, [r7, #48]	; 0x30
 8010f04:	e008      	b.n	8010f18 <ILI9341_Draw_Pixel+0xdc>
 8010f06:	4b6c      	ldr	r3, [pc, #432]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f08:	695b      	ldr	r3, [r3, #20]
 8010f0a:	4a6b      	ldr	r2, [pc, #428]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010f10:	6153      	str	r3, [r2, #20]
 8010f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f14:	3301      	adds	r3, #1
 8010f16:	633b      	str	r3, [r7, #48]	; 0x30
 8010f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f1a:	2b02      	cmp	r3, #2
 8010f1c:	ddf3      	ble.n	8010f06 <ILI9341_Draw_Pixel+0xca>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8010f1e:	4b66      	ldr	r3, [pc, #408]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f20:	695b      	ldr	r3, [r3, #20]
 8010f22:	4a65      	ldr	r2, [pc, #404]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f28:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8010f2a:	4b63      	ldr	r3, [pc, #396]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f2c:	695b      	ldr	r3, [r3, #20]
 8010f2e:	4a62      	ldr	r2, [pc, #392]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010f34:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010f36:	4b60      	ldr	r3, [pc, #384]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f38:	695b      	ldr	r3, [r3, #20]
 8010f3a:	4a5f      	ldr	r2, [pc, #380]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010f40:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2B, 0, 10);
 8010f42:	220a      	movs	r2, #10
 8010f44:	2100      	movs	r1, #0
 8010f46:	202b      	movs	r0, #43	; 0x2b
 8010f48:	f000 faf8 	bl	801153c <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010f4c:	2300      	movs	r3, #0
 8010f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010f50:	e008      	b.n	8010f64 <ILI9341_Draw_Pixel+0x128>
 8010f52:	4b59      	ldr	r3, [pc, #356]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f54:	695b      	ldr	r3, [r3, #20]
 8010f56:	4a58      	ldr	r2, [pc, #352]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010f5c:	6153      	str	r3, [r2, #20]
 8010f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f60:	3301      	adds	r3, #1
 8010f62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f66:	2b02      	cmp	r3, #2
 8010f68:	ddf3      	ble.n	8010f52 <ILI9341_Draw_Pixel+0x116>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8010f6a:	4b53      	ldr	r3, [pc, #332]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f6c:	695b      	ldr	r3, [r3, #20]
 8010f6e:	4a52      	ldr	r2, [pc, #328]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f74:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8010f76:	4b50      	ldr	r3, [pc, #320]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f78:	695b      	ldr	r3, [r3, #20]
 8010f7a:	4a4f      	ldr	r2, [pc, #316]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f80:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010f82:	4b4d      	ldr	r3, [pc, #308]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f84:	695b      	ldr	r3, [r3, #20]
 8010f86:	4a4c      	ldr	r2, [pc, #304]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010f88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010f8c:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] = { y >> 8, y, (y + 1) >> 8, (y + 1) };
 8010f8e:	88bb      	ldrh	r3, [r7, #4]
 8010f90:	0a1b      	lsrs	r3, r3, #8
 8010f92:	b29b      	uxth	r3, r3
 8010f94:	b2db      	uxtb	r3, r3
 8010f96:	743b      	strb	r3, [r7, #16]
 8010f98:	88bb      	ldrh	r3, [r7, #4]
 8010f9a:	b2db      	uxtb	r3, r3
 8010f9c:	747b      	strb	r3, [r7, #17]
 8010f9e:	88bb      	ldrh	r3, [r7, #4]
 8010fa0:	3301      	adds	r3, #1
 8010fa2:	121b      	asrs	r3, r3, #8
 8010fa4:	b2db      	uxtb	r3, r3
 8010fa6:	74bb      	strb	r3, [r7, #18]
 8010fa8:	88bb      	ldrh	r3, [r7, #4]
 8010faa:	b2db      	uxtb	r3, r3
 8010fac:	3301      	adds	r3, #1
 8010fae:	b2db      	uxtb	r3, r3
 8010fb0:	74fb      	strb	r3, [r7, #19]
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 8010fb2:	f107 0010 	add.w	r0, r7, #16
 8010fb6:	230a      	movs	r3, #10
 8010fb8:	2200      	movs	r2, #0
 8010fba:	2104      	movs	r1, #4
 8010fbc:	f000 faf0 	bl	80115a0 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010fc0:	2300      	movs	r3, #0
 8010fc2:	62bb      	str	r3, [r7, #40]	; 0x28
 8010fc4:	e008      	b.n	8010fd8 <ILI9341_Draw_Pixel+0x19c>
 8010fc6:	4b3c      	ldr	r3, [pc, #240]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010fc8:	695b      	ldr	r3, [r3, #20]
 8010fca:	4a3b      	ldr	r2, [pc, #236]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010fcc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010fd0:	6153      	str	r3, [r2, #20]
 8010fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fd4:	3301      	adds	r3, #1
 8010fd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8010fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fda:	2b02      	cmp	r3, #2
 8010fdc:	ddf3      	ble.n	8010fc6 <ILI9341_Draw_Pixel+0x18a>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8010fde:	4b36      	ldr	r3, [pc, #216]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010fe0:	695b      	ldr	r3, [r3, #20]
 8010fe2:	4a35      	ldr	r2, [pc, #212]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010fe8:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8010fea:	4b33      	ldr	r3, [pc, #204]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010fec:	695b      	ldr	r3, [r3, #20]
 8010fee:	4a32      	ldr	r2, [pc, #200]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010ff0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010ff4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010ff6:	4b30      	ldr	r3, [pc, #192]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010ff8:	695b      	ldr	r3, [r3, #20]
 8010ffa:	4a2f      	ldr	r2, [pc, #188]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8010ffc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011000:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2C, 0, 10);
 8011002:	220a      	movs	r2, #10
 8011004:	2100      	movs	r1, #0
 8011006:	202c      	movs	r0, #44	; 0x2c
 8011008:	f000 fa98 	bl	801153c <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801100c:	2300      	movs	r3, #0
 801100e:	627b      	str	r3, [r7, #36]	; 0x24
 8011010:	e008      	b.n	8011024 <ILI9341_Draw_Pixel+0x1e8>
 8011012:	4b29      	ldr	r3, [pc, #164]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8011014:	695b      	ldr	r3, [r3, #20]
 8011016:	4a28      	ldr	r2, [pc, #160]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8011018:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801101c:	6153      	str	r3, [r2, #20]
 801101e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011020:	3301      	adds	r3, #1
 8011022:	627b      	str	r3, [r7, #36]	; 0x24
 8011024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011026:	2b02      	cmp	r3, #2
 8011028:	ddf3      	ble.n	8011012 <ILI9341_Draw_Pixel+0x1d6>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 801102a:	4b23      	ldr	r3, [pc, #140]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 801102c:	695b      	ldr	r3, [r3, #20]
 801102e:	4a22      	ldr	r2, [pc, #136]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8011030:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011034:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8011036:	4b20      	ldr	r3, [pc, #128]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8011038:	695b      	ldr	r3, [r3, #20]
 801103a:	4a1f      	ldr	r2, [pc, #124]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 801103c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011040:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011042:	4b1d      	ldr	r3, [pc, #116]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8011044:	695b      	ldr	r3, [r3, #20]
 8011046:	4a1c      	ldr	r2, [pc, #112]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8011048:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801104c:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 801104e:	887b      	ldrh	r3, [r7, #2]
 8011050:	0a1b      	lsrs	r3, r3, #8
 8011052:	b29b      	uxth	r3, r3
 8011054:	b2db      	uxtb	r3, r3
 8011056:	733b      	strb	r3, [r7, #12]
 8011058:	887b      	ldrh	r3, [r7, #2]
 801105a:	b2db      	uxtb	r3, r3
 801105c:	737b      	strb	r3, [r7, #13]
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 2, 0, 1);
 801105e:	f107 000c 	add.w	r0, r7, #12
 8011062:	2301      	movs	r3, #1
 8011064:	2200      	movs	r2, #0
 8011066:	2102      	movs	r1, #2
 8011068:	f000 fa9a 	bl	80115a0 <_SPI_SendByteMultiByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801106c:	2300      	movs	r3, #0
 801106e:	623b      	str	r3, [r7, #32]
 8011070:	e008      	b.n	8011084 <ILI9341_Draw_Pixel+0x248>
 8011072:	4b11      	ldr	r3, [pc, #68]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8011074:	695b      	ldr	r3, [r3, #20]
 8011076:	4a10      	ldr	r2, [pc, #64]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8011078:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801107c:	6153      	str	r3, [r2, #20]
 801107e:	6a3b      	ldr	r3, [r7, #32]
 8011080:	3301      	adds	r3, #1
 8011082:	623b      	str	r3, [r7, #32]
 8011084:	6a3b      	ldr	r3, [r7, #32]
 8011086:	2b02      	cmp	r3, #2
 8011088:	ddf3      	ble.n	8011072 <ILI9341_Draw_Pixel+0x236>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801108a:	2300      	movs	r3, #0
 801108c:	61fb      	str	r3, [r7, #28]
 801108e:	e008      	b.n	80110a2 <ILI9341_Draw_Pixel+0x266>
 8011090:	4b09      	ldr	r3, [pc, #36]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8011092:	695b      	ldr	r3, [r3, #20]
 8011094:	4a08      	ldr	r2, [pc, #32]	; (80110b8 <ILI9341_Draw_Pixel+0x27c>)
 8011096:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801109a:	6153      	str	r3, [r2, #20]
 801109c:	69fb      	ldr	r3, [r7, #28]
 801109e:	3301      	adds	r3, #1
 80110a0:	61fb      	str	r3, [r7, #28]
 80110a2:	69fb      	ldr	r3, [r7, #28]
 80110a4:	2b02      	cmp	r3, #2
 80110a6:	ddf3      	ble.n	8011090 <ILI9341_Draw_Pixel+0x254>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80110a8:	2300      	movs	r3, #0
 80110aa:	61bb      	str	r3, [r7, #24]
 80110ac:	e00f      	b.n	80110ce <ILI9341_Draw_Pixel+0x292>
 80110ae:	bf00      	nop
 80110b0:	20000ebe 	.word	0x20000ebe
 80110b4:	20000ebc 	.word	0x20000ebc
 80110b8:	48000400 	.word	0x48000400
 80110bc:	4b0b      	ldr	r3, [pc, #44]	; (80110ec <ILI9341_Draw_Pixel+0x2b0>)
 80110be:	695b      	ldr	r3, [r3, #20]
 80110c0:	4a0a      	ldr	r2, [pc, #40]	; (80110ec <ILI9341_Draw_Pixel+0x2b0>)
 80110c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80110c6:	6153      	str	r3, [r2, #20]
 80110c8:	69bb      	ldr	r3, [r7, #24]
 80110ca:	3301      	adds	r3, #1
 80110cc:	61bb      	str	r3, [r7, #24]
 80110ce:	69bb      	ldr	r3, [r7, #24]
 80110d0:	2b02      	cmp	r3, #2
 80110d2:	ddf3      	ble.n	80110bc <ILI9341_Draw_Pixel+0x280>


	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80110d4:	4b05      	ldr	r3, [pc, #20]	; (80110ec <ILI9341_Draw_Pixel+0x2b0>)
 80110d6:	695b      	ldr	r3, [r3, #20]
 80110d8:	4a04      	ldr	r2, [pc, #16]	; (80110ec <ILI9341_Draw_Pixel+0x2b0>)
 80110da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80110de:	6153      	str	r3, [r2, #20]
 80110e0:	e000      	b.n	80110e4 <ILI9341_Draw_Pixel+0x2a8>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80110e2:	bf00      	nop


}
 80110e4:	3738      	adds	r7, #56	; 0x38
 80110e6:	46bd      	mov	sp, r7
 80110e8:	bd80      	pop	{r7, pc}
 80110ea:	bf00      	nop
 80110ec:	48000400 	.word	0x48000400

080110f0 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 80110f0:	b590      	push	{r4, r7, lr}
 80110f2:	b087      	sub	sp, #28
 80110f4:	af02      	add	r7, sp, #8
 80110f6:	4604      	mov	r4, r0
 80110f8:	4608      	mov	r0, r1
 80110fa:	4611      	mov	r1, r2
 80110fc:	461a      	mov	r2, r3
 80110fe:	4623      	mov	r3, r4
 8011100:	80fb      	strh	r3, [r7, #6]
 8011102:	4603      	mov	r3, r0
 8011104:	80bb      	strh	r3, [r7, #4]
 8011106:	460b      	mov	r3, r1
 8011108:	807b      	strh	r3, [r7, #2]
 801110a:	4613      	mov	r3, r2
 801110c:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 801110e:	4b41      	ldr	r3, [pc, #260]	; (8011214 <ILI9341_Draw_Rectangle+0x124>)
 8011110:	881b      	ldrh	r3, [r3, #0]
 8011112:	b29b      	uxth	r3, r3
 8011114:	88fa      	ldrh	r2, [r7, #6]
 8011116:	429a      	cmp	r2, r3
 8011118:	d278      	bcs.n	801120c <ILI9341_Draw_Rectangle+0x11c>
 801111a:	4b3f      	ldr	r3, [pc, #252]	; (8011218 <ILI9341_Draw_Rectangle+0x128>)
 801111c:	881b      	ldrh	r3, [r3, #0]
 801111e:	b29b      	uxth	r3, r3
 8011120:	88ba      	ldrh	r2, [r7, #4]
 8011122:	429a      	cmp	r2, r3
 8011124:	d272      	bcs.n	801120c <ILI9341_Draw_Rectangle+0x11c>
	if((xpos+width-1)>=LCD_WIDTH)
 8011126:	88fa      	ldrh	r2, [r7, #6]
 8011128:	887b      	ldrh	r3, [r7, #2]
 801112a:	4413      	add	r3, r2
 801112c:	3b01      	subs	r3, #1
 801112e:	4a39      	ldr	r2, [pc, #228]	; (8011214 <ILI9341_Draw_Rectangle+0x124>)
 8011130:	8812      	ldrh	r2, [r2, #0]
 8011132:	b292      	uxth	r2, r2
 8011134:	4293      	cmp	r3, r2
 8011136:	db05      	blt.n	8011144 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 8011138:	4b36      	ldr	r3, [pc, #216]	; (8011214 <ILI9341_Draw_Rectangle+0x124>)
 801113a:	881b      	ldrh	r3, [r3, #0]
 801113c:	b29a      	uxth	r2, r3
 801113e:	88fb      	ldrh	r3, [r7, #6]
 8011140:	1ad3      	subs	r3, r2, r3
 8011142:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 8011144:	88ba      	ldrh	r2, [r7, #4]
 8011146:	883b      	ldrh	r3, [r7, #0]
 8011148:	4413      	add	r3, r2
 801114a:	3b01      	subs	r3, #1
 801114c:	4a32      	ldr	r2, [pc, #200]	; (8011218 <ILI9341_Draw_Rectangle+0x128>)
 801114e:	8812      	ldrh	r2, [r2, #0]
 8011150:	b292      	uxth	r2, r2
 8011152:	4293      	cmp	r3, r2
 8011154:	db05      	blt.n	8011162 <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 8011156:	4b30      	ldr	r3, [pc, #192]	; (8011218 <ILI9341_Draw_Rectangle+0x128>)
 8011158:	881b      	ldrh	r3, [r3, #0]
 801115a:	b29a      	uxth	r2, r3
 801115c:	88bb      	ldrh	r3, [r7, #4]
 801115e:	1ad3      	subs	r3, r2, r3
 8011160:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 8011162:	88fa      	ldrh	r2, [r7, #6]
 8011164:	887b      	ldrh	r3, [r7, #2]
 8011166:	4413      	add	r3, r2
 8011168:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 801116a:	3b01      	subs	r3, #1
 801116c:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 801116e:	88ba      	ldrh	r2, [r7, #4]
 8011170:	883b      	ldrh	r3, [r7, #0]
 8011172:	4413      	add	r3, r2
 8011174:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 8011176:	3b01      	subs	r3, #1
 8011178:	b29b      	uxth	r3, r3
 801117a:	88b9      	ldrh	r1, [r7, #4]
 801117c:	88f8      	ldrh	r0, [r7, #6]
 801117e:	4622      	mov	r2, r4
 8011180:	f7ff fde6 	bl	8010d50 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 8011184:	883a      	ldrh	r2, [r7, #0]
 8011186:	887b      	ldrh	r3, [r7, #2]
 8011188:	fb12 f303 	smulbb	r3, r2, r3
 801118c:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 801118e:	2300      	movs	r3, #0
 8011190:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 8011192:	89fb      	ldrh	r3, [r7, #14]
 8011194:	f003 0301 	and.w	r3, r3, #1
 8011198:	2b00      	cmp	r3, #0
 801119a:	d009      	beq.n	80111b0 <ILI9341_Draw_Rectangle+0xc0>
 801119c:	89fb      	ldrh	r3, [r7, #14]
 801119e:	2b01      	cmp	r3, #1
 80111a0:	d906      	bls.n	80111b0 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 80111a2:	2301      	movs	r3, #1
 80111a4:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 80111a6:	89fb      	ldrh	r3, [r7, #14]
 80111a8:	085b      	lsrs	r3, r3, #1
 80111aa:	b29b      	uxth	r3, r3
 80111ac:	005b      	lsls	r3, r3, #1
 80111ae:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 80111b0:	89fc      	ldrh	r4, [r7, #14]
 80111b2:	8c3a      	ldrh	r2, [r7, #32]
 80111b4:	88b9      	ldrh	r1, [r7, #4]
 80111b6:	88f8      	ldrh	r0, [r7, #6]
 80111b8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80111bc:	9300      	str	r3, [sp, #0]
 80111be:	4623      	mov	r3, r4
 80111c0:	f000 f8a8 	bl	8011314 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 80111c4:	7b7b      	ldrb	r3, [r7, #13]
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d021      	beq.n	801120e <ILI9341_Draw_Rectangle+0x11e>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 80111ca:	88fa      	ldrh	r2, [r7, #6]
 80111cc:	887b      	ldrh	r3, [r7, #2]
 80111ce:	4413      	add	r3, r2
 80111d0:	b29b      	uxth	r3, r3
 80111d2:	3b02      	subs	r3, #2
 80111d4:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 80111d6:	88ba      	ldrh	r2, [r7, #4]
 80111d8:	883b      	ldrh	r3, [r7, #0]
 80111da:	4413      	add	r3, r2
 80111dc:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 80111de:	3b01      	subs	r3, #1
 80111e0:	b29b      	uxth	r3, r3
 80111e2:	8c3a      	ldrh	r2, [r7, #32]
 80111e4:	4619      	mov	r1, r3
 80111e6:	f7ff fe29 	bl	8010e3c <ILI9341_Draw_Pixel>
							colour);
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 80111ea:	88fa      	ldrh	r2, [r7, #6]
 80111ec:	887b      	ldrh	r3, [r7, #2]
 80111ee:	4413      	add	r3, r2
 80111f0:	b29b      	uxth	r3, r3
 80111f2:	3b01      	subs	r3, #1
 80111f4:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 80111f6:	88ba      	ldrh	r2, [r7, #4]
 80111f8:	883b      	ldrh	r3, [r7, #0]
 80111fa:	4413      	add	r3, r2
 80111fc:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 80111fe:	3b01      	subs	r3, #1
 8011200:	b29b      	uxth	r3, r3
 8011202:	8c3a      	ldrh	r2, [r7, #32]
 8011204:	4619      	mov	r1, r3
 8011206:	f7ff fe19 	bl	8010e3c <ILI9341_Draw_Pixel>
 801120a:	e000      	b.n	801120e <ILI9341_Draw_Rectangle+0x11e>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 801120c:	bf00      	nop
							colour);
	}
}
 801120e:	3714      	adds	r7, #20
 8011210:	46bd      	mov	sp, r7
 8011212:	bd90      	pop	{r4, r7, pc}
 8011214:	20000ebe 	.word	0x20000ebe
 8011218:	20000ebc 	.word	0x20000ebc

0801121c <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 801121c:	b580      	push	{r7, lr}
 801121e:	b084      	sub	sp, #16
 8011220:	af00      	add	r7, sp, #0
 8011222:	4603      	mov	r3, r0
 8011224:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 8011226:	79fb      	ldrb	r3, [r7, #7]
 8011228:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 801122a:	2036      	movs	r0, #54	; 0x36
 801122c:	f000 f922 	bl	8011474 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 8011230:	7bfb      	ldrb	r3, [r7, #15]
 8011232:	2b03      	cmp	r3, #3
 8011234:	d836      	bhi.n	80112a4 <ILI9341_Set_Rotation+0x88>
 8011236:	a201      	add	r2, pc, #4	; (adr r2, 801123c <ILI9341_Set_Rotation+0x20>)
 8011238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801123c:	0801124d 	.word	0x0801124d
 8011240:	08011263 	.word	0x08011263
 8011244:	08011279 	.word	0x08011279
 8011248:	0801128f 	.word	0x0801128f
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 801124c:	2048      	movs	r0, #72	; 0x48
 801124e:	f000 f943 	bl	80114d8 <_LCD_SendData>
			LCD_WIDTH = 240;
 8011252:	4b17      	ldr	r3, [pc, #92]	; (80112b0 <ILI9341_Set_Rotation+0x94>)
 8011254:	22f0      	movs	r2, #240	; 0xf0
 8011256:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8011258:	4b16      	ldr	r3, [pc, #88]	; (80112b4 <ILI9341_Set_Rotation+0x98>)
 801125a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 801125e:	801a      	strh	r2, [r3, #0]
			break;
 8011260:	e021      	b.n	80112a6 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 8011262:	2028      	movs	r0, #40	; 0x28
 8011264:	f000 f938 	bl	80114d8 <_LCD_SendData>
			LCD_WIDTH  = 320;
 8011268:	4b11      	ldr	r3, [pc, #68]	; (80112b0 <ILI9341_Set_Rotation+0x94>)
 801126a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 801126e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8011270:	4b10      	ldr	r3, [pc, #64]	; (80112b4 <ILI9341_Set_Rotation+0x98>)
 8011272:	22f0      	movs	r2, #240	; 0xf0
 8011274:	801a      	strh	r2, [r3, #0]
			break;
 8011276:	e016      	b.n	80112a6 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 8011278:	2088      	movs	r0, #136	; 0x88
 801127a:	f000 f92d 	bl	80114d8 <_LCD_SendData>
			LCD_WIDTH  = 240;
 801127e:	4b0c      	ldr	r3, [pc, #48]	; (80112b0 <ILI9341_Set_Rotation+0x94>)
 8011280:	22f0      	movs	r2, #240	; 0xf0
 8011282:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8011284:	4b0b      	ldr	r3, [pc, #44]	; (80112b4 <ILI9341_Set_Rotation+0x98>)
 8011286:	f44f 72a0 	mov.w	r2, #320	; 0x140
 801128a:	801a      	strh	r2, [r3, #0]
			break;
 801128c:	e00b      	b.n	80112a6 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 801128e:	20e8      	movs	r0, #232	; 0xe8
 8011290:	f000 f922 	bl	80114d8 <_LCD_SendData>
			LCD_WIDTH  = 320;
 8011294:	4b06      	ldr	r3, [pc, #24]	; (80112b0 <ILI9341_Set_Rotation+0x94>)
 8011296:	f44f 72a0 	mov.w	r2, #320	; 0x140
 801129a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 801129c:	4b05      	ldr	r3, [pc, #20]	; (80112b4 <ILI9341_Set_Rotation+0x98>)
 801129e:	22f0      	movs	r2, #240	; 0xf0
 80112a0:	801a      	strh	r2, [r3, #0]
			break;
 80112a2:	e000      	b.n	80112a6 <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80112a4:	bf00      	nop
	}
}
 80112a6:	bf00      	nop
 80112a8:	3710      	adds	r7, #16
 80112aa:	46bd      	mov	sp, r7
 80112ac:	bd80      	pop	{r7, pc}
 80112ae:	bf00      	nop
 80112b0:	20000ebe 	.word	0x20000ebe
 80112b4:	20000ebc 	.word	0x20000ebc

080112b8 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 80112b8:	b480      	push	{r7}
 80112ba:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 80112bc:	4b05      	ldr	r3, [pc, #20]	; (80112d4 <_LCD_Enable+0x1c>)
 80112be:	695b      	ldr	r3, [r3, #20]
 80112c0:	4a04      	ldr	r2, [pc, #16]	; (80112d4 <_LCD_Enable+0x1c>)
 80112c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80112c6:	6153      	str	r3, [r2, #20]
}
 80112c8:	bf00      	nop
 80112ca:	46bd      	mov	sp, r7
 80112cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d0:	4770      	bx	lr
 80112d2:	bf00      	nop
 80112d4:	48000400 	.word	0x48000400

080112d8 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 80112d8:	b580      	push	{r7, lr}
 80112da:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 80112dc:	4b0c      	ldr	r3, [pc, #48]	; (8011310 <_LCD_Reset+0x38>)
 80112de:	695b      	ldr	r3, [r3, #20]
 80112e0:	4a0b      	ldr	r2, [pc, #44]	; (8011310 <_LCD_Reset+0x38>)
 80112e2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80112e6:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 80112e8:	20c8      	movs	r0, #200	; 0xc8
 80112ea:	f7f7 fe4f 	bl	8008f8c <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80112ee:	4b08      	ldr	r3, [pc, #32]	; (8011310 <_LCD_Reset+0x38>)
 80112f0:	695b      	ldr	r3, [r3, #20]
 80112f2:	4a07      	ldr	r2, [pc, #28]	; (8011310 <_LCD_Reset+0x38>)
 80112f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80112f8:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 80112fa:	20c8      	movs	r0, #200	; 0xc8
 80112fc:	f7f7 fe46 	bl	8008f8c <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 8011300:	4b03      	ldr	r3, [pc, #12]	; (8011310 <_LCD_Reset+0x38>)
 8011302:	695b      	ldr	r3, [r3, #20]
 8011304:	4a02      	ldr	r2, [pc, #8]	; (8011310 <_LCD_Reset+0x38>)
 8011306:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801130a:	6153      	str	r3, [r2, #20]
}
 801130c:	bf00      	nop
 801130e:	bd80      	pop	{r7, pc}
 8011310:	48000400 	.word	0x48000400

08011314 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 8011314:	b5b0      	push	{r4, r5, r7, lr}
 8011316:	b08e      	sub	sp, #56	; 0x38
 8011318:	af00      	add	r7, sp, #0
 801131a:	607b      	str	r3, [r7, #4]
 801131c:	4603      	mov	r3, r0
 801131e:	81fb      	strh	r3, [r7, #14]
 8011320:	460b      	mov	r3, r1
 8011322:	81bb      	strh	r3, [r7, #12]
 8011324:	4613      	mov	r3, r2
 8011326:	817b      	strh	r3, [r7, #10]
 8011328:	466b      	mov	r3, sp
 801132a:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 801132c:	2300      	movs	r3, #0
 801132e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	005b      	lsls	r3, r3, #1
 8011334:	4a4d      	ldr	r2, [pc, #308]	; (801146c <_LCD_Write_Frame+0x158>)
 8011336:	8812      	ldrh	r2, [r2, #0]
 8011338:	4293      	cmp	r3, r2
 801133a:	d202      	bcs.n	8011342 <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011340:	e002      	b.n	8011348 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 8011342:	4b4a      	ldr	r3, [pc, #296]	; (801146c <_LCD_Write_Frame+0x158>)
 8011344:	881b      	ldrh	r3, [r3, #0]
 8011346:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 8011348:	897b      	ldrh	r3, [r7, #10]
 801134a:	0a1b      	lsrs	r3, r3, #8
 801134c:	b29b      	uxth	r3, r3
 801134e:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 8011350:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011352:	4603      	mov	r3, r0
 8011354:	3b01      	subs	r3, #1
 8011356:	61bb      	str	r3, [r7, #24]
 8011358:	4601      	mov	r1, r0
 801135a:	f04f 0200 	mov.w	r2, #0
 801135e:	f04f 0300 	mov.w	r3, #0
 8011362:	f04f 0400 	mov.w	r4, #0
 8011366:	00d4      	lsls	r4, r2, #3
 8011368:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 801136c:	00cb      	lsls	r3, r1, #3
 801136e:	4601      	mov	r1, r0
 8011370:	f04f 0200 	mov.w	r2, #0
 8011374:	f04f 0300 	mov.w	r3, #0
 8011378:	f04f 0400 	mov.w	r4, #0
 801137c:	00d4      	lsls	r4, r2, #3
 801137e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8011382:	00cb      	lsls	r3, r1, #3
 8011384:	1dc3      	adds	r3, r0, #7
 8011386:	08db      	lsrs	r3, r3, #3
 8011388:	00db      	lsls	r3, r3, #3
 801138a:	ebad 0d03 	sub.w	sp, sp, r3
 801138e:	466b      	mov	r3, sp
 8011390:	3300      	adds	r3, #0
 8011392:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 8011394:	2300      	movs	r3, #0
 8011396:	633b      	str	r3, [r7, #48]	; 0x30
 8011398:	e00d      	b.n	80113b6 <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 801139a:	697a      	ldr	r2, [r7, #20]
 801139c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801139e:	4413      	add	r3, r2
 80113a0:	7ffa      	ldrb	r2, [r7, #31]
 80113a2:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 80113a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113a6:	3301      	adds	r3, #1
 80113a8:	897a      	ldrh	r2, [r7, #10]
 80113aa:	b2d1      	uxtb	r1, r2
 80113ac:	697a      	ldr	r2, [r7, #20]
 80113ae:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 80113b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113b2:	3302      	adds	r3, #2
 80113b4:	633b      	str	r3, [r7, #48]	; 0x30
 80113b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80113b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113ba:	429a      	cmp	r2, r3
 80113bc:	d3ed      	bcc.n	801139a <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	005b      	lsls	r3, r3, #1
 80113c2:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 80113c4:	2301      	movs	r3, #1
 80113c6:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 80113c8:	2300      	movs	r3, #0
 80113ca:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d00d      	beq.n	80113ee <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 80113d2:	693a      	ldr	r2, [r7, #16]
 80113d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80113da:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 80113dc:	693b      	ldr	r3, [r7, #16]
 80113de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80113e0:	fbb3 f2f2 	udiv	r2, r3, r2
 80113e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80113e6:	fb01 f202 	mul.w	r2, r1, r2
 80113ea:	1a9b      	subs	r3, r3, r2
 80113ec:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 80113ee:	4b20      	ldr	r3, [pc, #128]	; (8011470 <_LCD_Write_Frame+0x15c>)
 80113f0:	695b      	ldr	r3, [r3, #20]
 80113f2:	4a1f      	ldr	r2, [pc, #124]	; (8011470 <_LCD_Write_Frame+0x15c>)
 80113f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80113f8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80113fa:	4b1d      	ldr	r3, [pc, #116]	; (8011470 <_LCD_Write_Frame+0x15c>)
 80113fc:	695b      	ldr	r3, [r3, #20]
 80113fe:	4a1c      	ldr	r2, [pc, #112]	; (8011470 <_LCD_Write_Frame+0x15c>)
 8011400:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011404:	6153      	str	r3, [r2, #20]
//TODO
	if(Sending_in_Block != 0)
 8011406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011408:	2b00      	cmp	r3, #0
 801140a:	d00f      	beq.n	801142c <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 801140c:	2300      	movs	r3, #0
 801140e:	627b      	str	r3, [r7, #36]	; 0x24
 8011410:	e008      	b.n	8011424 <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 8011412:	6978      	ldr	r0, [r7, #20]
 8011414:	230a      	movs	r3, #10
 8011416:	2200      	movs	r2, #0
 8011418:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801141a:	f000 f8c1 	bl	80115a0 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 801141e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011420:	3301      	adds	r3, #1
 8011422:	627b      	str	r3, [r7, #36]	; 0x24
 8011424:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011428:	429a      	cmp	r2, r3
 801142a:	d3f2      	bcc.n	8011412 <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 801142c:	6978      	ldr	r0, [r7, #20]
 801142e:	230a      	movs	r3, #10
 8011430:	2200      	movs	r2, #0
 8011432:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011434:	f000 f8b4 	bl	80115a0 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8011438:	2300      	movs	r3, #0
 801143a:	623b      	str	r3, [r7, #32]
 801143c:	e008      	b.n	8011450 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801143e:	4b0c      	ldr	r3, [pc, #48]	; (8011470 <_LCD_Write_Frame+0x15c>)
 8011440:	695b      	ldr	r3, [r3, #20]
 8011442:	4a0b      	ldr	r2, [pc, #44]	; (8011470 <_LCD_Write_Frame+0x15c>)
 8011444:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011448:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 801144a:	6a3b      	ldr	r3, [r7, #32]
 801144c:	3301      	adds	r3, #1
 801144e:	623b      	str	r3, [r7, #32]
 8011450:	6a3b      	ldr	r3, [r7, #32]
 8011452:	2b02      	cmp	r3, #2
 8011454:	ddf3      	ble.n	801143e <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8011456:	4b06      	ldr	r3, [pc, #24]	; (8011470 <_LCD_Write_Frame+0x15c>)
 8011458:	695b      	ldr	r3, [r3, #20]
 801145a:	4a05      	ldr	r2, [pc, #20]	; (8011470 <_LCD_Write_Frame+0x15c>)
 801145c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011460:	6153      	str	r3, [r2, #20]
 8011462:	46ad      	mov	sp, r5

}
 8011464:	bf00      	nop
 8011466:	3738      	adds	r7, #56	; 0x38
 8011468:	46bd      	mov	sp, r7
 801146a:	bdb0      	pop	{r4, r5, r7, pc}
 801146c:	20000ec0 	.word	0x20000ec0
 8011470:	48000400 	.word	0x48000400

08011474 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 8011474:	b580      	push	{r7, lr}
 8011476:	b084      	sub	sp, #16
 8011478:	af00      	add	r7, sp, #0
 801147a:	4603      	mov	r3, r0
 801147c:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801147e:	4b15      	ldr	r3, [pc, #84]	; (80114d4 <_LCD_SendCommand+0x60>)
 8011480:	695b      	ldr	r3, [r3, #20]
 8011482:	4a14      	ldr	r2, [pc, #80]	; (80114d4 <_LCD_SendCommand+0x60>)
 8011484:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011488:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 801148a:	4b12      	ldr	r3, [pc, #72]	; (80114d4 <_LCD_SendCommand+0x60>)
 801148c:	695b      	ldr	r3, [r3, #20]
 801148e:	4a11      	ldr	r2, [pc, #68]	; (80114d4 <_LCD_SendCommand+0x60>)
 8011490:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011494:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 8011496:	79fb      	ldrb	r3, [r7, #7]
 8011498:	2200      	movs	r2, #0
 801149a:	2100      	movs	r1, #0
 801149c:	4618      	mov	r0, r3
 801149e:	f000 f84d 	bl	801153c <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80114a2:	2300      	movs	r3, #0
 80114a4:	60fb      	str	r3, [r7, #12]
 80114a6:	e008      	b.n	80114ba <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80114a8:	4b0a      	ldr	r3, [pc, #40]	; (80114d4 <_LCD_SendCommand+0x60>)
 80114aa:	695b      	ldr	r3, [r3, #20]
 80114ac:	4a09      	ldr	r2, [pc, #36]	; (80114d4 <_LCD_SendCommand+0x60>)
 80114ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80114b2:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	3301      	adds	r3, #1
 80114b8:	60fb      	str	r3, [r7, #12]
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	2b02      	cmp	r3, #2
 80114be:	ddf3      	ble.n	80114a8 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80114c0:	4b04      	ldr	r3, [pc, #16]	; (80114d4 <_LCD_SendCommand+0x60>)
 80114c2:	695b      	ldr	r3, [r3, #20]
 80114c4:	4a03      	ldr	r2, [pc, #12]	; (80114d4 <_LCD_SendCommand+0x60>)
 80114c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80114ca:	6153      	str	r3, [r2, #20]
}
 80114cc:	bf00      	nop
 80114ce:	3710      	adds	r7, #16
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bd80      	pop	{r7, pc}
 80114d4:	48000400 	.word	0x48000400

080114d8 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 80114d8:	b580      	push	{r7, lr}
 80114da:	b084      	sub	sp, #16
 80114dc:	af00      	add	r7, sp, #0
 80114de:	4603      	mov	r3, r0
 80114e0:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 80114e2:	4b15      	ldr	r3, [pc, #84]	; (8011538 <_LCD_SendData+0x60>)
 80114e4:	695b      	ldr	r3, [r3, #20]
 80114e6:	4a14      	ldr	r2, [pc, #80]	; (8011538 <_LCD_SendData+0x60>)
 80114e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80114ec:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80114ee:	4b12      	ldr	r3, [pc, #72]	; (8011538 <_LCD_SendData+0x60>)
 80114f0:	695b      	ldr	r3, [r3, #20]
 80114f2:	4a11      	ldr	r2, [pc, #68]	; (8011538 <_LCD_SendData+0x60>)
 80114f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80114f8:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 80114fa:	79fb      	ldrb	r3, [r7, #7]
 80114fc:	2200      	movs	r2, #0
 80114fe:	2100      	movs	r1, #0
 8011500:	4618      	mov	r0, r3
 8011502:	f000 f81b 	bl	801153c <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8011506:	2300      	movs	r3, #0
 8011508:	60fb      	str	r3, [r7, #12]
 801150a:	e008      	b.n	801151e <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801150c:	4b0a      	ldr	r3, [pc, #40]	; (8011538 <_LCD_SendData+0x60>)
 801150e:	695b      	ldr	r3, [r3, #20]
 8011510:	4a09      	ldr	r2, [pc, #36]	; (8011538 <_LCD_SendData+0x60>)
 8011512:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011516:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	3301      	adds	r3, #1
 801151c:	60fb      	str	r3, [r7, #12]
 801151e:	68fb      	ldr	r3, [r7, #12]
 8011520:	2b02      	cmp	r3, #2
 8011522:	ddf3      	ble.n	801150c <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011524:	4b04      	ldr	r3, [pc, #16]	; (8011538 <_LCD_SendData+0x60>)
 8011526:	695b      	ldr	r3, [r3, #20]
 8011528:	4a03      	ldr	r2, [pc, #12]	; (8011538 <_LCD_SendData+0x60>)
 801152a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801152e:	6153      	str	r3, [r2, #20]
}
 8011530:	bf00      	nop
 8011532:	3710      	adds	r7, #16
 8011534:	46bd      	mov	sp, r7
 8011536:	bd80      	pop	{r7, pc}
 8011538:	48000400 	.word	0x48000400

0801153c <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 801153c:	b480      	push	{r7}
 801153e:	b085      	sub	sp, #20
 8011540:	af00      	add	r7, sp, #0
 8011542:	4603      	mov	r3, r0
 8011544:	71fb      	strb	r3, [r7, #7]
 8011546:	460b      	mov	r3, r1
 8011548:	71bb      	strb	r3, [r7, #6]
 801154a:	4613      	mov	r3, r2
 801154c:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 801154e:	2300      	movs	r3, #0
 8011550:	60fb      	str	r3, [r7, #12]
 8011552:	e003      	b.n	801155c <_SPI_SendByte+0x20>
   		asm("nop");
 8011554:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	3301      	adds	r3, #1
 801155a:	60fb      	str	r3, [r7, #12]
 801155c:	79bb      	ldrb	r3, [r7, #6]
 801155e:	68fa      	ldr	r2, [r7, #12]
 8011560:	429a      	cmp	r2, r3
 8011562:	dbf7      	blt.n	8011554 <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 8011564:	4b0c      	ldr	r3, [pc, #48]	; (8011598 <_SPI_SendByte+0x5c>)
 8011566:	689b      	ldr	r3, [r3, #8]
 8011568:	f003 0302 	and.w	r3, r3, #2
 801156c:	2b02      	cmp	r3, #2
 801156e:	d102      	bne.n	8011576 <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 8011570:	4a0a      	ldr	r2, [pc, #40]	; (801159c <_SPI_SendByte+0x60>)
 8011572:	79fb      	ldrb	r3, [r7, #7]
 8011574:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 8011576:	2300      	movs	r3, #0
 8011578:	60bb      	str	r3, [r7, #8]
 801157a:	e003      	b.n	8011584 <_SPI_SendByte+0x48>
   		asm("nop");
 801157c:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 801157e:	68bb      	ldr	r3, [r7, #8]
 8011580:	3301      	adds	r3, #1
 8011582:	60bb      	str	r3, [r7, #8]
 8011584:	797b      	ldrb	r3, [r7, #5]
 8011586:	68ba      	ldr	r2, [r7, #8]
 8011588:	429a      	cmp	r2, r3
 801158a:	dbf7      	blt.n	801157c <_SPI_SendByte+0x40>

#endif

}
 801158c:	bf00      	nop
 801158e:	3714      	adds	r7, #20
 8011590:	46bd      	mov	sp, r7
 8011592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011596:	4770      	bx	lr
 8011598:	40003c00 	.word	0x40003c00
 801159c:	40003c0c 	.word	0x40003c0c

080115a0 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 80115a0:	b480      	push	{r7}
 80115a2:	b089      	sub	sp, #36	; 0x24
 80115a4:	af00      	add	r7, sp, #0
 80115a6:	60f8      	str	r0, [r7, #12]
 80115a8:	60b9      	str	r1, [r7, #8]
 80115aa:	4611      	mov	r1, r2
 80115ac:	461a      	mov	r2, r3
 80115ae:	460b      	mov	r3, r1
 80115b0:	71fb      	strb	r3, [r7, #7]
 80115b2:	4613      	mov	r3, r2
 80115b4:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 80115b6:	2300      	movs	r3, #0
 80115b8:	61fb      	str	r3, [r7, #28]
 80115ba:	e003      	b.n	80115c4 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 80115bc:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 80115be:	69fb      	ldr	r3, [r7, #28]
 80115c0:	3301      	adds	r3, #1
 80115c2:	61fb      	str	r3, [r7, #28]
 80115c4:	79fb      	ldrb	r3, [r7, #7]
 80115c6:	69fa      	ldr	r2, [r7, #28]
 80115c8:	429a      	cmp	r2, r3
 80115ca:	dbf7      	blt.n	80115bc <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 80115d0:	e01d      	b.n	801160e <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 80115d2:	4b1c      	ldr	r3, [pc, #112]	; (8011644 <_SPI_SendByteMultiByte+0xa4>)
 80115d4:	689b      	ldr	r3, [r3, #8]
 80115d6:	f003 0302 	and.w	r3, r3, #2
 80115da:	2b02      	cmp	r3, #2
 80115dc:	d117      	bne.n	801160e <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 80115de:	68bb      	ldr	r3, [r7, #8]
 80115e0:	2b01      	cmp	r3, #1
 80115e2:	d90a      	bls.n	80115fa <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 80115e4:	69bb      	ldr	r3, [r7, #24]
 80115e6:	881a      	ldrh	r2, [r3, #0]
 80115e8:	4b16      	ldr	r3, [pc, #88]	; (8011644 <_SPI_SendByteMultiByte+0xa4>)
 80115ea:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 80115ec:	69bb      	ldr	r3, [r7, #24]
 80115ee:	3302      	adds	r3, #2
 80115f0:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 80115f2:	68bb      	ldr	r3, [r7, #8]
 80115f4:	3b02      	subs	r3, #2
 80115f6:	60bb      	str	r3, [r7, #8]
 80115f8:	e009      	b.n	801160e <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 80115fa:	4a13      	ldr	r2, [pc, #76]	; (8011648 <_SPI_SendByteMultiByte+0xa8>)
 80115fc:	69bb      	ldr	r3, [r7, #24]
 80115fe:	781b      	ldrb	r3, [r3, #0]
 8011600:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 8011602:	69bb      	ldr	r3, [r7, #24]
 8011604:	3301      	adds	r3, #1
 8011606:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 8011608:	68bb      	ldr	r3, [r7, #8]
 801160a:	3b01      	subs	r3, #1
 801160c:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 801160e:	68bb      	ldr	r3, [r7, #8]
 8011610:	2b00      	cmp	r3, #0
 8011612:	d1de      	bne.n	80115d2 <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 8011614:	4b0b      	ldr	r3, [pc, #44]	; (8011644 <_SPI_SendByteMultiByte+0xa4>)
 8011616:	689b      	ldr	r3, [r3, #8]
 8011618:	4a0a      	ldr	r2, [pc, #40]	; (8011644 <_SPI_SendByteMultiByte+0xa4>)
 801161a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801161e:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 8011620:	2300      	movs	r3, #0
 8011622:	617b      	str	r3, [r7, #20]
 8011624:	e003      	b.n	801162e <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 8011626:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 8011628:	697b      	ldr	r3, [r7, #20]
 801162a:	3301      	adds	r3, #1
 801162c:	617b      	str	r3, [r7, #20]
 801162e:	79bb      	ldrb	r3, [r7, #6]
 8011630:	697a      	ldr	r2, [r7, #20]
 8011632:	429a      	cmp	r2, r3
 8011634:	dbf7      	blt.n	8011626 <_SPI_SendByteMultiByte+0x86>

#endif

}
 8011636:	bf00      	nop
 8011638:	3724      	adds	r7, #36	; 0x24
 801163a:	46bd      	mov	sp, r7
 801163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011640:	4770      	bx	lr
 8011642:	bf00      	nop
 8011644:	40003c00 	.word	0x40003c00
 8011648:	40003c0c 	.word	0x40003c0c

0801164c <__errno>:
 801164c:	4b01      	ldr	r3, [pc, #4]	; (8011654 <__errno+0x8>)
 801164e:	6818      	ldr	r0, [r3, #0]
 8011650:	4770      	bx	lr
 8011652:	bf00      	nop
 8011654:	20001eb4 	.word	0x20001eb4

08011658 <__libc_init_array>:
 8011658:	b570      	push	{r4, r5, r6, lr}
 801165a:	4e0d      	ldr	r6, [pc, #52]	; (8011690 <__libc_init_array+0x38>)
 801165c:	4c0d      	ldr	r4, [pc, #52]	; (8011694 <__libc_init_array+0x3c>)
 801165e:	1ba4      	subs	r4, r4, r6
 8011660:	10a4      	asrs	r4, r4, #2
 8011662:	2500      	movs	r5, #0
 8011664:	42a5      	cmp	r5, r4
 8011666:	d109      	bne.n	801167c <__libc_init_array+0x24>
 8011668:	4e0b      	ldr	r6, [pc, #44]	; (8011698 <__libc_init_array+0x40>)
 801166a:	4c0c      	ldr	r4, [pc, #48]	; (801169c <__libc_init_array+0x44>)
 801166c:	f004 f89e 	bl	80157ac <_init>
 8011670:	1ba4      	subs	r4, r4, r6
 8011672:	10a4      	asrs	r4, r4, #2
 8011674:	2500      	movs	r5, #0
 8011676:	42a5      	cmp	r5, r4
 8011678:	d105      	bne.n	8011686 <__libc_init_array+0x2e>
 801167a:	bd70      	pop	{r4, r5, r6, pc}
 801167c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011680:	4798      	blx	r3
 8011682:	3501      	adds	r5, #1
 8011684:	e7ee      	b.n	8011664 <__libc_init_array+0xc>
 8011686:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801168a:	4798      	blx	r3
 801168c:	3501      	adds	r5, #1
 801168e:	e7f2      	b.n	8011676 <__libc_init_array+0x1e>
 8011690:	08016be0 	.word	0x08016be0
 8011694:	08016be0 	.word	0x08016be0
 8011698:	08016be0 	.word	0x08016be0
 801169c:	08016be4 	.word	0x08016be4

080116a0 <memset>:
 80116a0:	4402      	add	r2, r0
 80116a2:	4603      	mov	r3, r0
 80116a4:	4293      	cmp	r3, r2
 80116a6:	d100      	bne.n	80116aa <memset+0xa>
 80116a8:	4770      	bx	lr
 80116aa:	f803 1b01 	strb.w	r1, [r3], #1
 80116ae:	e7f9      	b.n	80116a4 <memset+0x4>

080116b0 <__cvt>:
 80116b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80116b4:	ec55 4b10 	vmov	r4, r5, d0
 80116b8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80116ba:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80116be:	2d00      	cmp	r5, #0
 80116c0:	460e      	mov	r6, r1
 80116c2:	4691      	mov	r9, r2
 80116c4:	4619      	mov	r1, r3
 80116c6:	bfb8      	it	lt
 80116c8:	4622      	movlt	r2, r4
 80116ca:	462b      	mov	r3, r5
 80116cc:	f027 0720 	bic.w	r7, r7, #32
 80116d0:	bfbb      	ittet	lt
 80116d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80116d6:	461d      	movlt	r5, r3
 80116d8:	2300      	movge	r3, #0
 80116da:	232d      	movlt	r3, #45	; 0x2d
 80116dc:	bfb8      	it	lt
 80116de:	4614      	movlt	r4, r2
 80116e0:	2f46      	cmp	r7, #70	; 0x46
 80116e2:	700b      	strb	r3, [r1, #0]
 80116e4:	d004      	beq.n	80116f0 <__cvt+0x40>
 80116e6:	2f45      	cmp	r7, #69	; 0x45
 80116e8:	d100      	bne.n	80116ec <__cvt+0x3c>
 80116ea:	3601      	adds	r6, #1
 80116ec:	2102      	movs	r1, #2
 80116ee:	e000      	b.n	80116f2 <__cvt+0x42>
 80116f0:	2103      	movs	r1, #3
 80116f2:	ab03      	add	r3, sp, #12
 80116f4:	9301      	str	r3, [sp, #4]
 80116f6:	ab02      	add	r3, sp, #8
 80116f8:	9300      	str	r3, [sp, #0]
 80116fa:	4632      	mov	r2, r6
 80116fc:	4653      	mov	r3, sl
 80116fe:	ec45 4b10 	vmov	d0, r4, r5
 8011702:	f000 fe3d 	bl	8012380 <_dtoa_r>
 8011706:	2f47      	cmp	r7, #71	; 0x47
 8011708:	4680      	mov	r8, r0
 801170a:	d102      	bne.n	8011712 <__cvt+0x62>
 801170c:	f019 0f01 	tst.w	r9, #1
 8011710:	d026      	beq.n	8011760 <__cvt+0xb0>
 8011712:	2f46      	cmp	r7, #70	; 0x46
 8011714:	eb08 0906 	add.w	r9, r8, r6
 8011718:	d111      	bne.n	801173e <__cvt+0x8e>
 801171a:	f898 3000 	ldrb.w	r3, [r8]
 801171e:	2b30      	cmp	r3, #48	; 0x30
 8011720:	d10a      	bne.n	8011738 <__cvt+0x88>
 8011722:	2200      	movs	r2, #0
 8011724:	2300      	movs	r3, #0
 8011726:	4620      	mov	r0, r4
 8011728:	4629      	mov	r1, r5
 801172a:	f7ef f9f5 	bl	8000b18 <__aeabi_dcmpeq>
 801172e:	b918      	cbnz	r0, 8011738 <__cvt+0x88>
 8011730:	f1c6 0601 	rsb	r6, r6, #1
 8011734:	f8ca 6000 	str.w	r6, [sl]
 8011738:	f8da 3000 	ldr.w	r3, [sl]
 801173c:	4499      	add	r9, r3
 801173e:	2200      	movs	r2, #0
 8011740:	2300      	movs	r3, #0
 8011742:	4620      	mov	r0, r4
 8011744:	4629      	mov	r1, r5
 8011746:	f7ef f9e7 	bl	8000b18 <__aeabi_dcmpeq>
 801174a:	b938      	cbnz	r0, 801175c <__cvt+0xac>
 801174c:	2230      	movs	r2, #48	; 0x30
 801174e:	9b03      	ldr	r3, [sp, #12]
 8011750:	454b      	cmp	r3, r9
 8011752:	d205      	bcs.n	8011760 <__cvt+0xb0>
 8011754:	1c59      	adds	r1, r3, #1
 8011756:	9103      	str	r1, [sp, #12]
 8011758:	701a      	strb	r2, [r3, #0]
 801175a:	e7f8      	b.n	801174e <__cvt+0x9e>
 801175c:	f8cd 900c 	str.w	r9, [sp, #12]
 8011760:	9b03      	ldr	r3, [sp, #12]
 8011762:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011764:	eba3 0308 	sub.w	r3, r3, r8
 8011768:	4640      	mov	r0, r8
 801176a:	6013      	str	r3, [r2, #0]
 801176c:	b004      	add	sp, #16
 801176e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08011772 <__exponent>:
 8011772:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011774:	2900      	cmp	r1, #0
 8011776:	4604      	mov	r4, r0
 8011778:	bfba      	itte	lt
 801177a:	4249      	neglt	r1, r1
 801177c:	232d      	movlt	r3, #45	; 0x2d
 801177e:	232b      	movge	r3, #43	; 0x2b
 8011780:	2909      	cmp	r1, #9
 8011782:	f804 2b02 	strb.w	r2, [r4], #2
 8011786:	7043      	strb	r3, [r0, #1]
 8011788:	dd20      	ble.n	80117cc <__exponent+0x5a>
 801178a:	f10d 0307 	add.w	r3, sp, #7
 801178e:	461f      	mov	r7, r3
 8011790:	260a      	movs	r6, #10
 8011792:	fb91 f5f6 	sdiv	r5, r1, r6
 8011796:	fb06 1115 	mls	r1, r6, r5, r1
 801179a:	3130      	adds	r1, #48	; 0x30
 801179c:	2d09      	cmp	r5, #9
 801179e:	f803 1c01 	strb.w	r1, [r3, #-1]
 80117a2:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80117a6:	4629      	mov	r1, r5
 80117a8:	dc09      	bgt.n	80117be <__exponent+0x4c>
 80117aa:	3130      	adds	r1, #48	; 0x30
 80117ac:	3b02      	subs	r3, #2
 80117ae:	f802 1c01 	strb.w	r1, [r2, #-1]
 80117b2:	42bb      	cmp	r3, r7
 80117b4:	4622      	mov	r2, r4
 80117b6:	d304      	bcc.n	80117c2 <__exponent+0x50>
 80117b8:	1a10      	subs	r0, r2, r0
 80117ba:	b003      	add	sp, #12
 80117bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80117be:	4613      	mov	r3, r2
 80117c0:	e7e7      	b.n	8011792 <__exponent+0x20>
 80117c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80117c6:	f804 2b01 	strb.w	r2, [r4], #1
 80117ca:	e7f2      	b.n	80117b2 <__exponent+0x40>
 80117cc:	2330      	movs	r3, #48	; 0x30
 80117ce:	4419      	add	r1, r3
 80117d0:	7083      	strb	r3, [r0, #2]
 80117d2:	1d02      	adds	r2, r0, #4
 80117d4:	70c1      	strb	r1, [r0, #3]
 80117d6:	e7ef      	b.n	80117b8 <__exponent+0x46>

080117d8 <_printf_float>:
 80117d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117dc:	b08d      	sub	sp, #52	; 0x34
 80117de:	460c      	mov	r4, r1
 80117e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80117e4:	4616      	mov	r6, r2
 80117e6:	461f      	mov	r7, r3
 80117e8:	4605      	mov	r5, r0
 80117ea:	f001 fcfb 	bl	80131e4 <_localeconv_r>
 80117ee:	6803      	ldr	r3, [r0, #0]
 80117f0:	9304      	str	r3, [sp, #16]
 80117f2:	4618      	mov	r0, r3
 80117f4:	f7ee fd14 	bl	8000220 <strlen>
 80117f8:	2300      	movs	r3, #0
 80117fa:	930a      	str	r3, [sp, #40]	; 0x28
 80117fc:	f8d8 3000 	ldr.w	r3, [r8]
 8011800:	9005      	str	r0, [sp, #20]
 8011802:	3307      	adds	r3, #7
 8011804:	f023 0307 	bic.w	r3, r3, #7
 8011808:	f103 0208 	add.w	r2, r3, #8
 801180c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011810:	f8d4 b000 	ldr.w	fp, [r4]
 8011814:	f8c8 2000 	str.w	r2, [r8]
 8011818:	e9d3 2300 	ldrd	r2, r3, [r3]
 801181c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011820:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011824:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011828:	9307      	str	r3, [sp, #28]
 801182a:	f8cd 8018 	str.w	r8, [sp, #24]
 801182e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011832:	4ba7      	ldr	r3, [pc, #668]	; (8011ad0 <_printf_float+0x2f8>)
 8011834:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011838:	f7ef f9a0 	bl	8000b7c <__aeabi_dcmpun>
 801183c:	bb70      	cbnz	r0, 801189c <_printf_float+0xc4>
 801183e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011842:	4ba3      	ldr	r3, [pc, #652]	; (8011ad0 <_printf_float+0x2f8>)
 8011844:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011848:	f7ef f97a 	bl	8000b40 <__aeabi_dcmple>
 801184c:	bb30      	cbnz	r0, 801189c <_printf_float+0xc4>
 801184e:	2200      	movs	r2, #0
 8011850:	2300      	movs	r3, #0
 8011852:	4640      	mov	r0, r8
 8011854:	4649      	mov	r1, r9
 8011856:	f7ef f969 	bl	8000b2c <__aeabi_dcmplt>
 801185a:	b110      	cbz	r0, 8011862 <_printf_float+0x8a>
 801185c:	232d      	movs	r3, #45	; 0x2d
 801185e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011862:	4a9c      	ldr	r2, [pc, #624]	; (8011ad4 <_printf_float+0x2fc>)
 8011864:	4b9c      	ldr	r3, [pc, #624]	; (8011ad8 <_printf_float+0x300>)
 8011866:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801186a:	bf8c      	ite	hi
 801186c:	4690      	movhi	r8, r2
 801186e:	4698      	movls	r8, r3
 8011870:	2303      	movs	r3, #3
 8011872:	f02b 0204 	bic.w	r2, fp, #4
 8011876:	6123      	str	r3, [r4, #16]
 8011878:	6022      	str	r2, [r4, #0]
 801187a:	f04f 0900 	mov.w	r9, #0
 801187e:	9700      	str	r7, [sp, #0]
 8011880:	4633      	mov	r3, r6
 8011882:	aa0b      	add	r2, sp, #44	; 0x2c
 8011884:	4621      	mov	r1, r4
 8011886:	4628      	mov	r0, r5
 8011888:	f000 f9e6 	bl	8011c58 <_printf_common>
 801188c:	3001      	adds	r0, #1
 801188e:	f040 808d 	bne.w	80119ac <_printf_float+0x1d4>
 8011892:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011896:	b00d      	add	sp, #52	; 0x34
 8011898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801189c:	4642      	mov	r2, r8
 801189e:	464b      	mov	r3, r9
 80118a0:	4640      	mov	r0, r8
 80118a2:	4649      	mov	r1, r9
 80118a4:	f7ef f96a 	bl	8000b7c <__aeabi_dcmpun>
 80118a8:	b110      	cbz	r0, 80118b0 <_printf_float+0xd8>
 80118aa:	4a8c      	ldr	r2, [pc, #560]	; (8011adc <_printf_float+0x304>)
 80118ac:	4b8c      	ldr	r3, [pc, #560]	; (8011ae0 <_printf_float+0x308>)
 80118ae:	e7da      	b.n	8011866 <_printf_float+0x8e>
 80118b0:	6861      	ldr	r1, [r4, #4]
 80118b2:	1c4b      	adds	r3, r1, #1
 80118b4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80118b8:	a80a      	add	r0, sp, #40	; 0x28
 80118ba:	d13e      	bne.n	801193a <_printf_float+0x162>
 80118bc:	2306      	movs	r3, #6
 80118be:	6063      	str	r3, [r4, #4]
 80118c0:	2300      	movs	r3, #0
 80118c2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80118c6:	ab09      	add	r3, sp, #36	; 0x24
 80118c8:	9300      	str	r3, [sp, #0]
 80118ca:	ec49 8b10 	vmov	d0, r8, r9
 80118ce:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80118d2:	6022      	str	r2, [r4, #0]
 80118d4:	f8cd a004 	str.w	sl, [sp, #4]
 80118d8:	6861      	ldr	r1, [r4, #4]
 80118da:	4628      	mov	r0, r5
 80118dc:	f7ff fee8 	bl	80116b0 <__cvt>
 80118e0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80118e4:	2b47      	cmp	r3, #71	; 0x47
 80118e6:	4680      	mov	r8, r0
 80118e8:	d109      	bne.n	80118fe <_printf_float+0x126>
 80118ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118ec:	1cd8      	adds	r0, r3, #3
 80118ee:	db02      	blt.n	80118f6 <_printf_float+0x11e>
 80118f0:	6862      	ldr	r2, [r4, #4]
 80118f2:	4293      	cmp	r3, r2
 80118f4:	dd47      	ble.n	8011986 <_printf_float+0x1ae>
 80118f6:	f1aa 0a02 	sub.w	sl, sl, #2
 80118fa:	fa5f fa8a 	uxtb.w	sl, sl
 80118fe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8011902:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011904:	d824      	bhi.n	8011950 <_printf_float+0x178>
 8011906:	3901      	subs	r1, #1
 8011908:	4652      	mov	r2, sl
 801190a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801190e:	9109      	str	r1, [sp, #36]	; 0x24
 8011910:	f7ff ff2f 	bl	8011772 <__exponent>
 8011914:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011916:	1813      	adds	r3, r2, r0
 8011918:	2a01      	cmp	r2, #1
 801191a:	4681      	mov	r9, r0
 801191c:	6123      	str	r3, [r4, #16]
 801191e:	dc02      	bgt.n	8011926 <_printf_float+0x14e>
 8011920:	6822      	ldr	r2, [r4, #0]
 8011922:	07d1      	lsls	r1, r2, #31
 8011924:	d501      	bpl.n	801192a <_printf_float+0x152>
 8011926:	3301      	adds	r3, #1
 8011928:	6123      	str	r3, [r4, #16]
 801192a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801192e:	2b00      	cmp	r3, #0
 8011930:	d0a5      	beq.n	801187e <_printf_float+0xa6>
 8011932:	232d      	movs	r3, #45	; 0x2d
 8011934:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011938:	e7a1      	b.n	801187e <_printf_float+0xa6>
 801193a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801193e:	f000 8177 	beq.w	8011c30 <_printf_float+0x458>
 8011942:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8011946:	d1bb      	bne.n	80118c0 <_printf_float+0xe8>
 8011948:	2900      	cmp	r1, #0
 801194a:	d1b9      	bne.n	80118c0 <_printf_float+0xe8>
 801194c:	2301      	movs	r3, #1
 801194e:	e7b6      	b.n	80118be <_printf_float+0xe6>
 8011950:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8011954:	d119      	bne.n	801198a <_printf_float+0x1b2>
 8011956:	2900      	cmp	r1, #0
 8011958:	6863      	ldr	r3, [r4, #4]
 801195a:	dd0c      	ble.n	8011976 <_printf_float+0x19e>
 801195c:	6121      	str	r1, [r4, #16]
 801195e:	b913      	cbnz	r3, 8011966 <_printf_float+0x18e>
 8011960:	6822      	ldr	r2, [r4, #0]
 8011962:	07d2      	lsls	r2, r2, #31
 8011964:	d502      	bpl.n	801196c <_printf_float+0x194>
 8011966:	3301      	adds	r3, #1
 8011968:	440b      	add	r3, r1
 801196a:	6123      	str	r3, [r4, #16]
 801196c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801196e:	65a3      	str	r3, [r4, #88]	; 0x58
 8011970:	f04f 0900 	mov.w	r9, #0
 8011974:	e7d9      	b.n	801192a <_printf_float+0x152>
 8011976:	b913      	cbnz	r3, 801197e <_printf_float+0x1a6>
 8011978:	6822      	ldr	r2, [r4, #0]
 801197a:	07d0      	lsls	r0, r2, #31
 801197c:	d501      	bpl.n	8011982 <_printf_float+0x1aa>
 801197e:	3302      	adds	r3, #2
 8011980:	e7f3      	b.n	801196a <_printf_float+0x192>
 8011982:	2301      	movs	r3, #1
 8011984:	e7f1      	b.n	801196a <_printf_float+0x192>
 8011986:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801198a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801198e:	4293      	cmp	r3, r2
 8011990:	db05      	blt.n	801199e <_printf_float+0x1c6>
 8011992:	6822      	ldr	r2, [r4, #0]
 8011994:	6123      	str	r3, [r4, #16]
 8011996:	07d1      	lsls	r1, r2, #31
 8011998:	d5e8      	bpl.n	801196c <_printf_float+0x194>
 801199a:	3301      	adds	r3, #1
 801199c:	e7e5      	b.n	801196a <_printf_float+0x192>
 801199e:	2b00      	cmp	r3, #0
 80119a0:	bfd4      	ite	le
 80119a2:	f1c3 0302 	rsble	r3, r3, #2
 80119a6:	2301      	movgt	r3, #1
 80119a8:	4413      	add	r3, r2
 80119aa:	e7de      	b.n	801196a <_printf_float+0x192>
 80119ac:	6823      	ldr	r3, [r4, #0]
 80119ae:	055a      	lsls	r2, r3, #21
 80119b0:	d407      	bmi.n	80119c2 <_printf_float+0x1ea>
 80119b2:	6923      	ldr	r3, [r4, #16]
 80119b4:	4642      	mov	r2, r8
 80119b6:	4631      	mov	r1, r6
 80119b8:	4628      	mov	r0, r5
 80119ba:	47b8      	blx	r7
 80119bc:	3001      	adds	r0, #1
 80119be:	d12b      	bne.n	8011a18 <_printf_float+0x240>
 80119c0:	e767      	b.n	8011892 <_printf_float+0xba>
 80119c2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80119c6:	f240 80dc 	bls.w	8011b82 <_printf_float+0x3aa>
 80119ca:	2200      	movs	r2, #0
 80119cc:	2300      	movs	r3, #0
 80119ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80119d2:	f7ef f8a1 	bl	8000b18 <__aeabi_dcmpeq>
 80119d6:	2800      	cmp	r0, #0
 80119d8:	d033      	beq.n	8011a42 <_printf_float+0x26a>
 80119da:	2301      	movs	r3, #1
 80119dc:	4a41      	ldr	r2, [pc, #260]	; (8011ae4 <_printf_float+0x30c>)
 80119de:	4631      	mov	r1, r6
 80119e0:	4628      	mov	r0, r5
 80119e2:	47b8      	blx	r7
 80119e4:	3001      	adds	r0, #1
 80119e6:	f43f af54 	beq.w	8011892 <_printf_float+0xba>
 80119ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80119ee:	429a      	cmp	r2, r3
 80119f0:	db02      	blt.n	80119f8 <_printf_float+0x220>
 80119f2:	6823      	ldr	r3, [r4, #0]
 80119f4:	07d8      	lsls	r0, r3, #31
 80119f6:	d50f      	bpl.n	8011a18 <_printf_float+0x240>
 80119f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80119fc:	4631      	mov	r1, r6
 80119fe:	4628      	mov	r0, r5
 8011a00:	47b8      	blx	r7
 8011a02:	3001      	adds	r0, #1
 8011a04:	f43f af45 	beq.w	8011892 <_printf_float+0xba>
 8011a08:	f04f 0800 	mov.w	r8, #0
 8011a0c:	f104 091a 	add.w	r9, r4, #26
 8011a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a12:	3b01      	subs	r3, #1
 8011a14:	4543      	cmp	r3, r8
 8011a16:	dc09      	bgt.n	8011a2c <_printf_float+0x254>
 8011a18:	6823      	ldr	r3, [r4, #0]
 8011a1a:	079b      	lsls	r3, r3, #30
 8011a1c:	f100 8103 	bmi.w	8011c26 <_printf_float+0x44e>
 8011a20:	68e0      	ldr	r0, [r4, #12]
 8011a22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011a24:	4298      	cmp	r0, r3
 8011a26:	bfb8      	it	lt
 8011a28:	4618      	movlt	r0, r3
 8011a2a:	e734      	b.n	8011896 <_printf_float+0xbe>
 8011a2c:	2301      	movs	r3, #1
 8011a2e:	464a      	mov	r2, r9
 8011a30:	4631      	mov	r1, r6
 8011a32:	4628      	mov	r0, r5
 8011a34:	47b8      	blx	r7
 8011a36:	3001      	adds	r0, #1
 8011a38:	f43f af2b 	beq.w	8011892 <_printf_float+0xba>
 8011a3c:	f108 0801 	add.w	r8, r8, #1
 8011a40:	e7e6      	b.n	8011a10 <_printf_float+0x238>
 8011a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	dc2b      	bgt.n	8011aa0 <_printf_float+0x2c8>
 8011a48:	2301      	movs	r3, #1
 8011a4a:	4a26      	ldr	r2, [pc, #152]	; (8011ae4 <_printf_float+0x30c>)
 8011a4c:	4631      	mov	r1, r6
 8011a4e:	4628      	mov	r0, r5
 8011a50:	47b8      	blx	r7
 8011a52:	3001      	adds	r0, #1
 8011a54:	f43f af1d 	beq.w	8011892 <_printf_float+0xba>
 8011a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a5a:	b923      	cbnz	r3, 8011a66 <_printf_float+0x28e>
 8011a5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a5e:	b913      	cbnz	r3, 8011a66 <_printf_float+0x28e>
 8011a60:	6823      	ldr	r3, [r4, #0]
 8011a62:	07d9      	lsls	r1, r3, #31
 8011a64:	d5d8      	bpl.n	8011a18 <_printf_float+0x240>
 8011a66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011a6a:	4631      	mov	r1, r6
 8011a6c:	4628      	mov	r0, r5
 8011a6e:	47b8      	blx	r7
 8011a70:	3001      	adds	r0, #1
 8011a72:	f43f af0e 	beq.w	8011892 <_printf_float+0xba>
 8011a76:	f04f 0900 	mov.w	r9, #0
 8011a7a:	f104 0a1a 	add.w	sl, r4, #26
 8011a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a80:	425b      	negs	r3, r3
 8011a82:	454b      	cmp	r3, r9
 8011a84:	dc01      	bgt.n	8011a8a <_printf_float+0x2b2>
 8011a86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a88:	e794      	b.n	80119b4 <_printf_float+0x1dc>
 8011a8a:	2301      	movs	r3, #1
 8011a8c:	4652      	mov	r2, sl
 8011a8e:	4631      	mov	r1, r6
 8011a90:	4628      	mov	r0, r5
 8011a92:	47b8      	blx	r7
 8011a94:	3001      	adds	r0, #1
 8011a96:	f43f aefc 	beq.w	8011892 <_printf_float+0xba>
 8011a9a:	f109 0901 	add.w	r9, r9, #1
 8011a9e:	e7ee      	b.n	8011a7e <_printf_float+0x2a6>
 8011aa0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011aa2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011aa4:	429a      	cmp	r2, r3
 8011aa6:	bfa8      	it	ge
 8011aa8:	461a      	movge	r2, r3
 8011aaa:	2a00      	cmp	r2, #0
 8011aac:	4691      	mov	r9, r2
 8011aae:	dd07      	ble.n	8011ac0 <_printf_float+0x2e8>
 8011ab0:	4613      	mov	r3, r2
 8011ab2:	4631      	mov	r1, r6
 8011ab4:	4642      	mov	r2, r8
 8011ab6:	4628      	mov	r0, r5
 8011ab8:	47b8      	blx	r7
 8011aba:	3001      	adds	r0, #1
 8011abc:	f43f aee9 	beq.w	8011892 <_printf_float+0xba>
 8011ac0:	f104 031a 	add.w	r3, r4, #26
 8011ac4:	f04f 0b00 	mov.w	fp, #0
 8011ac8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011acc:	9306      	str	r3, [sp, #24]
 8011ace:	e015      	b.n	8011afc <_printf_float+0x324>
 8011ad0:	7fefffff 	.word	0x7fefffff
 8011ad4:	080168dc 	.word	0x080168dc
 8011ad8:	080168d8 	.word	0x080168d8
 8011adc:	080168e4 	.word	0x080168e4
 8011ae0:	080168e0 	.word	0x080168e0
 8011ae4:	08016b94 	.word	0x08016b94
 8011ae8:	2301      	movs	r3, #1
 8011aea:	9a06      	ldr	r2, [sp, #24]
 8011aec:	4631      	mov	r1, r6
 8011aee:	4628      	mov	r0, r5
 8011af0:	47b8      	blx	r7
 8011af2:	3001      	adds	r0, #1
 8011af4:	f43f aecd 	beq.w	8011892 <_printf_float+0xba>
 8011af8:	f10b 0b01 	add.w	fp, fp, #1
 8011afc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8011b00:	ebaa 0309 	sub.w	r3, sl, r9
 8011b04:	455b      	cmp	r3, fp
 8011b06:	dcef      	bgt.n	8011ae8 <_printf_float+0x310>
 8011b08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011b0c:	429a      	cmp	r2, r3
 8011b0e:	44d0      	add	r8, sl
 8011b10:	db15      	blt.n	8011b3e <_printf_float+0x366>
 8011b12:	6823      	ldr	r3, [r4, #0]
 8011b14:	07da      	lsls	r2, r3, #31
 8011b16:	d412      	bmi.n	8011b3e <_printf_float+0x366>
 8011b18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011b1c:	eba3 020a 	sub.w	r2, r3, sl
 8011b20:	eba3 0a01 	sub.w	sl, r3, r1
 8011b24:	4592      	cmp	sl, r2
 8011b26:	bfa8      	it	ge
 8011b28:	4692      	movge	sl, r2
 8011b2a:	f1ba 0f00 	cmp.w	sl, #0
 8011b2e:	dc0e      	bgt.n	8011b4e <_printf_float+0x376>
 8011b30:	f04f 0800 	mov.w	r8, #0
 8011b34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011b38:	f104 091a 	add.w	r9, r4, #26
 8011b3c:	e019      	b.n	8011b72 <_printf_float+0x39a>
 8011b3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011b42:	4631      	mov	r1, r6
 8011b44:	4628      	mov	r0, r5
 8011b46:	47b8      	blx	r7
 8011b48:	3001      	adds	r0, #1
 8011b4a:	d1e5      	bne.n	8011b18 <_printf_float+0x340>
 8011b4c:	e6a1      	b.n	8011892 <_printf_float+0xba>
 8011b4e:	4653      	mov	r3, sl
 8011b50:	4642      	mov	r2, r8
 8011b52:	4631      	mov	r1, r6
 8011b54:	4628      	mov	r0, r5
 8011b56:	47b8      	blx	r7
 8011b58:	3001      	adds	r0, #1
 8011b5a:	d1e9      	bne.n	8011b30 <_printf_float+0x358>
 8011b5c:	e699      	b.n	8011892 <_printf_float+0xba>
 8011b5e:	2301      	movs	r3, #1
 8011b60:	464a      	mov	r2, r9
 8011b62:	4631      	mov	r1, r6
 8011b64:	4628      	mov	r0, r5
 8011b66:	47b8      	blx	r7
 8011b68:	3001      	adds	r0, #1
 8011b6a:	f43f ae92 	beq.w	8011892 <_printf_float+0xba>
 8011b6e:	f108 0801 	add.w	r8, r8, #1
 8011b72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011b76:	1a9b      	subs	r3, r3, r2
 8011b78:	eba3 030a 	sub.w	r3, r3, sl
 8011b7c:	4543      	cmp	r3, r8
 8011b7e:	dcee      	bgt.n	8011b5e <_printf_float+0x386>
 8011b80:	e74a      	b.n	8011a18 <_printf_float+0x240>
 8011b82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011b84:	2a01      	cmp	r2, #1
 8011b86:	dc01      	bgt.n	8011b8c <_printf_float+0x3b4>
 8011b88:	07db      	lsls	r3, r3, #31
 8011b8a:	d53a      	bpl.n	8011c02 <_printf_float+0x42a>
 8011b8c:	2301      	movs	r3, #1
 8011b8e:	4642      	mov	r2, r8
 8011b90:	4631      	mov	r1, r6
 8011b92:	4628      	mov	r0, r5
 8011b94:	47b8      	blx	r7
 8011b96:	3001      	adds	r0, #1
 8011b98:	f43f ae7b 	beq.w	8011892 <_printf_float+0xba>
 8011b9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ba0:	4631      	mov	r1, r6
 8011ba2:	4628      	mov	r0, r5
 8011ba4:	47b8      	blx	r7
 8011ba6:	3001      	adds	r0, #1
 8011ba8:	f108 0801 	add.w	r8, r8, #1
 8011bac:	f43f ae71 	beq.w	8011892 <_printf_float+0xba>
 8011bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011bb2:	2200      	movs	r2, #0
 8011bb4:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8011bb8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011bbc:	2300      	movs	r3, #0
 8011bbe:	f7ee ffab 	bl	8000b18 <__aeabi_dcmpeq>
 8011bc2:	b9c8      	cbnz	r0, 8011bf8 <_printf_float+0x420>
 8011bc4:	4653      	mov	r3, sl
 8011bc6:	4642      	mov	r2, r8
 8011bc8:	4631      	mov	r1, r6
 8011bca:	4628      	mov	r0, r5
 8011bcc:	47b8      	blx	r7
 8011bce:	3001      	adds	r0, #1
 8011bd0:	d10e      	bne.n	8011bf0 <_printf_float+0x418>
 8011bd2:	e65e      	b.n	8011892 <_printf_float+0xba>
 8011bd4:	2301      	movs	r3, #1
 8011bd6:	4652      	mov	r2, sl
 8011bd8:	4631      	mov	r1, r6
 8011bda:	4628      	mov	r0, r5
 8011bdc:	47b8      	blx	r7
 8011bde:	3001      	adds	r0, #1
 8011be0:	f43f ae57 	beq.w	8011892 <_printf_float+0xba>
 8011be4:	f108 0801 	add.w	r8, r8, #1
 8011be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011bea:	3b01      	subs	r3, #1
 8011bec:	4543      	cmp	r3, r8
 8011bee:	dcf1      	bgt.n	8011bd4 <_printf_float+0x3fc>
 8011bf0:	464b      	mov	r3, r9
 8011bf2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011bf6:	e6de      	b.n	80119b6 <_printf_float+0x1de>
 8011bf8:	f04f 0800 	mov.w	r8, #0
 8011bfc:	f104 0a1a 	add.w	sl, r4, #26
 8011c00:	e7f2      	b.n	8011be8 <_printf_float+0x410>
 8011c02:	2301      	movs	r3, #1
 8011c04:	e7df      	b.n	8011bc6 <_printf_float+0x3ee>
 8011c06:	2301      	movs	r3, #1
 8011c08:	464a      	mov	r2, r9
 8011c0a:	4631      	mov	r1, r6
 8011c0c:	4628      	mov	r0, r5
 8011c0e:	47b8      	blx	r7
 8011c10:	3001      	adds	r0, #1
 8011c12:	f43f ae3e 	beq.w	8011892 <_printf_float+0xba>
 8011c16:	f108 0801 	add.w	r8, r8, #1
 8011c1a:	68e3      	ldr	r3, [r4, #12]
 8011c1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011c1e:	1a9b      	subs	r3, r3, r2
 8011c20:	4543      	cmp	r3, r8
 8011c22:	dcf0      	bgt.n	8011c06 <_printf_float+0x42e>
 8011c24:	e6fc      	b.n	8011a20 <_printf_float+0x248>
 8011c26:	f04f 0800 	mov.w	r8, #0
 8011c2a:	f104 0919 	add.w	r9, r4, #25
 8011c2e:	e7f4      	b.n	8011c1a <_printf_float+0x442>
 8011c30:	2900      	cmp	r1, #0
 8011c32:	f43f ae8b 	beq.w	801194c <_printf_float+0x174>
 8011c36:	2300      	movs	r3, #0
 8011c38:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8011c3c:	ab09      	add	r3, sp, #36	; 0x24
 8011c3e:	9300      	str	r3, [sp, #0]
 8011c40:	ec49 8b10 	vmov	d0, r8, r9
 8011c44:	6022      	str	r2, [r4, #0]
 8011c46:	f8cd a004 	str.w	sl, [sp, #4]
 8011c4a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011c4e:	4628      	mov	r0, r5
 8011c50:	f7ff fd2e 	bl	80116b0 <__cvt>
 8011c54:	4680      	mov	r8, r0
 8011c56:	e648      	b.n	80118ea <_printf_float+0x112>

08011c58 <_printf_common>:
 8011c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c5c:	4691      	mov	r9, r2
 8011c5e:	461f      	mov	r7, r3
 8011c60:	688a      	ldr	r2, [r1, #8]
 8011c62:	690b      	ldr	r3, [r1, #16]
 8011c64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011c68:	4293      	cmp	r3, r2
 8011c6a:	bfb8      	it	lt
 8011c6c:	4613      	movlt	r3, r2
 8011c6e:	f8c9 3000 	str.w	r3, [r9]
 8011c72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011c76:	4606      	mov	r6, r0
 8011c78:	460c      	mov	r4, r1
 8011c7a:	b112      	cbz	r2, 8011c82 <_printf_common+0x2a>
 8011c7c:	3301      	adds	r3, #1
 8011c7e:	f8c9 3000 	str.w	r3, [r9]
 8011c82:	6823      	ldr	r3, [r4, #0]
 8011c84:	0699      	lsls	r1, r3, #26
 8011c86:	bf42      	ittt	mi
 8011c88:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011c8c:	3302      	addmi	r3, #2
 8011c8e:	f8c9 3000 	strmi.w	r3, [r9]
 8011c92:	6825      	ldr	r5, [r4, #0]
 8011c94:	f015 0506 	ands.w	r5, r5, #6
 8011c98:	d107      	bne.n	8011caa <_printf_common+0x52>
 8011c9a:	f104 0a19 	add.w	sl, r4, #25
 8011c9e:	68e3      	ldr	r3, [r4, #12]
 8011ca0:	f8d9 2000 	ldr.w	r2, [r9]
 8011ca4:	1a9b      	subs	r3, r3, r2
 8011ca6:	42ab      	cmp	r3, r5
 8011ca8:	dc28      	bgt.n	8011cfc <_printf_common+0xa4>
 8011caa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011cae:	6822      	ldr	r2, [r4, #0]
 8011cb0:	3300      	adds	r3, #0
 8011cb2:	bf18      	it	ne
 8011cb4:	2301      	movne	r3, #1
 8011cb6:	0692      	lsls	r2, r2, #26
 8011cb8:	d42d      	bmi.n	8011d16 <_printf_common+0xbe>
 8011cba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011cbe:	4639      	mov	r1, r7
 8011cc0:	4630      	mov	r0, r6
 8011cc2:	47c0      	blx	r8
 8011cc4:	3001      	adds	r0, #1
 8011cc6:	d020      	beq.n	8011d0a <_printf_common+0xb2>
 8011cc8:	6823      	ldr	r3, [r4, #0]
 8011cca:	68e5      	ldr	r5, [r4, #12]
 8011ccc:	f8d9 2000 	ldr.w	r2, [r9]
 8011cd0:	f003 0306 	and.w	r3, r3, #6
 8011cd4:	2b04      	cmp	r3, #4
 8011cd6:	bf08      	it	eq
 8011cd8:	1aad      	subeq	r5, r5, r2
 8011cda:	68a3      	ldr	r3, [r4, #8]
 8011cdc:	6922      	ldr	r2, [r4, #16]
 8011cde:	bf0c      	ite	eq
 8011ce0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011ce4:	2500      	movne	r5, #0
 8011ce6:	4293      	cmp	r3, r2
 8011ce8:	bfc4      	itt	gt
 8011cea:	1a9b      	subgt	r3, r3, r2
 8011cec:	18ed      	addgt	r5, r5, r3
 8011cee:	f04f 0900 	mov.w	r9, #0
 8011cf2:	341a      	adds	r4, #26
 8011cf4:	454d      	cmp	r5, r9
 8011cf6:	d11a      	bne.n	8011d2e <_printf_common+0xd6>
 8011cf8:	2000      	movs	r0, #0
 8011cfa:	e008      	b.n	8011d0e <_printf_common+0xb6>
 8011cfc:	2301      	movs	r3, #1
 8011cfe:	4652      	mov	r2, sl
 8011d00:	4639      	mov	r1, r7
 8011d02:	4630      	mov	r0, r6
 8011d04:	47c0      	blx	r8
 8011d06:	3001      	adds	r0, #1
 8011d08:	d103      	bne.n	8011d12 <_printf_common+0xba>
 8011d0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d12:	3501      	adds	r5, #1
 8011d14:	e7c3      	b.n	8011c9e <_printf_common+0x46>
 8011d16:	18e1      	adds	r1, r4, r3
 8011d18:	1c5a      	adds	r2, r3, #1
 8011d1a:	2030      	movs	r0, #48	; 0x30
 8011d1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011d20:	4422      	add	r2, r4
 8011d22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011d26:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011d2a:	3302      	adds	r3, #2
 8011d2c:	e7c5      	b.n	8011cba <_printf_common+0x62>
 8011d2e:	2301      	movs	r3, #1
 8011d30:	4622      	mov	r2, r4
 8011d32:	4639      	mov	r1, r7
 8011d34:	4630      	mov	r0, r6
 8011d36:	47c0      	blx	r8
 8011d38:	3001      	adds	r0, #1
 8011d3a:	d0e6      	beq.n	8011d0a <_printf_common+0xb2>
 8011d3c:	f109 0901 	add.w	r9, r9, #1
 8011d40:	e7d8      	b.n	8011cf4 <_printf_common+0x9c>
	...

08011d44 <_printf_i>:
 8011d44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011d48:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011d4c:	460c      	mov	r4, r1
 8011d4e:	7e09      	ldrb	r1, [r1, #24]
 8011d50:	b085      	sub	sp, #20
 8011d52:	296e      	cmp	r1, #110	; 0x6e
 8011d54:	4617      	mov	r7, r2
 8011d56:	4606      	mov	r6, r0
 8011d58:	4698      	mov	r8, r3
 8011d5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011d5c:	f000 80b3 	beq.w	8011ec6 <_printf_i+0x182>
 8011d60:	d822      	bhi.n	8011da8 <_printf_i+0x64>
 8011d62:	2963      	cmp	r1, #99	; 0x63
 8011d64:	d036      	beq.n	8011dd4 <_printf_i+0x90>
 8011d66:	d80a      	bhi.n	8011d7e <_printf_i+0x3a>
 8011d68:	2900      	cmp	r1, #0
 8011d6a:	f000 80b9 	beq.w	8011ee0 <_printf_i+0x19c>
 8011d6e:	2958      	cmp	r1, #88	; 0x58
 8011d70:	f000 8083 	beq.w	8011e7a <_printf_i+0x136>
 8011d74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011d78:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011d7c:	e032      	b.n	8011de4 <_printf_i+0xa0>
 8011d7e:	2964      	cmp	r1, #100	; 0x64
 8011d80:	d001      	beq.n	8011d86 <_printf_i+0x42>
 8011d82:	2969      	cmp	r1, #105	; 0x69
 8011d84:	d1f6      	bne.n	8011d74 <_printf_i+0x30>
 8011d86:	6820      	ldr	r0, [r4, #0]
 8011d88:	6813      	ldr	r3, [r2, #0]
 8011d8a:	0605      	lsls	r5, r0, #24
 8011d8c:	f103 0104 	add.w	r1, r3, #4
 8011d90:	d52a      	bpl.n	8011de8 <_printf_i+0xa4>
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	6011      	str	r1, [r2, #0]
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	da03      	bge.n	8011da2 <_printf_i+0x5e>
 8011d9a:	222d      	movs	r2, #45	; 0x2d
 8011d9c:	425b      	negs	r3, r3
 8011d9e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011da2:	486f      	ldr	r0, [pc, #444]	; (8011f60 <_printf_i+0x21c>)
 8011da4:	220a      	movs	r2, #10
 8011da6:	e039      	b.n	8011e1c <_printf_i+0xd8>
 8011da8:	2973      	cmp	r1, #115	; 0x73
 8011daa:	f000 809d 	beq.w	8011ee8 <_printf_i+0x1a4>
 8011dae:	d808      	bhi.n	8011dc2 <_printf_i+0x7e>
 8011db0:	296f      	cmp	r1, #111	; 0x6f
 8011db2:	d020      	beq.n	8011df6 <_printf_i+0xb2>
 8011db4:	2970      	cmp	r1, #112	; 0x70
 8011db6:	d1dd      	bne.n	8011d74 <_printf_i+0x30>
 8011db8:	6823      	ldr	r3, [r4, #0]
 8011dba:	f043 0320 	orr.w	r3, r3, #32
 8011dbe:	6023      	str	r3, [r4, #0]
 8011dc0:	e003      	b.n	8011dca <_printf_i+0x86>
 8011dc2:	2975      	cmp	r1, #117	; 0x75
 8011dc4:	d017      	beq.n	8011df6 <_printf_i+0xb2>
 8011dc6:	2978      	cmp	r1, #120	; 0x78
 8011dc8:	d1d4      	bne.n	8011d74 <_printf_i+0x30>
 8011dca:	2378      	movs	r3, #120	; 0x78
 8011dcc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011dd0:	4864      	ldr	r0, [pc, #400]	; (8011f64 <_printf_i+0x220>)
 8011dd2:	e055      	b.n	8011e80 <_printf_i+0x13c>
 8011dd4:	6813      	ldr	r3, [r2, #0]
 8011dd6:	1d19      	adds	r1, r3, #4
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	6011      	str	r1, [r2, #0]
 8011ddc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011de0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011de4:	2301      	movs	r3, #1
 8011de6:	e08c      	b.n	8011f02 <_printf_i+0x1be>
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	6011      	str	r1, [r2, #0]
 8011dec:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011df0:	bf18      	it	ne
 8011df2:	b21b      	sxthne	r3, r3
 8011df4:	e7cf      	b.n	8011d96 <_printf_i+0x52>
 8011df6:	6813      	ldr	r3, [r2, #0]
 8011df8:	6825      	ldr	r5, [r4, #0]
 8011dfa:	1d18      	adds	r0, r3, #4
 8011dfc:	6010      	str	r0, [r2, #0]
 8011dfe:	0628      	lsls	r0, r5, #24
 8011e00:	d501      	bpl.n	8011e06 <_printf_i+0xc2>
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	e002      	b.n	8011e0c <_printf_i+0xc8>
 8011e06:	0668      	lsls	r0, r5, #25
 8011e08:	d5fb      	bpl.n	8011e02 <_printf_i+0xbe>
 8011e0a:	881b      	ldrh	r3, [r3, #0]
 8011e0c:	4854      	ldr	r0, [pc, #336]	; (8011f60 <_printf_i+0x21c>)
 8011e0e:	296f      	cmp	r1, #111	; 0x6f
 8011e10:	bf14      	ite	ne
 8011e12:	220a      	movne	r2, #10
 8011e14:	2208      	moveq	r2, #8
 8011e16:	2100      	movs	r1, #0
 8011e18:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011e1c:	6865      	ldr	r5, [r4, #4]
 8011e1e:	60a5      	str	r5, [r4, #8]
 8011e20:	2d00      	cmp	r5, #0
 8011e22:	f2c0 8095 	blt.w	8011f50 <_printf_i+0x20c>
 8011e26:	6821      	ldr	r1, [r4, #0]
 8011e28:	f021 0104 	bic.w	r1, r1, #4
 8011e2c:	6021      	str	r1, [r4, #0]
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d13d      	bne.n	8011eae <_printf_i+0x16a>
 8011e32:	2d00      	cmp	r5, #0
 8011e34:	f040 808e 	bne.w	8011f54 <_printf_i+0x210>
 8011e38:	4665      	mov	r5, ip
 8011e3a:	2a08      	cmp	r2, #8
 8011e3c:	d10b      	bne.n	8011e56 <_printf_i+0x112>
 8011e3e:	6823      	ldr	r3, [r4, #0]
 8011e40:	07db      	lsls	r3, r3, #31
 8011e42:	d508      	bpl.n	8011e56 <_printf_i+0x112>
 8011e44:	6923      	ldr	r3, [r4, #16]
 8011e46:	6862      	ldr	r2, [r4, #4]
 8011e48:	429a      	cmp	r2, r3
 8011e4a:	bfde      	ittt	le
 8011e4c:	2330      	movle	r3, #48	; 0x30
 8011e4e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011e52:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8011e56:	ebac 0305 	sub.w	r3, ip, r5
 8011e5a:	6123      	str	r3, [r4, #16]
 8011e5c:	f8cd 8000 	str.w	r8, [sp]
 8011e60:	463b      	mov	r3, r7
 8011e62:	aa03      	add	r2, sp, #12
 8011e64:	4621      	mov	r1, r4
 8011e66:	4630      	mov	r0, r6
 8011e68:	f7ff fef6 	bl	8011c58 <_printf_common>
 8011e6c:	3001      	adds	r0, #1
 8011e6e:	d14d      	bne.n	8011f0c <_printf_i+0x1c8>
 8011e70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011e74:	b005      	add	sp, #20
 8011e76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011e7a:	4839      	ldr	r0, [pc, #228]	; (8011f60 <_printf_i+0x21c>)
 8011e7c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011e80:	6813      	ldr	r3, [r2, #0]
 8011e82:	6821      	ldr	r1, [r4, #0]
 8011e84:	1d1d      	adds	r5, r3, #4
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	6015      	str	r5, [r2, #0]
 8011e8a:	060a      	lsls	r2, r1, #24
 8011e8c:	d50b      	bpl.n	8011ea6 <_printf_i+0x162>
 8011e8e:	07ca      	lsls	r2, r1, #31
 8011e90:	bf44      	itt	mi
 8011e92:	f041 0120 	orrmi.w	r1, r1, #32
 8011e96:	6021      	strmi	r1, [r4, #0]
 8011e98:	b91b      	cbnz	r3, 8011ea2 <_printf_i+0x15e>
 8011e9a:	6822      	ldr	r2, [r4, #0]
 8011e9c:	f022 0220 	bic.w	r2, r2, #32
 8011ea0:	6022      	str	r2, [r4, #0]
 8011ea2:	2210      	movs	r2, #16
 8011ea4:	e7b7      	b.n	8011e16 <_printf_i+0xd2>
 8011ea6:	064d      	lsls	r5, r1, #25
 8011ea8:	bf48      	it	mi
 8011eaa:	b29b      	uxthmi	r3, r3
 8011eac:	e7ef      	b.n	8011e8e <_printf_i+0x14a>
 8011eae:	4665      	mov	r5, ip
 8011eb0:	fbb3 f1f2 	udiv	r1, r3, r2
 8011eb4:	fb02 3311 	mls	r3, r2, r1, r3
 8011eb8:	5cc3      	ldrb	r3, [r0, r3]
 8011eba:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011ebe:	460b      	mov	r3, r1
 8011ec0:	2900      	cmp	r1, #0
 8011ec2:	d1f5      	bne.n	8011eb0 <_printf_i+0x16c>
 8011ec4:	e7b9      	b.n	8011e3a <_printf_i+0xf6>
 8011ec6:	6813      	ldr	r3, [r2, #0]
 8011ec8:	6825      	ldr	r5, [r4, #0]
 8011eca:	6961      	ldr	r1, [r4, #20]
 8011ecc:	1d18      	adds	r0, r3, #4
 8011ece:	6010      	str	r0, [r2, #0]
 8011ed0:	0628      	lsls	r0, r5, #24
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	d501      	bpl.n	8011eda <_printf_i+0x196>
 8011ed6:	6019      	str	r1, [r3, #0]
 8011ed8:	e002      	b.n	8011ee0 <_printf_i+0x19c>
 8011eda:	066a      	lsls	r2, r5, #25
 8011edc:	d5fb      	bpl.n	8011ed6 <_printf_i+0x192>
 8011ede:	8019      	strh	r1, [r3, #0]
 8011ee0:	2300      	movs	r3, #0
 8011ee2:	6123      	str	r3, [r4, #16]
 8011ee4:	4665      	mov	r5, ip
 8011ee6:	e7b9      	b.n	8011e5c <_printf_i+0x118>
 8011ee8:	6813      	ldr	r3, [r2, #0]
 8011eea:	1d19      	adds	r1, r3, #4
 8011eec:	6011      	str	r1, [r2, #0]
 8011eee:	681d      	ldr	r5, [r3, #0]
 8011ef0:	6862      	ldr	r2, [r4, #4]
 8011ef2:	2100      	movs	r1, #0
 8011ef4:	4628      	mov	r0, r5
 8011ef6:	f7ee f99b 	bl	8000230 <memchr>
 8011efa:	b108      	cbz	r0, 8011f00 <_printf_i+0x1bc>
 8011efc:	1b40      	subs	r0, r0, r5
 8011efe:	6060      	str	r0, [r4, #4]
 8011f00:	6863      	ldr	r3, [r4, #4]
 8011f02:	6123      	str	r3, [r4, #16]
 8011f04:	2300      	movs	r3, #0
 8011f06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011f0a:	e7a7      	b.n	8011e5c <_printf_i+0x118>
 8011f0c:	6923      	ldr	r3, [r4, #16]
 8011f0e:	462a      	mov	r2, r5
 8011f10:	4639      	mov	r1, r7
 8011f12:	4630      	mov	r0, r6
 8011f14:	47c0      	blx	r8
 8011f16:	3001      	adds	r0, #1
 8011f18:	d0aa      	beq.n	8011e70 <_printf_i+0x12c>
 8011f1a:	6823      	ldr	r3, [r4, #0]
 8011f1c:	079b      	lsls	r3, r3, #30
 8011f1e:	d413      	bmi.n	8011f48 <_printf_i+0x204>
 8011f20:	68e0      	ldr	r0, [r4, #12]
 8011f22:	9b03      	ldr	r3, [sp, #12]
 8011f24:	4298      	cmp	r0, r3
 8011f26:	bfb8      	it	lt
 8011f28:	4618      	movlt	r0, r3
 8011f2a:	e7a3      	b.n	8011e74 <_printf_i+0x130>
 8011f2c:	2301      	movs	r3, #1
 8011f2e:	464a      	mov	r2, r9
 8011f30:	4639      	mov	r1, r7
 8011f32:	4630      	mov	r0, r6
 8011f34:	47c0      	blx	r8
 8011f36:	3001      	adds	r0, #1
 8011f38:	d09a      	beq.n	8011e70 <_printf_i+0x12c>
 8011f3a:	3501      	adds	r5, #1
 8011f3c:	68e3      	ldr	r3, [r4, #12]
 8011f3e:	9a03      	ldr	r2, [sp, #12]
 8011f40:	1a9b      	subs	r3, r3, r2
 8011f42:	42ab      	cmp	r3, r5
 8011f44:	dcf2      	bgt.n	8011f2c <_printf_i+0x1e8>
 8011f46:	e7eb      	b.n	8011f20 <_printf_i+0x1dc>
 8011f48:	2500      	movs	r5, #0
 8011f4a:	f104 0919 	add.w	r9, r4, #25
 8011f4e:	e7f5      	b.n	8011f3c <_printf_i+0x1f8>
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d1ac      	bne.n	8011eae <_printf_i+0x16a>
 8011f54:	7803      	ldrb	r3, [r0, #0]
 8011f56:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011f5a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011f5e:	e76c      	b.n	8011e3a <_printf_i+0xf6>
 8011f60:	080168e8 	.word	0x080168e8
 8011f64:	080168f9 	.word	0x080168f9

08011f68 <iprintf>:
 8011f68:	b40f      	push	{r0, r1, r2, r3}
 8011f6a:	4b0a      	ldr	r3, [pc, #40]	; (8011f94 <iprintf+0x2c>)
 8011f6c:	b513      	push	{r0, r1, r4, lr}
 8011f6e:	681c      	ldr	r4, [r3, #0]
 8011f70:	b124      	cbz	r4, 8011f7c <iprintf+0x14>
 8011f72:	69a3      	ldr	r3, [r4, #24]
 8011f74:	b913      	cbnz	r3, 8011f7c <iprintf+0x14>
 8011f76:	4620      	mov	r0, r4
 8011f78:	f001 f8aa 	bl	80130d0 <__sinit>
 8011f7c:	ab05      	add	r3, sp, #20
 8011f7e:	9a04      	ldr	r2, [sp, #16]
 8011f80:	68a1      	ldr	r1, [r4, #8]
 8011f82:	9301      	str	r3, [sp, #4]
 8011f84:	4620      	mov	r0, r4
 8011f86:	f001 febf 	bl	8013d08 <_vfiprintf_r>
 8011f8a:	b002      	add	sp, #8
 8011f8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f90:	b004      	add	sp, #16
 8011f92:	4770      	bx	lr
 8011f94:	20001eb4 	.word	0x20001eb4

08011f98 <_puts_r>:
 8011f98:	b570      	push	{r4, r5, r6, lr}
 8011f9a:	460e      	mov	r6, r1
 8011f9c:	4605      	mov	r5, r0
 8011f9e:	b118      	cbz	r0, 8011fa8 <_puts_r+0x10>
 8011fa0:	6983      	ldr	r3, [r0, #24]
 8011fa2:	b90b      	cbnz	r3, 8011fa8 <_puts_r+0x10>
 8011fa4:	f001 f894 	bl	80130d0 <__sinit>
 8011fa8:	69ab      	ldr	r3, [r5, #24]
 8011faa:	68ac      	ldr	r4, [r5, #8]
 8011fac:	b913      	cbnz	r3, 8011fb4 <_puts_r+0x1c>
 8011fae:	4628      	mov	r0, r5
 8011fb0:	f001 f88e 	bl	80130d0 <__sinit>
 8011fb4:	4b23      	ldr	r3, [pc, #140]	; (8012044 <_puts_r+0xac>)
 8011fb6:	429c      	cmp	r4, r3
 8011fb8:	d117      	bne.n	8011fea <_puts_r+0x52>
 8011fba:	686c      	ldr	r4, [r5, #4]
 8011fbc:	89a3      	ldrh	r3, [r4, #12]
 8011fbe:	071b      	lsls	r3, r3, #28
 8011fc0:	d51d      	bpl.n	8011ffe <_puts_r+0x66>
 8011fc2:	6923      	ldr	r3, [r4, #16]
 8011fc4:	b1db      	cbz	r3, 8011ffe <_puts_r+0x66>
 8011fc6:	3e01      	subs	r6, #1
 8011fc8:	68a3      	ldr	r3, [r4, #8]
 8011fca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011fce:	3b01      	subs	r3, #1
 8011fd0:	60a3      	str	r3, [r4, #8]
 8011fd2:	b9e9      	cbnz	r1, 8012010 <_puts_r+0x78>
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	da2e      	bge.n	8012036 <_puts_r+0x9e>
 8011fd8:	4622      	mov	r2, r4
 8011fda:	210a      	movs	r1, #10
 8011fdc:	4628      	mov	r0, r5
 8011fde:	f000 f883 	bl	80120e8 <__swbuf_r>
 8011fe2:	3001      	adds	r0, #1
 8011fe4:	d011      	beq.n	801200a <_puts_r+0x72>
 8011fe6:	200a      	movs	r0, #10
 8011fe8:	e011      	b.n	801200e <_puts_r+0x76>
 8011fea:	4b17      	ldr	r3, [pc, #92]	; (8012048 <_puts_r+0xb0>)
 8011fec:	429c      	cmp	r4, r3
 8011fee:	d101      	bne.n	8011ff4 <_puts_r+0x5c>
 8011ff0:	68ac      	ldr	r4, [r5, #8]
 8011ff2:	e7e3      	b.n	8011fbc <_puts_r+0x24>
 8011ff4:	4b15      	ldr	r3, [pc, #84]	; (801204c <_puts_r+0xb4>)
 8011ff6:	429c      	cmp	r4, r3
 8011ff8:	bf08      	it	eq
 8011ffa:	68ec      	ldreq	r4, [r5, #12]
 8011ffc:	e7de      	b.n	8011fbc <_puts_r+0x24>
 8011ffe:	4621      	mov	r1, r4
 8012000:	4628      	mov	r0, r5
 8012002:	f000 f8c3 	bl	801218c <__swsetup_r>
 8012006:	2800      	cmp	r0, #0
 8012008:	d0dd      	beq.n	8011fc6 <_puts_r+0x2e>
 801200a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801200e:	bd70      	pop	{r4, r5, r6, pc}
 8012010:	2b00      	cmp	r3, #0
 8012012:	da04      	bge.n	801201e <_puts_r+0x86>
 8012014:	69a2      	ldr	r2, [r4, #24]
 8012016:	429a      	cmp	r2, r3
 8012018:	dc06      	bgt.n	8012028 <_puts_r+0x90>
 801201a:	290a      	cmp	r1, #10
 801201c:	d004      	beq.n	8012028 <_puts_r+0x90>
 801201e:	6823      	ldr	r3, [r4, #0]
 8012020:	1c5a      	adds	r2, r3, #1
 8012022:	6022      	str	r2, [r4, #0]
 8012024:	7019      	strb	r1, [r3, #0]
 8012026:	e7cf      	b.n	8011fc8 <_puts_r+0x30>
 8012028:	4622      	mov	r2, r4
 801202a:	4628      	mov	r0, r5
 801202c:	f000 f85c 	bl	80120e8 <__swbuf_r>
 8012030:	3001      	adds	r0, #1
 8012032:	d1c9      	bne.n	8011fc8 <_puts_r+0x30>
 8012034:	e7e9      	b.n	801200a <_puts_r+0x72>
 8012036:	6823      	ldr	r3, [r4, #0]
 8012038:	200a      	movs	r0, #10
 801203a:	1c5a      	adds	r2, r3, #1
 801203c:	6022      	str	r2, [r4, #0]
 801203e:	7018      	strb	r0, [r3, #0]
 8012040:	e7e5      	b.n	801200e <_puts_r+0x76>
 8012042:	bf00      	nop
 8012044:	08016938 	.word	0x08016938
 8012048:	08016958 	.word	0x08016958
 801204c:	08016918 	.word	0x08016918

08012050 <puts>:
 8012050:	4b02      	ldr	r3, [pc, #8]	; (801205c <puts+0xc>)
 8012052:	4601      	mov	r1, r0
 8012054:	6818      	ldr	r0, [r3, #0]
 8012056:	f7ff bf9f 	b.w	8011f98 <_puts_r>
 801205a:	bf00      	nop
 801205c:	20001eb4 	.word	0x20001eb4

08012060 <sniprintf>:
 8012060:	b40c      	push	{r2, r3}
 8012062:	b530      	push	{r4, r5, lr}
 8012064:	4b17      	ldr	r3, [pc, #92]	; (80120c4 <sniprintf+0x64>)
 8012066:	1e0c      	subs	r4, r1, #0
 8012068:	b09d      	sub	sp, #116	; 0x74
 801206a:	681d      	ldr	r5, [r3, #0]
 801206c:	da08      	bge.n	8012080 <sniprintf+0x20>
 801206e:	238b      	movs	r3, #139	; 0x8b
 8012070:	602b      	str	r3, [r5, #0]
 8012072:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012076:	b01d      	add	sp, #116	; 0x74
 8012078:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801207c:	b002      	add	sp, #8
 801207e:	4770      	bx	lr
 8012080:	f44f 7302 	mov.w	r3, #520	; 0x208
 8012084:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012088:	bf14      	ite	ne
 801208a:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801208e:	4623      	moveq	r3, r4
 8012090:	9304      	str	r3, [sp, #16]
 8012092:	9307      	str	r3, [sp, #28]
 8012094:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012098:	9002      	str	r0, [sp, #8]
 801209a:	9006      	str	r0, [sp, #24]
 801209c:	f8ad 3016 	strh.w	r3, [sp, #22]
 80120a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80120a2:	ab21      	add	r3, sp, #132	; 0x84
 80120a4:	a902      	add	r1, sp, #8
 80120a6:	4628      	mov	r0, r5
 80120a8:	9301      	str	r3, [sp, #4]
 80120aa:	f001 fd0b 	bl	8013ac4 <_svfiprintf_r>
 80120ae:	1c43      	adds	r3, r0, #1
 80120b0:	bfbc      	itt	lt
 80120b2:	238b      	movlt	r3, #139	; 0x8b
 80120b4:	602b      	strlt	r3, [r5, #0]
 80120b6:	2c00      	cmp	r4, #0
 80120b8:	d0dd      	beq.n	8012076 <sniprintf+0x16>
 80120ba:	9b02      	ldr	r3, [sp, #8]
 80120bc:	2200      	movs	r2, #0
 80120be:	701a      	strb	r2, [r3, #0]
 80120c0:	e7d9      	b.n	8012076 <sniprintf+0x16>
 80120c2:	bf00      	nop
 80120c4:	20001eb4 	.word	0x20001eb4

080120c8 <strcat>:
 80120c8:	b510      	push	{r4, lr}
 80120ca:	4603      	mov	r3, r0
 80120cc:	781a      	ldrb	r2, [r3, #0]
 80120ce:	1c5c      	adds	r4, r3, #1
 80120d0:	b93a      	cbnz	r2, 80120e2 <strcat+0x1a>
 80120d2:	3b01      	subs	r3, #1
 80120d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80120d8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80120dc:	2a00      	cmp	r2, #0
 80120de:	d1f9      	bne.n	80120d4 <strcat+0xc>
 80120e0:	bd10      	pop	{r4, pc}
 80120e2:	4623      	mov	r3, r4
 80120e4:	e7f2      	b.n	80120cc <strcat+0x4>
	...

080120e8 <__swbuf_r>:
 80120e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120ea:	460e      	mov	r6, r1
 80120ec:	4614      	mov	r4, r2
 80120ee:	4605      	mov	r5, r0
 80120f0:	b118      	cbz	r0, 80120fa <__swbuf_r+0x12>
 80120f2:	6983      	ldr	r3, [r0, #24]
 80120f4:	b90b      	cbnz	r3, 80120fa <__swbuf_r+0x12>
 80120f6:	f000 ffeb 	bl	80130d0 <__sinit>
 80120fa:	4b21      	ldr	r3, [pc, #132]	; (8012180 <__swbuf_r+0x98>)
 80120fc:	429c      	cmp	r4, r3
 80120fe:	d12a      	bne.n	8012156 <__swbuf_r+0x6e>
 8012100:	686c      	ldr	r4, [r5, #4]
 8012102:	69a3      	ldr	r3, [r4, #24]
 8012104:	60a3      	str	r3, [r4, #8]
 8012106:	89a3      	ldrh	r3, [r4, #12]
 8012108:	071a      	lsls	r2, r3, #28
 801210a:	d52e      	bpl.n	801216a <__swbuf_r+0x82>
 801210c:	6923      	ldr	r3, [r4, #16]
 801210e:	b363      	cbz	r3, 801216a <__swbuf_r+0x82>
 8012110:	6923      	ldr	r3, [r4, #16]
 8012112:	6820      	ldr	r0, [r4, #0]
 8012114:	1ac0      	subs	r0, r0, r3
 8012116:	6963      	ldr	r3, [r4, #20]
 8012118:	b2f6      	uxtb	r6, r6
 801211a:	4283      	cmp	r3, r0
 801211c:	4637      	mov	r7, r6
 801211e:	dc04      	bgt.n	801212a <__swbuf_r+0x42>
 8012120:	4621      	mov	r1, r4
 8012122:	4628      	mov	r0, r5
 8012124:	f000 ff6a 	bl	8012ffc <_fflush_r>
 8012128:	bb28      	cbnz	r0, 8012176 <__swbuf_r+0x8e>
 801212a:	68a3      	ldr	r3, [r4, #8]
 801212c:	3b01      	subs	r3, #1
 801212e:	60a3      	str	r3, [r4, #8]
 8012130:	6823      	ldr	r3, [r4, #0]
 8012132:	1c5a      	adds	r2, r3, #1
 8012134:	6022      	str	r2, [r4, #0]
 8012136:	701e      	strb	r6, [r3, #0]
 8012138:	6963      	ldr	r3, [r4, #20]
 801213a:	3001      	adds	r0, #1
 801213c:	4283      	cmp	r3, r0
 801213e:	d004      	beq.n	801214a <__swbuf_r+0x62>
 8012140:	89a3      	ldrh	r3, [r4, #12]
 8012142:	07db      	lsls	r3, r3, #31
 8012144:	d519      	bpl.n	801217a <__swbuf_r+0x92>
 8012146:	2e0a      	cmp	r6, #10
 8012148:	d117      	bne.n	801217a <__swbuf_r+0x92>
 801214a:	4621      	mov	r1, r4
 801214c:	4628      	mov	r0, r5
 801214e:	f000 ff55 	bl	8012ffc <_fflush_r>
 8012152:	b190      	cbz	r0, 801217a <__swbuf_r+0x92>
 8012154:	e00f      	b.n	8012176 <__swbuf_r+0x8e>
 8012156:	4b0b      	ldr	r3, [pc, #44]	; (8012184 <__swbuf_r+0x9c>)
 8012158:	429c      	cmp	r4, r3
 801215a:	d101      	bne.n	8012160 <__swbuf_r+0x78>
 801215c:	68ac      	ldr	r4, [r5, #8]
 801215e:	e7d0      	b.n	8012102 <__swbuf_r+0x1a>
 8012160:	4b09      	ldr	r3, [pc, #36]	; (8012188 <__swbuf_r+0xa0>)
 8012162:	429c      	cmp	r4, r3
 8012164:	bf08      	it	eq
 8012166:	68ec      	ldreq	r4, [r5, #12]
 8012168:	e7cb      	b.n	8012102 <__swbuf_r+0x1a>
 801216a:	4621      	mov	r1, r4
 801216c:	4628      	mov	r0, r5
 801216e:	f000 f80d 	bl	801218c <__swsetup_r>
 8012172:	2800      	cmp	r0, #0
 8012174:	d0cc      	beq.n	8012110 <__swbuf_r+0x28>
 8012176:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801217a:	4638      	mov	r0, r7
 801217c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801217e:	bf00      	nop
 8012180:	08016938 	.word	0x08016938
 8012184:	08016958 	.word	0x08016958
 8012188:	08016918 	.word	0x08016918

0801218c <__swsetup_r>:
 801218c:	4b32      	ldr	r3, [pc, #200]	; (8012258 <__swsetup_r+0xcc>)
 801218e:	b570      	push	{r4, r5, r6, lr}
 8012190:	681d      	ldr	r5, [r3, #0]
 8012192:	4606      	mov	r6, r0
 8012194:	460c      	mov	r4, r1
 8012196:	b125      	cbz	r5, 80121a2 <__swsetup_r+0x16>
 8012198:	69ab      	ldr	r3, [r5, #24]
 801219a:	b913      	cbnz	r3, 80121a2 <__swsetup_r+0x16>
 801219c:	4628      	mov	r0, r5
 801219e:	f000 ff97 	bl	80130d0 <__sinit>
 80121a2:	4b2e      	ldr	r3, [pc, #184]	; (801225c <__swsetup_r+0xd0>)
 80121a4:	429c      	cmp	r4, r3
 80121a6:	d10f      	bne.n	80121c8 <__swsetup_r+0x3c>
 80121a8:	686c      	ldr	r4, [r5, #4]
 80121aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121ae:	b29a      	uxth	r2, r3
 80121b0:	0715      	lsls	r5, r2, #28
 80121b2:	d42c      	bmi.n	801220e <__swsetup_r+0x82>
 80121b4:	06d0      	lsls	r0, r2, #27
 80121b6:	d411      	bmi.n	80121dc <__swsetup_r+0x50>
 80121b8:	2209      	movs	r2, #9
 80121ba:	6032      	str	r2, [r6, #0]
 80121bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80121c0:	81a3      	strh	r3, [r4, #12]
 80121c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80121c6:	e03e      	b.n	8012246 <__swsetup_r+0xba>
 80121c8:	4b25      	ldr	r3, [pc, #148]	; (8012260 <__swsetup_r+0xd4>)
 80121ca:	429c      	cmp	r4, r3
 80121cc:	d101      	bne.n	80121d2 <__swsetup_r+0x46>
 80121ce:	68ac      	ldr	r4, [r5, #8]
 80121d0:	e7eb      	b.n	80121aa <__swsetup_r+0x1e>
 80121d2:	4b24      	ldr	r3, [pc, #144]	; (8012264 <__swsetup_r+0xd8>)
 80121d4:	429c      	cmp	r4, r3
 80121d6:	bf08      	it	eq
 80121d8:	68ec      	ldreq	r4, [r5, #12]
 80121da:	e7e6      	b.n	80121aa <__swsetup_r+0x1e>
 80121dc:	0751      	lsls	r1, r2, #29
 80121de:	d512      	bpl.n	8012206 <__swsetup_r+0x7a>
 80121e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80121e2:	b141      	cbz	r1, 80121f6 <__swsetup_r+0x6a>
 80121e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80121e8:	4299      	cmp	r1, r3
 80121ea:	d002      	beq.n	80121f2 <__swsetup_r+0x66>
 80121ec:	4630      	mov	r0, r6
 80121ee:	f001 fb67 	bl	80138c0 <_free_r>
 80121f2:	2300      	movs	r3, #0
 80121f4:	6363      	str	r3, [r4, #52]	; 0x34
 80121f6:	89a3      	ldrh	r3, [r4, #12]
 80121f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80121fc:	81a3      	strh	r3, [r4, #12]
 80121fe:	2300      	movs	r3, #0
 8012200:	6063      	str	r3, [r4, #4]
 8012202:	6923      	ldr	r3, [r4, #16]
 8012204:	6023      	str	r3, [r4, #0]
 8012206:	89a3      	ldrh	r3, [r4, #12]
 8012208:	f043 0308 	orr.w	r3, r3, #8
 801220c:	81a3      	strh	r3, [r4, #12]
 801220e:	6923      	ldr	r3, [r4, #16]
 8012210:	b94b      	cbnz	r3, 8012226 <__swsetup_r+0x9a>
 8012212:	89a3      	ldrh	r3, [r4, #12]
 8012214:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012218:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801221c:	d003      	beq.n	8012226 <__swsetup_r+0x9a>
 801221e:	4621      	mov	r1, r4
 8012220:	4630      	mov	r0, r6
 8012222:	f001 f811 	bl	8013248 <__smakebuf_r>
 8012226:	89a2      	ldrh	r2, [r4, #12]
 8012228:	f012 0301 	ands.w	r3, r2, #1
 801222c:	d00c      	beq.n	8012248 <__swsetup_r+0xbc>
 801222e:	2300      	movs	r3, #0
 8012230:	60a3      	str	r3, [r4, #8]
 8012232:	6963      	ldr	r3, [r4, #20]
 8012234:	425b      	negs	r3, r3
 8012236:	61a3      	str	r3, [r4, #24]
 8012238:	6923      	ldr	r3, [r4, #16]
 801223a:	b953      	cbnz	r3, 8012252 <__swsetup_r+0xc6>
 801223c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012240:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8012244:	d1ba      	bne.n	80121bc <__swsetup_r+0x30>
 8012246:	bd70      	pop	{r4, r5, r6, pc}
 8012248:	0792      	lsls	r2, r2, #30
 801224a:	bf58      	it	pl
 801224c:	6963      	ldrpl	r3, [r4, #20]
 801224e:	60a3      	str	r3, [r4, #8]
 8012250:	e7f2      	b.n	8012238 <__swsetup_r+0xac>
 8012252:	2000      	movs	r0, #0
 8012254:	e7f7      	b.n	8012246 <__swsetup_r+0xba>
 8012256:	bf00      	nop
 8012258:	20001eb4 	.word	0x20001eb4
 801225c:	08016938 	.word	0x08016938
 8012260:	08016958 	.word	0x08016958
 8012264:	08016918 	.word	0x08016918

08012268 <quorem>:
 8012268:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801226c:	6903      	ldr	r3, [r0, #16]
 801226e:	690c      	ldr	r4, [r1, #16]
 8012270:	42a3      	cmp	r3, r4
 8012272:	4680      	mov	r8, r0
 8012274:	f2c0 8082 	blt.w	801237c <quorem+0x114>
 8012278:	3c01      	subs	r4, #1
 801227a:	f101 0714 	add.w	r7, r1, #20
 801227e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8012282:	f100 0614 	add.w	r6, r0, #20
 8012286:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801228a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801228e:	eb06 030c 	add.w	r3, r6, ip
 8012292:	3501      	adds	r5, #1
 8012294:	eb07 090c 	add.w	r9, r7, ip
 8012298:	9301      	str	r3, [sp, #4]
 801229a:	fbb0 f5f5 	udiv	r5, r0, r5
 801229e:	b395      	cbz	r5, 8012306 <quorem+0x9e>
 80122a0:	f04f 0a00 	mov.w	sl, #0
 80122a4:	4638      	mov	r0, r7
 80122a6:	46b6      	mov	lr, r6
 80122a8:	46d3      	mov	fp, sl
 80122aa:	f850 2b04 	ldr.w	r2, [r0], #4
 80122ae:	b293      	uxth	r3, r2
 80122b0:	fb05 a303 	mla	r3, r5, r3, sl
 80122b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80122b8:	b29b      	uxth	r3, r3
 80122ba:	ebab 0303 	sub.w	r3, fp, r3
 80122be:	0c12      	lsrs	r2, r2, #16
 80122c0:	f8de b000 	ldr.w	fp, [lr]
 80122c4:	fb05 a202 	mla	r2, r5, r2, sl
 80122c8:	fa13 f38b 	uxtah	r3, r3, fp
 80122cc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80122d0:	fa1f fb82 	uxth.w	fp, r2
 80122d4:	f8de 2000 	ldr.w	r2, [lr]
 80122d8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80122dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80122e0:	b29b      	uxth	r3, r3
 80122e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80122e6:	4581      	cmp	r9, r0
 80122e8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80122ec:	f84e 3b04 	str.w	r3, [lr], #4
 80122f0:	d2db      	bcs.n	80122aa <quorem+0x42>
 80122f2:	f856 300c 	ldr.w	r3, [r6, ip]
 80122f6:	b933      	cbnz	r3, 8012306 <quorem+0x9e>
 80122f8:	9b01      	ldr	r3, [sp, #4]
 80122fa:	3b04      	subs	r3, #4
 80122fc:	429e      	cmp	r6, r3
 80122fe:	461a      	mov	r2, r3
 8012300:	d330      	bcc.n	8012364 <quorem+0xfc>
 8012302:	f8c8 4010 	str.w	r4, [r8, #16]
 8012306:	4640      	mov	r0, r8
 8012308:	f001 fa06 	bl	8013718 <__mcmp>
 801230c:	2800      	cmp	r0, #0
 801230e:	db25      	blt.n	801235c <quorem+0xf4>
 8012310:	3501      	adds	r5, #1
 8012312:	4630      	mov	r0, r6
 8012314:	f04f 0c00 	mov.w	ip, #0
 8012318:	f857 2b04 	ldr.w	r2, [r7], #4
 801231c:	f8d0 e000 	ldr.w	lr, [r0]
 8012320:	b293      	uxth	r3, r2
 8012322:	ebac 0303 	sub.w	r3, ip, r3
 8012326:	0c12      	lsrs	r2, r2, #16
 8012328:	fa13 f38e 	uxtah	r3, r3, lr
 801232c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012330:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012334:	b29b      	uxth	r3, r3
 8012336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801233a:	45b9      	cmp	r9, r7
 801233c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012340:	f840 3b04 	str.w	r3, [r0], #4
 8012344:	d2e8      	bcs.n	8012318 <quorem+0xb0>
 8012346:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801234a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801234e:	b92a      	cbnz	r2, 801235c <quorem+0xf4>
 8012350:	3b04      	subs	r3, #4
 8012352:	429e      	cmp	r6, r3
 8012354:	461a      	mov	r2, r3
 8012356:	d30b      	bcc.n	8012370 <quorem+0x108>
 8012358:	f8c8 4010 	str.w	r4, [r8, #16]
 801235c:	4628      	mov	r0, r5
 801235e:	b003      	add	sp, #12
 8012360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012364:	6812      	ldr	r2, [r2, #0]
 8012366:	3b04      	subs	r3, #4
 8012368:	2a00      	cmp	r2, #0
 801236a:	d1ca      	bne.n	8012302 <quorem+0x9a>
 801236c:	3c01      	subs	r4, #1
 801236e:	e7c5      	b.n	80122fc <quorem+0x94>
 8012370:	6812      	ldr	r2, [r2, #0]
 8012372:	3b04      	subs	r3, #4
 8012374:	2a00      	cmp	r2, #0
 8012376:	d1ef      	bne.n	8012358 <quorem+0xf0>
 8012378:	3c01      	subs	r4, #1
 801237a:	e7ea      	b.n	8012352 <quorem+0xea>
 801237c:	2000      	movs	r0, #0
 801237e:	e7ee      	b.n	801235e <quorem+0xf6>

08012380 <_dtoa_r>:
 8012380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012384:	ec57 6b10 	vmov	r6, r7, d0
 8012388:	b097      	sub	sp, #92	; 0x5c
 801238a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801238c:	9106      	str	r1, [sp, #24]
 801238e:	4604      	mov	r4, r0
 8012390:	920b      	str	r2, [sp, #44]	; 0x2c
 8012392:	9312      	str	r3, [sp, #72]	; 0x48
 8012394:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012398:	e9cd 6700 	strd	r6, r7, [sp]
 801239c:	b93d      	cbnz	r5, 80123ae <_dtoa_r+0x2e>
 801239e:	2010      	movs	r0, #16
 80123a0:	f000 ff92 	bl	80132c8 <malloc>
 80123a4:	6260      	str	r0, [r4, #36]	; 0x24
 80123a6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80123aa:	6005      	str	r5, [r0, #0]
 80123ac:	60c5      	str	r5, [r0, #12]
 80123ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80123b0:	6819      	ldr	r1, [r3, #0]
 80123b2:	b151      	cbz	r1, 80123ca <_dtoa_r+0x4a>
 80123b4:	685a      	ldr	r2, [r3, #4]
 80123b6:	604a      	str	r2, [r1, #4]
 80123b8:	2301      	movs	r3, #1
 80123ba:	4093      	lsls	r3, r2
 80123bc:	608b      	str	r3, [r1, #8]
 80123be:	4620      	mov	r0, r4
 80123c0:	f000 ffc9 	bl	8013356 <_Bfree>
 80123c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80123c6:	2200      	movs	r2, #0
 80123c8:	601a      	str	r2, [r3, #0]
 80123ca:	1e3b      	subs	r3, r7, #0
 80123cc:	bfbb      	ittet	lt
 80123ce:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80123d2:	9301      	strlt	r3, [sp, #4]
 80123d4:	2300      	movge	r3, #0
 80123d6:	2201      	movlt	r2, #1
 80123d8:	bfac      	ite	ge
 80123da:	f8c8 3000 	strge.w	r3, [r8]
 80123de:	f8c8 2000 	strlt.w	r2, [r8]
 80123e2:	4baf      	ldr	r3, [pc, #700]	; (80126a0 <_dtoa_r+0x320>)
 80123e4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80123e8:	ea33 0308 	bics.w	r3, r3, r8
 80123ec:	d114      	bne.n	8012418 <_dtoa_r+0x98>
 80123ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80123f0:	f242 730f 	movw	r3, #9999	; 0x270f
 80123f4:	6013      	str	r3, [r2, #0]
 80123f6:	9b00      	ldr	r3, [sp, #0]
 80123f8:	b923      	cbnz	r3, 8012404 <_dtoa_r+0x84>
 80123fa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80123fe:	2800      	cmp	r0, #0
 8012400:	f000 8542 	beq.w	8012e88 <_dtoa_r+0xb08>
 8012404:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012406:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80126b4 <_dtoa_r+0x334>
 801240a:	2b00      	cmp	r3, #0
 801240c:	f000 8544 	beq.w	8012e98 <_dtoa_r+0xb18>
 8012410:	f10b 0303 	add.w	r3, fp, #3
 8012414:	f000 bd3e 	b.w	8012e94 <_dtoa_r+0xb14>
 8012418:	e9dd 6700 	ldrd	r6, r7, [sp]
 801241c:	2200      	movs	r2, #0
 801241e:	2300      	movs	r3, #0
 8012420:	4630      	mov	r0, r6
 8012422:	4639      	mov	r1, r7
 8012424:	f7ee fb78 	bl	8000b18 <__aeabi_dcmpeq>
 8012428:	4681      	mov	r9, r0
 801242a:	b168      	cbz	r0, 8012448 <_dtoa_r+0xc8>
 801242c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801242e:	2301      	movs	r3, #1
 8012430:	6013      	str	r3, [r2, #0]
 8012432:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012434:	2b00      	cmp	r3, #0
 8012436:	f000 8524 	beq.w	8012e82 <_dtoa_r+0xb02>
 801243a:	4b9a      	ldr	r3, [pc, #616]	; (80126a4 <_dtoa_r+0x324>)
 801243c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801243e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8012442:	6013      	str	r3, [r2, #0]
 8012444:	f000 bd28 	b.w	8012e98 <_dtoa_r+0xb18>
 8012448:	aa14      	add	r2, sp, #80	; 0x50
 801244a:	a915      	add	r1, sp, #84	; 0x54
 801244c:	ec47 6b10 	vmov	d0, r6, r7
 8012450:	4620      	mov	r0, r4
 8012452:	f001 f9d8 	bl	8013806 <__d2b>
 8012456:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801245a:	9004      	str	r0, [sp, #16]
 801245c:	2d00      	cmp	r5, #0
 801245e:	d07c      	beq.n	801255a <_dtoa_r+0x1da>
 8012460:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012464:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8012468:	46b2      	mov	sl, r6
 801246a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 801246e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8012472:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8012476:	2200      	movs	r2, #0
 8012478:	4b8b      	ldr	r3, [pc, #556]	; (80126a8 <_dtoa_r+0x328>)
 801247a:	4650      	mov	r0, sl
 801247c:	4659      	mov	r1, fp
 801247e:	f7ed ff2b 	bl	80002d8 <__aeabi_dsub>
 8012482:	a381      	add	r3, pc, #516	; (adr r3, 8012688 <_dtoa_r+0x308>)
 8012484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012488:	f7ee f8de 	bl	8000648 <__aeabi_dmul>
 801248c:	a380      	add	r3, pc, #512	; (adr r3, 8012690 <_dtoa_r+0x310>)
 801248e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012492:	f7ed ff23 	bl	80002dc <__adddf3>
 8012496:	4606      	mov	r6, r0
 8012498:	4628      	mov	r0, r5
 801249a:	460f      	mov	r7, r1
 801249c:	f7ee f86a 	bl	8000574 <__aeabi_i2d>
 80124a0:	a37d      	add	r3, pc, #500	; (adr r3, 8012698 <_dtoa_r+0x318>)
 80124a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124a6:	f7ee f8cf 	bl	8000648 <__aeabi_dmul>
 80124aa:	4602      	mov	r2, r0
 80124ac:	460b      	mov	r3, r1
 80124ae:	4630      	mov	r0, r6
 80124b0:	4639      	mov	r1, r7
 80124b2:	f7ed ff13 	bl	80002dc <__adddf3>
 80124b6:	4606      	mov	r6, r0
 80124b8:	460f      	mov	r7, r1
 80124ba:	f7ee fb75 	bl	8000ba8 <__aeabi_d2iz>
 80124be:	2200      	movs	r2, #0
 80124c0:	4682      	mov	sl, r0
 80124c2:	2300      	movs	r3, #0
 80124c4:	4630      	mov	r0, r6
 80124c6:	4639      	mov	r1, r7
 80124c8:	f7ee fb30 	bl	8000b2c <__aeabi_dcmplt>
 80124cc:	b148      	cbz	r0, 80124e2 <_dtoa_r+0x162>
 80124ce:	4650      	mov	r0, sl
 80124d0:	f7ee f850 	bl	8000574 <__aeabi_i2d>
 80124d4:	4632      	mov	r2, r6
 80124d6:	463b      	mov	r3, r7
 80124d8:	f7ee fb1e 	bl	8000b18 <__aeabi_dcmpeq>
 80124dc:	b908      	cbnz	r0, 80124e2 <_dtoa_r+0x162>
 80124de:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80124e2:	f1ba 0f16 	cmp.w	sl, #22
 80124e6:	d859      	bhi.n	801259c <_dtoa_r+0x21c>
 80124e8:	4970      	ldr	r1, [pc, #448]	; (80126ac <_dtoa_r+0x32c>)
 80124ea:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80124ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80124f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80124f6:	f7ee fb37 	bl	8000b68 <__aeabi_dcmpgt>
 80124fa:	2800      	cmp	r0, #0
 80124fc:	d050      	beq.n	80125a0 <_dtoa_r+0x220>
 80124fe:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8012502:	2300      	movs	r3, #0
 8012504:	930f      	str	r3, [sp, #60]	; 0x3c
 8012506:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012508:	1b5d      	subs	r5, r3, r5
 801250a:	f1b5 0801 	subs.w	r8, r5, #1
 801250e:	bf49      	itett	mi
 8012510:	f1c5 0301 	rsbmi	r3, r5, #1
 8012514:	2300      	movpl	r3, #0
 8012516:	9305      	strmi	r3, [sp, #20]
 8012518:	f04f 0800 	movmi.w	r8, #0
 801251c:	bf58      	it	pl
 801251e:	9305      	strpl	r3, [sp, #20]
 8012520:	f1ba 0f00 	cmp.w	sl, #0
 8012524:	db3e      	blt.n	80125a4 <_dtoa_r+0x224>
 8012526:	2300      	movs	r3, #0
 8012528:	44d0      	add	r8, sl
 801252a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 801252e:	9307      	str	r3, [sp, #28]
 8012530:	9b06      	ldr	r3, [sp, #24]
 8012532:	2b09      	cmp	r3, #9
 8012534:	f200 8090 	bhi.w	8012658 <_dtoa_r+0x2d8>
 8012538:	2b05      	cmp	r3, #5
 801253a:	bfc4      	itt	gt
 801253c:	3b04      	subgt	r3, #4
 801253e:	9306      	strgt	r3, [sp, #24]
 8012540:	9b06      	ldr	r3, [sp, #24]
 8012542:	f1a3 0302 	sub.w	r3, r3, #2
 8012546:	bfcc      	ite	gt
 8012548:	2500      	movgt	r5, #0
 801254a:	2501      	movle	r5, #1
 801254c:	2b03      	cmp	r3, #3
 801254e:	f200 808f 	bhi.w	8012670 <_dtoa_r+0x2f0>
 8012552:	e8df f003 	tbb	[pc, r3]
 8012556:	7f7d      	.short	0x7f7d
 8012558:	7131      	.short	0x7131
 801255a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 801255e:	441d      	add	r5, r3
 8012560:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8012564:	2820      	cmp	r0, #32
 8012566:	dd13      	ble.n	8012590 <_dtoa_r+0x210>
 8012568:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 801256c:	9b00      	ldr	r3, [sp, #0]
 801256e:	fa08 f800 	lsl.w	r8, r8, r0
 8012572:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8012576:	fa23 f000 	lsr.w	r0, r3, r0
 801257a:	ea48 0000 	orr.w	r0, r8, r0
 801257e:	f7ed ffe9 	bl	8000554 <__aeabi_ui2d>
 8012582:	2301      	movs	r3, #1
 8012584:	4682      	mov	sl, r0
 8012586:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801258a:	3d01      	subs	r5, #1
 801258c:	9313      	str	r3, [sp, #76]	; 0x4c
 801258e:	e772      	b.n	8012476 <_dtoa_r+0xf6>
 8012590:	9b00      	ldr	r3, [sp, #0]
 8012592:	f1c0 0020 	rsb	r0, r0, #32
 8012596:	fa03 f000 	lsl.w	r0, r3, r0
 801259a:	e7f0      	b.n	801257e <_dtoa_r+0x1fe>
 801259c:	2301      	movs	r3, #1
 801259e:	e7b1      	b.n	8012504 <_dtoa_r+0x184>
 80125a0:	900f      	str	r0, [sp, #60]	; 0x3c
 80125a2:	e7b0      	b.n	8012506 <_dtoa_r+0x186>
 80125a4:	9b05      	ldr	r3, [sp, #20]
 80125a6:	eba3 030a 	sub.w	r3, r3, sl
 80125aa:	9305      	str	r3, [sp, #20]
 80125ac:	f1ca 0300 	rsb	r3, sl, #0
 80125b0:	9307      	str	r3, [sp, #28]
 80125b2:	2300      	movs	r3, #0
 80125b4:	930e      	str	r3, [sp, #56]	; 0x38
 80125b6:	e7bb      	b.n	8012530 <_dtoa_r+0x1b0>
 80125b8:	2301      	movs	r3, #1
 80125ba:	930a      	str	r3, [sp, #40]	; 0x28
 80125bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80125be:	2b00      	cmp	r3, #0
 80125c0:	dd59      	ble.n	8012676 <_dtoa_r+0x2f6>
 80125c2:	9302      	str	r3, [sp, #8]
 80125c4:	4699      	mov	r9, r3
 80125c6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80125c8:	2200      	movs	r2, #0
 80125ca:	6072      	str	r2, [r6, #4]
 80125cc:	2204      	movs	r2, #4
 80125ce:	f102 0014 	add.w	r0, r2, #20
 80125d2:	4298      	cmp	r0, r3
 80125d4:	6871      	ldr	r1, [r6, #4]
 80125d6:	d953      	bls.n	8012680 <_dtoa_r+0x300>
 80125d8:	4620      	mov	r0, r4
 80125da:	f000 fe88 	bl	80132ee <_Balloc>
 80125de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80125e0:	6030      	str	r0, [r6, #0]
 80125e2:	f1b9 0f0e 	cmp.w	r9, #14
 80125e6:	f8d3 b000 	ldr.w	fp, [r3]
 80125ea:	f200 80e6 	bhi.w	80127ba <_dtoa_r+0x43a>
 80125ee:	2d00      	cmp	r5, #0
 80125f0:	f000 80e3 	beq.w	80127ba <_dtoa_r+0x43a>
 80125f4:	ed9d 7b00 	vldr	d7, [sp]
 80125f8:	f1ba 0f00 	cmp.w	sl, #0
 80125fc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8012600:	dd74      	ble.n	80126ec <_dtoa_r+0x36c>
 8012602:	4a2a      	ldr	r2, [pc, #168]	; (80126ac <_dtoa_r+0x32c>)
 8012604:	f00a 030f 	and.w	r3, sl, #15
 8012608:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801260c:	ed93 7b00 	vldr	d7, [r3]
 8012610:	ea4f 162a 	mov.w	r6, sl, asr #4
 8012614:	06f0      	lsls	r0, r6, #27
 8012616:	ed8d 7b08 	vstr	d7, [sp, #32]
 801261a:	d565      	bpl.n	80126e8 <_dtoa_r+0x368>
 801261c:	4b24      	ldr	r3, [pc, #144]	; (80126b0 <_dtoa_r+0x330>)
 801261e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012622:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012626:	f7ee f939 	bl	800089c <__aeabi_ddiv>
 801262a:	e9cd 0100 	strd	r0, r1, [sp]
 801262e:	f006 060f 	and.w	r6, r6, #15
 8012632:	2503      	movs	r5, #3
 8012634:	4f1e      	ldr	r7, [pc, #120]	; (80126b0 <_dtoa_r+0x330>)
 8012636:	e04c      	b.n	80126d2 <_dtoa_r+0x352>
 8012638:	2301      	movs	r3, #1
 801263a:	930a      	str	r3, [sp, #40]	; 0x28
 801263c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801263e:	4453      	add	r3, sl
 8012640:	f103 0901 	add.w	r9, r3, #1
 8012644:	9302      	str	r3, [sp, #8]
 8012646:	464b      	mov	r3, r9
 8012648:	2b01      	cmp	r3, #1
 801264a:	bfb8      	it	lt
 801264c:	2301      	movlt	r3, #1
 801264e:	e7ba      	b.n	80125c6 <_dtoa_r+0x246>
 8012650:	2300      	movs	r3, #0
 8012652:	e7b2      	b.n	80125ba <_dtoa_r+0x23a>
 8012654:	2300      	movs	r3, #0
 8012656:	e7f0      	b.n	801263a <_dtoa_r+0x2ba>
 8012658:	2501      	movs	r5, #1
 801265a:	2300      	movs	r3, #0
 801265c:	9306      	str	r3, [sp, #24]
 801265e:	950a      	str	r5, [sp, #40]	; 0x28
 8012660:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012664:	9302      	str	r3, [sp, #8]
 8012666:	4699      	mov	r9, r3
 8012668:	2200      	movs	r2, #0
 801266a:	2312      	movs	r3, #18
 801266c:	920b      	str	r2, [sp, #44]	; 0x2c
 801266e:	e7aa      	b.n	80125c6 <_dtoa_r+0x246>
 8012670:	2301      	movs	r3, #1
 8012672:	930a      	str	r3, [sp, #40]	; 0x28
 8012674:	e7f4      	b.n	8012660 <_dtoa_r+0x2e0>
 8012676:	2301      	movs	r3, #1
 8012678:	9302      	str	r3, [sp, #8]
 801267a:	4699      	mov	r9, r3
 801267c:	461a      	mov	r2, r3
 801267e:	e7f5      	b.n	801266c <_dtoa_r+0x2ec>
 8012680:	3101      	adds	r1, #1
 8012682:	6071      	str	r1, [r6, #4]
 8012684:	0052      	lsls	r2, r2, #1
 8012686:	e7a2      	b.n	80125ce <_dtoa_r+0x24e>
 8012688:	636f4361 	.word	0x636f4361
 801268c:	3fd287a7 	.word	0x3fd287a7
 8012690:	8b60c8b3 	.word	0x8b60c8b3
 8012694:	3fc68a28 	.word	0x3fc68a28
 8012698:	509f79fb 	.word	0x509f79fb
 801269c:	3fd34413 	.word	0x3fd34413
 80126a0:	7ff00000 	.word	0x7ff00000
 80126a4:	08016b95 	.word	0x08016b95
 80126a8:	3ff80000 	.word	0x3ff80000
 80126ac:	080169a0 	.word	0x080169a0
 80126b0:	08016978 	.word	0x08016978
 80126b4:	08016913 	.word	0x08016913
 80126b8:	07f1      	lsls	r1, r6, #31
 80126ba:	d508      	bpl.n	80126ce <_dtoa_r+0x34e>
 80126bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80126c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80126c4:	f7ed ffc0 	bl	8000648 <__aeabi_dmul>
 80126c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80126cc:	3501      	adds	r5, #1
 80126ce:	1076      	asrs	r6, r6, #1
 80126d0:	3708      	adds	r7, #8
 80126d2:	2e00      	cmp	r6, #0
 80126d4:	d1f0      	bne.n	80126b8 <_dtoa_r+0x338>
 80126d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80126da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80126de:	f7ee f8dd 	bl	800089c <__aeabi_ddiv>
 80126e2:	e9cd 0100 	strd	r0, r1, [sp]
 80126e6:	e01a      	b.n	801271e <_dtoa_r+0x39e>
 80126e8:	2502      	movs	r5, #2
 80126ea:	e7a3      	b.n	8012634 <_dtoa_r+0x2b4>
 80126ec:	f000 80a0 	beq.w	8012830 <_dtoa_r+0x4b0>
 80126f0:	f1ca 0600 	rsb	r6, sl, #0
 80126f4:	4b9f      	ldr	r3, [pc, #636]	; (8012974 <_dtoa_r+0x5f4>)
 80126f6:	4fa0      	ldr	r7, [pc, #640]	; (8012978 <_dtoa_r+0x5f8>)
 80126f8:	f006 020f 	and.w	r2, r6, #15
 80126fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012704:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012708:	f7ed ff9e 	bl	8000648 <__aeabi_dmul>
 801270c:	e9cd 0100 	strd	r0, r1, [sp]
 8012710:	1136      	asrs	r6, r6, #4
 8012712:	2300      	movs	r3, #0
 8012714:	2502      	movs	r5, #2
 8012716:	2e00      	cmp	r6, #0
 8012718:	d17f      	bne.n	801281a <_dtoa_r+0x49a>
 801271a:	2b00      	cmp	r3, #0
 801271c:	d1e1      	bne.n	80126e2 <_dtoa_r+0x362>
 801271e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012720:	2b00      	cmp	r3, #0
 8012722:	f000 8087 	beq.w	8012834 <_dtoa_r+0x4b4>
 8012726:	e9dd 6700 	ldrd	r6, r7, [sp]
 801272a:	2200      	movs	r2, #0
 801272c:	4b93      	ldr	r3, [pc, #588]	; (801297c <_dtoa_r+0x5fc>)
 801272e:	4630      	mov	r0, r6
 8012730:	4639      	mov	r1, r7
 8012732:	f7ee f9fb 	bl	8000b2c <__aeabi_dcmplt>
 8012736:	2800      	cmp	r0, #0
 8012738:	d07c      	beq.n	8012834 <_dtoa_r+0x4b4>
 801273a:	f1b9 0f00 	cmp.w	r9, #0
 801273e:	d079      	beq.n	8012834 <_dtoa_r+0x4b4>
 8012740:	9b02      	ldr	r3, [sp, #8]
 8012742:	2b00      	cmp	r3, #0
 8012744:	dd35      	ble.n	80127b2 <_dtoa_r+0x432>
 8012746:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 801274a:	9308      	str	r3, [sp, #32]
 801274c:	4639      	mov	r1, r7
 801274e:	2200      	movs	r2, #0
 8012750:	4b8b      	ldr	r3, [pc, #556]	; (8012980 <_dtoa_r+0x600>)
 8012752:	4630      	mov	r0, r6
 8012754:	f7ed ff78 	bl	8000648 <__aeabi_dmul>
 8012758:	e9cd 0100 	strd	r0, r1, [sp]
 801275c:	9f02      	ldr	r7, [sp, #8]
 801275e:	3501      	adds	r5, #1
 8012760:	4628      	mov	r0, r5
 8012762:	f7ed ff07 	bl	8000574 <__aeabi_i2d>
 8012766:	e9dd 2300 	ldrd	r2, r3, [sp]
 801276a:	f7ed ff6d 	bl	8000648 <__aeabi_dmul>
 801276e:	2200      	movs	r2, #0
 8012770:	4b84      	ldr	r3, [pc, #528]	; (8012984 <_dtoa_r+0x604>)
 8012772:	f7ed fdb3 	bl	80002dc <__adddf3>
 8012776:	4605      	mov	r5, r0
 8012778:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 801277c:	2f00      	cmp	r7, #0
 801277e:	d15d      	bne.n	801283c <_dtoa_r+0x4bc>
 8012780:	2200      	movs	r2, #0
 8012782:	4b81      	ldr	r3, [pc, #516]	; (8012988 <_dtoa_r+0x608>)
 8012784:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012788:	f7ed fda6 	bl	80002d8 <__aeabi_dsub>
 801278c:	462a      	mov	r2, r5
 801278e:	4633      	mov	r3, r6
 8012790:	e9cd 0100 	strd	r0, r1, [sp]
 8012794:	f7ee f9e8 	bl	8000b68 <__aeabi_dcmpgt>
 8012798:	2800      	cmp	r0, #0
 801279a:	f040 8288 	bne.w	8012cae <_dtoa_r+0x92e>
 801279e:	462a      	mov	r2, r5
 80127a0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80127a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80127a8:	f7ee f9c0 	bl	8000b2c <__aeabi_dcmplt>
 80127ac:	2800      	cmp	r0, #0
 80127ae:	f040 827c 	bne.w	8012caa <_dtoa_r+0x92a>
 80127b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80127b6:	e9cd 2300 	strd	r2, r3, [sp]
 80127ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80127bc:	2b00      	cmp	r3, #0
 80127be:	f2c0 8150 	blt.w	8012a62 <_dtoa_r+0x6e2>
 80127c2:	f1ba 0f0e 	cmp.w	sl, #14
 80127c6:	f300 814c 	bgt.w	8012a62 <_dtoa_r+0x6e2>
 80127ca:	4b6a      	ldr	r3, [pc, #424]	; (8012974 <_dtoa_r+0x5f4>)
 80127cc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80127d0:	ed93 7b00 	vldr	d7, [r3]
 80127d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80127dc:	f280 80d8 	bge.w	8012990 <_dtoa_r+0x610>
 80127e0:	f1b9 0f00 	cmp.w	r9, #0
 80127e4:	f300 80d4 	bgt.w	8012990 <_dtoa_r+0x610>
 80127e8:	f040 825e 	bne.w	8012ca8 <_dtoa_r+0x928>
 80127ec:	2200      	movs	r2, #0
 80127ee:	4b66      	ldr	r3, [pc, #408]	; (8012988 <_dtoa_r+0x608>)
 80127f0:	ec51 0b17 	vmov	r0, r1, d7
 80127f4:	f7ed ff28 	bl	8000648 <__aeabi_dmul>
 80127f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80127fc:	f7ee f9aa 	bl	8000b54 <__aeabi_dcmpge>
 8012800:	464f      	mov	r7, r9
 8012802:	464e      	mov	r6, r9
 8012804:	2800      	cmp	r0, #0
 8012806:	f040 8234 	bne.w	8012c72 <_dtoa_r+0x8f2>
 801280a:	2331      	movs	r3, #49	; 0x31
 801280c:	f10b 0501 	add.w	r5, fp, #1
 8012810:	f88b 3000 	strb.w	r3, [fp]
 8012814:	f10a 0a01 	add.w	sl, sl, #1
 8012818:	e22f      	b.n	8012c7a <_dtoa_r+0x8fa>
 801281a:	07f2      	lsls	r2, r6, #31
 801281c:	d505      	bpl.n	801282a <_dtoa_r+0x4aa>
 801281e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012822:	f7ed ff11 	bl	8000648 <__aeabi_dmul>
 8012826:	3501      	adds	r5, #1
 8012828:	2301      	movs	r3, #1
 801282a:	1076      	asrs	r6, r6, #1
 801282c:	3708      	adds	r7, #8
 801282e:	e772      	b.n	8012716 <_dtoa_r+0x396>
 8012830:	2502      	movs	r5, #2
 8012832:	e774      	b.n	801271e <_dtoa_r+0x39e>
 8012834:	f8cd a020 	str.w	sl, [sp, #32]
 8012838:	464f      	mov	r7, r9
 801283a:	e791      	b.n	8012760 <_dtoa_r+0x3e0>
 801283c:	4b4d      	ldr	r3, [pc, #308]	; (8012974 <_dtoa_r+0x5f4>)
 801283e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012842:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8012846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012848:	2b00      	cmp	r3, #0
 801284a:	d047      	beq.n	80128dc <_dtoa_r+0x55c>
 801284c:	4602      	mov	r2, r0
 801284e:	460b      	mov	r3, r1
 8012850:	2000      	movs	r0, #0
 8012852:	494e      	ldr	r1, [pc, #312]	; (801298c <_dtoa_r+0x60c>)
 8012854:	f7ee f822 	bl	800089c <__aeabi_ddiv>
 8012858:	462a      	mov	r2, r5
 801285a:	4633      	mov	r3, r6
 801285c:	f7ed fd3c 	bl	80002d8 <__aeabi_dsub>
 8012860:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012864:	465d      	mov	r5, fp
 8012866:	e9dd 0100 	ldrd	r0, r1, [sp]
 801286a:	f7ee f99d 	bl	8000ba8 <__aeabi_d2iz>
 801286e:	4606      	mov	r6, r0
 8012870:	f7ed fe80 	bl	8000574 <__aeabi_i2d>
 8012874:	4602      	mov	r2, r0
 8012876:	460b      	mov	r3, r1
 8012878:	e9dd 0100 	ldrd	r0, r1, [sp]
 801287c:	f7ed fd2c 	bl	80002d8 <__aeabi_dsub>
 8012880:	3630      	adds	r6, #48	; 0x30
 8012882:	f805 6b01 	strb.w	r6, [r5], #1
 8012886:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801288a:	e9cd 0100 	strd	r0, r1, [sp]
 801288e:	f7ee f94d 	bl	8000b2c <__aeabi_dcmplt>
 8012892:	2800      	cmp	r0, #0
 8012894:	d163      	bne.n	801295e <_dtoa_r+0x5de>
 8012896:	e9dd 2300 	ldrd	r2, r3, [sp]
 801289a:	2000      	movs	r0, #0
 801289c:	4937      	ldr	r1, [pc, #220]	; (801297c <_dtoa_r+0x5fc>)
 801289e:	f7ed fd1b 	bl	80002d8 <__aeabi_dsub>
 80128a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80128a6:	f7ee f941 	bl	8000b2c <__aeabi_dcmplt>
 80128aa:	2800      	cmp	r0, #0
 80128ac:	f040 80b7 	bne.w	8012a1e <_dtoa_r+0x69e>
 80128b0:	eba5 030b 	sub.w	r3, r5, fp
 80128b4:	429f      	cmp	r7, r3
 80128b6:	f77f af7c 	ble.w	80127b2 <_dtoa_r+0x432>
 80128ba:	2200      	movs	r2, #0
 80128bc:	4b30      	ldr	r3, [pc, #192]	; (8012980 <_dtoa_r+0x600>)
 80128be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80128c2:	f7ed fec1 	bl	8000648 <__aeabi_dmul>
 80128c6:	2200      	movs	r2, #0
 80128c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80128cc:	4b2c      	ldr	r3, [pc, #176]	; (8012980 <_dtoa_r+0x600>)
 80128ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80128d2:	f7ed feb9 	bl	8000648 <__aeabi_dmul>
 80128d6:	e9cd 0100 	strd	r0, r1, [sp]
 80128da:	e7c4      	b.n	8012866 <_dtoa_r+0x4e6>
 80128dc:	462a      	mov	r2, r5
 80128de:	4633      	mov	r3, r6
 80128e0:	f7ed feb2 	bl	8000648 <__aeabi_dmul>
 80128e4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80128e8:	eb0b 0507 	add.w	r5, fp, r7
 80128ec:	465e      	mov	r6, fp
 80128ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80128f2:	f7ee f959 	bl	8000ba8 <__aeabi_d2iz>
 80128f6:	4607      	mov	r7, r0
 80128f8:	f7ed fe3c 	bl	8000574 <__aeabi_i2d>
 80128fc:	3730      	adds	r7, #48	; 0x30
 80128fe:	4602      	mov	r2, r0
 8012900:	460b      	mov	r3, r1
 8012902:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012906:	f7ed fce7 	bl	80002d8 <__aeabi_dsub>
 801290a:	f806 7b01 	strb.w	r7, [r6], #1
 801290e:	42ae      	cmp	r6, r5
 8012910:	e9cd 0100 	strd	r0, r1, [sp]
 8012914:	f04f 0200 	mov.w	r2, #0
 8012918:	d126      	bne.n	8012968 <_dtoa_r+0x5e8>
 801291a:	4b1c      	ldr	r3, [pc, #112]	; (801298c <_dtoa_r+0x60c>)
 801291c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012920:	f7ed fcdc 	bl	80002dc <__adddf3>
 8012924:	4602      	mov	r2, r0
 8012926:	460b      	mov	r3, r1
 8012928:	e9dd 0100 	ldrd	r0, r1, [sp]
 801292c:	f7ee f91c 	bl	8000b68 <__aeabi_dcmpgt>
 8012930:	2800      	cmp	r0, #0
 8012932:	d174      	bne.n	8012a1e <_dtoa_r+0x69e>
 8012934:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012938:	2000      	movs	r0, #0
 801293a:	4914      	ldr	r1, [pc, #80]	; (801298c <_dtoa_r+0x60c>)
 801293c:	f7ed fccc 	bl	80002d8 <__aeabi_dsub>
 8012940:	4602      	mov	r2, r0
 8012942:	460b      	mov	r3, r1
 8012944:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012948:	f7ee f8f0 	bl	8000b2c <__aeabi_dcmplt>
 801294c:	2800      	cmp	r0, #0
 801294e:	f43f af30 	beq.w	80127b2 <_dtoa_r+0x432>
 8012952:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012956:	2b30      	cmp	r3, #48	; 0x30
 8012958:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 801295c:	d002      	beq.n	8012964 <_dtoa_r+0x5e4>
 801295e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012962:	e04a      	b.n	80129fa <_dtoa_r+0x67a>
 8012964:	4615      	mov	r5, r2
 8012966:	e7f4      	b.n	8012952 <_dtoa_r+0x5d2>
 8012968:	4b05      	ldr	r3, [pc, #20]	; (8012980 <_dtoa_r+0x600>)
 801296a:	f7ed fe6d 	bl	8000648 <__aeabi_dmul>
 801296e:	e9cd 0100 	strd	r0, r1, [sp]
 8012972:	e7bc      	b.n	80128ee <_dtoa_r+0x56e>
 8012974:	080169a0 	.word	0x080169a0
 8012978:	08016978 	.word	0x08016978
 801297c:	3ff00000 	.word	0x3ff00000
 8012980:	40240000 	.word	0x40240000
 8012984:	401c0000 	.word	0x401c0000
 8012988:	40140000 	.word	0x40140000
 801298c:	3fe00000 	.word	0x3fe00000
 8012990:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012994:	465d      	mov	r5, fp
 8012996:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801299a:	4630      	mov	r0, r6
 801299c:	4639      	mov	r1, r7
 801299e:	f7ed ff7d 	bl	800089c <__aeabi_ddiv>
 80129a2:	f7ee f901 	bl	8000ba8 <__aeabi_d2iz>
 80129a6:	4680      	mov	r8, r0
 80129a8:	f7ed fde4 	bl	8000574 <__aeabi_i2d>
 80129ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80129b0:	f7ed fe4a 	bl	8000648 <__aeabi_dmul>
 80129b4:	4602      	mov	r2, r0
 80129b6:	460b      	mov	r3, r1
 80129b8:	4630      	mov	r0, r6
 80129ba:	4639      	mov	r1, r7
 80129bc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80129c0:	f7ed fc8a 	bl	80002d8 <__aeabi_dsub>
 80129c4:	f805 6b01 	strb.w	r6, [r5], #1
 80129c8:	eba5 060b 	sub.w	r6, r5, fp
 80129cc:	45b1      	cmp	r9, r6
 80129ce:	4602      	mov	r2, r0
 80129d0:	460b      	mov	r3, r1
 80129d2:	d139      	bne.n	8012a48 <_dtoa_r+0x6c8>
 80129d4:	f7ed fc82 	bl	80002dc <__adddf3>
 80129d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80129dc:	4606      	mov	r6, r0
 80129de:	460f      	mov	r7, r1
 80129e0:	f7ee f8c2 	bl	8000b68 <__aeabi_dcmpgt>
 80129e4:	b9c8      	cbnz	r0, 8012a1a <_dtoa_r+0x69a>
 80129e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80129ea:	4630      	mov	r0, r6
 80129ec:	4639      	mov	r1, r7
 80129ee:	f7ee f893 	bl	8000b18 <__aeabi_dcmpeq>
 80129f2:	b110      	cbz	r0, 80129fa <_dtoa_r+0x67a>
 80129f4:	f018 0f01 	tst.w	r8, #1
 80129f8:	d10f      	bne.n	8012a1a <_dtoa_r+0x69a>
 80129fa:	9904      	ldr	r1, [sp, #16]
 80129fc:	4620      	mov	r0, r4
 80129fe:	f000 fcaa 	bl	8013356 <_Bfree>
 8012a02:	2300      	movs	r3, #0
 8012a04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012a06:	702b      	strb	r3, [r5, #0]
 8012a08:	f10a 0301 	add.w	r3, sl, #1
 8012a0c:	6013      	str	r3, [r2, #0]
 8012a0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	f000 8241 	beq.w	8012e98 <_dtoa_r+0xb18>
 8012a16:	601d      	str	r5, [r3, #0]
 8012a18:	e23e      	b.n	8012e98 <_dtoa_r+0xb18>
 8012a1a:	f8cd a020 	str.w	sl, [sp, #32]
 8012a1e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012a22:	2a39      	cmp	r2, #57	; 0x39
 8012a24:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8012a28:	d108      	bne.n	8012a3c <_dtoa_r+0x6bc>
 8012a2a:	459b      	cmp	fp, r3
 8012a2c:	d10a      	bne.n	8012a44 <_dtoa_r+0x6c4>
 8012a2e:	9b08      	ldr	r3, [sp, #32]
 8012a30:	3301      	adds	r3, #1
 8012a32:	9308      	str	r3, [sp, #32]
 8012a34:	2330      	movs	r3, #48	; 0x30
 8012a36:	f88b 3000 	strb.w	r3, [fp]
 8012a3a:	465b      	mov	r3, fp
 8012a3c:	781a      	ldrb	r2, [r3, #0]
 8012a3e:	3201      	adds	r2, #1
 8012a40:	701a      	strb	r2, [r3, #0]
 8012a42:	e78c      	b.n	801295e <_dtoa_r+0x5de>
 8012a44:	461d      	mov	r5, r3
 8012a46:	e7ea      	b.n	8012a1e <_dtoa_r+0x69e>
 8012a48:	2200      	movs	r2, #0
 8012a4a:	4b9b      	ldr	r3, [pc, #620]	; (8012cb8 <_dtoa_r+0x938>)
 8012a4c:	f7ed fdfc 	bl	8000648 <__aeabi_dmul>
 8012a50:	2200      	movs	r2, #0
 8012a52:	2300      	movs	r3, #0
 8012a54:	4606      	mov	r6, r0
 8012a56:	460f      	mov	r7, r1
 8012a58:	f7ee f85e 	bl	8000b18 <__aeabi_dcmpeq>
 8012a5c:	2800      	cmp	r0, #0
 8012a5e:	d09a      	beq.n	8012996 <_dtoa_r+0x616>
 8012a60:	e7cb      	b.n	80129fa <_dtoa_r+0x67a>
 8012a62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012a64:	2a00      	cmp	r2, #0
 8012a66:	f000 808b 	beq.w	8012b80 <_dtoa_r+0x800>
 8012a6a:	9a06      	ldr	r2, [sp, #24]
 8012a6c:	2a01      	cmp	r2, #1
 8012a6e:	dc6e      	bgt.n	8012b4e <_dtoa_r+0x7ce>
 8012a70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012a72:	2a00      	cmp	r2, #0
 8012a74:	d067      	beq.n	8012b46 <_dtoa_r+0x7c6>
 8012a76:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012a7a:	9f07      	ldr	r7, [sp, #28]
 8012a7c:	9d05      	ldr	r5, [sp, #20]
 8012a7e:	9a05      	ldr	r2, [sp, #20]
 8012a80:	2101      	movs	r1, #1
 8012a82:	441a      	add	r2, r3
 8012a84:	4620      	mov	r0, r4
 8012a86:	9205      	str	r2, [sp, #20]
 8012a88:	4498      	add	r8, r3
 8012a8a:	f000 fd04 	bl	8013496 <__i2b>
 8012a8e:	4606      	mov	r6, r0
 8012a90:	2d00      	cmp	r5, #0
 8012a92:	dd0c      	ble.n	8012aae <_dtoa_r+0x72e>
 8012a94:	f1b8 0f00 	cmp.w	r8, #0
 8012a98:	dd09      	ble.n	8012aae <_dtoa_r+0x72e>
 8012a9a:	4545      	cmp	r5, r8
 8012a9c:	9a05      	ldr	r2, [sp, #20]
 8012a9e:	462b      	mov	r3, r5
 8012aa0:	bfa8      	it	ge
 8012aa2:	4643      	movge	r3, r8
 8012aa4:	1ad2      	subs	r2, r2, r3
 8012aa6:	9205      	str	r2, [sp, #20]
 8012aa8:	1aed      	subs	r5, r5, r3
 8012aaa:	eba8 0803 	sub.w	r8, r8, r3
 8012aae:	9b07      	ldr	r3, [sp, #28]
 8012ab0:	b1eb      	cbz	r3, 8012aee <_dtoa_r+0x76e>
 8012ab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d067      	beq.n	8012b88 <_dtoa_r+0x808>
 8012ab8:	b18f      	cbz	r7, 8012ade <_dtoa_r+0x75e>
 8012aba:	4631      	mov	r1, r6
 8012abc:	463a      	mov	r2, r7
 8012abe:	4620      	mov	r0, r4
 8012ac0:	f000 fd88 	bl	80135d4 <__pow5mult>
 8012ac4:	9a04      	ldr	r2, [sp, #16]
 8012ac6:	4601      	mov	r1, r0
 8012ac8:	4606      	mov	r6, r0
 8012aca:	4620      	mov	r0, r4
 8012acc:	f000 fcec 	bl	80134a8 <__multiply>
 8012ad0:	9904      	ldr	r1, [sp, #16]
 8012ad2:	9008      	str	r0, [sp, #32]
 8012ad4:	4620      	mov	r0, r4
 8012ad6:	f000 fc3e 	bl	8013356 <_Bfree>
 8012ada:	9b08      	ldr	r3, [sp, #32]
 8012adc:	9304      	str	r3, [sp, #16]
 8012ade:	9b07      	ldr	r3, [sp, #28]
 8012ae0:	1bda      	subs	r2, r3, r7
 8012ae2:	d004      	beq.n	8012aee <_dtoa_r+0x76e>
 8012ae4:	9904      	ldr	r1, [sp, #16]
 8012ae6:	4620      	mov	r0, r4
 8012ae8:	f000 fd74 	bl	80135d4 <__pow5mult>
 8012aec:	9004      	str	r0, [sp, #16]
 8012aee:	2101      	movs	r1, #1
 8012af0:	4620      	mov	r0, r4
 8012af2:	f000 fcd0 	bl	8013496 <__i2b>
 8012af6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012af8:	4607      	mov	r7, r0
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	f000 81d0 	beq.w	8012ea0 <_dtoa_r+0xb20>
 8012b00:	461a      	mov	r2, r3
 8012b02:	4601      	mov	r1, r0
 8012b04:	4620      	mov	r0, r4
 8012b06:	f000 fd65 	bl	80135d4 <__pow5mult>
 8012b0a:	9b06      	ldr	r3, [sp, #24]
 8012b0c:	2b01      	cmp	r3, #1
 8012b0e:	4607      	mov	r7, r0
 8012b10:	dc40      	bgt.n	8012b94 <_dtoa_r+0x814>
 8012b12:	9b00      	ldr	r3, [sp, #0]
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d139      	bne.n	8012b8c <_dtoa_r+0x80c>
 8012b18:	9b01      	ldr	r3, [sp, #4]
 8012b1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d136      	bne.n	8012b90 <_dtoa_r+0x810>
 8012b22:	9b01      	ldr	r3, [sp, #4]
 8012b24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012b28:	0d1b      	lsrs	r3, r3, #20
 8012b2a:	051b      	lsls	r3, r3, #20
 8012b2c:	b12b      	cbz	r3, 8012b3a <_dtoa_r+0x7ba>
 8012b2e:	9b05      	ldr	r3, [sp, #20]
 8012b30:	3301      	adds	r3, #1
 8012b32:	9305      	str	r3, [sp, #20]
 8012b34:	f108 0801 	add.w	r8, r8, #1
 8012b38:	2301      	movs	r3, #1
 8012b3a:	9307      	str	r3, [sp, #28]
 8012b3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	d12a      	bne.n	8012b98 <_dtoa_r+0x818>
 8012b42:	2001      	movs	r0, #1
 8012b44:	e030      	b.n	8012ba8 <_dtoa_r+0x828>
 8012b46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012b48:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012b4c:	e795      	b.n	8012a7a <_dtoa_r+0x6fa>
 8012b4e:	9b07      	ldr	r3, [sp, #28]
 8012b50:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8012b54:	42bb      	cmp	r3, r7
 8012b56:	bfbf      	itttt	lt
 8012b58:	9b07      	ldrlt	r3, [sp, #28]
 8012b5a:	9707      	strlt	r7, [sp, #28]
 8012b5c:	1afa      	sublt	r2, r7, r3
 8012b5e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8012b60:	bfbb      	ittet	lt
 8012b62:	189b      	addlt	r3, r3, r2
 8012b64:	930e      	strlt	r3, [sp, #56]	; 0x38
 8012b66:	1bdf      	subge	r7, r3, r7
 8012b68:	2700      	movlt	r7, #0
 8012b6a:	f1b9 0f00 	cmp.w	r9, #0
 8012b6e:	bfb5      	itete	lt
 8012b70:	9b05      	ldrlt	r3, [sp, #20]
 8012b72:	9d05      	ldrge	r5, [sp, #20]
 8012b74:	eba3 0509 	sublt.w	r5, r3, r9
 8012b78:	464b      	movge	r3, r9
 8012b7a:	bfb8      	it	lt
 8012b7c:	2300      	movlt	r3, #0
 8012b7e:	e77e      	b.n	8012a7e <_dtoa_r+0x6fe>
 8012b80:	9f07      	ldr	r7, [sp, #28]
 8012b82:	9d05      	ldr	r5, [sp, #20]
 8012b84:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8012b86:	e783      	b.n	8012a90 <_dtoa_r+0x710>
 8012b88:	9a07      	ldr	r2, [sp, #28]
 8012b8a:	e7ab      	b.n	8012ae4 <_dtoa_r+0x764>
 8012b8c:	2300      	movs	r3, #0
 8012b8e:	e7d4      	b.n	8012b3a <_dtoa_r+0x7ba>
 8012b90:	9b00      	ldr	r3, [sp, #0]
 8012b92:	e7d2      	b.n	8012b3a <_dtoa_r+0x7ba>
 8012b94:	2300      	movs	r3, #0
 8012b96:	9307      	str	r3, [sp, #28]
 8012b98:	693b      	ldr	r3, [r7, #16]
 8012b9a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8012b9e:	6918      	ldr	r0, [r3, #16]
 8012ba0:	f000 fc2b 	bl	80133fa <__hi0bits>
 8012ba4:	f1c0 0020 	rsb	r0, r0, #32
 8012ba8:	4440      	add	r0, r8
 8012baa:	f010 001f 	ands.w	r0, r0, #31
 8012bae:	d047      	beq.n	8012c40 <_dtoa_r+0x8c0>
 8012bb0:	f1c0 0320 	rsb	r3, r0, #32
 8012bb4:	2b04      	cmp	r3, #4
 8012bb6:	dd3b      	ble.n	8012c30 <_dtoa_r+0x8b0>
 8012bb8:	9b05      	ldr	r3, [sp, #20]
 8012bba:	f1c0 001c 	rsb	r0, r0, #28
 8012bbe:	4403      	add	r3, r0
 8012bc0:	9305      	str	r3, [sp, #20]
 8012bc2:	4405      	add	r5, r0
 8012bc4:	4480      	add	r8, r0
 8012bc6:	9b05      	ldr	r3, [sp, #20]
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	dd05      	ble.n	8012bd8 <_dtoa_r+0x858>
 8012bcc:	461a      	mov	r2, r3
 8012bce:	9904      	ldr	r1, [sp, #16]
 8012bd0:	4620      	mov	r0, r4
 8012bd2:	f000 fd4d 	bl	8013670 <__lshift>
 8012bd6:	9004      	str	r0, [sp, #16]
 8012bd8:	f1b8 0f00 	cmp.w	r8, #0
 8012bdc:	dd05      	ble.n	8012bea <_dtoa_r+0x86a>
 8012bde:	4639      	mov	r1, r7
 8012be0:	4642      	mov	r2, r8
 8012be2:	4620      	mov	r0, r4
 8012be4:	f000 fd44 	bl	8013670 <__lshift>
 8012be8:	4607      	mov	r7, r0
 8012bea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012bec:	b353      	cbz	r3, 8012c44 <_dtoa_r+0x8c4>
 8012bee:	4639      	mov	r1, r7
 8012bf0:	9804      	ldr	r0, [sp, #16]
 8012bf2:	f000 fd91 	bl	8013718 <__mcmp>
 8012bf6:	2800      	cmp	r0, #0
 8012bf8:	da24      	bge.n	8012c44 <_dtoa_r+0x8c4>
 8012bfa:	2300      	movs	r3, #0
 8012bfc:	220a      	movs	r2, #10
 8012bfe:	9904      	ldr	r1, [sp, #16]
 8012c00:	4620      	mov	r0, r4
 8012c02:	f000 fbbf 	bl	8013384 <__multadd>
 8012c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c08:	9004      	str	r0, [sp, #16]
 8012c0a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	f000 814d 	beq.w	8012eae <_dtoa_r+0xb2e>
 8012c14:	2300      	movs	r3, #0
 8012c16:	4631      	mov	r1, r6
 8012c18:	220a      	movs	r2, #10
 8012c1a:	4620      	mov	r0, r4
 8012c1c:	f000 fbb2 	bl	8013384 <__multadd>
 8012c20:	9b02      	ldr	r3, [sp, #8]
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	4606      	mov	r6, r0
 8012c26:	dc4f      	bgt.n	8012cc8 <_dtoa_r+0x948>
 8012c28:	9b06      	ldr	r3, [sp, #24]
 8012c2a:	2b02      	cmp	r3, #2
 8012c2c:	dd4c      	ble.n	8012cc8 <_dtoa_r+0x948>
 8012c2e:	e011      	b.n	8012c54 <_dtoa_r+0x8d4>
 8012c30:	d0c9      	beq.n	8012bc6 <_dtoa_r+0x846>
 8012c32:	9a05      	ldr	r2, [sp, #20]
 8012c34:	331c      	adds	r3, #28
 8012c36:	441a      	add	r2, r3
 8012c38:	9205      	str	r2, [sp, #20]
 8012c3a:	441d      	add	r5, r3
 8012c3c:	4498      	add	r8, r3
 8012c3e:	e7c2      	b.n	8012bc6 <_dtoa_r+0x846>
 8012c40:	4603      	mov	r3, r0
 8012c42:	e7f6      	b.n	8012c32 <_dtoa_r+0x8b2>
 8012c44:	f1b9 0f00 	cmp.w	r9, #0
 8012c48:	dc38      	bgt.n	8012cbc <_dtoa_r+0x93c>
 8012c4a:	9b06      	ldr	r3, [sp, #24]
 8012c4c:	2b02      	cmp	r3, #2
 8012c4e:	dd35      	ble.n	8012cbc <_dtoa_r+0x93c>
 8012c50:	f8cd 9008 	str.w	r9, [sp, #8]
 8012c54:	9b02      	ldr	r3, [sp, #8]
 8012c56:	b963      	cbnz	r3, 8012c72 <_dtoa_r+0x8f2>
 8012c58:	4639      	mov	r1, r7
 8012c5a:	2205      	movs	r2, #5
 8012c5c:	4620      	mov	r0, r4
 8012c5e:	f000 fb91 	bl	8013384 <__multadd>
 8012c62:	4601      	mov	r1, r0
 8012c64:	4607      	mov	r7, r0
 8012c66:	9804      	ldr	r0, [sp, #16]
 8012c68:	f000 fd56 	bl	8013718 <__mcmp>
 8012c6c:	2800      	cmp	r0, #0
 8012c6e:	f73f adcc 	bgt.w	801280a <_dtoa_r+0x48a>
 8012c72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012c74:	465d      	mov	r5, fp
 8012c76:	ea6f 0a03 	mvn.w	sl, r3
 8012c7a:	f04f 0900 	mov.w	r9, #0
 8012c7e:	4639      	mov	r1, r7
 8012c80:	4620      	mov	r0, r4
 8012c82:	f000 fb68 	bl	8013356 <_Bfree>
 8012c86:	2e00      	cmp	r6, #0
 8012c88:	f43f aeb7 	beq.w	80129fa <_dtoa_r+0x67a>
 8012c8c:	f1b9 0f00 	cmp.w	r9, #0
 8012c90:	d005      	beq.n	8012c9e <_dtoa_r+0x91e>
 8012c92:	45b1      	cmp	r9, r6
 8012c94:	d003      	beq.n	8012c9e <_dtoa_r+0x91e>
 8012c96:	4649      	mov	r1, r9
 8012c98:	4620      	mov	r0, r4
 8012c9a:	f000 fb5c 	bl	8013356 <_Bfree>
 8012c9e:	4631      	mov	r1, r6
 8012ca0:	4620      	mov	r0, r4
 8012ca2:	f000 fb58 	bl	8013356 <_Bfree>
 8012ca6:	e6a8      	b.n	80129fa <_dtoa_r+0x67a>
 8012ca8:	2700      	movs	r7, #0
 8012caa:	463e      	mov	r6, r7
 8012cac:	e7e1      	b.n	8012c72 <_dtoa_r+0x8f2>
 8012cae:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012cb2:	463e      	mov	r6, r7
 8012cb4:	e5a9      	b.n	801280a <_dtoa_r+0x48a>
 8012cb6:	bf00      	nop
 8012cb8:	40240000 	.word	0x40240000
 8012cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012cbe:	f8cd 9008 	str.w	r9, [sp, #8]
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	f000 80fa 	beq.w	8012ebc <_dtoa_r+0xb3c>
 8012cc8:	2d00      	cmp	r5, #0
 8012cca:	dd05      	ble.n	8012cd8 <_dtoa_r+0x958>
 8012ccc:	4631      	mov	r1, r6
 8012cce:	462a      	mov	r2, r5
 8012cd0:	4620      	mov	r0, r4
 8012cd2:	f000 fccd 	bl	8013670 <__lshift>
 8012cd6:	4606      	mov	r6, r0
 8012cd8:	9b07      	ldr	r3, [sp, #28]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d04c      	beq.n	8012d78 <_dtoa_r+0x9f8>
 8012cde:	6871      	ldr	r1, [r6, #4]
 8012ce0:	4620      	mov	r0, r4
 8012ce2:	f000 fb04 	bl	80132ee <_Balloc>
 8012ce6:	6932      	ldr	r2, [r6, #16]
 8012ce8:	3202      	adds	r2, #2
 8012cea:	4605      	mov	r5, r0
 8012cec:	0092      	lsls	r2, r2, #2
 8012cee:	f106 010c 	add.w	r1, r6, #12
 8012cf2:	300c      	adds	r0, #12
 8012cf4:	f000 faf0 	bl	80132d8 <memcpy>
 8012cf8:	2201      	movs	r2, #1
 8012cfa:	4629      	mov	r1, r5
 8012cfc:	4620      	mov	r0, r4
 8012cfe:	f000 fcb7 	bl	8013670 <__lshift>
 8012d02:	9b00      	ldr	r3, [sp, #0]
 8012d04:	f8cd b014 	str.w	fp, [sp, #20]
 8012d08:	f003 0301 	and.w	r3, r3, #1
 8012d0c:	46b1      	mov	r9, r6
 8012d0e:	9307      	str	r3, [sp, #28]
 8012d10:	4606      	mov	r6, r0
 8012d12:	4639      	mov	r1, r7
 8012d14:	9804      	ldr	r0, [sp, #16]
 8012d16:	f7ff faa7 	bl	8012268 <quorem>
 8012d1a:	4649      	mov	r1, r9
 8012d1c:	4605      	mov	r5, r0
 8012d1e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8012d22:	9804      	ldr	r0, [sp, #16]
 8012d24:	f000 fcf8 	bl	8013718 <__mcmp>
 8012d28:	4632      	mov	r2, r6
 8012d2a:	9000      	str	r0, [sp, #0]
 8012d2c:	4639      	mov	r1, r7
 8012d2e:	4620      	mov	r0, r4
 8012d30:	f000 fd0c 	bl	801374c <__mdiff>
 8012d34:	68c3      	ldr	r3, [r0, #12]
 8012d36:	4602      	mov	r2, r0
 8012d38:	bb03      	cbnz	r3, 8012d7c <_dtoa_r+0x9fc>
 8012d3a:	4601      	mov	r1, r0
 8012d3c:	9008      	str	r0, [sp, #32]
 8012d3e:	9804      	ldr	r0, [sp, #16]
 8012d40:	f000 fcea 	bl	8013718 <__mcmp>
 8012d44:	9a08      	ldr	r2, [sp, #32]
 8012d46:	4603      	mov	r3, r0
 8012d48:	4611      	mov	r1, r2
 8012d4a:	4620      	mov	r0, r4
 8012d4c:	9308      	str	r3, [sp, #32]
 8012d4e:	f000 fb02 	bl	8013356 <_Bfree>
 8012d52:	9b08      	ldr	r3, [sp, #32]
 8012d54:	b9a3      	cbnz	r3, 8012d80 <_dtoa_r+0xa00>
 8012d56:	9a06      	ldr	r2, [sp, #24]
 8012d58:	b992      	cbnz	r2, 8012d80 <_dtoa_r+0xa00>
 8012d5a:	9a07      	ldr	r2, [sp, #28]
 8012d5c:	b982      	cbnz	r2, 8012d80 <_dtoa_r+0xa00>
 8012d5e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8012d62:	d029      	beq.n	8012db8 <_dtoa_r+0xa38>
 8012d64:	9b00      	ldr	r3, [sp, #0]
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	dd01      	ble.n	8012d6e <_dtoa_r+0x9ee>
 8012d6a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8012d6e:	9b05      	ldr	r3, [sp, #20]
 8012d70:	1c5d      	adds	r5, r3, #1
 8012d72:	f883 8000 	strb.w	r8, [r3]
 8012d76:	e782      	b.n	8012c7e <_dtoa_r+0x8fe>
 8012d78:	4630      	mov	r0, r6
 8012d7a:	e7c2      	b.n	8012d02 <_dtoa_r+0x982>
 8012d7c:	2301      	movs	r3, #1
 8012d7e:	e7e3      	b.n	8012d48 <_dtoa_r+0x9c8>
 8012d80:	9a00      	ldr	r2, [sp, #0]
 8012d82:	2a00      	cmp	r2, #0
 8012d84:	db04      	blt.n	8012d90 <_dtoa_r+0xa10>
 8012d86:	d125      	bne.n	8012dd4 <_dtoa_r+0xa54>
 8012d88:	9a06      	ldr	r2, [sp, #24]
 8012d8a:	bb1a      	cbnz	r2, 8012dd4 <_dtoa_r+0xa54>
 8012d8c:	9a07      	ldr	r2, [sp, #28]
 8012d8e:	bb0a      	cbnz	r2, 8012dd4 <_dtoa_r+0xa54>
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	ddec      	ble.n	8012d6e <_dtoa_r+0x9ee>
 8012d94:	2201      	movs	r2, #1
 8012d96:	9904      	ldr	r1, [sp, #16]
 8012d98:	4620      	mov	r0, r4
 8012d9a:	f000 fc69 	bl	8013670 <__lshift>
 8012d9e:	4639      	mov	r1, r7
 8012da0:	9004      	str	r0, [sp, #16]
 8012da2:	f000 fcb9 	bl	8013718 <__mcmp>
 8012da6:	2800      	cmp	r0, #0
 8012da8:	dc03      	bgt.n	8012db2 <_dtoa_r+0xa32>
 8012daa:	d1e0      	bne.n	8012d6e <_dtoa_r+0x9ee>
 8012dac:	f018 0f01 	tst.w	r8, #1
 8012db0:	d0dd      	beq.n	8012d6e <_dtoa_r+0x9ee>
 8012db2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8012db6:	d1d8      	bne.n	8012d6a <_dtoa_r+0x9ea>
 8012db8:	9b05      	ldr	r3, [sp, #20]
 8012dba:	9a05      	ldr	r2, [sp, #20]
 8012dbc:	1c5d      	adds	r5, r3, #1
 8012dbe:	2339      	movs	r3, #57	; 0x39
 8012dc0:	7013      	strb	r3, [r2, #0]
 8012dc2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012dc6:	2b39      	cmp	r3, #57	; 0x39
 8012dc8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8012dcc:	d04f      	beq.n	8012e6e <_dtoa_r+0xaee>
 8012dce:	3301      	adds	r3, #1
 8012dd0:	7013      	strb	r3, [r2, #0]
 8012dd2:	e754      	b.n	8012c7e <_dtoa_r+0x8fe>
 8012dd4:	9a05      	ldr	r2, [sp, #20]
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	f102 0501 	add.w	r5, r2, #1
 8012ddc:	dd06      	ble.n	8012dec <_dtoa_r+0xa6c>
 8012dde:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8012de2:	d0e9      	beq.n	8012db8 <_dtoa_r+0xa38>
 8012de4:	f108 0801 	add.w	r8, r8, #1
 8012de8:	9b05      	ldr	r3, [sp, #20]
 8012dea:	e7c2      	b.n	8012d72 <_dtoa_r+0x9f2>
 8012dec:	9a02      	ldr	r2, [sp, #8]
 8012dee:	f805 8c01 	strb.w	r8, [r5, #-1]
 8012df2:	eba5 030b 	sub.w	r3, r5, fp
 8012df6:	4293      	cmp	r3, r2
 8012df8:	d021      	beq.n	8012e3e <_dtoa_r+0xabe>
 8012dfa:	2300      	movs	r3, #0
 8012dfc:	220a      	movs	r2, #10
 8012dfe:	9904      	ldr	r1, [sp, #16]
 8012e00:	4620      	mov	r0, r4
 8012e02:	f000 fabf 	bl	8013384 <__multadd>
 8012e06:	45b1      	cmp	r9, r6
 8012e08:	9004      	str	r0, [sp, #16]
 8012e0a:	f04f 0300 	mov.w	r3, #0
 8012e0e:	f04f 020a 	mov.w	r2, #10
 8012e12:	4649      	mov	r1, r9
 8012e14:	4620      	mov	r0, r4
 8012e16:	d105      	bne.n	8012e24 <_dtoa_r+0xaa4>
 8012e18:	f000 fab4 	bl	8013384 <__multadd>
 8012e1c:	4681      	mov	r9, r0
 8012e1e:	4606      	mov	r6, r0
 8012e20:	9505      	str	r5, [sp, #20]
 8012e22:	e776      	b.n	8012d12 <_dtoa_r+0x992>
 8012e24:	f000 faae 	bl	8013384 <__multadd>
 8012e28:	4631      	mov	r1, r6
 8012e2a:	4681      	mov	r9, r0
 8012e2c:	2300      	movs	r3, #0
 8012e2e:	220a      	movs	r2, #10
 8012e30:	4620      	mov	r0, r4
 8012e32:	f000 faa7 	bl	8013384 <__multadd>
 8012e36:	4606      	mov	r6, r0
 8012e38:	e7f2      	b.n	8012e20 <_dtoa_r+0xaa0>
 8012e3a:	f04f 0900 	mov.w	r9, #0
 8012e3e:	2201      	movs	r2, #1
 8012e40:	9904      	ldr	r1, [sp, #16]
 8012e42:	4620      	mov	r0, r4
 8012e44:	f000 fc14 	bl	8013670 <__lshift>
 8012e48:	4639      	mov	r1, r7
 8012e4a:	9004      	str	r0, [sp, #16]
 8012e4c:	f000 fc64 	bl	8013718 <__mcmp>
 8012e50:	2800      	cmp	r0, #0
 8012e52:	dcb6      	bgt.n	8012dc2 <_dtoa_r+0xa42>
 8012e54:	d102      	bne.n	8012e5c <_dtoa_r+0xadc>
 8012e56:	f018 0f01 	tst.w	r8, #1
 8012e5a:	d1b2      	bne.n	8012dc2 <_dtoa_r+0xa42>
 8012e5c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012e60:	2b30      	cmp	r3, #48	; 0x30
 8012e62:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8012e66:	f47f af0a 	bne.w	8012c7e <_dtoa_r+0x8fe>
 8012e6a:	4615      	mov	r5, r2
 8012e6c:	e7f6      	b.n	8012e5c <_dtoa_r+0xadc>
 8012e6e:	4593      	cmp	fp, r2
 8012e70:	d105      	bne.n	8012e7e <_dtoa_r+0xafe>
 8012e72:	2331      	movs	r3, #49	; 0x31
 8012e74:	f10a 0a01 	add.w	sl, sl, #1
 8012e78:	f88b 3000 	strb.w	r3, [fp]
 8012e7c:	e6ff      	b.n	8012c7e <_dtoa_r+0x8fe>
 8012e7e:	4615      	mov	r5, r2
 8012e80:	e79f      	b.n	8012dc2 <_dtoa_r+0xa42>
 8012e82:	f8df b064 	ldr.w	fp, [pc, #100]	; 8012ee8 <_dtoa_r+0xb68>
 8012e86:	e007      	b.n	8012e98 <_dtoa_r+0xb18>
 8012e88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012e8a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8012eec <_dtoa_r+0xb6c>
 8012e8e:	b11b      	cbz	r3, 8012e98 <_dtoa_r+0xb18>
 8012e90:	f10b 0308 	add.w	r3, fp, #8
 8012e94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012e96:	6013      	str	r3, [r2, #0]
 8012e98:	4658      	mov	r0, fp
 8012e9a:	b017      	add	sp, #92	; 0x5c
 8012e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ea0:	9b06      	ldr	r3, [sp, #24]
 8012ea2:	2b01      	cmp	r3, #1
 8012ea4:	f77f ae35 	ble.w	8012b12 <_dtoa_r+0x792>
 8012ea8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012eaa:	9307      	str	r3, [sp, #28]
 8012eac:	e649      	b.n	8012b42 <_dtoa_r+0x7c2>
 8012eae:	9b02      	ldr	r3, [sp, #8]
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	dc03      	bgt.n	8012ebc <_dtoa_r+0xb3c>
 8012eb4:	9b06      	ldr	r3, [sp, #24]
 8012eb6:	2b02      	cmp	r3, #2
 8012eb8:	f73f aecc 	bgt.w	8012c54 <_dtoa_r+0x8d4>
 8012ebc:	465d      	mov	r5, fp
 8012ebe:	4639      	mov	r1, r7
 8012ec0:	9804      	ldr	r0, [sp, #16]
 8012ec2:	f7ff f9d1 	bl	8012268 <quorem>
 8012ec6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8012eca:	f805 8b01 	strb.w	r8, [r5], #1
 8012ece:	9a02      	ldr	r2, [sp, #8]
 8012ed0:	eba5 030b 	sub.w	r3, r5, fp
 8012ed4:	429a      	cmp	r2, r3
 8012ed6:	ddb0      	ble.n	8012e3a <_dtoa_r+0xaba>
 8012ed8:	2300      	movs	r3, #0
 8012eda:	220a      	movs	r2, #10
 8012edc:	9904      	ldr	r1, [sp, #16]
 8012ede:	4620      	mov	r0, r4
 8012ee0:	f000 fa50 	bl	8013384 <__multadd>
 8012ee4:	9004      	str	r0, [sp, #16]
 8012ee6:	e7ea      	b.n	8012ebe <_dtoa_r+0xb3e>
 8012ee8:	08016b94 	.word	0x08016b94
 8012eec:	0801690a 	.word	0x0801690a

08012ef0 <__sflush_r>:
 8012ef0:	898a      	ldrh	r2, [r1, #12]
 8012ef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ef6:	4605      	mov	r5, r0
 8012ef8:	0710      	lsls	r0, r2, #28
 8012efa:	460c      	mov	r4, r1
 8012efc:	d458      	bmi.n	8012fb0 <__sflush_r+0xc0>
 8012efe:	684b      	ldr	r3, [r1, #4]
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	dc05      	bgt.n	8012f10 <__sflush_r+0x20>
 8012f04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	dc02      	bgt.n	8012f10 <__sflush_r+0x20>
 8012f0a:	2000      	movs	r0, #0
 8012f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012f12:	2e00      	cmp	r6, #0
 8012f14:	d0f9      	beq.n	8012f0a <__sflush_r+0x1a>
 8012f16:	2300      	movs	r3, #0
 8012f18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012f1c:	682f      	ldr	r7, [r5, #0]
 8012f1e:	6a21      	ldr	r1, [r4, #32]
 8012f20:	602b      	str	r3, [r5, #0]
 8012f22:	d032      	beq.n	8012f8a <__sflush_r+0x9a>
 8012f24:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012f26:	89a3      	ldrh	r3, [r4, #12]
 8012f28:	075a      	lsls	r2, r3, #29
 8012f2a:	d505      	bpl.n	8012f38 <__sflush_r+0x48>
 8012f2c:	6863      	ldr	r3, [r4, #4]
 8012f2e:	1ac0      	subs	r0, r0, r3
 8012f30:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012f32:	b10b      	cbz	r3, 8012f38 <__sflush_r+0x48>
 8012f34:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012f36:	1ac0      	subs	r0, r0, r3
 8012f38:	2300      	movs	r3, #0
 8012f3a:	4602      	mov	r2, r0
 8012f3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012f3e:	6a21      	ldr	r1, [r4, #32]
 8012f40:	4628      	mov	r0, r5
 8012f42:	47b0      	blx	r6
 8012f44:	1c43      	adds	r3, r0, #1
 8012f46:	89a3      	ldrh	r3, [r4, #12]
 8012f48:	d106      	bne.n	8012f58 <__sflush_r+0x68>
 8012f4a:	6829      	ldr	r1, [r5, #0]
 8012f4c:	291d      	cmp	r1, #29
 8012f4e:	d848      	bhi.n	8012fe2 <__sflush_r+0xf2>
 8012f50:	4a29      	ldr	r2, [pc, #164]	; (8012ff8 <__sflush_r+0x108>)
 8012f52:	40ca      	lsrs	r2, r1
 8012f54:	07d6      	lsls	r6, r2, #31
 8012f56:	d544      	bpl.n	8012fe2 <__sflush_r+0xf2>
 8012f58:	2200      	movs	r2, #0
 8012f5a:	6062      	str	r2, [r4, #4]
 8012f5c:	04d9      	lsls	r1, r3, #19
 8012f5e:	6922      	ldr	r2, [r4, #16]
 8012f60:	6022      	str	r2, [r4, #0]
 8012f62:	d504      	bpl.n	8012f6e <__sflush_r+0x7e>
 8012f64:	1c42      	adds	r2, r0, #1
 8012f66:	d101      	bne.n	8012f6c <__sflush_r+0x7c>
 8012f68:	682b      	ldr	r3, [r5, #0]
 8012f6a:	b903      	cbnz	r3, 8012f6e <__sflush_r+0x7e>
 8012f6c:	6560      	str	r0, [r4, #84]	; 0x54
 8012f6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012f70:	602f      	str	r7, [r5, #0]
 8012f72:	2900      	cmp	r1, #0
 8012f74:	d0c9      	beq.n	8012f0a <__sflush_r+0x1a>
 8012f76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012f7a:	4299      	cmp	r1, r3
 8012f7c:	d002      	beq.n	8012f84 <__sflush_r+0x94>
 8012f7e:	4628      	mov	r0, r5
 8012f80:	f000 fc9e 	bl	80138c0 <_free_r>
 8012f84:	2000      	movs	r0, #0
 8012f86:	6360      	str	r0, [r4, #52]	; 0x34
 8012f88:	e7c0      	b.n	8012f0c <__sflush_r+0x1c>
 8012f8a:	2301      	movs	r3, #1
 8012f8c:	4628      	mov	r0, r5
 8012f8e:	47b0      	blx	r6
 8012f90:	1c41      	adds	r1, r0, #1
 8012f92:	d1c8      	bne.n	8012f26 <__sflush_r+0x36>
 8012f94:	682b      	ldr	r3, [r5, #0]
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d0c5      	beq.n	8012f26 <__sflush_r+0x36>
 8012f9a:	2b1d      	cmp	r3, #29
 8012f9c:	d001      	beq.n	8012fa2 <__sflush_r+0xb2>
 8012f9e:	2b16      	cmp	r3, #22
 8012fa0:	d101      	bne.n	8012fa6 <__sflush_r+0xb6>
 8012fa2:	602f      	str	r7, [r5, #0]
 8012fa4:	e7b1      	b.n	8012f0a <__sflush_r+0x1a>
 8012fa6:	89a3      	ldrh	r3, [r4, #12]
 8012fa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012fac:	81a3      	strh	r3, [r4, #12]
 8012fae:	e7ad      	b.n	8012f0c <__sflush_r+0x1c>
 8012fb0:	690f      	ldr	r7, [r1, #16]
 8012fb2:	2f00      	cmp	r7, #0
 8012fb4:	d0a9      	beq.n	8012f0a <__sflush_r+0x1a>
 8012fb6:	0793      	lsls	r3, r2, #30
 8012fb8:	680e      	ldr	r6, [r1, #0]
 8012fba:	bf08      	it	eq
 8012fbc:	694b      	ldreq	r3, [r1, #20]
 8012fbe:	600f      	str	r7, [r1, #0]
 8012fc0:	bf18      	it	ne
 8012fc2:	2300      	movne	r3, #0
 8012fc4:	eba6 0807 	sub.w	r8, r6, r7
 8012fc8:	608b      	str	r3, [r1, #8]
 8012fca:	f1b8 0f00 	cmp.w	r8, #0
 8012fce:	dd9c      	ble.n	8012f0a <__sflush_r+0x1a>
 8012fd0:	4643      	mov	r3, r8
 8012fd2:	463a      	mov	r2, r7
 8012fd4:	6a21      	ldr	r1, [r4, #32]
 8012fd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012fd8:	4628      	mov	r0, r5
 8012fda:	47b0      	blx	r6
 8012fdc:	2800      	cmp	r0, #0
 8012fde:	dc06      	bgt.n	8012fee <__sflush_r+0xfe>
 8012fe0:	89a3      	ldrh	r3, [r4, #12]
 8012fe2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012fe6:	81a3      	strh	r3, [r4, #12]
 8012fe8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012fec:	e78e      	b.n	8012f0c <__sflush_r+0x1c>
 8012fee:	4407      	add	r7, r0
 8012ff0:	eba8 0800 	sub.w	r8, r8, r0
 8012ff4:	e7e9      	b.n	8012fca <__sflush_r+0xda>
 8012ff6:	bf00      	nop
 8012ff8:	20400001 	.word	0x20400001

08012ffc <_fflush_r>:
 8012ffc:	b538      	push	{r3, r4, r5, lr}
 8012ffe:	690b      	ldr	r3, [r1, #16]
 8013000:	4605      	mov	r5, r0
 8013002:	460c      	mov	r4, r1
 8013004:	b1db      	cbz	r3, 801303e <_fflush_r+0x42>
 8013006:	b118      	cbz	r0, 8013010 <_fflush_r+0x14>
 8013008:	6983      	ldr	r3, [r0, #24]
 801300a:	b90b      	cbnz	r3, 8013010 <_fflush_r+0x14>
 801300c:	f000 f860 	bl	80130d0 <__sinit>
 8013010:	4b0c      	ldr	r3, [pc, #48]	; (8013044 <_fflush_r+0x48>)
 8013012:	429c      	cmp	r4, r3
 8013014:	d109      	bne.n	801302a <_fflush_r+0x2e>
 8013016:	686c      	ldr	r4, [r5, #4]
 8013018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801301c:	b17b      	cbz	r3, 801303e <_fflush_r+0x42>
 801301e:	4621      	mov	r1, r4
 8013020:	4628      	mov	r0, r5
 8013022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013026:	f7ff bf63 	b.w	8012ef0 <__sflush_r>
 801302a:	4b07      	ldr	r3, [pc, #28]	; (8013048 <_fflush_r+0x4c>)
 801302c:	429c      	cmp	r4, r3
 801302e:	d101      	bne.n	8013034 <_fflush_r+0x38>
 8013030:	68ac      	ldr	r4, [r5, #8]
 8013032:	e7f1      	b.n	8013018 <_fflush_r+0x1c>
 8013034:	4b05      	ldr	r3, [pc, #20]	; (801304c <_fflush_r+0x50>)
 8013036:	429c      	cmp	r4, r3
 8013038:	bf08      	it	eq
 801303a:	68ec      	ldreq	r4, [r5, #12]
 801303c:	e7ec      	b.n	8013018 <_fflush_r+0x1c>
 801303e:	2000      	movs	r0, #0
 8013040:	bd38      	pop	{r3, r4, r5, pc}
 8013042:	bf00      	nop
 8013044:	08016938 	.word	0x08016938
 8013048:	08016958 	.word	0x08016958
 801304c:	08016918 	.word	0x08016918

08013050 <std>:
 8013050:	2300      	movs	r3, #0
 8013052:	b510      	push	{r4, lr}
 8013054:	4604      	mov	r4, r0
 8013056:	e9c0 3300 	strd	r3, r3, [r0]
 801305a:	6083      	str	r3, [r0, #8]
 801305c:	8181      	strh	r1, [r0, #12]
 801305e:	6643      	str	r3, [r0, #100]	; 0x64
 8013060:	81c2      	strh	r2, [r0, #14]
 8013062:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013066:	6183      	str	r3, [r0, #24]
 8013068:	4619      	mov	r1, r3
 801306a:	2208      	movs	r2, #8
 801306c:	305c      	adds	r0, #92	; 0x5c
 801306e:	f7fe fb17 	bl	80116a0 <memset>
 8013072:	4b05      	ldr	r3, [pc, #20]	; (8013088 <std+0x38>)
 8013074:	6263      	str	r3, [r4, #36]	; 0x24
 8013076:	4b05      	ldr	r3, [pc, #20]	; (801308c <std+0x3c>)
 8013078:	62a3      	str	r3, [r4, #40]	; 0x28
 801307a:	4b05      	ldr	r3, [pc, #20]	; (8013090 <std+0x40>)
 801307c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801307e:	4b05      	ldr	r3, [pc, #20]	; (8013094 <std+0x44>)
 8013080:	6224      	str	r4, [r4, #32]
 8013082:	6323      	str	r3, [r4, #48]	; 0x30
 8013084:	bd10      	pop	{r4, pc}
 8013086:	bf00      	nop
 8013088:	08013f55 	.word	0x08013f55
 801308c:	08013f77 	.word	0x08013f77
 8013090:	08013faf 	.word	0x08013faf
 8013094:	08013fd3 	.word	0x08013fd3

08013098 <_cleanup_r>:
 8013098:	4901      	ldr	r1, [pc, #4]	; (80130a0 <_cleanup_r+0x8>)
 801309a:	f000 b885 	b.w	80131a8 <_fwalk_reent>
 801309e:	bf00      	nop
 80130a0:	08012ffd 	.word	0x08012ffd

080130a4 <__sfmoreglue>:
 80130a4:	b570      	push	{r4, r5, r6, lr}
 80130a6:	1e4a      	subs	r2, r1, #1
 80130a8:	2568      	movs	r5, #104	; 0x68
 80130aa:	4355      	muls	r5, r2
 80130ac:	460e      	mov	r6, r1
 80130ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80130b2:	f000 fc53 	bl	801395c <_malloc_r>
 80130b6:	4604      	mov	r4, r0
 80130b8:	b140      	cbz	r0, 80130cc <__sfmoreglue+0x28>
 80130ba:	2100      	movs	r1, #0
 80130bc:	e9c0 1600 	strd	r1, r6, [r0]
 80130c0:	300c      	adds	r0, #12
 80130c2:	60a0      	str	r0, [r4, #8]
 80130c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80130c8:	f7fe faea 	bl	80116a0 <memset>
 80130cc:	4620      	mov	r0, r4
 80130ce:	bd70      	pop	{r4, r5, r6, pc}

080130d0 <__sinit>:
 80130d0:	6983      	ldr	r3, [r0, #24]
 80130d2:	b510      	push	{r4, lr}
 80130d4:	4604      	mov	r4, r0
 80130d6:	bb33      	cbnz	r3, 8013126 <__sinit+0x56>
 80130d8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80130dc:	6503      	str	r3, [r0, #80]	; 0x50
 80130de:	4b12      	ldr	r3, [pc, #72]	; (8013128 <__sinit+0x58>)
 80130e0:	4a12      	ldr	r2, [pc, #72]	; (801312c <__sinit+0x5c>)
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	6282      	str	r2, [r0, #40]	; 0x28
 80130e6:	4298      	cmp	r0, r3
 80130e8:	bf04      	itt	eq
 80130ea:	2301      	moveq	r3, #1
 80130ec:	6183      	streq	r3, [r0, #24]
 80130ee:	f000 f81f 	bl	8013130 <__sfp>
 80130f2:	6060      	str	r0, [r4, #4]
 80130f4:	4620      	mov	r0, r4
 80130f6:	f000 f81b 	bl	8013130 <__sfp>
 80130fa:	60a0      	str	r0, [r4, #8]
 80130fc:	4620      	mov	r0, r4
 80130fe:	f000 f817 	bl	8013130 <__sfp>
 8013102:	2200      	movs	r2, #0
 8013104:	60e0      	str	r0, [r4, #12]
 8013106:	2104      	movs	r1, #4
 8013108:	6860      	ldr	r0, [r4, #4]
 801310a:	f7ff ffa1 	bl	8013050 <std>
 801310e:	2201      	movs	r2, #1
 8013110:	2109      	movs	r1, #9
 8013112:	68a0      	ldr	r0, [r4, #8]
 8013114:	f7ff ff9c 	bl	8013050 <std>
 8013118:	2202      	movs	r2, #2
 801311a:	2112      	movs	r1, #18
 801311c:	68e0      	ldr	r0, [r4, #12]
 801311e:	f7ff ff97 	bl	8013050 <std>
 8013122:	2301      	movs	r3, #1
 8013124:	61a3      	str	r3, [r4, #24]
 8013126:	bd10      	pop	{r4, pc}
 8013128:	080168d4 	.word	0x080168d4
 801312c:	08013099 	.word	0x08013099

08013130 <__sfp>:
 8013130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013132:	4b1b      	ldr	r3, [pc, #108]	; (80131a0 <__sfp+0x70>)
 8013134:	681e      	ldr	r6, [r3, #0]
 8013136:	69b3      	ldr	r3, [r6, #24]
 8013138:	4607      	mov	r7, r0
 801313a:	b913      	cbnz	r3, 8013142 <__sfp+0x12>
 801313c:	4630      	mov	r0, r6
 801313e:	f7ff ffc7 	bl	80130d0 <__sinit>
 8013142:	3648      	adds	r6, #72	; 0x48
 8013144:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013148:	3b01      	subs	r3, #1
 801314a:	d503      	bpl.n	8013154 <__sfp+0x24>
 801314c:	6833      	ldr	r3, [r6, #0]
 801314e:	b133      	cbz	r3, 801315e <__sfp+0x2e>
 8013150:	6836      	ldr	r6, [r6, #0]
 8013152:	e7f7      	b.n	8013144 <__sfp+0x14>
 8013154:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013158:	b16d      	cbz	r5, 8013176 <__sfp+0x46>
 801315a:	3468      	adds	r4, #104	; 0x68
 801315c:	e7f4      	b.n	8013148 <__sfp+0x18>
 801315e:	2104      	movs	r1, #4
 8013160:	4638      	mov	r0, r7
 8013162:	f7ff ff9f 	bl	80130a4 <__sfmoreglue>
 8013166:	6030      	str	r0, [r6, #0]
 8013168:	2800      	cmp	r0, #0
 801316a:	d1f1      	bne.n	8013150 <__sfp+0x20>
 801316c:	230c      	movs	r3, #12
 801316e:	603b      	str	r3, [r7, #0]
 8013170:	4604      	mov	r4, r0
 8013172:	4620      	mov	r0, r4
 8013174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013176:	4b0b      	ldr	r3, [pc, #44]	; (80131a4 <__sfp+0x74>)
 8013178:	6665      	str	r5, [r4, #100]	; 0x64
 801317a:	e9c4 5500 	strd	r5, r5, [r4]
 801317e:	60a5      	str	r5, [r4, #8]
 8013180:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8013184:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8013188:	2208      	movs	r2, #8
 801318a:	4629      	mov	r1, r5
 801318c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013190:	f7fe fa86 	bl	80116a0 <memset>
 8013194:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013198:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801319c:	e7e9      	b.n	8013172 <__sfp+0x42>
 801319e:	bf00      	nop
 80131a0:	080168d4 	.word	0x080168d4
 80131a4:	ffff0001 	.word	0xffff0001

080131a8 <_fwalk_reent>:
 80131a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80131ac:	4680      	mov	r8, r0
 80131ae:	4689      	mov	r9, r1
 80131b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80131b4:	2600      	movs	r6, #0
 80131b6:	b914      	cbnz	r4, 80131be <_fwalk_reent+0x16>
 80131b8:	4630      	mov	r0, r6
 80131ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80131be:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80131c2:	3f01      	subs	r7, #1
 80131c4:	d501      	bpl.n	80131ca <_fwalk_reent+0x22>
 80131c6:	6824      	ldr	r4, [r4, #0]
 80131c8:	e7f5      	b.n	80131b6 <_fwalk_reent+0xe>
 80131ca:	89ab      	ldrh	r3, [r5, #12]
 80131cc:	2b01      	cmp	r3, #1
 80131ce:	d907      	bls.n	80131e0 <_fwalk_reent+0x38>
 80131d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80131d4:	3301      	adds	r3, #1
 80131d6:	d003      	beq.n	80131e0 <_fwalk_reent+0x38>
 80131d8:	4629      	mov	r1, r5
 80131da:	4640      	mov	r0, r8
 80131dc:	47c8      	blx	r9
 80131de:	4306      	orrs	r6, r0
 80131e0:	3568      	adds	r5, #104	; 0x68
 80131e2:	e7ee      	b.n	80131c2 <_fwalk_reent+0x1a>

080131e4 <_localeconv_r>:
 80131e4:	4b04      	ldr	r3, [pc, #16]	; (80131f8 <_localeconv_r+0x14>)
 80131e6:	681b      	ldr	r3, [r3, #0]
 80131e8:	6a18      	ldr	r0, [r3, #32]
 80131ea:	4b04      	ldr	r3, [pc, #16]	; (80131fc <_localeconv_r+0x18>)
 80131ec:	2800      	cmp	r0, #0
 80131ee:	bf08      	it	eq
 80131f0:	4618      	moveq	r0, r3
 80131f2:	30f0      	adds	r0, #240	; 0xf0
 80131f4:	4770      	bx	lr
 80131f6:	bf00      	nop
 80131f8:	20001eb4 	.word	0x20001eb4
 80131fc:	20001f18 	.word	0x20001f18

08013200 <__swhatbuf_r>:
 8013200:	b570      	push	{r4, r5, r6, lr}
 8013202:	460e      	mov	r6, r1
 8013204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013208:	2900      	cmp	r1, #0
 801320a:	b096      	sub	sp, #88	; 0x58
 801320c:	4614      	mov	r4, r2
 801320e:	461d      	mov	r5, r3
 8013210:	da07      	bge.n	8013222 <__swhatbuf_r+0x22>
 8013212:	2300      	movs	r3, #0
 8013214:	602b      	str	r3, [r5, #0]
 8013216:	89b3      	ldrh	r3, [r6, #12]
 8013218:	061a      	lsls	r2, r3, #24
 801321a:	d410      	bmi.n	801323e <__swhatbuf_r+0x3e>
 801321c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013220:	e00e      	b.n	8013240 <__swhatbuf_r+0x40>
 8013222:	466a      	mov	r2, sp
 8013224:	f000 fefc 	bl	8014020 <_fstat_r>
 8013228:	2800      	cmp	r0, #0
 801322a:	dbf2      	blt.n	8013212 <__swhatbuf_r+0x12>
 801322c:	9a01      	ldr	r2, [sp, #4]
 801322e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013232:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013236:	425a      	negs	r2, r3
 8013238:	415a      	adcs	r2, r3
 801323a:	602a      	str	r2, [r5, #0]
 801323c:	e7ee      	b.n	801321c <__swhatbuf_r+0x1c>
 801323e:	2340      	movs	r3, #64	; 0x40
 8013240:	2000      	movs	r0, #0
 8013242:	6023      	str	r3, [r4, #0]
 8013244:	b016      	add	sp, #88	; 0x58
 8013246:	bd70      	pop	{r4, r5, r6, pc}

08013248 <__smakebuf_r>:
 8013248:	898b      	ldrh	r3, [r1, #12]
 801324a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801324c:	079d      	lsls	r5, r3, #30
 801324e:	4606      	mov	r6, r0
 8013250:	460c      	mov	r4, r1
 8013252:	d507      	bpl.n	8013264 <__smakebuf_r+0x1c>
 8013254:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013258:	6023      	str	r3, [r4, #0]
 801325a:	6123      	str	r3, [r4, #16]
 801325c:	2301      	movs	r3, #1
 801325e:	6163      	str	r3, [r4, #20]
 8013260:	b002      	add	sp, #8
 8013262:	bd70      	pop	{r4, r5, r6, pc}
 8013264:	ab01      	add	r3, sp, #4
 8013266:	466a      	mov	r2, sp
 8013268:	f7ff ffca 	bl	8013200 <__swhatbuf_r>
 801326c:	9900      	ldr	r1, [sp, #0]
 801326e:	4605      	mov	r5, r0
 8013270:	4630      	mov	r0, r6
 8013272:	f000 fb73 	bl	801395c <_malloc_r>
 8013276:	b948      	cbnz	r0, 801328c <__smakebuf_r+0x44>
 8013278:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801327c:	059a      	lsls	r2, r3, #22
 801327e:	d4ef      	bmi.n	8013260 <__smakebuf_r+0x18>
 8013280:	f023 0303 	bic.w	r3, r3, #3
 8013284:	f043 0302 	orr.w	r3, r3, #2
 8013288:	81a3      	strh	r3, [r4, #12]
 801328a:	e7e3      	b.n	8013254 <__smakebuf_r+0xc>
 801328c:	4b0d      	ldr	r3, [pc, #52]	; (80132c4 <__smakebuf_r+0x7c>)
 801328e:	62b3      	str	r3, [r6, #40]	; 0x28
 8013290:	89a3      	ldrh	r3, [r4, #12]
 8013292:	6020      	str	r0, [r4, #0]
 8013294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013298:	81a3      	strh	r3, [r4, #12]
 801329a:	9b00      	ldr	r3, [sp, #0]
 801329c:	6163      	str	r3, [r4, #20]
 801329e:	9b01      	ldr	r3, [sp, #4]
 80132a0:	6120      	str	r0, [r4, #16]
 80132a2:	b15b      	cbz	r3, 80132bc <__smakebuf_r+0x74>
 80132a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80132a8:	4630      	mov	r0, r6
 80132aa:	f000 fecb 	bl	8014044 <_isatty_r>
 80132ae:	b128      	cbz	r0, 80132bc <__smakebuf_r+0x74>
 80132b0:	89a3      	ldrh	r3, [r4, #12]
 80132b2:	f023 0303 	bic.w	r3, r3, #3
 80132b6:	f043 0301 	orr.w	r3, r3, #1
 80132ba:	81a3      	strh	r3, [r4, #12]
 80132bc:	89a3      	ldrh	r3, [r4, #12]
 80132be:	431d      	orrs	r5, r3
 80132c0:	81a5      	strh	r5, [r4, #12]
 80132c2:	e7cd      	b.n	8013260 <__smakebuf_r+0x18>
 80132c4:	08013099 	.word	0x08013099

080132c8 <malloc>:
 80132c8:	4b02      	ldr	r3, [pc, #8]	; (80132d4 <malloc+0xc>)
 80132ca:	4601      	mov	r1, r0
 80132cc:	6818      	ldr	r0, [r3, #0]
 80132ce:	f000 bb45 	b.w	801395c <_malloc_r>
 80132d2:	bf00      	nop
 80132d4:	20001eb4 	.word	0x20001eb4

080132d8 <memcpy>:
 80132d8:	b510      	push	{r4, lr}
 80132da:	1e43      	subs	r3, r0, #1
 80132dc:	440a      	add	r2, r1
 80132de:	4291      	cmp	r1, r2
 80132e0:	d100      	bne.n	80132e4 <memcpy+0xc>
 80132e2:	bd10      	pop	{r4, pc}
 80132e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80132e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80132ec:	e7f7      	b.n	80132de <memcpy+0x6>

080132ee <_Balloc>:
 80132ee:	b570      	push	{r4, r5, r6, lr}
 80132f0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80132f2:	4604      	mov	r4, r0
 80132f4:	460e      	mov	r6, r1
 80132f6:	b93d      	cbnz	r5, 8013308 <_Balloc+0x1a>
 80132f8:	2010      	movs	r0, #16
 80132fa:	f7ff ffe5 	bl	80132c8 <malloc>
 80132fe:	6260      	str	r0, [r4, #36]	; 0x24
 8013300:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013304:	6005      	str	r5, [r0, #0]
 8013306:	60c5      	str	r5, [r0, #12]
 8013308:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801330a:	68eb      	ldr	r3, [r5, #12]
 801330c:	b183      	cbz	r3, 8013330 <_Balloc+0x42>
 801330e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013310:	68db      	ldr	r3, [r3, #12]
 8013312:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8013316:	b9b8      	cbnz	r0, 8013348 <_Balloc+0x5a>
 8013318:	2101      	movs	r1, #1
 801331a:	fa01 f506 	lsl.w	r5, r1, r6
 801331e:	1d6a      	adds	r2, r5, #5
 8013320:	0092      	lsls	r2, r2, #2
 8013322:	4620      	mov	r0, r4
 8013324:	f000 fabe 	bl	80138a4 <_calloc_r>
 8013328:	b160      	cbz	r0, 8013344 <_Balloc+0x56>
 801332a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801332e:	e00e      	b.n	801334e <_Balloc+0x60>
 8013330:	2221      	movs	r2, #33	; 0x21
 8013332:	2104      	movs	r1, #4
 8013334:	4620      	mov	r0, r4
 8013336:	f000 fab5 	bl	80138a4 <_calloc_r>
 801333a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801333c:	60e8      	str	r0, [r5, #12]
 801333e:	68db      	ldr	r3, [r3, #12]
 8013340:	2b00      	cmp	r3, #0
 8013342:	d1e4      	bne.n	801330e <_Balloc+0x20>
 8013344:	2000      	movs	r0, #0
 8013346:	bd70      	pop	{r4, r5, r6, pc}
 8013348:	6802      	ldr	r2, [r0, #0]
 801334a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801334e:	2300      	movs	r3, #0
 8013350:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013354:	e7f7      	b.n	8013346 <_Balloc+0x58>

08013356 <_Bfree>:
 8013356:	b570      	push	{r4, r5, r6, lr}
 8013358:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801335a:	4606      	mov	r6, r0
 801335c:	460d      	mov	r5, r1
 801335e:	b93c      	cbnz	r4, 8013370 <_Bfree+0x1a>
 8013360:	2010      	movs	r0, #16
 8013362:	f7ff ffb1 	bl	80132c8 <malloc>
 8013366:	6270      	str	r0, [r6, #36]	; 0x24
 8013368:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801336c:	6004      	str	r4, [r0, #0]
 801336e:	60c4      	str	r4, [r0, #12]
 8013370:	b13d      	cbz	r5, 8013382 <_Bfree+0x2c>
 8013372:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8013374:	686a      	ldr	r2, [r5, #4]
 8013376:	68db      	ldr	r3, [r3, #12]
 8013378:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801337c:	6029      	str	r1, [r5, #0]
 801337e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8013382:	bd70      	pop	{r4, r5, r6, pc}

08013384 <__multadd>:
 8013384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013388:	690d      	ldr	r5, [r1, #16]
 801338a:	461f      	mov	r7, r3
 801338c:	4606      	mov	r6, r0
 801338e:	460c      	mov	r4, r1
 8013390:	f101 0c14 	add.w	ip, r1, #20
 8013394:	2300      	movs	r3, #0
 8013396:	f8dc 0000 	ldr.w	r0, [ip]
 801339a:	b281      	uxth	r1, r0
 801339c:	fb02 7101 	mla	r1, r2, r1, r7
 80133a0:	0c0f      	lsrs	r7, r1, #16
 80133a2:	0c00      	lsrs	r0, r0, #16
 80133a4:	fb02 7000 	mla	r0, r2, r0, r7
 80133a8:	b289      	uxth	r1, r1
 80133aa:	3301      	adds	r3, #1
 80133ac:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80133b0:	429d      	cmp	r5, r3
 80133b2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80133b6:	f84c 1b04 	str.w	r1, [ip], #4
 80133ba:	dcec      	bgt.n	8013396 <__multadd+0x12>
 80133bc:	b1d7      	cbz	r7, 80133f4 <__multadd+0x70>
 80133be:	68a3      	ldr	r3, [r4, #8]
 80133c0:	42ab      	cmp	r3, r5
 80133c2:	dc12      	bgt.n	80133ea <__multadd+0x66>
 80133c4:	6861      	ldr	r1, [r4, #4]
 80133c6:	4630      	mov	r0, r6
 80133c8:	3101      	adds	r1, #1
 80133ca:	f7ff ff90 	bl	80132ee <_Balloc>
 80133ce:	6922      	ldr	r2, [r4, #16]
 80133d0:	3202      	adds	r2, #2
 80133d2:	f104 010c 	add.w	r1, r4, #12
 80133d6:	4680      	mov	r8, r0
 80133d8:	0092      	lsls	r2, r2, #2
 80133da:	300c      	adds	r0, #12
 80133dc:	f7ff ff7c 	bl	80132d8 <memcpy>
 80133e0:	4621      	mov	r1, r4
 80133e2:	4630      	mov	r0, r6
 80133e4:	f7ff ffb7 	bl	8013356 <_Bfree>
 80133e8:	4644      	mov	r4, r8
 80133ea:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80133ee:	3501      	adds	r5, #1
 80133f0:	615f      	str	r7, [r3, #20]
 80133f2:	6125      	str	r5, [r4, #16]
 80133f4:	4620      	mov	r0, r4
 80133f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080133fa <__hi0bits>:
 80133fa:	0c02      	lsrs	r2, r0, #16
 80133fc:	0412      	lsls	r2, r2, #16
 80133fe:	4603      	mov	r3, r0
 8013400:	b9b2      	cbnz	r2, 8013430 <__hi0bits+0x36>
 8013402:	0403      	lsls	r3, r0, #16
 8013404:	2010      	movs	r0, #16
 8013406:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801340a:	bf04      	itt	eq
 801340c:	021b      	lsleq	r3, r3, #8
 801340e:	3008      	addeq	r0, #8
 8013410:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8013414:	bf04      	itt	eq
 8013416:	011b      	lsleq	r3, r3, #4
 8013418:	3004      	addeq	r0, #4
 801341a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801341e:	bf04      	itt	eq
 8013420:	009b      	lsleq	r3, r3, #2
 8013422:	3002      	addeq	r0, #2
 8013424:	2b00      	cmp	r3, #0
 8013426:	db06      	blt.n	8013436 <__hi0bits+0x3c>
 8013428:	005b      	lsls	r3, r3, #1
 801342a:	d503      	bpl.n	8013434 <__hi0bits+0x3a>
 801342c:	3001      	adds	r0, #1
 801342e:	4770      	bx	lr
 8013430:	2000      	movs	r0, #0
 8013432:	e7e8      	b.n	8013406 <__hi0bits+0xc>
 8013434:	2020      	movs	r0, #32
 8013436:	4770      	bx	lr

08013438 <__lo0bits>:
 8013438:	6803      	ldr	r3, [r0, #0]
 801343a:	f013 0207 	ands.w	r2, r3, #7
 801343e:	4601      	mov	r1, r0
 8013440:	d00b      	beq.n	801345a <__lo0bits+0x22>
 8013442:	07da      	lsls	r2, r3, #31
 8013444:	d423      	bmi.n	801348e <__lo0bits+0x56>
 8013446:	0798      	lsls	r0, r3, #30
 8013448:	bf49      	itett	mi
 801344a:	085b      	lsrmi	r3, r3, #1
 801344c:	089b      	lsrpl	r3, r3, #2
 801344e:	2001      	movmi	r0, #1
 8013450:	600b      	strmi	r3, [r1, #0]
 8013452:	bf5c      	itt	pl
 8013454:	600b      	strpl	r3, [r1, #0]
 8013456:	2002      	movpl	r0, #2
 8013458:	4770      	bx	lr
 801345a:	b298      	uxth	r0, r3
 801345c:	b9a8      	cbnz	r0, 801348a <__lo0bits+0x52>
 801345e:	0c1b      	lsrs	r3, r3, #16
 8013460:	2010      	movs	r0, #16
 8013462:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013466:	bf04      	itt	eq
 8013468:	0a1b      	lsreq	r3, r3, #8
 801346a:	3008      	addeq	r0, #8
 801346c:	071a      	lsls	r2, r3, #28
 801346e:	bf04      	itt	eq
 8013470:	091b      	lsreq	r3, r3, #4
 8013472:	3004      	addeq	r0, #4
 8013474:	079a      	lsls	r2, r3, #30
 8013476:	bf04      	itt	eq
 8013478:	089b      	lsreq	r3, r3, #2
 801347a:	3002      	addeq	r0, #2
 801347c:	07da      	lsls	r2, r3, #31
 801347e:	d402      	bmi.n	8013486 <__lo0bits+0x4e>
 8013480:	085b      	lsrs	r3, r3, #1
 8013482:	d006      	beq.n	8013492 <__lo0bits+0x5a>
 8013484:	3001      	adds	r0, #1
 8013486:	600b      	str	r3, [r1, #0]
 8013488:	4770      	bx	lr
 801348a:	4610      	mov	r0, r2
 801348c:	e7e9      	b.n	8013462 <__lo0bits+0x2a>
 801348e:	2000      	movs	r0, #0
 8013490:	4770      	bx	lr
 8013492:	2020      	movs	r0, #32
 8013494:	4770      	bx	lr

08013496 <__i2b>:
 8013496:	b510      	push	{r4, lr}
 8013498:	460c      	mov	r4, r1
 801349a:	2101      	movs	r1, #1
 801349c:	f7ff ff27 	bl	80132ee <_Balloc>
 80134a0:	2201      	movs	r2, #1
 80134a2:	6144      	str	r4, [r0, #20]
 80134a4:	6102      	str	r2, [r0, #16]
 80134a6:	bd10      	pop	{r4, pc}

080134a8 <__multiply>:
 80134a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134ac:	4614      	mov	r4, r2
 80134ae:	690a      	ldr	r2, [r1, #16]
 80134b0:	6923      	ldr	r3, [r4, #16]
 80134b2:	429a      	cmp	r2, r3
 80134b4:	bfb8      	it	lt
 80134b6:	460b      	movlt	r3, r1
 80134b8:	4688      	mov	r8, r1
 80134ba:	bfbc      	itt	lt
 80134bc:	46a0      	movlt	r8, r4
 80134be:	461c      	movlt	r4, r3
 80134c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80134c4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80134c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80134cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80134d0:	eb07 0609 	add.w	r6, r7, r9
 80134d4:	42b3      	cmp	r3, r6
 80134d6:	bfb8      	it	lt
 80134d8:	3101      	addlt	r1, #1
 80134da:	f7ff ff08 	bl	80132ee <_Balloc>
 80134de:	f100 0514 	add.w	r5, r0, #20
 80134e2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80134e6:	462b      	mov	r3, r5
 80134e8:	2200      	movs	r2, #0
 80134ea:	4573      	cmp	r3, lr
 80134ec:	d316      	bcc.n	801351c <__multiply+0x74>
 80134ee:	f104 0214 	add.w	r2, r4, #20
 80134f2:	f108 0114 	add.w	r1, r8, #20
 80134f6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80134fa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80134fe:	9300      	str	r3, [sp, #0]
 8013500:	9b00      	ldr	r3, [sp, #0]
 8013502:	9201      	str	r2, [sp, #4]
 8013504:	4293      	cmp	r3, r2
 8013506:	d80c      	bhi.n	8013522 <__multiply+0x7a>
 8013508:	2e00      	cmp	r6, #0
 801350a:	dd03      	ble.n	8013514 <__multiply+0x6c>
 801350c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013510:	2b00      	cmp	r3, #0
 8013512:	d05d      	beq.n	80135d0 <__multiply+0x128>
 8013514:	6106      	str	r6, [r0, #16]
 8013516:	b003      	add	sp, #12
 8013518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801351c:	f843 2b04 	str.w	r2, [r3], #4
 8013520:	e7e3      	b.n	80134ea <__multiply+0x42>
 8013522:	f8b2 b000 	ldrh.w	fp, [r2]
 8013526:	f1bb 0f00 	cmp.w	fp, #0
 801352a:	d023      	beq.n	8013574 <__multiply+0xcc>
 801352c:	4689      	mov	r9, r1
 801352e:	46ac      	mov	ip, r5
 8013530:	f04f 0800 	mov.w	r8, #0
 8013534:	f859 4b04 	ldr.w	r4, [r9], #4
 8013538:	f8dc a000 	ldr.w	sl, [ip]
 801353c:	b2a3      	uxth	r3, r4
 801353e:	fa1f fa8a 	uxth.w	sl, sl
 8013542:	fb0b a303 	mla	r3, fp, r3, sl
 8013546:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801354a:	f8dc 4000 	ldr.w	r4, [ip]
 801354e:	4443      	add	r3, r8
 8013550:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8013554:	fb0b 840a 	mla	r4, fp, sl, r8
 8013558:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801355c:	46e2      	mov	sl, ip
 801355e:	b29b      	uxth	r3, r3
 8013560:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8013564:	454f      	cmp	r7, r9
 8013566:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801356a:	f84a 3b04 	str.w	r3, [sl], #4
 801356e:	d82b      	bhi.n	80135c8 <__multiply+0x120>
 8013570:	f8cc 8004 	str.w	r8, [ip, #4]
 8013574:	9b01      	ldr	r3, [sp, #4]
 8013576:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801357a:	3204      	adds	r2, #4
 801357c:	f1ba 0f00 	cmp.w	sl, #0
 8013580:	d020      	beq.n	80135c4 <__multiply+0x11c>
 8013582:	682b      	ldr	r3, [r5, #0]
 8013584:	4689      	mov	r9, r1
 8013586:	46a8      	mov	r8, r5
 8013588:	f04f 0b00 	mov.w	fp, #0
 801358c:	f8b9 c000 	ldrh.w	ip, [r9]
 8013590:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8013594:	fb0a 440c 	mla	r4, sl, ip, r4
 8013598:	445c      	add	r4, fp
 801359a:	46c4      	mov	ip, r8
 801359c:	b29b      	uxth	r3, r3
 801359e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80135a2:	f84c 3b04 	str.w	r3, [ip], #4
 80135a6:	f859 3b04 	ldr.w	r3, [r9], #4
 80135aa:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80135ae:	0c1b      	lsrs	r3, r3, #16
 80135b0:	fb0a b303 	mla	r3, sl, r3, fp
 80135b4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80135b8:	454f      	cmp	r7, r9
 80135ba:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80135be:	d805      	bhi.n	80135cc <__multiply+0x124>
 80135c0:	f8c8 3004 	str.w	r3, [r8, #4]
 80135c4:	3504      	adds	r5, #4
 80135c6:	e79b      	b.n	8013500 <__multiply+0x58>
 80135c8:	46d4      	mov	ip, sl
 80135ca:	e7b3      	b.n	8013534 <__multiply+0x8c>
 80135cc:	46e0      	mov	r8, ip
 80135ce:	e7dd      	b.n	801358c <__multiply+0xe4>
 80135d0:	3e01      	subs	r6, #1
 80135d2:	e799      	b.n	8013508 <__multiply+0x60>

080135d4 <__pow5mult>:
 80135d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135d8:	4615      	mov	r5, r2
 80135da:	f012 0203 	ands.w	r2, r2, #3
 80135de:	4606      	mov	r6, r0
 80135e0:	460f      	mov	r7, r1
 80135e2:	d007      	beq.n	80135f4 <__pow5mult+0x20>
 80135e4:	3a01      	subs	r2, #1
 80135e6:	4c21      	ldr	r4, [pc, #132]	; (801366c <__pow5mult+0x98>)
 80135e8:	2300      	movs	r3, #0
 80135ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80135ee:	f7ff fec9 	bl	8013384 <__multadd>
 80135f2:	4607      	mov	r7, r0
 80135f4:	10ad      	asrs	r5, r5, #2
 80135f6:	d035      	beq.n	8013664 <__pow5mult+0x90>
 80135f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80135fa:	b93c      	cbnz	r4, 801360c <__pow5mult+0x38>
 80135fc:	2010      	movs	r0, #16
 80135fe:	f7ff fe63 	bl	80132c8 <malloc>
 8013602:	6270      	str	r0, [r6, #36]	; 0x24
 8013604:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013608:	6004      	str	r4, [r0, #0]
 801360a:	60c4      	str	r4, [r0, #12]
 801360c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013610:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013614:	b94c      	cbnz	r4, 801362a <__pow5mult+0x56>
 8013616:	f240 2171 	movw	r1, #625	; 0x271
 801361a:	4630      	mov	r0, r6
 801361c:	f7ff ff3b 	bl	8013496 <__i2b>
 8013620:	2300      	movs	r3, #0
 8013622:	f8c8 0008 	str.w	r0, [r8, #8]
 8013626:	4604      	mov	r4, r0
 8013628:	6003      	str	r3, [r0, #0]
 801362a:	f04f 0800 	mov.w	r8, #0
 801362e:	07eb      	lsls	r3, r5, #31
 8013630:	d50a      	bpl.n	8013648 <__pow5mult+0x74>
 8013632:	4639      	mov	r1, r7
 8013634:	4622      	mov	r2, r4
 8013636:	4630      	mov	r0, r6
 8013638:	f7ff ff36 	bl	80134a8 <__multiply>
 801363c:	4639      	mov	r1, r7
 801363e:	4681      	mov	r9, r0
 8013640:	4630      	mov	r0, r6
 8013642:	f7ff fe88 	bl	8013356 <_Bfree>
 8013646:	464f      	mov	r7, r9
 8013648:	106d      	asrs	r5, r5, #1
 801364a:	d00b      	beq.n	8013664 <__pow5mult+0x90>
 801364c:	6820      	ldr	r0, [r4, #0]
 801364e:	b938      	cbnz	r0, 8013660 <__pow5mult+0x8c>
 8013650:	4622      	mov	r2, r4
 8013652:	4621      	mov	r1, r4
 8013654:	4630      	mov	r0, r6
 8013656:	f7ff ff27 	bl	80134a8 <__multiply>
 801365a:	6020      	str	r0, [r4, #0]
 801365c:	f8c0 8000 	str.w	r8, [r0]
 8013660:	4604      	mov	r4, r0
 8013662:	e7e4      	b.n	801362e <__pow5mult+0x5a>
 8013664:	4638      	mov	r0, r7
 8013666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801366a:	bf00      	nop
 801366c:	08016a68 	.word	0x08016a68

08013670 <__lshift>:
 8013670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013674:	460c      	mov	r4, r1
 8013676:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801367a:	6923      	ldr	r3, [r4, #16]
 801367c:	6849      	ldr	r1, [r1, #4]
 801367e:	eb0a 0903 	add.w	r9, sl, r3
 8013682:	68a3      	ldr	r3, [r4, #8]
 8013684:	4607      	mov	r7, r0
 8013686:	4616      	mov	r6, r2
 8013688:	f109 0501 	add.w	r5, r9, #1
 801368c:	42ab      	cmp	r3, r5
 801368e:	db32      	blt.n	80136f6 <__lshift+0x86>
 8013690:	4638      	mov	r0, r7
 8013692:	f7ff fe2c 	bl	80132ee <_Balloc>
 8013696:	2300      	movs	r3, #0
 8013698:	4680      	mov	r8, r0
 801369a:	f100 0114 	add.w	r1, r0, #20
 801369e:	461a      	mov	r2, r3
 80136a0:	4553      	cmp	r3, sl
 80136a2:	db2b      	blt.n	80136fc <__lshift+0x8c>
 80136a4:	6920      	ldr	r0, [r4, #16]
 80136a6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80136aa:	f104 0314 	add.w	r3, r4, #20
 80136ae:	f016 021f 	ands.w	r2, r6, #31
 80136b2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80136b6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80136ba:	d025      	beq.n	8013708 <__lshift+0x98>
 80136bc:	f1c2 0e20 	rsb	lr, r2, #32
 80136c0:	2000      	movs	r0, #0
 80136c2:	681e      	ldr	r6, [r3, #0]
 80136c4:	468a      	mov	sl, r1
 80136c6:	4096      	lsls	r6, r2
 80136c8:	4330      	orrs	r0, r6
 80136ca:	f84a 0b04 	str.w	r0, [sl], #4
 80136ce:	f853 0b04 	ldr.w	r0, [r3], #4
 80136d2:	459c      	cmp	ip, r3
 80136d4:	fa20 f00e 	lsr.w	r0, r0, lr
 80136d8:	d814      	bhi.n	8013704 <__lshift+0x94>
 80136da:	6048      	str	r0, [r1, #4]
 80136dc:	b108      	cbz	r0, 80136e2 <__lshift+0x72>
 80136de:	f109 0502 	add.w	r5, r9, #2
 80136e2:	3d01      	subs	r5, #1
 80136e4:	4638      	mov	r0, r7
 80136e6:	f8c8 5010 	str.w	r5, [r8, #16]
 80136ea:	4621      	mov	r1, r4
 80136ec:	f7ff fe33 	bl	8013356 <_Bfree>
 80136f0:	4640      	mov	r0, r8
 80136f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136f6:	3101      	adds	r1, #1
 80136f8:	005b      	lsls	r3, r3, #1
 80136fa:	e7c7      	b.n	801368c <__lshift+0x1c>
 80136fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8013700:	3301      	adds	r3, #1
 8013702:	e7cd      	b.n	80136a0 <__lshift+0x30>
 8013704:	4651      	mov	r1, sl
 8013706:	e7dc      	b.n	80136c2 <__lshift+0x52>
 8013708:	3904      	subs	r1, #4
 801370a:	f853 2b04 	ldr.w	r2, [r3], #4
 801370e:	f841 2f04 	str.w	r2, [r1, #4]!
 8013712:	459c      	cmp	ip, r3
 8013714:	d8f9      	bhi.n	801370a <__lshift+0x9a>
 8013716:	e7e4      	b.n	80136e2 <__lshift+0x72>

08013718 <__mcmp>:
 8013718:	6903      	ldr	r3, [r0, #16]
 801371a:	690a      	ldr	r2, [r1, #16]
 801371c:	1a9b      	subs	r3, r3, r2
 801371e:	b530      	push	{r4, r5, lr}
 8013720:	d10c      	bne.n	801373c <__mcmp+0x24>
 8013722:	0092      	lsls	r2, r2, #2
 8013724:	3014      	adds	r0, #20
 8013726:	3114      	adds	r1, #20
 8013728:	1884      	adds	r4, r0, r2
 801372a:	4411      	add	r1, r2
 801372c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013730:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013734:	4295      	cmp	r5, r2
 8013736:	d003      	beq.n	8013740 <__mcmp+0x28>
 8013738:	d305      	bcc.n	8013746 <__mcmp+0x2e>
 801373a:	2301      	movs	r3, #1
 801373c:	4618      	mov	r0, r3
 801373e:	bd30      	pop	{r4, r5, pc}
 8013740:	42a0      	cmp	r0, r4
 8013742:	d3f3      	bcc.n	801372c <__mcmp+0x14>
 8013744:	e7fa      	b.n	801373c <__mcmp+0x24>
 8013746:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801374a:	e7f7      	b.n	801373c <__mcmp+0x24>

0801374c <__mdiff>:
 801374c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013750:	460d      	mov	r5, r1
 8013752:	4607      	mov	r7, r0
 8013754:	4611      	mov	r1, r2
 8013756:	4628      	mov	r0, r5
 8013758:	4614      	mov	r4, r2
 801375a:	f7ff ffdd 	bl	8013718 <__mcmp>
 801375e:	1e06      	subs	r6, r0, #0
 8013760:	d108      	bne.n	8013774 <__mdiff+0x28>
 8013762:	4631      	mov	r1, r6
 8013764:	4638      	mov	r0, r7
 8013766:	f7ff fdc2 	bl	80132ee <_Balloc>
 801376a:	2301      	movs	r3, #1
 801376c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8013770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013774:	bfa4      	itt	ge
 8013776:	4623      	movge	r3, r4
 8013778:	462c      	movge	r4, r5
 801377a:	4638      	mov	r0, r7
 801377c:	6861      	ldr	r1, [r4, #4]
 801377e:	bfa6      	itte	ge
 8013780:	461d      	movge	r5, r3
 8013782:	2600      	movge	r6, #0
 8013784:	2601      	movlt	r6, #1
 8013786:	f7ff fdb2 	bl	80132ee <_Balloc>
 801378a:	692b      	ldr	r3, [r5, #16]
 801378c:	60c6      	str	r6, [r0, #12]
 801378e:	6926      	ldr	r6, [r4, #16]
 8013790:	f105 0914 	add.w	r9, r5, #20
 8013794:	f104 0214 	add.w	r2, r4, #20
 8013798:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801379c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80137a0:	f100 0514 	add.w	r5, r0, #20
 80137a4:	f04f 0e00 	mov.w	lr, #0
 80137a8:	f852 ab04 	ldr.w	sl, [r2], #4
 80137ac:	f859 4b04 	ldr.w	r4, [r9], #4
 80137b0:	fa1e f18a 	uxtah	r1, lr, sl
 80137b4:	b2a3      	uxth	r3, r4
 80137b6:	1ac9      	subs	r1, r1, r3
 80137b8:	0c23      	lsrs	r3, r4, #16
 80137ba:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80137be:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80137c2:	b289      	uxth	r1, r1
 80137c4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80137c8:	45c8      	cmp	r8, r9
 80137ca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80137ce:	4694      	mov	ip, r2
 80137d0:	f845 3b04 	str.w	r3, [r5], #4
 80137d4:	d8e8      	bhi.n	80137a8 <__mdiff+0x5c>
 80137d6:	45bc      	cmp	ip, r7
 80137d8:	d304      	bcc.n	80137e4 <__mdiff+0x98>
 80137da:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80137de:	b183      	cbz	r3, 8013802 <__mdiff+0xb6>
 80137e0:	6106      	str	r6, [r0, #16]
 80137e2:	e7c5      	b.n	8013770 <__mdiff+0x24>
 80137e4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80137e8:	fa1e f381 	uxtah	r3, lr, r1
 80137ec:	141a      	asrs	r2, r3, #16
 80137ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80137f2:	b29b      	uxth	r3, r3
 80137f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80137f8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80137fc:	f845 3b04 	str.w	r3, [r5], #4
 8013800:	e7e9      	b.n	80137d6 <__mdiff+0x8a>
 8013802:	3e01      	subs	r6, #1
 8013804:	e7e9      	b.n	80137da <__mdiff+0x8e>

08013806 <__d2b>:
 8013806:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801380a:	460e      	mov	r6, r1
 801380c:	2101      	movs	r1, #1
 801380e:	ec59 8b10 	vmov	r8, r9, d0
 8013812:	4615      	mov	r5, r2
 8013814:	f7ff fd6b 	bl	80132ee <_Balloc>
 8013818:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801381c:	4607      	mov	r7, r0
 801381e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013822:	bb34      	cbnz	r4, 8013872 <__d2b+0x6c>
 8013824:	9301      	str	r3, [sp, #4]
 8013826:	f1b8 0300 	subs.w	r3, r8, #0
 801382a:	d027      	beq.n	801387c <__d2b+0x76>
 801382c:	a802      	add	r0, sp, #8
 801382e:	f840 3d08 	str.w	r3, [r0, #-8]!
 8013832:	f7ff fe01 	bl	8013438 <__lo0bits>
 8013836:	9900      	ldr	r1, [sp, #0]
 8013838:	b1f0      	cbz	r0, 8013878 <__d2b+0x72>
 801383a:	9a01      	ldr	r2, [sp, #4]
 801383c:	f1c0 0320 	rsb	r3, r0, #32
 8013840:	fa02 f303 	lsl.w	r3, r2, r3
 8013844:	430b      	orrs	r3, r1
 8013846:	40c2      	lsrs	r2, r0
 8013848:	617b      	str	r3, [r7, #20]
 801384a:	9201      	str	r2, [sp, #4]
 801384c:	9b01      	ldr	r3, [sp, #4]
 801384e:	61bb      	str	r3, [r7, #24]
 8013850:	2b00      	cmp	r3, #0
 8013852:	bf14      	ite	ne
 8013854:	2102      	movne	r1, #2
 8013856:	2101      	moveq	r1, #1
 8013858:	6139      	str	r1, [r7, #16]
 801385a:	b1c4      	cbz	r4, 801388e <__d2b+0x88>
 801385c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8013860:	4404      	add	r4, r0
 8013862:	6034      	str	r4, [r6, #0]
 8013864:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013868:	6028      	str	r0, [r5, #0]
 801386a:	4638      	mov	r0, r7
 801386c:	b003      	add	sp, #12
 801386e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013872:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013876:	e7d5      	b.n	8013824 <__d2b+0x1e>
 8013878:	6179      	str	r1, [r7, #20]
 801387a:	e7e7      	b.n	801384c <__d2b+0x46>
 801387c:	a801      	add	r0, sp, #4
 801387e:	f7ff fddb 	bl	8013438 <__lo0bits>
 8013882:	9b01      	ldr	r3, [sp, #4]
 8013884:	617b      	str	r3, [r7, #20]
 8013886:	2101      	movs	r1, #1
 8013888:	6139      	str	r1, [r7, #16]
 801388a:	3020      	adds	r0, #32
 801388c:	e7e5      	b.n	801385a <__d2b+0x54>
 801388e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8013892:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013896:	6030      	str	r0, [r6, #0]
 8013898:	6918      	ldr	r0, [r3, #16]
 801389a:	f7ff fdae 	bl	80133fa <__hi0bits>
 801389e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80138a2:	e7e1      	b.n	8013868 <__d2b+0x62>

080138a4 <_calloc_r>:
 80138a4:	b538      	push	{r3, r4, r5, lr}
 80138a6:	fb02 f401 	mul.w	r4, r2, r1
 80138aa:	4621      	mov	r1, r4
 80138ac:	f000 f856 	bl	801395c <_malloc_r>
 80138b0:	4605      	mov	r5, r0
 80138b2:	b118      	cbz	r0, 80138bc <_calloc_r+0x18>
 80138b4:	4622      	mov	r2, r4
 80138b6:	2100      	movs	r1, #0
 80138b8:	f7fd fef2 	bl	80116a0 <memset>
 80138bc:	4628      	mov	r0, r5
 80138be:	bd38      	pop	{r3, r4, r5, pc}

080138c0 <_free_r>:
 80138c0:	b538      	push	{r3, r4, r5, lr}
 80138c2:	4605      	mov	r5, r0
 80138c4:	2900      	cmp	r1, #0
 80138c6:	d045      	beq.n	8013954 <_free_r+0x94>
 80138c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80138cc:	1f0c      	subs	r4, r1, #4
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	bfb8      	it	lt
 80138d2:	18e4      	addlt	r4, r4, r3
 80138d4:	f000 fc03 	bl	80140de <__malloc_lock>
 80138d8:	4a1f      	ldr	r2, [pc, #124]	; (8013958 <_free_r+0x98>)
 80138da:	6813      	ldr	r3, [r2, #0]
 80138dc:	4610      	mov	r0, r2
 80138de:	b933      	cbnz	r3, 80138ee <_free_r+0x2e>
 80138e0:	6063      	str	r3, [r4, #4]
 80138e2:	6014      	str	r4, [r2, #0]
 80138e4:	4628      	mov	r0, r5
 80138e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80138ea:	f000 bbf9 	b.w	80140e0 <__malloc_unlock>
 80138ee:	42a3      	cmp	r3, r4
 80138f0:	d90c      	bls.n	801390c <_free_r+0x4c>
 80138f2:	6821      	ldr	r1, [r4, #0]
 80138f4:	1862      	adds	r2, r4, r1
 80138f6:	4293      	cmp	r3, r2
 80138f8:	bf04      	itt	eq
 80138fa:	681a      	ldreq	r2, [r3, #0]
 80138fc:	685b      	ldreq	r3, [r3, #4]
 80138fe:	6063      	str	r3, [r4, #4]
 8013900:	bf04      	itt	eq
 8013902:	1852      	addeq	r2, r2, r1
 8013904:	6022      	streq	r2, [r4, #0]
 8013906:	6004      	str	r4, [r0, #0]
 8013908:	e7ec      	b.n	80138e4 <_free_r+0x24>
 801390a:	4613      	mov	r3, r2
 801390c:	685a      	ldr	r2, [r3, #4]
 801390e:	b10a      	cbz	r2, 8013914 <_free_r+0x54>
 8013910:	42a2      	cmp	r2, r4
 8013912:	d9fa      	bls.n	801390a <_free_r+0x4a>
 8013914:	6819      	ldr	r1, [r3, #0]
 8013916:	1858      	adds	r0, r3, r1
 8013918:	42a0      	cmp	r0, r4
 801391a:	d10b      	bne.n	8013934 <_free_r+0x74>
 801391c:	6820      	ldr	r0, [r4, #0]
 801391e:	4401      	add	r1, r0
 8013920:	1858      	adds	r0, r3, r1
 8013922:	4282      	cmp	r2, r0
 8013924:	6019      	str	r1, [r3, #0]
 8013926:	d1dd      	bne.n	80138e4 <_free_r+0x24>
 8013928:	6810      	ldr	r0, [r2, #0]
 801392a:	6852      	ldr	r2, [r2, #4]
 801392c:	605a      	str	r2, [r3, #4]
 801392e:	4401      	add	r1, r0
 8013930:	6019      	str	r1, [r3, #0]
 8013932:	e7d7      	b.n	80138e4 <_free_r+0x24>
 8013934:	d902      	bls.n	801393c <_free_r+0x7c>
 8013936:	230c      	movs	r3, #12
 8013938:	602b      	str	r3, [r5, #0]
 801393a:	e7d3      	b.n	80138e4 <_free_r+0x24>
 801393c:	6820      	ldr	r0, [r4, #0]
 801393e:	1821      	adds	r1, r4, r0
 8013940:	428a      	cmp	r2, r1
 8013942:	bf04      	itt	eq
 8013944:	6811      	ldreq	r1, [r2, #0]
 8013946:	6852      	ldreq	r2, [r2, #4]
 8013948:	6062      	str	r2, [r4, #4]
 801394a:	bf04      	itt	eq
 801394c:	1809      	addeq	r1, r1, r0
 801394e:	6021      	streq	r1, [r4, #0]
 8013950:	605c      	str	r4, [r3, #4]
 8013952:	e7c7      	b.n	80138e4 <_free_r+0x24>
 8013954:	bd38      	pop	{r3, r4, r5, pc}
 8013956:	bf00      	nop
 8013958:	2000215c 	.word	0x2000215c

0801395c <_malloc_r>:
 801395c:	b570      	push	{r4, r5, r6, lr}
 801395e:	1ccd      	adds	r5, r1, #3
 8013960:	f025 0503 	bic.w	r5, r5, #3
 8013964:	3508      	adds	r5, #8
 8013966:	2d0c      	cmp	r5, #12
 8013968:	bf38      	it	cc
 801396a:	250c      	movcc	r5, #12
 801396c:	2d00      	cmp	r5, #0
 801396e:	4606      	mov	r6, r0
 8013970:	db01      	blt.n	8013976 <_malloc_r+0x1a>
 8013972:	42a9      	cmp	r1, r5
 8013974:	d903      	bls.n	801397e <_malloc_r+0x22>
 8013976:	230c      	movs	r3, #12
 8013978:	6033      	str	r3, [r6, #0]
 801397a:	2000      	movs	r0, #0
 801397c:	bd70      	pop	{r4, r5, r6, pc}
 801397e:	f000 fbae 	bl	80140de <__malloc_lock>
 8013982:	4a21      	ldr	r2, [pc, #132]	; (8013a08 <_malloc_r+0xac>)
 8013984:	6814      	ldr	r4, [r2, #0]
 8013986:	4621      	mov	r1, r4
 8013988:	b991      	cbnz	r1, 80139b0 <_malloc_r+0x54>
 801398a:	4c20      	ldr	r4, [pc, #128]	; (8013a0c <_malloc_r+0xb0>)
 801398c:	6823      	ldr	r3, [r4, #0]
 801398e:	b91b      	cbnz	r3, 8013998 <_malloc_r+0x3c>
 8013990:	4630      	mov	r0, r6
 8013992:	f000 facf 	bl	8013f34 <_sbrk_r>
 8013996:	6020      	str	r0, [r4, #0]
 8013998:	4629      	mov	r1, r5
 801399a:	4630      	mov	r0, r6
 801399c:	f000 faca 	bl	8013f34 <_sbrk_r>
 80139a0:	1c43      	adds	r3, r0, #1
 80139a2:	d124      	bne.n	80139ee <_malloc_r+0x92>
 80139a4:	230c      	movs	r3, #12
 80139a6:	6033      	str	r3, [r6, #0]
 80139a8:	4630      	mov	r0, r6
 80139aa:	f000 fb99 	bl	80140e0 <__malloc_unlock>
 80139ae:	e7e4      	b.n	801397a <_malloc_r+0x1e>
 80139b0:	680b      	ldr	r3, [r1, #0]
 80139b2:	1b5b      	subs	r3, r3, r5
 80139b4:	d418      	bmi.n	80139e8 <_malloc_r+0x8c>
 80139b6:	2b0b      	cmp	r3, #11
 80139b8:	d90f      	bls.n	80139da <_malloc_r+0x7e>
 80139ba:	600b      	str	r3, [r1, #0]
 80139bc:	50cd      	str	r5, [r1, r3]
 80139be:	18cc      	adds	r4, r1, r3
 80139c0:	4630      	mov	r0, r6
 80139c2:	f000 fb8d 	bl	80140e0 <__malloc_unlock>
 80139c6:	f104 000b 	add.w	r0, r4, #11
 80139ca:	1d23      	adds	r3, r4, #4
 80139cc:	f020 0007 	bic.w	r0, r0, #7
 80139d0:	1ac3      	subs	r3, r0, r3
 80139d2:	d0d3      	beq.n	801397c <_malloc_r+0x20>
 80139d4:	425a      	negs	r2, r3
 80139d6:	50e2      	str	r2, [r4, r3]
 80139d8:	e7d0      	b.n	801397c <_malloc_r+0x20>
 80139da:	428c      	cmp	r4, r1
 80139dc:	684b      	ldr	r3, [r1, #4]
 80139de:	bf16      	itet	ne
 80139e0:	6063      	strne	r3, [r4, #4]
 80139e2:	6013      	streq	r3, [r2, #0]
 80139e4:	460c      	movne	r4, r1
 80139e6:	e7eb      	b.n	80139c0 <_malloc_r+0x64>
 80139e8:	460c      	mov	r4, r1
 80139ea:	6849      	ldr	r1, [r1, #4]
 80139ec:	e7cc      	b.n	8013988 <_malloc_r+0x2c>
 80139ee:	1cc4      	adds	r4, r0, #3
 80139f0:	f024 0403 	bic.w	r4, r4, #3
 80139f4:	42a0      	cmp	r0, r4
 80139f6:	d005      	beq.n	8013a04 <_malloc_r+0xa8>
 80139f8:	1a21      	subs	r1, r4, r0
 80139fa:	4630      	mov	r0, r6
 80139fc:	f000 fa9a 	bl	8013f34 <_sbrk_r>
 8013a00:	3001      	adds	r0, #1
 8013a02:	d0cf      	beq.n	80139a4 <_malloc_r+0x48>
 8013a04:	6025      	str	r5, [r4, #0]
 8013a06:	e7db      	b.n	80139c0 <_malloc_r+0x64>
 8013a08:	2000215c 	.word	0x2000215c
 8013a0c:	20002160 	.word	0x20002160

08013a10 <__ssputs_r>:
 8013a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a14:	688e      	ldr	r6, [r1, #8]
 8013a16:	429e      	cmp	r6, r3
 8013a18:	4682      	mov	sl, r0
 8013a1a:	460c      	mov	r4, r1
 8013a1c:	4690      	mov	r8, r2
 8013a1e:	4699      	mov	r9, r3
 8013a20:	d837      	bhi.n	8013a92 <__ssputs_r+0x82>
 8013a22:	898a      	ldrh	r2, [r1, #12]
 8013a24:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013a28:	d031      	beq.n	8013a8e <__ssputs_r+0x7e>
 8013a2a:	6825      	ldr	r5, [r4, #0]
 8013a2c:	6909      	ldr	r1, [r1, #16]
 8013a2e:	1a6f      	subs	r7, r5, r1
 8013a30:	6965      	ldr	r5, [r4, #20]
 8013a32:	2302      	movs	r3, #2
 8013a34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013a38:	fb95 f5f3 	sdiv	r5, r5, r3
 8013a3c:	f109 0301 	add.w	r3, r9, #1
 8013a40:	443b      	add	r3, r7
 8013a42:	429d      	cmp	r5, r3
 8013a44:	bf38      	it	cc
 8013a46:	461d      	movcc	r5, r3
 8013a48:	0553      	lsls	r3, r2, #21
 8013a4a:	d530      	bpl.n	8013aae <__ssputs_r+0x9e>
 8013a4c:	4629      	mov	r1, r5
 8013a4e:	f7ff ff85 	bl	801395c <_malloc_r>
 8013a52:	4606      	mov	r6, r0
 8013a54:	b950      	cbnz	r0, 8013a6c <__ssputs_r+0x5c>
 8013a56:	230c      	movs	r3, #12
 8013a58:	f8ca 3000 	str.w	r3, [sl]
 8013a5c:	89a3      	ldrh	r3, [r4, #12]
 8013a5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013a62:	81a3      	strh	r3, [r4, #12]
 8013a64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013a68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a6c:	463a      	mov	r2, r7
 8013a6e:	6921      	ldr	r1, [r4, #16]
 8013a70:	f7ff fc32 	bl	80132d8 <memcpy>
 8013a74:	89a3      	ldrh	r3, [r4, #12]
 8013a76:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013a7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013a7e:	81a3      	strh	r3, [r4, #12]
 8013a80:	6126      	str	r6, [r4, #16]
 8013a82:	6165      	str	r5, [r4, #20]
 8013a84:	443e      	add	r6, r7
 8013a86:	1bed      	subs	r5, r5, r7
 8013a88:	6026      	str	r6, [r4, #0]
 8013a8a:	60a5      	str	r5, [r4, #8]
 8013a8c:	464e      	mov	r6, r9
 8013a8e:	454e      	cmp	r6, r9
 8013a90:	d900      	bls.n	8013a94 <__ssputs_r+0x84>
 8013a92:	464e      	mov	r6, r9
 8013a94:	4632      	mov	r2, r6
 8013a96:	4641      	mov	r1, r8
 8013a98:	6820      	ldr	r0, [r4, #0]
 8013a9a:	f000 fb07 	bl	80140ac <memmove>
 8013a9e:	68a3      	ldr	r3, [r4, #8]
 8013aa0:	1b9b      	subs	r3, r3, r6
 8013aa2:	60a3      	str	r3, [r4, #8]
 8013aa4:	6823      	ldr	r3, [r4, #0]
 8013aa6:	441e      	add	r6, r3
 8013aa8:	6026      	str	r6, [r4, #0]
 8013aaa:	2000      	movs	r0, #0
 8013aac:	e7dc      	b.n	8013a68 <__ssputs_r+0x58>
 8013aae:	462a      	mov	r2, r5
 8013ab0:	f000 fb17 	bl	80140e2 <_realloc_r>
 8013ab4:	4606      	mov	r6, r0
 8013ab6:	2800      	cmp	r0, #0
 8013ab8:	d1e2      	bne.n	8013a80 <__ssputs_r+0x70>
 8013aba:	6921      	ldr	r1, [r4, #16]
 8013abc:	4650      	mov	r0, sl
 8013abe:	f7ff feff 	bl	80138c0 <_free_r>
 8013ac2:	e7c8      	b.n	8013a56 <__ssputs_r+0x46>

08013ac4 <_svfiprintf_r>:
 8013ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ac8:	461d      	mov	r5, r3
 8013aca:	898b      	ldrh	r3, [r1, #12]
 8013acc:	061f      	lsls	r7, r3, #24
 8013ace:	b09d      	sub	sp, #116	; 0x74
 8013ad0:	4680      	mov	r8, r0
 8013ad2:	460c      	mov	r4, r1
 8013ad4:	4616      	mov	r6, r2
 8013ad6:	d50f      	bpl.n	8013af8 <_svfiprintf_r+0x34>
 8013ad8:	690b      	ldr	r3, [r1, #16]
 8013ada:	b96b      	cbnz	r3, 8013af8 <_svfiprintf_r+0x34>
 8013adc:	2140      	movs	r1, #64	; 0x40
 8013ade:	f7ff ff3d 	bl	801395c <_malloc_r>
 8013ae2:	6020      	str	r0, [r4, #0]
 8013ae4:	6120      	str	r0, [r4, #16]
 8013ae6:	b928      	cbnz	r0, 8013af4 <_svfiprintf_r+0x30>
 8013ae8:	230c      	movs	r3, #12
 8013aea:	f8c8 3000 	str.w	r3, [r8]
 8013aee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013af2:	e0c8      	b.n	8013c86 <_svfiprintf_r+0x1c2>
 8013af4:	2340      	movs	r3, #64	; 0x40
 8013af6:	6163      	str	r3, [r4, #20]
 8013af8:	2300      	movs	r3, #0
 8013afa:	9309      	str	r3, [sp, #36]	; 0x24
 8013afc:	2320      	movs	r3, #32
 8013afe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013b02:	2330      	movs	r3, #48	; 0x30
 8013b04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013b08:	9503      	str	r5, [sp, #12]
 8013b0a:	f04f 0b01 	mov.w	fp, #1
 8013b0e:	4637      	mov	r7, r6
 8013b10:	463d      	mov	r5, r7
 8013b12:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013b16:	b10b      	cbz	r3, 8013b1c <_svfiprintf_r+0x58>
 8013b18:	2b25      	cmp	r3, #37	; 0x25
 8013b1a:	d13e      	bne.n	8013b9a <_svfiprintf_r+0xd6>
 8013b1c:	ebb7 0a06 	subs.w	sl, r7, r6
 8013b20:	d00b      	beq.n	8013b3a <_svfiprintf_r+0x76>
 8013b22:	4653      	mov	r3, sl
 8013b24:	4632      	mov	r2, r6
 8013b26:	4621      	mov	r1, r4
 8013b28:	4640      	mov	r0, r8
 8013b2a:	f7ff ff71 	bl	8013a10 <__ssputs_r>
 8013b2e:	3001      	adds	r0, #1
 8013b30:	f000 80a4 	beq.w	8013c7c <_svfiprintf_r+0x1b8>
 8013b34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013b36:	4453      	add	r3, sl
 8013b38:	9309      	str	r3, [sp, #36]	; 0x24
 8013b3a:	783b      	ldrb	r3, [r7, #0]
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	f000 809d 	beq.w	8013c7c <_svfiprintf_r+0x1b8>
 8013b42:	2300      	movs	r3, #0
 8013b44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013b48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013b4c:	9304      	str	r3, [sp, #16]
 8013b4e:	9307      	str	r3, [sp, #28]
 8013b50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013b54:	931a      	str	r3, [sp, #104]	; 0x68
 8013b56:	462f      	mov	r7, r5
 8013b58:	2205      	movs	r2, #5
 8013b5a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8013b5e:	4850      	ldr	r0, [pc, #320]	; (8013ca0 <_svfiprintf_r+0x1dc>)
 8013b60:	f7ec fb66 	bl	8000230 <memchr>
 8013b64:	9b04      	ldr	r3, [sp, #16]
 8013b66:	b9d0      	cbnz	r0, 8013b9e <_svfiprintf_r+0xda>
 8013b68:	06d9      	lsls	r1, r3, #27
 8013b6a:	bf44      	itt	mi
 8013b6c:	2220      	movmi	r2, #32
 8013b6e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013b72:	071a      	lsls	r2, r3, #28
 8013b74:	bf44      	itt	mi
 8013b76:	222b      	movmi	r2, #43	; 0x2b
 8013b78:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013b7c:	782a      	ldrb	r2, [r5, #0]
 8013b7e:	2a2a      	cmp	r2, #42	; 0x2a
 8013b80:	d015      	beq.n	8013bae <_svfiprintf_r+0xea>
 8013b82:	9a07      	ldr	r2, [sp, #28]
 8013b84:	462f      	mov	r7, r5
 8013b86:	2000      	movs	r0, #0
 8013b88:	250a      	movs	r5, #10
 8013b8a:	4639      	mov	r1, r7
 8013b8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013b90:	3b30      	subs	r3, #48	; 0x30
 8013b92:	2b09      	cmp	r3, #9
 8013b94:	d94d      	bls.n	8013c32 <_svfiprintf_r+0x16e>
 8013b96:	b1b8      	cbz	r0, 8013bc8 <_svfiprintf_r+0x104>
 8013b98:	e00f      	b.n	8013bba <_svfiprintf_r+0xf6>
 8013b9a:	462f      	mov	r7, r5
 8013b9c:	e7b8      	b.n	8013b10 <_svfiprintf_r+0x4c>
 8013b9e:	4a40      	ldr	r2, [pc, #256]	; (8013ca0 <_svfiprintf_r+0x1dc>)
 8013ba0:	1a80      	subs	r0, r0, r2
 8013ba2:	fa0b f000 	lsl.w	r0, fp, r0
 8013ba6:	4318      	orrs	r0, r3
 8013ba8:	9004      	str	r0, [sp, #16]
 8013baa:	463d      	mov	r5, r7
 8013bac:	e7d3      	b.n	8013b56 <_svfiprintf_r+0x92>
 8013bae:	9a03      	ldr	r2, [sp, #12]
 8013bb0:	1d11      	adds	r1, r2, #4
 8013bb2:	6812      	ldr	r2, [r2, #0]
 8013bb4:	9103      	str	r1, [sp, #12]
 8013bb6:	2a00      	cmp	r2, #0
 8013bb8:	db01      	blt.n	8013bbe <_svfiprintf_r+0xfa>
 8013bba:	9207      	str	r2, [sp, #28]
 8013bbc:	e004      	b.n	8013bc8 <_svfiprintf_r+0x104>
 8013bbe:	4252      	negs	r2, r2
 8013bc0:	f043 0302 	orr.w	r3, r3, #2
 8013bc4:	9207      	str	r2, [sp, #28]
 8013bc6:	9304      	str	r3, [sp, #16]
 8013bc8:	783b      	ldrb	r3, [r7, #0]
 8013bca:	2b2e      	cmp	r3, #46	; 0x2e
 8013bcc:	d10c      	bne.n	8013be8 <_svfiprintf_r+0x124>
 8013bce:	787b      	ldrb	r3, [r7, #1]
 8013bd0:	2b2a      	cmp	r3, #42	; 0x2a
 8013bd2:	d133      	bne.n	8013c3c <_svfiprintf_r+0x178>
 8013bd4:	9b03      	ldr	r3, [sp, #12]
 8013bd6:	1d1a      	adds	r2, r3, #4
 8013bd8:	681b      	ldr	r3, [r3, #0]
 8013bda:	9203      	str	r2, [sp, #12]
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	bfb8      	it	lt
 8013be0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013be4:	3702      	adds	r7, #2
 8013be6:	9305      	str	r3, [sp, #20]
 8013be8:	4d2e      	ldr	r5, [pc, #184]	; (8013ca4 <_svfiprintf_r+0x1e0>)
 8013bea:	7839      	ldrb	r1, [r7, #0]
 8013bec:	2203      	movs	r2, #3
 8013bee:	4628      	mov	r0, r5
 8013bf0:	f7ec fb1e 	bl	8000230 <memchr>
 8013bf4:	b138      	cbz	r0, 8013c06 <_svfiprintf_r+0x142>
 8013bf6:	2340      	movs	r3, #64	; 0x40
 8013bf8:	1b40      	subs	r0, r0, r5
 8013bfa:	fa03 f000 	lsl.w	r0, r3, r0
 8013bfe:	9b04      	ldr	r3, [sp, #16]
 8013c00:	4303      	orrs	r3, r0
 8013c02:	3701      	adds	r7, #1
 8013c04:	9304      	str	r3, [sp, #16]
 8013c06:	7839      	ldrb	r1, [r7, #0]
 8013c08:	4827      	ldr	r0, [pc, #156]	; (8013ca8 <_svfiprintf_r+0x1e4>)
 8013c0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013c0e:	2206      	movs	r2, #6
 8013c10:	1c7e      	adds	r6, r7, #1
 8013c12:	f7ec fb0d 	bl	8000230 <memchr>
 8013c16:	2800      	cmp	r0, #0
 8013c18:	d038      	beq.n	8013c8c <_svfiprintf_r+0x1c8>
 8013c1a:	4b24      	ldr	r3, [pc, #144]	; (8013cac <_svfiprintf_r+0x1e8>)
 8013c1c:	bb13      	cbnz	r3, 8013c64 <_svfiprintf_r+0x1a0>
 8013c1e:	9b03      	ldr	r3, [sp, #12]
 8013c20:	3307      	adds	r3, #7
 8013c22:	f023 0307 	bic.w	r3, r3, #7
 8013c26:	3308      	adds	r3, #8
 8013c28:	9303      	str	r3, [sp, #12]
 8013c2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c2c:	444b      	add	r3, r9
 8013c2e:	9309      	str	r3, [sp, #36]	; 0x24
 8013c30:	e76d      	b.n	8013b0e <_svfiprintf_r+0x4a>
 8013c32:	fb05 3202 	mla	r2, r5, r2, r3
 8013c36:	2001      	movs	r0, #1
 8013c38:	460f      	mov	r7, r1
 8013c3a:	e7a6      	b.n	8013b8a <_svfiprintf_r+0xc6>
 8013c3c:	2300      	movs	r3, #0
 8013c3e:	3701      	adds	r7, #1
 8013c40:	9305      	str	r3, [sp, #20]
 8013c42:	4619      	mov	r1, r3
 8013c44:	250a      	movs	r5, #10
 8013c46:	4638      	mov	r0, r7
 8013c48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c4c:	3a30      	subs	r2, #48	; 0x30
 8013c4e:	2a09      	cmp	r2, #9
 8013c50:	d903      	bls.n	8013c5a <_svfiprintf_r+0x196>
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d0c8      	beq.n	8013be8 <_svfiprintf_r+0x124>
 8013c56:	9105      	str	r1, [sp, #20]
 8013c58:	e7c6      	b.n	8013be8 <_svfiprintf_r+0x124>
 8013c5a:	fb05 2101 	mla	r1, r5, r1, r2
 8013c5e:	2301      	movs	r3, #1
 8013c60:	4607      	mov	r7, r0
 8013c62:	e7f0      	b.n	8013c46 <_svfiprintf_r+0x182>
 8013c64:	ab03      	add	r3, sp, #12
 8013c66:	9300      	str	r3, [sp, #0]
 8013c68:	4622      	mov	r2, r4
 8013c6a:	4b11      	ldr	r3, [pc, #68]	; (8013cb0 <_svfiprintf_r+0x1ec>)
 8013c6c:	a904      	add	r1, sp, #16
 8013c6e:	4640      	mov	r0, r8
 8013c70:	f7fd fdb2 	bl	80117d8 <_printf_float>
 8013c74:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8013c78:	4681      	mov	r9, r0
 8013c7a:	d1d6      	bne.n	8013c2a <_svfiprintf_r+0x166>
 8013c7c:	89a3      	ldrh	r3, [r4, #12]
 8013c7e:	065b      	lsls	r3, r3, #25
 8013c80:	f53f af35 	bmi.w	8013aee <_svfiprintf_r+0x2a>
 8013c84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013c86:	b01d      	add	sp, #116	; 0x74
 8013c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c8c:	ab03      	add	r3, sp, #12
 8013c8e:	9300      	str	r3, [sp, #0]
 8013c90:	4622      	mov	r2, r4
 8013c92:	4b07      	ldr	r3, [pc, #28]	; (8013cb0 <_svfiprintf_r+0x1ec>)
 8013c94:	a904      	add	r1, sp, #16
 8013c96:	4640      	mov	r0, r8
 8013c98:	f7fe f854 	bl	8011d44 <_printf_i>
 8013c9c:	e7ea      	b.n	8013c74 <_svfiprintf_r+0x1b0>
 8013c9e:	bf00      	nop
 8013ca0:	08016a74 	.word	0x08016a74
 8013ca4:	08016a7a 	.word	0x08016a7a
 8013ca8:	08016a7e 	.word	0x08016a7e
 8013cac:	080117d9 	.word	0x080117d9
 8013cb0:	08013a11 	.word	0x08013a11

08013cb4 <__sfputc_r>:
 8013cb4:	6893      	ldr	r3, [r2, #8]
 8013cb6:	3b01      	subs	r3, #1
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	b410      	push	{r4}
 8013cbc:	6093      	str	r3, [r2, #8]
 8013cbe:	da08      	bge.n	8013cd2 <__sfputc_r+0x1e>
 8013cc0:	6994      	ldr	r4, [r2, #24]
 8013cc2:	42a3      	cmp	r3, r4
 8013cc4:	db01      	blt.n	8013cca <__sfputc_r+0x16>
 8013cc6:	290a      	cmp	r1, #10
 8013cc8:	d103      	bne.n	8013cd2 <__sfputc_r+0x1e>
 8013cca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013cce:	f7fe ba0b 	b.w	80120e8 <__swbuf_r>
 8013cd2:	6813      	ldr	r3, [r2, #0]
 8013cd4:	1c58      	adds	r0, r3, #1
 8013cd6:	6010      	str	r0, [r2, #0]
 8013cd8:	7019      	strb	r1, [r3, #0]
 8013cda:	4608      	mov	r0, r1
 8013cdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013ce0:	4770      	bx	lr

08013ce2 <__sfputs_r>:
 8013ce2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ce4:	4606      	mov	r6, r0
 8013ce6:	460f      	mov	r7, r1
 8013ce8:	4614      	mov	r4, r2
 8013cea:	18d5      	adds	r5, r2, r3
 8013cec:	42ac      	cmp	r4, r5
 8013cee:	d101      	bne.n	8013cf4 <__sfputs_r+0x12>
 8013cf0:	2000      	movs	r0, #0
 8013cf2:	e007      	b.n	8013d04 <__sfputs_r+0x22>
 8013cf4:	463a      	mov	r2, r7
 8013cf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013cfa:	4630      	mov	r0, r6
 8013cfc:	f7ff ffda 	bl	8013cb4 <__sfputc_r>
 8013d00:	1c43      	adds	r3, r0, #1
 8013d02:	d1f3      	bne.n	8013cec <__sfputs_r+0xa>
 8013d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013d08 <_vfiprintf_r>:
 8013d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d0c:	460c      	mov	r4, r1
 8013d0e:	b09d      	sub	sp, #116	; 0x74
 8013d10:	4617      	mov	r7, r2
 8013d12:	461d      	mov	r5, r3
 8013d14:	4606      	mov	r6, r0
 8013d16:	b118      	cbz	r0, 8013d20 <_vfiprintf_r+0x18>
 8013d18:	6983      	ldr	r3, [r0, #24]
 8013d1a:	b90b      	cbnz	r3, 8013d20 <_vfiprintf_r+0x18>
 8013d1c:	f7ff f9d8 	bl	80130d0 <__sinit>
 8013d20:	4b7c      	ldr	r3, [pc, #496]	; (8013f14 <_vfiprintf_r+0x20c>)
 8013d22:	429c      	cmp	r4, r3
 8013d24:	d158      	bne.n	8013dd8 <_vfiprintf_r+0xd0>
 8013d26:	6874      	ldr	r4, [r6, #4]
 8013d28:	89a3      	ldrh	r3, [r4, #12]
 8013d2a:	0718      	lsls	r0, r3, #28
 8013d2c:	d55e      	bpl.n	8013dec <_vfiprintf_r+0xe4>
 8013d2e:	6923      	ldr	r3, [r4, #16]
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d05b      	beq.n	8013dec <_vfiprintf_r+0xe4>
 8013d34:	2300      	movs	r3, #0
 8013d36:	9309      	str	r3, [sp, #36]	; 0x24
 8013d38:	2320      	movs	r3, #32
 8013d3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013d3e:	2330      	movs	r3, #48	; 0x30
 8013d40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013d44:	9503      	str	r5, [sp, #12]
 8013d46:	f04f 0b01 	mov.w	fp, #1
 8013d4a:	46b8      	mov	r8, r7
 8013d4c:	4645      	mov	r5, r8
 8013d4e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013d52:	b10b      	cbz	r3, 8013d58 <_vfiprintf_r+0x50>
 8013d54:	2b25      	cmp	r3, #37	; 0x25
 8013d56:	d154      	bne.n	8013e02 <_vfiprintf_r+0xfa>
 8013d58:	ebb8 0a07 	subs.w	sl, r8, r7
 8013d5c:	d00b      	beq.n	8013d76 <_vfiprintf_r+0x6e>
 8013d5e:	4653      	mov	r3, sl
 8013d60:	463a      	mov	r2, r7
 8013d62:	4621      	mov	r1, r4
 8013d64:	4630      	mov	r0, r6
 8013d66:	f7ff ffbc 	bl	8013ce2 <__sfputs_r>
 8013d6a:	3001      	adds	r0, #1
 8013d6c:	f000 80c2 	beq.w	8013ef4 <_vfiprintf_r+0x1ec>
 8013d70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d72:	4453      	add	r3, sl
 8013d74:	9309      	str	r3, [sp, #36]	; 0x24
 8013d76:	f898 3000 	ldrb.w	r3, [r8]
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	f000 80ba 	beq.w	8013ef4 <_vfiprintf_r+0x1ec>
 8013d80:	2300      	movs	r3, #0
 8013d82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013d86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013d8a:	9304      	str	r3, [sp, #16]
 8013d8c:	9307      	str	r3, [sp, #28]
 8013d8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013d92:	931a      	str	r3, [sp, #104]	; 0x68
 8013d94:	46a8      	mov	r8, r5
 8013d96:	2205      	movs	r2, #5
 8013d98:	f818 1b01 	ldrb.w	r1, [r8], #1
 8013d9c:	485e      	ldr	r0, [pc, #376]	; (8013f18 <_vfiprintf_r+0x210>)
 8013d9e:	f7ec fa47 	bl	8000230 <memchr>
 8013da2:	9b04      	ldr	r3, [sp, #16]
 8013da4:	bb78      	cbnz	r0, 8013e06 <_vfiprintf_r+0xfe>
 8013da6:	06d9      	lsls	r1, r3, #27
 8013da8:	bf44      	itt	mi
 8013daa:	2220      	movmi	r2, #32
 8013dac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013db0:	071a      	lsls	r2, r3, #28
 8013db2:	bf44      	itt	mi
 8013db4:	222b      	movmi	r2, #43	; 0x2b
 8013db6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013dba:	782a      	ldrb	r2, [r5, #0]
 8013dbc:	2a2a      	cmp	r2, #42	; 0x2a
 8013dbe:	d02a      	beq.n	8013e16 <_vfiprintf_r+0x10e>
 8013dc0:	9a07      	ldr	r2, [sp, #28]
 8013dc2:	46a8      	mov	r8, r5
 8013dc4:	2000      	movs	r0, #0
 8013dc6:	250a      	movs	r5, #10
 8013dc8:	4641      	mov	r1, r8
 8013dca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013dce:	3b30      	subs	r3, #48	; 0x30
 8013dd0:	2b09      	cmp	r3, #9
 8013dd2:	d969      	bls.n	8013ea8 <_vfiprintf_r+0x1a0>
 8013dd4:	b360      	cbz	r0, 8013e30 <_vfiprintf_r+0x128>
 8013dd6:	e024      	b.n	8013e22 <_vfiprintf_r+0x11a>
 8013dd8:	4b50      	ldr	r3, [pc, #320]	; (8013f1c <_vfiprintf_r+0x214>)
 8013dda:	429c      	cmp	r4, r3
 8013ddc:	d101      	bne.n	8013de2 <_vfiprintf_r+0xda>
 8013dde:	68b4      	ldr	r4, [r6, #8]
 8013de0:	e7a2      	b.n	8013d28 <_vfiprintf_r+0x20>
 8013de2:	4b4f      	ldr	r3, [pc, #316]	; (8013f20 <_vfiprintf_r+0x218>)
 8013de4:	429c      	cmp	r4, r3
 8013de6:	bf08      	it	eq
 8013de8:	68f4      	ldreq	r4, [r6, #12]
 8013dea:	e79d      	b.n	8013d28 <_vfiprintf_r+0x20>
 8013dec:	4621      	mov	r1, r4
 8013dee:	4630      	mov	r0, r6
 8013df0:	f7fe f9cc 	bl	801218c <__swsetup_r>
 8013df4:	2800      	cmp	r0, #0
 8013df6:	d09d      	beq.n	8013d34 <_vfiprintf_r+0x2c>
 8013df8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013dfc:	b01d      	add	sp, #116	; 0x74
 8013dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e02:	46a8      	mov	r8, r5
 8013e04:	e7a2      	b.n	8013d4c <_vfiprintf_r+0x44>
 8013e06:	4a44      	ldr	r2, [pc, #272]	; (8013f18 <_vfiprintf_r+0x210>)
 8013e08:	1a80      	subs	r0, r0, r2
 8013e0a:	fa0b f000 	lsl.w	r0, fp, r0
 8013e0e:	4318      	orrs	r0, r3
 8013e10:	9004      	str	r0, [sp, #16]
 8013e12:	4645      	mov	r5, r8
 8013e14:	e7be      	b.n	8013d94 <_vfiprintf_r+0x8c>
 8013e16:	9a03      	ldr	r2, [sp, #12]
 8013e18:	1d11      	adds	r1, r2, #4
 8013e1a:	6812      	ldr	r2, [r2, #0]
 8013e1c:	9103      	str	r1, [sp, #12]
 8013e1e:	2a00      	cmp	r2, #0
 8013e20:	db01      	blt.n	8013e26 <_vfiprintf_r+0x11e>
 8013e22:	9207      	str	r2, [sp, #28]
 8013e24:	e004      	b.n	8013e30 <_vfiprintf_r+0x128>
 8013e26:	4252      	negs	r2, r2
 8013e28:	f043 0302 	orr.w	r3, r3, #2
 8013e2c:	9207      	str	r2, [sp, #28]
 8013e2e:	9304      	str	r3, [sp, #16]
 8013e30:	f898 3000 	ldrb.w	r3, [r8]
 8013e34:	2b2e      	cmp	r3, #46	; 0x2e
 8013e36:	d10e      	bne.n	8013e56 <_vfiprintf_r+0x14e>
 8013e38:	f898 3001 	ldrb.w	r3, [r8, #1]
 8013e3c:	2b2a      	cmp	r3, #42	; 0x2a
 8013e3e:	d138      	bne.n	8013eb2 <_vfiprintf_r+0x1aa>
 8013e40:	9b03      	ldr	r3, [sp, #12]
 8013e42:	1d1a      	adds	r2, r3, #4
 8013e44:	681b      	ldr	r3, [r3, #0]
 8013e46:	9203      	str	r2, [sp, #12]
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	bfb8      	it	lt
 8013e4c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013e50:	f108 0802 	add.w	r8, r8, #2
 8013e54:	9305      	str	r3, [sp, #20]
 8013e56:	4d33      	ldr	r5, [pc, #204]	; (8013f24 <_vfiprintf_r+0x21c>)
 8013e58:	f898 1000 	ldrb.w	r1, [r8]
 8013e5c:	2203      	movs	r2, #3
 8013e5e:	4628      	mov	r0, r5
 8013e60:	f7ec f9e6 	bl	8000230 <memchr>
 8013e64:	b140      	cbz	r0, 8013e78 <_vfiprintf_r+0x170>
 8013e66:	2340      	movs	r3, #64	; 0x40
 8013e68:	1b40      	subs	r0, r0, r5
 8013e6a:	fa03 f000 	lsl.w	r0, r3, r0
 8013e6e:	9b04      	ldr	r3, [sp, #16]
 8013e70:	4303      	orrs	r3, r0
 8013e72:	f108 0801 	add.w	r8, r8, #1
 8013e76:	9304      	str	r3, [sp, #16]
 8013e78:	f898 1000 	ldrb.w	r1, [r8]
 8013e7c:	482a      	ldr	r0, [pc, #168]	; (8013f28 <_vfiprintf_r+0x220>)
 8013e7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013e82:	2206      	movs	r2, #6
 8013e84:	f108 0701 	add.w	r7, r8, #1
 8013e88:	f7ec f9d2 	bl	8000230 <memchr>
 8013e8c:	2800      	cmp	r0, #0
 8013e8e:	d037      	beq.n	8013f00 <_vfiprintf_r+0x1f8>
 8013e90:	4b26      	ldr	r3, [pc, #152]	; (8013f2c <_vfiprintf_r+0x224>)
 8013e92:	bb1b      	cbnz	r3, 8013edc <_vfiprintf_r+0x1d4>
 8013e94:	9b03      	ldr	r3, [sp, #12]
 8013e96:	3307      	adds	r3, #7
 8013e98:	f023 0307 	bic.w	r3, r3, #7
 8013e9c:	3308      	adds	r3, #8
 8013e9e:	9303      	str	r3, [sp, #12]
 8013ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ea2:	444b      	add	r3, r9
 8013ea4:	9309      	str	r3, [sp, #36]	; 0x24
 8013ea6:	e750      	b.n	8013d4a <_vfiprintf_r+0x42>
 8013ea8:	fb05 3202 	mla	r2, r5, r2, r3
 8013eac:	2001      	movs	r0, #1
 8013eae:	4688      	mov	r8, r1
 8013eb0:	e78a      	b.n	8013dc8 <_vfiprintf_r+0xc0>
 8013eb2:	2300      	movs	r3, #0
 8013eb4:	f108 0801 	add.w	r8, r8, #1
 8013eb8:	9305      	str	r3, [sp, #20]
 8013eba:	4619      	mov	r1, r3
 8013ebc:	250a      	movs	r5, #10
 8013ebe:	4640      	mov	r0, r8
 8013ec0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ec4:	3a30      	subs	r2, #48	; 0x30
 8013ec6:	2a09      	cmp	r2, #9
 8013ec8:	d903      	bls.n	8013ed2 <_vfiprintf_r+0x1ca>
 8013eca:	2b00      	cmp	r3, #0
 8013ecc:	d0c3      	beq.n	8013e56 <_vfiprintf_r+0x14e>
 8013ece:	9105      	str	r1, [sp, #20]
 8013ed0:	e7c1      	b.n	8013e56 <_vfiprintf_r+0x14e>
 8013ed2:	fb05 2101 	mla	r1, r5, r1, r2
 8013ed6:	2301      	movs	r3, #1
 8013ed8:	4680      	mov	r8, r0
 8013eda:	e7f0      	b.n	8013ebe <_vfiprintf_r+0x1b6>
 8013edc:	ab03      	add	r3, sp, #12
 8013ede:	9300      	str	r3, [sp, #0]
 8013ee0:	4622      	mov	r2, r4
 8013ee2:	4b13      	ldr	r3, [pc, #76]	; (8013f30 <_vfiprintf_r+0x228>)
 8013ee4:	a904      	add	r1, sp, #16
 8013ee6:	4630      	mov	r0, r6
 8013ee8:	f7fd fc76 	bl	80117d8 <_printf_float>
 8013eec:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8013ef0:	4681      	mov	r9, r0
 8013ef2:	d1d5      	bne.n	8013ea0 <_vfiprintf_r+0x198>
 8013ef4:	89a3      	ldrh	r3, [r4, #12]
 8013ef6:	065b      	lsls	r3, r3, #25
 8013ef8:	f53f af7e 	bmi.w	8013df8 <_vfiprintf_r+0xf0>
 8013efc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013efe:	e77d      	b.n	8013dfc <_vfiprintf_r+0xf4>
 8013f00:	ab03      	add	r3, sp, #12
 8013f02:	9300      	str	r3, [sp, #0]
 8013f04:	4622      	mov	r2, r4
 8013f06:	4b0a      	ldr	r3, [pc, #40]	; (8013f30 <_vfiprintf_r+0x228>)
 8013f08:	a904      	add	r1, sp, #16
 8013f0a:	4630      	mov	r0, r6
 8013f0c:	f7fd ff1a 	bl	8011d44 <_printf_i>
 8013f10:	e7ec      	b.n	8013eec <_vfiprintf_r+0x1e4>
 8013f12:	bf00      	nop
 8013f14:	08016938 	.word	0x08016938
 8013f18:	08016a74 	.word	0x08016a74
 8013f1c:	08016958 	.word	0x08016958
 8013f20:	08016918 	.word	0x08016918
 8013f24:	08016a7a 	.word	0x08016a7a
 8013f28:	08016a7e 	.word	0x08016a7e
 8013f2c:	080117d9 	.word	0x080117d9
 8013f30:	08013ce3 	.word	0x08013ce3

08013f34 <_sbrk_r>:
 8013f34:	b538      	push	{r3, r4, r5, lr}
 8013f36:	4c06      	ldr	r4, [pc, #24]	; (8013f50 <_sbrk_r+0x1c>)
 8013f38:	2300      	movs	r3, #0
 8013f3a:	4605      	mov	r5, r0
 8013f3c:	4608      	mov	r0, r1
 8013f3e:	6023      	str	r3, [r4, #0]
 8013f40:	f7f4 fb60 	bl	8008604 <_sbrk>
 8013f44:	1c43      	adds	r3, r0, #1
 8013f46:	d102      	bne.n	8013f4e <_sbrk_r+0x1a>
 8013f48:	6823      	ldr	r3, [r4, #0]
 8013f4a:	b103      	cbz	r3, 8013f4e <_sbrk_r+0x1a>
 8013f4c:	602b      	str	r3, [r5, #0]
 8013f4e:	bd38      	pop	{r3, r4, r5, pc}
 8013f50:	20002c7c 	.word	0x20002c7c

08013f54 <__sread>:
 8013f54:	b510      	push	{r4, lr}
 8013f56:	460c      	mov	r4, r1
 8013f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013f5c:	f000 f8e8 	bl	8014130 <_read_r>
 8013f60:	2800      	cmp	r0, #0
 8013f62:	bfab      	itete	ge
 8013f64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013f66:	89a3      	ldrhlt	r3, [r4, #12]
 8013f68:	181b      	addge	r3, r3, r0
 8013f6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013f6e:	bfac      	ite	ge
 8013f70:	6563      	strge	r3, [r4, #84]	; 0x54
 8013f72:	81a3      	strhlt	r3, [r4, #12]
 8013f74:	bd10      	pop	{r4, pc}

08013f76 <__swrite>:
 8013f76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f7a:	461f      	mov	r7, r3
 8013f7c:	898b      	ldrh	r3, [r1, #12]
 8013f7e:	05db      	lsls	r3, r3, #23
 8013f80:	4605      	mov	r5, r0
 8013f82:	460c      	mov	r4, r1
 8013f84:	4616      	mov	r6, r2
 8013f86:	d505      	bpl.n	8013f94 <__swrite+0x1e>
 8013f88:	2302      	movs	r3, #2
 8013f8a:	2200      	movs	r2, #0
 8013f8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013f90:	f000 f868 	bl	8014064 <_lseek_r>
 8013f94:	89a3      	ldrh	r3, [r4, #12]
 8013f96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013f9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013f9e:	81a3      	strh	r3, [r4, #12]
 8013fa0:	4632      	mov	r2, r6
 8013fa2:	463b      	mov	r3, r7
 8013fa4:	4628      	mov	r0, r5
 8013fa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013faa:	f000 b817 	b.w	8013fdc <_write_r>

08013fae <__sseek>:
 8013fae:	b510      	push	{r4, lr}
 8013fb0:	460c      	mov	r4, r1
 8013fb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fb6:	f000 f855 	bl	8014064 <_lseek_r>
 8013fba:	1c43      	adds	r3, r0, #1
 8013fbc:	89a3      	ldrh	r3, [r4, #12]
 8013fbe:	bf15      	itete	ne
 8013fc0:	6560      	strne	r0, [r4, #84]	; 0x54
 8013fc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013fc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013fca:	81a3      	strheq	r3, [r4, #12]
 8013fcc:	bf18      	it	ne
 8013fce:	81a3      	strhne	r3, [r4, #12]
 8013fd0:	bd10      	pop	{r4, pc}

08013fd2 <__sclose>:
 8013fd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fd6:	f000 b813 	b.w	8014000 <_close_r>
	...

08013fdc <_write_r>:
 8013fdc:	b538      	push	{r3, r4, r5, lr}
 8013fde:	4c07      	ldr	r4, [pc, #28]	; (8013ffc <_write_r+0x20>)
 8013fe0:	4605      	mov	r5, r0
 8013fe2:	4608      	mov	r0, r1
 8013fe4:	4611      	mov	r1, r2
 8013fe6:	2200      	movs	r2, #0
 8013fe8:	6022      	str	r2, [r4, #0]
 8013fea:	461a      	mov	r2, r3
 8013fec:	f7f3 ffc7 	bl	8007f7e <_write>
 8013ff0:	1c43      	adds	r3, r0, #1
 8013ff2:	d102      	bne.n	8013ffa <_write_r+0x1e>
 8013ff4:	6823      	ldr	r3, [r4, #0]
 8013ff6:	b103      	cbz	r3, 8013ffa <_write_r+0x1e>
 8013ff8:	602b      	str	r3, [r5, #0]
 8013ffa:	bd38      	pop	{r3, r4, r5, pc}
 8013ffc:	20002c7c 	.word	0x20002c7c

08014000 <_close_r>:
 8014000:	b538      	push	{r3, r4, r5, lr}
 8014002:	4c06      	ldr	r4, [pc, #24]	; (801401c <_close_r+0x1c>)
 8014004:	2300      	movs	r3, #0
 8014006:	4605      	mov	r5, r0
 8014008:	4608      	mov	r0, r1
 801400a:	6023      	str	r3, [r4, #0]
 801400c:	f7f4 fac5 	bl	800859a <_close>
 8014010:	1c43      	adds	r3, r0, #1
 8014012:	d102      	bne.n	801401a <_close_r+0x1a>
 8014014:	6823      	ldr	r3, [r4, #0]
 8014016:	b103      	cbz	r3, 801401a <_close_r+0x1a>
 8014018:	602b      	str	r3, [r5, #0]
 801401a:	bd38      	pop	{r3, r4, r5, pc}
 801401c:	20002c7c 	.word	0x20002c7c

08014020 <_fstat_r>:
 8014020:	b538      	push	{r3, r4, r5, lr}
 8014022:	4c07      	ldr	r4, [pc, #28]	; (8014040 <_fstat_r+0x20>)
 8014024:	2300      	movs	r3, #0
 8014026:	4605      	mov	r5, r0
 8014028:	4608      	mov	r0, r1
 801402a:	4611      	mov	r1, r2
 801402c:	6023      	str	r3, [r4, #0]
 801402e:	f7f4 fac0 	bl	80085b2 <_fstat>
 8014032:	1c43      	adds	r3, r0, #1
 8014034:	d102      	bne.n	801403c <_fstat_r+0x1c>
 8014036:	6823      	ldr	r3, [r4, #0]
 8014038:	b103      	cbz	r3, 801403c <_fstat_r+0x1c>
 801403a:	602b      	str	r3, [r5, #0]
 801403c:	bd38      	pop	{r3, r4, r5, pc}
 801403e:	bf00      	nop
 8014040:	20002c7c 	.word	0x20002c7c

08014044 <_isatty_r>:
 8014044:	b538      	push	{r3, r4, r5, lr}
 8014046:	4c06      	ldr	r4, [pc, #24]	; (8014060 <_isatty_r+0x1c>)
 8014048:	2300      	movs	r3, #0
 801404a:	4605      	mov	r5, r0
 801404c:	4608      	mov	r0, r1
 801404e:	6023      	str	r3, [r4, #0]
 8014050:	f7f4 fabf 	bl	80085d2 <_isatty>
 8014054:	1c43      	adds	r3, r0, #1
 8014056:	d102      	bne.n	801405e <_isatty_r+0x1a>
 8014058:	6823      	ldr	r3, [r4, #0]
 801405a:	b103      	cbz	r3, 801405e <_isatty_r+0x1a>
 801405c:	602b      	str	r3, [r5, #0]
 801405e:	bd38      	pop	{r3, r4, r5, pc}
 8014060:	20002c7c 	.word	0x20002c7c

08014064 <_lseek_r>:
 8014064:	b538      	push	{r3, r4, r5, lr}
 8014066:	4c07      	ldr	r4, [pc, #28]	; (8014084 <_lseek_r+0x20>)
 8014068:	4605      	mov	r5, r0
 801406a:	4608      	mov	r0, r1
 801406c:	4611      	mov	r1, r2
 801406e:	2200      	movs	r2, #0
 8014070:	6022      	str	r2, [r4, #0]
 8014072:	461a      	mov	r2, r3
 8014074:	f7f4 fab8 	bl	80085e8 <_lseek>
 8014078:	1c43      	adds	r3, r0, #1
 801407a:	d102      	bne.n	8014082 <_lseek_r+0x1e>
 801407c:	6823      	ldr	r3, [r4, #0]
 801407e:	b103      	cbz	r3, 8014082 <_lseek_r+0x1e>
 8014080:	602b      	str	r3, [r5, #0]
 8014082:	bd38      	pop	{r3, r4, r5, pc}
 8014084:	20002c7c 	.word	0x20002c7c

08014088 <__ascii_mbtowc>:
 8014088:	b082      	sub	sp, #8
 801408a:	b901      	cbnz	r1, 801408e <__ascii_mbtowc+0x6>
 801408c:	a901      	add	r1, sp, #4
 801408e:	b142      	cbz	r2, 80140a2 <__ascii_mbtowc+0x1a>
 8014090:	b14b      	cbz	r3, 80140a6 <__ascii_mbtowc+0x1e>
 8014092:	7813      	ldrb	r3, [r2, #0]
 8014094:	600b      	str	r3, [r1, #0]
 8014096:	7812      	ldrb	r2, [r2, #0]
 8014098:	1c10      	adds	r0, r2, #0
 801409a:	bf18      	it	ne
 801409c:	2001      	movne	r0, #1
 801409e:	b002      	add	sp, #8
 80140a0:	4770      	bx	lr
 80140a2:	4610      	mov	r0, r2
 80140a4:	e7fb      	b.n	801409e <__ascii_mbtowc+0x16>
 80140a6:	f06f 0001 	mvn.w	r0, #1
 80140aa:	e7f8      	b.n	801409e <__ascii_mbtowc+0x16>

080140ac <memmove>:
 80140ac:	4288      	cmp	r0, r1
 80140ae:	b510      	push	{r4, lr}
 80140b0:	eb01 0302 	add.w	r3, r1, r2
 80140b4:	d807      	bhi.n	80140c6 <memmove+0x1a>
 80140b6:	1e42      	subs	r2, r0, #1
 80140b8:	4299      	cmp	r1, r3
 80140ba:	d00a      	beq.n	80140d2 <memmove+0x26>
 80140bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80140c0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80140c4:	e7f8      	b.n	80140b8 <memmove+0xc>
 80140c6:	4283      	cmp	r3, r0
 80140c8:	d9f5      	bls.n	80140b6 <memmove+0xa>
 80140ca:	1881      	adds	r1, r0, r2
 80140cc:	1ad2      	subs	r2, r2, r3
 80140ce:	42d3      	cmn	r3, r2
 80140d0:	d100      	bne.n	80140d4 <memmove+0x28>
 80140d2:	bd10      	pop	{r4, pc}
 80140d4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80140d8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80140dc:	e7f7      	b.n	80140ce <memmove+0x22>

080140de <__malloc_lock>:
 80140de:	4770      	bx	lr

080140e0 <__malloc_unlock>:
 80140e0:	4770      	bx	lr

080140e2 <_realloc_r>:
 80140e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140e4:	4607      	mov	r7, r0
 80140e6:	4614      	mov	r4, r2
 80140e8:	460e      	mov	r6, r1
 80140ea:	b921      	cbnz	r1, 80140f6 <_realloc_r+0x14>
 80140ec:	4611      	mov	r1, r2
 80140ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80140f2:	f7ff bc33 	b.w	801395c <_malloc_r>
 80140f6:	b922      	cbnz	r2, 8014102 <_realloc_r+0x20>
 80140f8:	f7ff fbe2 	bl	80138c0 <_free_r>
 80140fc:	4625      	mov	r5, r4
 80140fe:	4628      	mov	r0, r5
 8014100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014102:	f000 f834 	bl	801416e <_malloc_usable_size_r>
 8014106:	42a0      	cmp	r0, r4
 8014108:	d20f      	bcs.n	801412a <_realloc_r+0x48>
 801410a:	4621      	mov	r1, r4
 801410c:	4638      	mov	r0, r7
 801410e:	f7ff fc25 	bl	801395c <_malloc_r>
 8014112:	4605      	mov	r5, r0
 8014114:	2800      	cmp	r0, #0
 8014116:	d0f2      	beq.n	80140fe <_realloc_r+0x1c>
 8014118:	4631      	mov	r1, r6
 801411a:	4622      	mov	r2, r4
 801411c:	f7ff f8dc 	bl	80132d8 <memcpy>
 8014120:	4631      	mov	r1, r6
 8014122:	4638      	mov	r0, r7
 8014124:	f7ff fbcc 	bl	80138c0 <_free_r>
 8014128:	e7e9      	b.n	80140fe <_realloc_r+0x1c>
 801412a:	4635      	mov	r5, r6
 801412c:	e7e7      	b.n	80140fe <_realloc_r+0x1c>
	...

08014130 <_read_r>:
 8014130:	b538      	push	{r3, r4, r5, lr}
 8014132:	4c07      	ldr	r4, [pc, #28]	; (8014150 <_read_r+0x20>)
 8014134:	4605      	mov	r5, r0
 8014136:	4608      	mov	r0, r1
 8014138:	4611      	mov	r1, r2
 801413a:	2200      	movs	r2, #0
 801413c:	6022      	str	r2, [r4, #0]
 801413e:	461a      	mov	r2, r3
 8014140:	f7f4 fa0e 	bl	8008560 <_read>
 8014144:	1c43      	adds	r3, r0, #1
 8014146:	d102      	bne.n	801414e <_read_r+0x1e>
 8014148:	6823      	ldr	r3, [r4, #0]
 801414a:	b103      	cbz	r3, 801414e <_read_r+0x1e>
 801414c:	602b      	str	r3, [r5, #0]
 801414e:	bd38      	pop	{r3, r4, r5, pc}
 8014150:	20002c7c 	.word	0x20002c7c

08014154 <__ascii_wctomb>:
 8014154:	b149      	cbz	r1, 801416a <__ascii_wctomb+0x16>
 8014156:	2aff      	cmp	r2, #255	; 0xff
 8014158:	bf85      	ittet	hi
 801415a:	238a      	movhi	r3, #138	; 0x8a
 801415c:	6003      	strhi	r3, [r0, #0]
 801415e:	700a      	strbls	r2, [r1, #0]
 8014160:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8014164:	bf98      	it	ls
 8014166:	2001      	movls	r0, #1
 8014168:	4770      	bx	lr
 801416a:	4608      	mov	r0, r1
 801416c:	4770      	bx	lr

0801416e <_malloc_usable_size_r>:
 801416e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014172:	1f18      	subs	r0, r3, #4
 8014174:	2b00      	cmp	r3, #0
 8014176:	bfbc      	itt	lt
 8014178:	580b      	ldrlt	r3, [r1, r0]
 801417a:	18c0      	addlt	r0, r0, r3
 801417c:	4770      	bx	lr
	...

08014180 <log10>:
 8014180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014182:	ed2d 8b02 	vpush	{d8}
 8014186:	b08b      	sub	sp, #44	; 0x2c
 8014188:	ec55 4b10 	vmov	r4, r5, d0
 801418c:	f000 f9e8 	bl	8014560 <__ieee754_log10>
 8014190:	4b36      	ldr	r3, [pc, #216]	; (801426c <log10+0xec>)
 8014192:	eeb0 8a40 	vmov.f32	s16, s0
 8014196:	eef0 8a60 	vmov.f32	s17, s1
 801419a:	f993 6000 	ldrsb.w	r6, [r3]
 801419e:	1c73      	adds	r3, r6, #1
 80141a0:	d05c      	beq.n	801425c <log10+0xdc>
 80141a2:	4622      	mov	r2, r4
 80141a4:	462b      	mov	r3, r5
 80141a6:	4620      	mov	r0, r4
 80141a8:	4629      	mov	r1, r5
 80141aa:	f7ec fce7 	bl	8000b7c <__aeabi_dcmpun>
 80141ae:	4607      	mov	r7, r0
 80141b0:	2800      	cmp	r0, #0
 80141b2:	d153      	bne.n	801425c <log10+0xdc>
 80141b4:	2200      	movs	r2, #0
 80141b6:	2300      	movs	r3, #0
 80141b8:	4620      	mov	r0, r4
 80141ba:	4629      	mov	r1, r5
 80141bc:	f7ec fcc0 	bl	8000b40 <__aeabi_dcmple>
 80141c0:	2800      	cmp	r0, #0
 80141c2:	d04b      	beq.n	801425c <log10+0xdc>
 80141c4:	4b2a      	ldr	r3, [pc, #168]	; (8014270 <log10+0xf0>)
 80141c6:	9301      	str	r3, [sp, #4]
 80141c8:	9708      	str	r7, [sp, #32]
 80141ca:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80141ce:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80141d2:	b9a6      	cbnz	r6, 80141fe <log10+0x7e>
 80141d4:	4b27      	ldr	r3, [pc, #156]	; (8014274 <log10+0xf4>)
 80141d6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80141da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80141de:	4620      	mov	r0, r4
 80141e0:	2200      	movs	r2, #0
 80141e2:	2300      	movs	r3, #0
 80141e4:	4629      	mov	r1, r5
 80141e6:	f7ec fc97 	bl	8000b18 <__aeabi_dcmpeq>
 80141ea:	bb40      	cbnz	r0, 801423e <log10+0xbe>
 80141ec:	2301      	movs	r3, #1
 80141ee:	2e02      	cmp	r6, #2
 80141f0:	9300      	str	r3, [sp, #0]
 80141f2:	d119      	bne.n	8014228 <log10+0xa8>
 80141f4:	f7fd fa2a 	bl	801164c <__errno>
 80141f8:	2321      	movs	r3, #33	; 0x21
 80141fa:	6003      	str	r3, [r0, #0]
 80141fc:	e019      	b.n	8014232 <log10+0xb2>
 80141fe:	4b1e      	ldr	r3, [pc, #120]	; (8014278 <log10+0xf8>)
 8014200:	2200      	movs	r2, #0
 8014202:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014206:	4620      	mov	r0, r4
 8014208:	2200      	movs	r2, #0
 801420a:	2300      	movs	r3, #0
 801420c:	4629      	mov	r1, r5
 801420e:	f7ec fc83 	bl	8000b18 <__aeabi_dcmpeq>
 8014212:	2800      	cmp	r0, #0
 8014214:	d0ea      	beq.n	80141ec <log10+0x6c>
 8014216:	2302      	movs	r3, #2
 8014218:	429e      	cmp	r6, r3
 801421a:	9300      	str	r3, [sp, #0]
 801421c:	d111      	bne.n	8014242 <log10+0xc2>
 801421e:	f7fd fa15 	bl	801164c <__errno>
 8014222:	2322      	movs	r3, #34	; 0x22
 8014224:	6003      	str	r3, [r0, #0]
 8014226:	e011      	b.n	801424c <log10+0xcc>
 8014228:	4668      	mov	r0, sp
 801422a:	f000 fff4 	bl	8015216 <matherr>
 801422e:	2800      	cmp	r0, #0
 8014230:	d0e0      	beq.n	80141f4 <log10+0x74>
 8014232:	4812      	ldr	r0, [pc, #72]	; (801427c <log10+0xfc>)
 8014234:	f000 fff4 	bl	8015220 <nan>
 8014238:	ed8d 0b06 	vstr	d0, [sp, #24]
 801423c:	e006      	b.n	801424c <log10+0xcc>
 801423e:	2302      	movs	r3, #2
 8014240:	9300      	str	r3, [sp, #0]
 8014242:	4668      	mov	r0, sp
 8014244:	f000 ffe7 	bl	8015216 <matherr>
 8014248:	2800      	cmp	r0, #0
 801424a:	d0e8      	beq.n	801421e <log10+0x9e>
 801424c:	9b08      	ldr	r3, [sp, #32]
 801424e:	b11b      	cbz	r3, 8014258 <log10+0xd8>
 8014250:	f7fd f9fc 	bl	801164c <__errno>
 8014254:	9b08      	ldr	r3, [sp, #32]
 8014256:	6003      	str	r3, [r0, #0]
 8014258:	ed9d 8b06 	vldr	d8, [sp, #24]
 801425c:	eeb0 0a48 	vmov.f32	s0, s16
 8014260:	eef0 0a68 	vmov.f32	s1, s17
 8014264:	b00b      	add	sp, #44	; 0x2c
 8014266:	ecbd 8b02 	vpop	{d8}
 801426a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801426c:	20002084 	.word	0x20002084
 8014270:	08016b90 	.word	0x08016b90
 8014274:	c7efffff 	.word	0xc7efffff
 8014278:	fff00000 	.word	0xfff00000
 801427c:	08016a79 	.word	0x08016a79

08014280 <pow>:
 8014280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014284:	ed2d 8b04 	vpush	{d8-d9}
 8014288:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 801455c <pow+0x2dc>
 801428c:	b08d      	sub	sp, #52	; 0x34
 801428e:	ec57 6b10 	vmov	r6, r7, d0
 8014292:	ec55 4b11 	vmov	r4, r5, d1
 8014296:	f000 f9ef 	bl	8014678 <__ieee754_pow>
 801429a:	f999 3000 	ldrsb.w	r3, [r9]
 801429e:	9300      	str	r3, [sp, #0]
 80142a0:	3301      	adds	r3, #1
 80142a2:	eeb0 8a40 	vmov.f32	s16, s0
 80142a6:	eef0 8a60 	vmov.f32	s17, s1
 80142aa:	46c8      	mov	r8, r9
 80142ac:	d05f      	beq.n	801436e <pow+0xee>
 80142ae:	4622      	mov	r2, r4
 80142b0:	462b      	mov	r3, r5
 80142b2:	4620      	mov	r0, r4
 80142b4:	4629      	mov	r1, r5
 80142b6:	f7ec fc61 	bl	8000b7c <__aeabi_dcmpun>
 80142ba:	4683      	mov	fp, r0
 80142bc:	2800      	cmp	r0, #0
 80142be:	d156      	bne.n	801436e <pow+0xee>
 80142c0:	4632      	mov	r2, r6
 80142c2:	463b      	mov	r3, r7
 80142c4:	4630      	mov	r0, r6
 80142c6:	4639      	mov	r1, r7
 80142c8:	f7ec fc58 	bl	8000b7c <__aeabi_dcmpun>
 80142cc:	9001      	str	r0, [sp, #4]
 80142ce:	b1e8      	cbz	r0, 801430c <pow+0x8c>
 80142d0:	2200      	movs	r2, #0
 80142d2:	2300      	movs	r3, #0
 80142d4:	4620      	mov	r0, r4
 80142d6:	4629      	mov	r1, r5
 80142d8:	f7ec fc1e 	bl	8000b18 <__aeabi_dcmpeq>
 80142dc:	2800      	cmp	r0, #0
 80142de:	d046      	beq.n	801436e <pow+0xee>
 80142e0:	2301      	movs	r3, #1
 80142e2:	9302      	str	r3, [sp, #8]
 80142e4:	4b96      	ldr	r3, [pc, #600]	; (8014540 <pow+0x2c0>)
 80142e6:	9303      	str	r3, [sp, #12]
 80142e8:	4b96      	ldr	r3, [pc, #600]	; (8014544 <pow+0x2c4>)
 80142ea:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80142ee:	2200      	movs	r2, #0
 80142f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80142f4:	9b00      	ldr	r3, [sp, #0]
 80142f6:	2b02      	cmp	r3, #2
 80142f8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80142fc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014300:	d033      	beq.n	801436a <pow+0xea>
 8014302:	a802      	add	r0, sp, #8
 8014304:	f000 ff87 	bl	8015216 <matherr>
 8014308:	bb48      	cbnz	r0, 801435e <pow+0xde>
 801430a:	e05d      	b.n	80143c8 <pow+0x148>
 801430c:	f04f 0a00 	mov.w	sl, #0
 8014310:	f04f 0b00 	mov.w	fp, #0
 8014314:	4652      	mov	r2, sl
 8014316:	465b      	mov	r3, fp
 8014318:	4630      	mov	r0, r6
 801431a:	4639      	mov	r1, r7
 801431c:	f7ec fbfc 	bl	8000b18 <__aeabi_dcmpeq>
 8014320:	ec4b ab19 	vmov	d9, sl, fp
 8014324:	2800      	cmp	r0, #0
 8014326:	d054      	beq.n	80143d2 <pow+0x152>
 8014328:	4652      	mov	r2, sl
 801432a:	465b      	mov	r3, fp
 801432c:	4620      	mov	r0, r4
 801432e:	4629      	mov	r1, r5
 8014330:	f7ec fbf2 	bl	8000b18 <__aeabi_dcmpeq>
 8014334:	4680      	mov	r8, r0
 8014336:	b318      	cbz	r0, 8014380 <pow+0x100>
 8014338:	2301      	movs	r3, #1
 801433a:	9302      	str	r3, [sp, #8]
 801433c:	4b80      	ldr	r3, [pc, #512]	; (8014540 <pow+0x2c0>)
 801433e:	9303      	str	r3, [sp, #12]
 8014340:	9b01      	ldr	r3, [sp, #4]
 8014342:	930a      	str	r3, [sp, #40]	; 0x28
 8014344:	9b00      	ldr	r3, [sp, #0]
 8014346:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801434a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801434e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8014352:	2b00      	cmp	r3, #0
 8014354:	d0d5      	beq.n	8014302 <pow+0x82>
 8014356:	4b7b      	ldr	r3, [pc, #492]	; (8014544 <pow+0x2c4>)
 8014358:	2200      	movs	r2, #0
 801435a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801435e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014360:	b11b      	cbz	r3, 801436a <pow+0xea>
 8014362:	f7fd f973 	bl	801164c <__errno>
 8014366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014368:	6003      	str	r3, [r0, #0]
 801436a:	ed9d 8b08 	vldr	d8, [sp, #32]
 801436e:	eeb0 0a48 	vmov.f32	s0, s16
 8014372:	eef0 0a68 	vmov.f32	s1, s17
 8014376:	b00d      	add	sp, #52	; 0x34
 8014378:	ecbd 8b04 	vpop	{d8-d9}
 801437c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014380:	ec45 4b10 	vmov	d0, r4, r5
 8014384:	f000 ff3f 	bl	8015206 <finite>
 8014388:	2800      	cmp	r0, #0
 801438a:	d0f0      	beq.n	801436e <pow+0xee>
 801438c:	4652      	mov	r2, sl
 801438e:	465b      	mov	r3, fp
 8014390:	4620      	mov	r0, r4
 8014392:	4629      	mov	r1, r5
 8014394:	f7ec fbca 	bl	8000b2c <__aeabi_dcmplt>
 8014398:	2800      	cmp	r0, #0
 801439a:	d0e8      	beq.n	801436e <pow+0xee>
 801439c:	2301      	movs	r3, #1
 801439e:	9302      	str	r3, [sp, #8]
 80143a0:	4b67      	ldr	r3, [pc, #412]	; (8014540 <pow+0x2c0>)
 80143a2:	9303      	str	r3, [sp, #12]
 80143a4:	f999 3000 	ldrsb.w	r3, [r9]
 80143a8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80143ac:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80143b0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80143b4:	b913      	cbnz	r3, 80143bc <pow+0x13c>
 80143b6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80143ba:	e7a2      	b.n	8014302 <pow+0x82>
 80143bc:	4962      	ldr	r1, [pc, #392]	; (8014548 <pow+0x2c8>)
 80143be:	2000      	movs	r0, #0
 80143c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80143c4:	2b02      	cmp	r3, #2
 80143c6:	d19c      	bne.n	8014302 <pow+0x82>
 80143c8:	f7fd f940 	bl	801164c <__errno>
 80143cc:	2321      	movs	r3, #33	; 0x21
 80143ce:	6003      	str	r3, [r0, #0]
 80143d0:	e7c5      	b.n	801435e <pow+0xde>
 80143d2:	eeb0 0a48 	vmov.f32	s0, s16
 80143d6:	eef0 0a68 	vmov.f32	s1, s17
 80143da:	f000 ff14 	bl	8015206 <finite>
 80143de:	9000      	str	r0, [sp, #0]
 80143e0:	2800      	cmp	r0, #0
 80143e2:	f040 8081 	bne.w	80144e8 <pow+0x268>
 80143e6:	ec47 6b10 	vmov	d0, r6, r7
 80143ea:	f000 ff0c 	bl	8015206 <finite>
 80143ee:	2800      	cmp	r0, #0
 80143f0:	d07a      	beq.n	80144e8 <pow+0x268>
 80143f2:	ec45 4b10 	vmov	d0, r4, r5
 80143f6:	f000 ff06 	bl	8015206 <finite>
 80143fa:	2800      	cmp	r0, #0
 80143fc:	d074      	beq.n	80144e8 <pow+0x268>
 80143fe:	ec53 2b18 	vmov	r2, r3, d8
 8014402:	ee18 0a10 	vmov	r0, s16
 8014406:	4619      	mov	r1, r3
 8014408:	f7ec fbb8 	bl	8000b7c <__aeabi_dcmpun>
 801440c:	f999 9000 	ldrsb.w	r9, [r9]
 8014410:	4b4b      	ldr	r3, [pc, #300]	; (8014540 <pow+0x2c0>)
 8014412:	b1b0      	cbz	r0, 8014442 <pow+0x1c2>
 8014414:	2201      	movs	r2, #1
 8014416:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801441a:	9b00      	ldr	r3, [sp, #0]
 801441c:	930a      	str	r3, [sp, #40]	; 0x28
 801441e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014422:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014426:	f1b9 0f00 	cmp.w	r9, #0
 801442a:	d0c4      	beq.n	80143b6 <pow+0x136>
 801442c:	4652      	mov	r2, sl
 801442e:	465b      	mov	r3, fp
 8014430:	4650      	mov	r0, sl
 8014432:	4659      	mov	r1, fp
 8014434:	f7ec fa32 	bl	800089c <__aeabi_ddiv>
 8014438:	f1b9 0f02 	cmp.w	r9, #2
 801443c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014440:	e7c1      	b.n	80143c6 <pow+0x146>
 8014442:	2203      	movs	r2, #3
 8014444:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014448:	900a      	str	r0, [sp, #40]	; 0x28
 801444a:	4629      	mov	r1, r5
 801444c:	4620      	mov	r0, r4
 801444e:	2200      	movs	r2, #0
 8014450:	4b3e      	ldr	r3, [pc, #248]	; (801454c <pow+0x2cc>)
 8014452:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014456:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801445a:	f7ec f8f5 	bl	8000648 <__aeabi_dmul>
 801445e:	4604      	mov	r4, r0
 8014460:	460d      	mov	r5, r1
 8014462:	f1b9 0f00 	cmp.w	r9, #0
 8014466:	d124      	bne.n	80144b2 <pow+0x232>
 8014468:	4b39      	ldr	r3, [pc, #228]	; (8014550 <pow+0x2d0>)
 801446a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801446e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014472:	4630      	mov	r0, r6
 8014474:	4652      	mov	r2, sl
 8014476:	465b      	mov	r3, fp
 8014478:	4639      	mov	r1, r7
 801447a:	f7ec fb57 	bl	8000b2c <__aeabi_dcmplt>
 801447e:	2800      	cmp	r0, #0
 8014480:	d056      	beq.n	8014530 <pow+0x2b0>
 8014482:	ec45 4b10 	vmov	d0, r4, r5
 8014486:	f000 fed3 	bl	8015230 <rint>
 801448a:	4622      	mov	r2, r4
 801448c:	462b      	mov	r3, r5
 801448e:	ec51 0b10 	vmov	r0, r1, d0
 8014492:	f7ec fb41 	bl	8000b18 <__aeabi_dcmpeq>
 8014496:	b920      	cbnz	r0, 80144a2 <pow+0x222>
 8014498:	4b2e      	ldr	r3, [pc, #184]	; (8014554 <pow+0x2d4>)
 801449a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801449e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80144a2:	f998 3000 	ldrsb.w	r3, [r8]
 80144a6:	2b02      	cmp	r3, #2
 80144a8:	d142      	bne.n	8014530 <pow+0x2b0>
 80144aa:	f7fd f8cf 	bl	801164c <__errno>
 80144ae:	2322      	movs	r3, #34	; 0x22
 80144b0:	e78d      	b.n	80143ce <pow+0x14e>
 80144b2:	4b29      	ldr	r3, [pc, #164]	; (8014558 <pow+0x2d8>)
 80144b4:	2200      	movs	r2, #0
 80144b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80144ba:	4630      	mov	r0, r6
 80144bc:	4652      	mov	r2, sl
 80144be:	465b      	mov	r3, fp
 80144c0:	4639      	mov	r1, r7
 80144c2:	f7ec fb33 	bl	8000b2c <__aeabi_dcmplt>
 80144c6:	2800      	cmp	r0, #0
 80144c8:	d0eb      	beq.n	80144a2 <pow+0x222>
 80144ca:	ec45 4b10 	vmov	d0, r4, r5
 80144ce:	f000 feaf 	bl	8015230 <rint>
 80144d2:	4622      	mov	r2, r4
 80144d4:	462b      	mov	r3, r5
 80144d6:	ec51 0b10 	vmov	r0, r1, d0
 80144da:	f7ec fb1d 	bl	8000b18 <__aeabi_dcmpeq>
 80144de:	2800      	cmp	r0, #0
 80144e0:	d1df      	bne.n	80144a2 <pow+0x222>
 80144e2:	2200      	movs	r2, #0
 80144e4:	4b18      	ldr	r3, [pc, #96]	; (8014548 <pow+0x2c8>)
 80144e6:	e7da      	b.n	801449e <pow+0x21e>
 80144e8:	2200      	movs	r2, #0
 80144ea:	2300      	movs	r3, #0
 80144ec:	ec51 0b18 	vmov	r0, r1, d8
 80144f0:	f7ec fb12 	bl	8000b18 <__aeabi_dcmpeq>
 80144f4:	2800      	cmp	r0, #0
 80144f6:	f43f af3a 	beq.w	801436e <pow+0xee>
 80144fa:	ec47 6b10 	vmov	d0, r6, r7
 80144fe:	f000 fe82 	bl	8015206 <finite>
 8014502:	2800      	cmp	r0, #0
 8014504:	f43f af33 	beq.w	801436e <pow+0xee>
 8014508:	ec45 4b10 	vmov	d0, r4, r5
 801450c:	f000 fe7b 	bl	8015206 <finite>
 8014510:	2800      	cmp	r0, #0
 8014512:	f43f af2c 	beq.w	801436e <pow+0xee>
 8014516:	2304      	movs	r3, #4
 8014518:	9302      	str	r3, [sp, #8]
 801451a:	4b09      	ldr	r3, [pc, #36]	; (8014540 <pow+0x2c0>)
 801451c:	9303      	str	r3, [sp, #12]
 801451e:	2300      	movs	r3, #0
 8014520:	930a      	str	r3, [sp, #40]	; 0x28
 8014522:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014526:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801452a:	ed8d 9b08 	vstr	d9, [sp, #32]
 801452e:	e7b8      	b.n	80144a2 <pow+0x222>
 8014530:	a802      	add	r0, sp, #8
 8014532:	f000 fe70 	bl	8015216 <matherr>
 8014536:	2800      	cmp	r0, #0
 8014538:	f47f af11 	bne.w	801435e <pow+0xde>
 801453c:	e7b5      	b.n	80144aa <pow+0x22a>
 801453e:	bf00      	nop
 8014540:	08016b96 	.word	0x08016b96
 8014544:	3ff00000 	.word	0x3ff00000
 8014548:	fff00000 	.word	0xfff00000
 801454c:	3fe00000 	.word	0x3fe00000
 8014550:	47efffff 	.word	0x47efffff
 8014554:	c7efffff 	.word	0xc7efffff
 8014558:	7ff00000 	.word	0x7ff00000
 801455c:	20002084 	.word	0x20002084

08014560 <__ieee754_log10>:
 8014560:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014564:	ec55 4b10 	vmov	r4, r5, d0
 8014568:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 801456c:	462b      	mov	r3, r5
 801456e:	da2f      	bge.n	80145d0 <__ieee754_log10+0x70>
 8014570:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8014574:	4322      	orrs	r2, r4
 8014576:	d10a      	bne.n	801458e <__ieee754_log10+0x2e>
 8014578:	493b      	ldr	r1, [pc, #236]	; (8014668 <__ieee754_log10+0x108>)
 801457a:	2200      	movs	r2, #0
 801457c:	2300      	movs	r3, #0
 801457e:	2000      	movs	r0, #0
 8014580:	f7ec f98c 	bl	800089c <__aeabi_ddiv>
 8014584:	ec41 0b10 	vmov	d0, r0, r1
 8014588:	b003      	add	sp, #12
 801458a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801458e:	2d00      	cmp	r5, #0
 8014590:	da08      	bge.n	80145a4 <__ieee754_log10+0x44>
 8014592:	ee10 2a10 	vmov	r2, s0
 8014596:	4620      	mov	r0, r4
 8014598:	4629      	mov	r1, r5
 801459a:	f7eb fe9d 	bl	80002d8 <__aeabi_dsub>
 801459e:	2200      	movs	r2, #0
 80145a0:	2300      	movs	r3, #0
 80145a2:	e7ed      	b.n	8014580 <__ieee754_log10+0x20>
 80145a4:	2200      	movs	r2, #0
 80145a6:	4b31      	ldr	r3, [pc, #196]	; (801466c <__ieee754_log10+0x10c>)
 80145a8:	4629      	mov	r1, r5
 80145aa:	ee10 0a10 	vmov	r0, s0
 80145ae:	f7ec f84b 	bl	8000648 <__aeabi_dmul>
 80145b2:	f06f 0235 	mvn.w	r2, #53	; 0x35
 80145b6:	4604      	mov	r4, r0
 80145b8:	460d      	mov	r5, r1
 80145ba:	460b      	mov	r3, r1
 80145bc:	492c      	ldr	r1, [pc, #176]	; (8014670 <__ieee754_log10+0x110>)
 80145be:	428b      	cmp	r3, r1
 80145c0:	dd08      	ble.n	80145d4 <__ieee754_log10+0x74>
 80145c2:	4622      	mov	r2, r4
 80145c4:	462b      	mov	r3, r5
 80145c6:	4620      	mov	r0, r4
 80145c8:	4629      	mov	r1, r5
 80145ca:	f7eb fe87 	bl	80002dc <__adddf3>
 80145ce:	e7d9      	b.n	8014584 <__ieee754_log10+0x24>
 80145d0:	2200      	movs	r2, #0
 80145d2:	e7f3      	b.n	80145bc <__ieee754_log10+0x5c>
 80145d4:	1518      	asrs	r0, r3, #20
 80145d6:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 80145da:	4410      	add	r0, r2
 80145dc:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 80145e0:	4448      	add	r0, r9
 80145e2:	f3c3 0813 	ubfx	r8, r3, #0, #20
 80145e6:	f7eb ffc5 	bl	8000574 <__aeabi_i2d>
 80145ea:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 80145ee:	3303      	adds	r3, #3
 80145f0:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 80145f4:	ec45 4b10 	vmov	d0, r4, r5
 80145f8:	4606      	mov	r6, r0
 80145fa:	460f      	mov	r7, r1
 80145fc:	f000 ff14 	bl	8015428 <__ieee754_log>
 8014600:	a313      	add	r3, pc, #76	; (adr r3, 8014650 <__ieee754_log10+0xf0>)
 8014602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014606:	4630      	mov	r0, r6
 8014608:	4639      	mov	r1, r7
 801460a:	ed8d 0b00 	vstr	d0, [sp]
 801460e:	f7ec f81b 	bl	8000648 <__aeabi_dmul>
 8014612:	ed9d 0b00 	vldr	d0, [sp]
 8014616:	4604      	mov	r4, r0
 8014618:	460d      	mov	r5, r1
 801461a:	a30f      	add	r3, pc, #60	; (adr r3, 8014658 <__ieee754_log10+0xf8>)
 801461c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014620:	ec51 0b10 	vmov	r0, r1, d0
 8014624:	f7ec f810 	bl	8000648 <__aeabi_dmul>
 8014628:	4602      	mov	r2, r0
 801462a:	460b      	mov	r3, r1
 801462c:	4620      	mov	r0, r4
 801462e:	4629      	mov	r1, r5
 8014630:	f7eb fe54 	bl	80002dc <__adddf3>
 8014634:	a30a      	add	r3, pc, #40	; (adr r3, 8014660 <__ieee754_log10+0x100>)
 8014636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801463a:	4604      	mov	r4, r0
 801463c:	460d      	mov	r5, r1
 801463e:	4630      	mov	r0, r6
 8014640:	4639      	mov	r1, r7
 8014642:	f7ec f801 	bl	8000648 <__aeabi_dmul>
 8014646:	4602      	mov	r2, r0
 8014648:	460b      	mov	r3, r1
 801464a:	4620      	mov	r0, r4
 801464c:	4629      	mov	r1, r5
 801464e:	e7bc      	b.n	80145ca <__ieee754_log10+0x6a>
 8014650:	11f12b36 	.word	0x11f12b36
 8014654:	3d59fef3 	.word	0x3d59fef3
 8014658:	1526e50e 	.word	0x1526e50e
 801465c:	3fdbcb7b 	.word	0x3fdbcb7b
 8014660:	509f6000 	.word	0x509f6000
 8014664:	3fd34413 	.word	0x3fd34413
 8014668:	c3500000 	.word	0xc3500000
 801466c:	43500000 	.word	0x43500000
 8014670:	7fefffff 	.word	0x7fefffff
 8014674:	00000000 	.word	0x00000000

08014678 <__ieee754_pow>:
 8014678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801467c:	b091      	sub	sp, #68	; 0x44
 801467e:	ed8d 1b00 	vstr	d1, [sp]
 8014682:	e9dd 2900 	ldrd	r2, r9, [sp]
 8014686:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801468a:	ea58 0302 	orrs.w	r3, r8, r2
 801468e:	ec57 6b10 	vmov	r6, r7, d0
 8014692:	f000 84be 	beq.w	8015012 <__ieee754_pow+0x99a>
 8014696:	4b7a      	ldr	r3, [pc, #488]	; (8014880 <__ieee754_pow+0x208>)
 8014698:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801469c:	429c      	cmp	r4, r3
 801469e:	463d      	mov	r5, r7
 80146a0:	ee10 aa10 	vmov	sl, s0
 80146a4:	dc09      	bgt.n	80146ba <__ieee754_pow+0x42>
 80146a6:	d103      	bne.n	80146b0 <__ieee754_pow+0x38>
 80146a8:	b93e      	cbnz	r6, 80146ba <__ieee754_pow+0x42>
 80146aa:	45a0      	cmp	r8, r4
 80146ac:	dc0d      	bgt.n	80146ca <__ieee754_pow+0x52>
 80146ae:	e001      	b.n	80146b4 <__ieee754_pow+0x3c>
 80146b0:	4598      	cmp	r8, r3
 80146b2:	dc02      	bgt.n	80146ba <__ieee754_pow+0x42>
 80146b4:	4598      	cmp	r8, r3
 80146b6:	d10e      	bne.n	80146d6 <__ieee754_pow+0x5e>
 80146b8:	b16a      	cbz	r2, 80146d6 <__ieee754_pow+0x5e>
 80146ba:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80146be:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80146c2:	ea54 030a 	orrs.w	r3, r4, sl
 80146c6:	f000 84a4 	beq.w	8015012 <__ieee754_pow+0x99a>
 80146ca:	486e      	ldr	r0, [pc, #440]	; (8014884 <__ieee754_pow+0x20c>)
 80146cc:	b011      	add	sp, #68	; 0x44
 80146ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146d2:	f000 bda5 	b.w	8015220 <nan>
 80146d6:	2d00      	cmp	r5, #0
 80146d8:	da53      	bge.n	8014782 <__ieee754_pow+0x10a>
 80146da:	4b6b      	ldr	r3, [pc, #428]	; (8014888 <__ieee754_pow+0x210>)
 80146dc:	4598      	cmp	r8, r3
 80146de:	dc4d      	bgt.n	801477c <__ieee754_pow+0x104>
 80146e0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80146e4:	4598      	cmp	r8, r3
 80146e6:	dd4c      	ble.n	8014782 <__ieee754_pow+0x10a>
 80146e8:	ea4f 5328 	mov.w	r3, r8, asr #20
 80146ec:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80146f0:	2b14      	cmp	r3, #20
 80146f2:	dd26      	ble.n	8014742 <__ieee754_pow+0xca>
 80146f4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80146f8:	fa22 f103 	lsr.w	r1, r2, r3
 80146fc:	fa01 f303 	lsl.w	r3, r1, r3
 8014700:	4293      	cmp	r3, r2
 8014702:	d13e      	bne.n	8014782 <__ieee754_pow+0x10a>
 8014704:	f001 0101 	and.w	r1, r1, #1
 8014708:	f1c1 0b02 	rsb	fp, r1, #2
 801470c:	2a00      	cmp	r2, #0
 801470e:	d15b      	bne.n	80147c8 <__ieee754_pow+0x150>
 8014710:	4b5b      	ldr	r3, [pc, #364]	; (8014880 <__ieee754_pow+0x208>)
 8014712:	4598      	cmp	r8, r3
 8014714:	d124      	bne.n	8014760 <__ieee754_pow+0xe8>
 8014716:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801471a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801471e:	ea53 030a 	orrs.w	r3, r3, sl
 8014722:	f000 8476 	beq.w	8015012 <__ieee754_pow+0x99a>
 8014726:	4b59      	ldr	r3, [pc, #356]	; (801488c <__ieee754_pow+0x214>)
 8014728:	429c      	cmp	r4, r3
 801472a:	dd2d      	ble.n	8014788 <__ieee754_pow+0x110>
 801472c:	f1b9 0f00 	cmp.w	r9, #0
 8014730:	f280 8473 	bge.w	801501a <__ieee754_pow+0x9a2>
 8014734:	2000      	movs	r0, #0
 8014736:	2100      	movs	r1, #0
 8014738:	ec41 0b10 	vmov	d0, r0, r1
 801473c:	b011      	add	sp, #68	; 0x44
 801473e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014742:	2a00      	cmp	r2, #0
 8014744:	d13e      	bne.n	80147c4 <__ieee754_pow+0x14c>
 8014746:	f1c3 0314 	rsb	r3, r3, #20
 801474a:	fa48 f103 	asr.w	r1, r8, r3
 801474e:	fa01 f303 	lsl.w	r3, r1, r3
 8014752:	4543      	cmp	r3, r8
 8014754:	f040 8469 	bne.w	801502a <__ieee754_pow+0x9b2>
 8014758:	f001 0101 	and.w	r1, r1, #1
 801475c:	f1c1 0b02 	rsb	fp, r1, #2
 8014760:	4b4b      	ldr	r3, [pc, #300]	; (8014890 <__ieee754_pow+0x218>)
 8014762:	4598      	cmp	r8, r3
 8014764:	d118      	bne.n	8014798 <__ieee754_pow+0x120>
 8014766:	f1b9 0f00 	cmp.w	r9, #0
 801476a:	f280 845a 	bge.w	8015022 <__ieee754_pow+0x9aa>
 801476e:	4948      	ldr	r1, [pc, #288]	; (8014890 <__ieee754_pow+0x218>)
 8014770:	4632      	mov	r2, r6
 8014772:	463b      	mov	r3, r7
 8014774:	2000      	movs	r0, #0
 8014776:	f7ec f891 	bl	800089c <__aeabi_ddiv>
 801477a:	e7dd      	b.n	8014738 <__ieee754_pow+0xc0>
 801477c:	f04f 0b02 	mov.w	fp, #2
 8014780:	e7c4      	b.n	801470c <__ieee754_pow+0x94>
 8014782:	f04f 0b00 	mov.w	fp, #0
 8014786:	e7c1      	b.n	801470c <__ieee754_pow+0x94>
 8014788:	f1b9 0f00 	cmp.w	r9, #0
 801478c:	dad2      	bge.n	8014734 <__ieee754_pow+0xbc>
 801478e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8014792:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8014796:	e7cf      	b.n	8014738 <__ieee754_pow+0xc0>
 8014798:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801479c:	d106      	bne.n	80147ac <__ieee754_pow+0x134>
 801479e:	4632      	mov	r2, r6
 80147a0:	463b      	mov	r3, r7
 80147a2:	4610      	mov	r0, r2
 80147a4:	4619      	mov	r1, r3
 80147a6:	f7eb ff4f 	bl	8000648 <__aeabi_dmul>
 80147aa:	e7c5      	b.n	8014738 <__ieee754_pow+0xc0>
 80147ac:	4b39      	ldr	r3, [pc, #228]	; (8014894 <__ieee754_pow+0x21c>)
 80147ae:	4599      	cmp	r9, r3
 80147b0:	d10a      	bne.n	80147c8 <__ieee754_pow+0x150>
 80147b2:	2d00      	cmp	r5, #0
 80147b4:	db08      	blt.n	80147c8 <__ieee754_pow+0x150>
 80147b6:	ec47 6b10 	vmov	d0, r6, r7
 80147ba:	b011      	add	sp, #68	; 0x44
 80147bc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147c0:	f000 bc68 	b.w	8015094 <__ieee754_sqrt>
 80147c4:	f04f 0b00 	mov.w	fp, #0
 80147c8:	ec47 6b10 	vmov	d0, r6, r7
 80147cc:	f000 fd12 	bl	80151f4 <fabs>
 80147d0:	ec51 0b10 	vmov	r0, r1, d0
 80147d4:	f1ba 0f00 	cmp.w	sl, #0
 80147d8:	d127      	bne.n	801482a <__ieee754_pow+0x1b2>
 80147da:	b124      	cbz	r4, 80147e6 <__ieee754_pow+0x16e>
 80147dc:	4b2c      	ldr	r3, [pc, #176]	; (8014890 <__ieee754_pow+0x218>)
 80147de:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80147e2:	429a      	cmp	r2, r3
 80147e4:	d121      	bne.n	801482a <__ieee754_pow+0x1b2>
 80147e6:	f1b9 0f00 	cmp.w	r9, #0
 80147ea:	da05      	bge.n	80147f8 <__ieee754_pow+0x180>
 80147ec:	4602      	mov	r2, r0
 80147ee:	460b      	mov	r3, r1
 80147f0:	2000      	movs	r0, #0
 80147f2:	4927      	ldr	r1, [pc, #156]	; (8014890 <__ieee754_pow+0x218>)
 80147f4:	f7ec f852 	bl	800089c <__aeabi_ddiv>
 80147f8:	2d00      	cmp	r5, #0
 80147fa:	da9d      	bge.n	8014738 <__ieee754_pow+0xc0>
 80147fc:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8014800:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8014804:	ea54 030b 	orrs.w	r3, r4, fp
 8014808:	d108      	bne.n	801481c <__ieee754_pow+0x1a4>
 801480a:	4602      	mov	r2, r0
 801480c:	460b      	mov	r3, r1
 801480e:	4610      	mov	r0, r2
 8014810:	4619      	mov	r1, r3
 8014812:	f7eb fd61 	bl	80002d8 <__aeabi_dsub>
 8014816:	4602      	mov	r2, r0
 8014818:	460b      	mov	r3, r1
 801481a:	e7ac      	b.n	8014776 <__ieee754_pow+0xfe>
 801481c:	f1bb 0f01 	cmp.w	fp, #1
 8014820:	d18a      	bne.n	8014738 <__ieee754_pow+0xc0>
 8014822:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014826:	4619      	mov	r1, r3
 8014828:	e786      	b.n	8014738 <__ieee754_pow+0xc0>
 801482a:	0fed      	lsrs	r5, r5, #31
 801482c:	1e6b      	subs	r3, r5, #1
 801482e:	930d      	str	r3, [sp, #52]	; 0x34
 8014830:	ea5b 0303 	orrs.w	r3, fp, r3
 8014834:	d102      	bne.n	801483c <__ieee754_pow+0x1c4>
 8014836:	4632      	mov	r2, r6
 8014838:	463b      	mov	r3, r7
 801483a:	e7e8      	b.n	801480e <__ieee754_pow+0x196>
 801483c:	4b16      	ldr	r3, [pc, #88]	; (8014898 <__ieee754_pow+0x220>)
 801483e:	4598      	cmp	r8, r3
 8014840:	f340 80fe 	ble.w	8014a40 <__ieee754_pow+0x3c8>
 8014844:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8014848:	4598      	cmp	r8, r3
 801484a:	dd0a      	ble.n	8014862 <__ieee754_pow+0x1ea>
 801484c:	4b0f      	ldr	r3, [pc, #60]	; (801488c <__ieee754_pow+0x214>)
 801484e:	429c      	cmp	r4, r3
 8014850:	dc0d      	bgt.n	801486e <__ieee754_pow+0x1f6>
 8014852:	f1b9 0f00 	cmp.w	r9, #0
 8014856:	f6bf af6d 	bge.w	8014734 <__ieee754_pow+0xbc>
 801485a:	a307      	add	r3, pc, #28	; (adr r3, 8014878 <__ieee754_pow+0x200>)
 801485c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014860:	e79f      	b.n	80147a2 <__ieee754_pow+0x12a>
 8014862:	4b0e      	ldr	r3, [pc, #56]	; (801489c <__ieee754_pow+0x224>)
 8014864:	429c      	cmp	r4, r3
 8014866:	ddf4      	ble.n	8014852 <__ieee754_pow+0x1da>
 8014868:	4b09      	ldr	r3, [pc, #36]	; (8014890 <__ieee754_pow+0x218>)
 801486a:	429c      	cmp	r4, r3
 801486c:	dd18      	ble.n	80148a0 <__ieee754_pow+0x228>
 801486e:	f1b9 0f00 	cmp.w	r9, #0
 8014872:	dcf2      	bgt.n	801485a <__ieee754_pow+0x1e2>
 8014874:	e75e      	b.n	8014734 <__ieee754_pow+0xbc>
 8014876:	bf00      	nop
 8014878:	8800759c 	.word	0x8800759c
 801487c:	7e37e43c 	.word	0x7e37e43c
 8014880:	7ff00000 	.word	0x7ff00000
 8014884:	08016a79 	.word	0x08016a79
 8014888:	433fffff 	.word	0x433fffff
 801488c:	3fefffff 	.word	0x3fefffff
 8014890:	3ff00000 	.word	0x3ff00000
 8014894:	3fe00000 	.word	0x3fe00000
 8014898:	41e00000 	.word	0x41e00000
 801489c:	3feffffe 	.word	0x3feffffe
 80148a0:	2200      	movs	r2, #0
 80148a2:	4b63      	ldr	r3, [pc, #396]	; (8014a30 <__ieee754_pow+0x3b8>)
 80148a4:	f7eb fd18 	bl	80002d8 <__aeabi_dsub>
 80148a8:	a355      	add	r3, pc, #340	; (adr r3, 8014a00 <__ieee754_pow+0x388>)
 80148aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148ae:	4604      	mov	r4, r0
 80148b0:	460d      	mov	r5, r1
 80148b2:	f7eb fec9 	bl	8000648 <__aeabi_dmul>
 80148b6:	a354      	add	r3, pc, #336	; (adr r3, 8014a08 <__ieee754_pow+0x390>)
 80148b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148bc:	4606      	mov	r6, r0
 80148be:	460f      	mov	r7, r1
 80148c0:	4620      	mov	r0, r4
 80148c2:	4629      	mov	r1, r5
 80148c4:	f7eb fec0 	bl	8000648 <__aeabi_dmul>
 80148c8:	2200      	movs	r2, #0
 80148ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80148ce:	4b59      	ldr	r3, [pc, #356]	; (8014a34 <__ieee754_pow+0x3bc>)
 80148d0:	4620      	mov	r0, r4
 80148d2:	4629      	mov	r1, r5
 80148d4:	f7eb feb8 	bl	8000648 <__aeabi_dmul>
 80148d8:	4602      	mov	r2, r0
 80148da:	460b      	mov	r3, r1
 80148dc:	a14c      	add	r1, pc, #304	; (adr r1, 8014a10 <__ieee754_pow+0x398>)
 80148de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80148e2:	f7eb fcf9 	bl	80002d8 <__aeabi_dsub>
 80148e6:	4622      	mov	r2, r4
 80148e8:	462b      	mov	r3, r5
 80148ea:	f7eb fead 	bl	8000648 <__aeabi_dmul>
 80148ee:	4602      	mov	r2, r0
 80148f0:	460b      	mov	r3, r1
 80148f2:	2000      	movs	r0, #0
 80148f4:	4950      	ldr	r1, [pc, #320]	; (8014a38 <__ieee754_pow+0x3c0>)
 80148f6:	f7eb fcef 	bl	80002d8 <__aeabi_dsub>
 80148fa:	4622      	mov	r2, r4
 80148fc:	462b      	mov	r3, r5
 80148fe:	4680      	mov	r8, r0
 8014900:	4689      	mov	r9, r1
 8014902:	4620      	mov	r0, r4
 8014904:	4629      	mov	r1, r5
 8014906:	f7eb fe9f 	bl	8000648 <__aeabi_dmul>
 801490a:	4602      	mov	r2, r0
 801490c:	460b      	mov	r3, r1
 801490e:	4640      	mov	r0, r8
 8014910:	4649      	mov	r1, r9
 8014912:	f7eb fe99 	bl	8000648 <__aeabi_dmul>
 8014916:	a340      	add	r3, pc, #256	; (adr r3, 8014a18 <__ieee754_pow+0x3a0>)
 8014918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801491c:	f7eb fe94 	bl	8000648 <__aeabi_dmul>
 8014920:	4602      	mov	r2, r0
 8014922:	460b      	mov	r3, r1
 8014924:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014928:	f7eb fcd6 	bl	80002d8 <__aeabi_dsub>
 801492c:	4602      	mov	r2, r0
 801492e:	460b      	mov	r3, r1
 8014930:	4604      	mov	r4, r0
 8014932:	460d      	mov	r5, r1
 8014934:	4630      	mov	r0, r6
 8014936:	4639      	mov	r1, r7
 8014938:	f7eb fcd0 	bl	80002dc <__adddf3>
 801493c:	2000      	movs	r0, #0
 801493e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014942:	4632      	mov	r2, r6
 8014944:	463b      	mov	r3, r7
 8014946:	f7eb fcc7 	bl	80002d8 <__aeabi_dsub>
 801494a:	4602      	mov	r2, r0
 801494c:	460b      	mov	r3, r1
 801494e:	4620      	mov	r0, r4
 8014950:	4629      	mov	r1, r5
 8014952:	f7eb fcc1 	bl	80002d8 <__aeabi_dsub>
 8014956:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014958:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 801495c:	4313      	orrs	r3, r2
 801495e:	4606      	mov	r6, r0
 8014960:	460f      	mov	r7, r1
 8014962:	f040 81eb 	bne.w	8014d3c <__ieee754_pow+0x6c4>
 8014966:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8014a20 <__ieee754_pow+0x3a8>
 801496a:	e9dd 4500 	ldrd	r4, r5, [sp]
 801496e:	2400      	movs	r4, #0
 8014970:	4622      	mov	r2, r4
 8014972:	462b      	mov	r3, r5
 8014974:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014978:	ed8d 7b02 	vstr	d7, [sp, #8]
 801497c:	f7eb fcac 	bl	80002d8 <__aeabi_dsub>
 8014980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014984:	f7eb fe60 	bl	8000648 <__aeabi_dmul>
 8014988:	e9dd 2300 	ldrd	r2, r3, [sp]
 801498c:	4680      	mov	r8, r0
 801498e:	4689      	mov	r9, r1
 8014990:	4630      	mov	r0, r6
 8014992:	4639      	mov	r1, r7
 8014994:	f7eb fe58 	bl	8000648 <__aeabi_dmul>
 8014998:	4602      	mov	r2, r0
 801499a:	460b      	mov	r3, r1
 801499c:	4640      	mov	r0, r8
 801499e:	4649      	mov	r1, r9
 80149a0:	f7eb fc9c 	bl	80002dc <__adddf3>
 80149a4:	4622      	mov	r2, r4
 80149a6:	462b      	mov	r3, r5
 80149a8:	4680      	mov	r8, r0
 80149aa:	4689      	mov	r9, r1
 80149ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80149b0:	f7eb fe4a 	bl	8000648 <__aeabi_dmul>
 80149b4:	460b      	mov	r3, r1
 80149b6:	4604      	mov	r4, r0
 80149b8:	460d      	mov	r5, r1
 80149ba:	4602      	mov	r2, r0
 80149bc:	4649      	mov	r1, r9
 80149be:	4640      	mov	r0, r8
 80149c0:	e9cd 4500 	strd	r4, r5, [sp]
 80149c4:	f7eb fc8a 	bl	80002dc <__adddf3>
 80149c8:	4b1c      	ldr	r3, [pc, #112]	; (8014a3c <__ieee754_pow+0x3c4>)
 80149ca:	4299      	cmp	r1, r3
 80149cc:	4606      	mov	r6, r0
 80149ce:	460f      	mov	r7, r1
 80149d0:	468b      	mov	fp, r1
 80149d2:	f340 82f7 	ble.w	8014fc4 <__ieee754_pow+0x94c>
 80149d6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80149da:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80149de:	4303      	orrs	r3, r0
 80149e0:	f000 81ea 	beq.w	8014db8 <__ieee754_pow+0x740>
 80149e4:	a310      	add	r3, pc, #64	; (adr r3, 8014a28 <__ieee754_pow+0x3b0>)
 80149e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80149ee:	f7eb fe2b 	bl	8000648 <__aeabi_dmul>
 80149f2:	a30d      	add	r3, pc, #52	; (adr r3, 8014a28 <__ieee754_pow+0x3b0>)
 80149f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149f8:	e6d5      	b.n	80147a6 <__ieee754_pow+0x12e>
 80149fa:	bf00      	nop
 80149fc:	f3af 8000 	nop.w
 8014a00:	60000000 	.word	0x60000000
 8014a04:	3ff71547 	.word	0x3ff71547
 8014a08:	f85ddf44 	.word	0xf85ddf44
 8014a0c:	3e54ae0b 	.word	0x3e54ae0b
 8014a10:	55555555 	.word	0x55555555
 8014a14:	3fd55555 	.word	0x3fd55555
 8014a18:	652b82fe 	.word	0x652b82fe
 8014a1c:	3ff71547 	.word	0x3ff71547
 8014a20:	00000000 	.word	0x00000000
 8014a24:	bff00000 	.word	0xbff00000
 8014a28:	8800759c 	.word	0x8800759c
 8014a2c:	7e37e43c 	.word	0x7e37e43c
 8014a30:	3ff00000 	.word	0x3ff00000
 8014a34:	3fd00000 	.word	0x3fd00000
 8014a38:	3fe00000 	.word	0x3fe00000
 8014a3c:	408fffff 	.word	0x408fffff
 8014a40:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8014a44:	f04f 0200 	mov.w	r2, #0
 8014a48:	da05      	bge.n	8014a56 <__ieee754_pow+0x3de>
 8014a4a:	4bd3      	ldr	r3, [pc, #844]	; (8014d98 <__ieee754_pow+0x720>)
 8014a4c:	f7eb fdfc 	bl	8000648 <__aeabi_dmul>
 8014a50:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8014a54:	460c      	mov	r4, r1
 8014a56:	1523      	asrs	r3, r4, #20
 8014a58:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014a5c:	4413      	add	r3, r2
 8014a5e:	9309      	str	r3, [sp, #36]	; 0x24
 8014a60:	4bce      	ldr	r3, [pc, #824]	; (8014d9c <__ieee754_pow+0x724>)
 8014a62:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014a66:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8014a6a:	429c      	cmp	r4, r3
 8014a6c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014a70:	dd08      	ble.n	8014a84 <__ieee754_pow+0x40c>
 8014a72:	4bcb      	ldr	r3, [pc, #812]	; (8014da0 <__ieee754_pow+0x728>)
 8014a74:	429c      	cmp	r4, r3
 8014a76:	f340 815e 	ble.w	8014d36 <__ieee754_pow+0x6be>
 8014a7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014a7c:	3301      	adds	r3, #1
 8014a7e:	9309      	str	r3, [sp, #36]	; 0x24
 8014a80:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8014a84:	f04f 0a00 	mov.w	sl, #0
 8014a88:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8014a8c:	930c      	str	r3, [sp, #48]	; 0x30
 8014a8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014a90:	4bc4      	ldr	r3, [pc, #784]	; (8014da4 <__ieee754_pow+0x72c>)
 8014a92:	4413      	add	r3, r2
 8014a94:	ed93 7b00 	vldr	d7, [r3]
 8014a98:	4629      	mov	r1, r5
 8014a9a:	ec53 2b17 	vmov	r2, r3, d7
 8014a9e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014aa2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014aa6:	f7eb fc17 	bl	80002d8 <__aeabi_dsub>
 8014aaa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014aae:	4606      	mov	r6, r0
 8014ab0:	460f      	mov	r7, r1
 8014ab2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014ab6:	f7eb fc11 	bl	80002dc <__adddf3>
 8014aba:	4602      	mov	r2, r0
 8014abc:	460b      	mov	r3, r1
 8014abe:	2000      	movs	r0, #0
 8014ac0:	49b9      	ldr	r1, [pc, #740]	; (8014da8 <__ieee754_pow+0x730>)
 8014ac2:	f7eb feeb 	bl	800089c <__aeabi_ddiv>
 8014ac6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8014aca:	4602      	mov	r2, r0
 8014acc:	460b      	mov	r3, r1
 8014ace:	4630      	mov	r0, r6
 8014ad0:	4639      	mov	r1, r7
 8014ad2:	f7eb fdb9 	bl	8000648 <__aeabi_dmul>
 8014ad6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014ada:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8014ade:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8014ae2:	2300      	movs	r3, #0
 8014ae4:	9302      	str	r3, [sp, #8]
 8014ae6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8014aea:	106d      	asrs	r5, r5, #1
 8014aec:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8014af0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8014af4:	2200      	movs	r2, #0
 8014af6:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8014afa:	4640      	mov	r0, r8
 8014afc:	4649      	mov	r1, r9
 8014afe:	4614      	mov	r4, r2
 8014b00:	461d      	mov	r5, r3
 8014b02:	f7eb fda1 	bl	8000648 <__aeabi_dmul>
 8014b06:	4602      	mov	r2, r0
 8014b08:	460b      	mov	r3, r1
 8014b0a:	4630      	mov	r0, r6
 8014b0c:	4639      	mov	r1, r7
 8014b0e:	f7eb fbe3 	bl	80002d8 <__aeabi_dsub>
 8014b12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014b16:	4606      	mov	r6, r0
 8014b18:	460f      	mov	r7, r1
 8014b1a:	4620      	mov	r0, r4
 8014b1c:	4629      	mov	r1, r5
 8014b1e:	f7eb fbdb 	bl	80002d8 <__aeabi_dsub>
 8014b22:	4602      	mov	r2, r0
 8014b24:	460b      	mov	r3, r1
 8014b26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014b2a:	f7eb fbd5 	bl	80002d8 <__aeabi_dsub>
 8014b2e:	4642      	mov	r2, r8
 8014b30:	464b      	mov	r3, r9
 8014b32:	f7eb fd89 	bl	8000648 <__aeabi_dmul>
 8014b36:	4602      	mov	r2, r0
 8014b38:	460b      	mov	r3, r1
 8014b3a:	4630      	mov	r0, r6
 8014b3c:	4639      	mov	r1, r7
 8014b3e:	f7eb fbcb 	bl	80002d8 <__aeabi_dsub>
 8014b42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8014b46:	f7eb fd7f 	bl	8000648 <__aeabi_dmul>
 8014b4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014b4e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014b52:	4610      	mov	r0, r2
 8014b54:	4619      	mov	r1, r3
 8014b56:	f7eb fd77 	bl	8000648 <__aeabi_dmul>
 8014b5a:	a37b      	add	r3, pc, #492	; (adr r3, 8014d48 <__ieee754_pow+0x6d0>)
 8014b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b60:	4604      	mov	r4, r0
 8014b62:	460d      	mov	r5, r1
 8014b64:	f7eb fd70 	bl	8000648 <__aeabi_dmul>
 8014b68:	a379      	add	r3, pc, #484	; (adr r3, 8014d50 <__ieee754_pow+0x6d8>)
 8014b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b6e:	f7eb fbb5 	bl	80002dc <__adddf3>
 8014b72:	4622      	mov	r2, r4
 8014b74:	462b      	mov	r3, r5
 8014b76:	f7eb fd67 	bl	8000648 <__aeabi_dmul>
 8014b7a:	a377      	add	r3, pc, #476	; (adr r3, 8014d58 <__ieee754_pow+0x6e0>)
 8014b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b80:	f7eb fbac 	bl	80002dc <__adddf3>
 8014b84:	4622      	mov	r2, r4
 8014b86:	462b      	mov	r3, r5
 8014b88:	f7eb fd5e 	bl	8000648 <__aeabi_dmul>
 8014b8c:	a374      	add	r3, pc, #464	; (adr r3, 8014d60 <__ieee754_pow+0x6e8>)
 8014b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b92:	f7eb fba3 	bl	80002dc <__adddf3>
 8014b96:	4622      	mov	r2, r4
 8014b98:	462b      	mov	r3, r5
 8014b9a:	f7eb fd55 	bl	8000648 <__aeabi_dmul>
 8014b9e:	a372      	add	r3, pc, #456	; (adr r3, 8014d68 <__ieee754_pow+0x6f0>)
 8014ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ba4:	f7eb fb9a 	bl	80002dc <__adddf3>
 8014ba8:	4622      	mov	r2, r4
 8014baa:	462b      	mov	r3, r5
 8014bac:	f7eb fd4c 	bl	8000648 <__aeabi_dmul>
 8014bb0:	a36f      	add	r3, pc, #444	; (adr r3, 8014d70 <__ieee754_pow+0x6f8>)
 8014bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bb6:	f7eb fb91 	bl	80002dc <__adddf3>
 8014bba:	4622      	mov	r2, r4
 8014bbc:	4606      	mov	r6, r0
 8014bbe:	460f      	mov	r7, r1
 8014bc0:	462b      	mov	r3, r5
 8014bc2:	4620      	mov	r0, r4
 8014bc4:	4629      	mov	r1, r5
 8014bc6:	f7eb fd3f 	bl	8000648 <__aeabi_dmul>
 8014bca:	4602      	mov	r2, r0
 8014bcc:	460b      	mov	r3, r1
 8014bce:	4630      	mov	r0, r6
 8014bd0:	4639      	mov	r1, r7
 8014bd2:	f7eb fd39 	bl	8000648 <__aeabi_dmul>
 8014bd6:	4642      	mov	r2, r8
 8014bd8:	4604      	mov	r4, r0
 8014bda:	460d      	mov	r5, r1
 8014bdc:	464b      	mov	r3, r9
 8014bde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014be2:	f7eb fb7b 	bl	80002dc <__adddf3>
 8014be6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014bea:	f7eb fd2d 	bl	8000648 <__aeabi_dmul>
 8014bee:	4622      	mov	r2, r4
 8014bf0:	462b      	mov	r3, r5
 8014bf2:	f7eb fb73 	bl	80002dc <__adddf3>
 8014bf6:	4642      	mov	r2, r8
 8014bf8:	4606      	mov	r6, r0
 8014bfa:	460f      	mov	r7, r1
 8014bfc:	464b      	mov	r3, r9
 8014bfe:	4640      	mov	r0, r8
 8014c00:	4649      	mov	r1, r9
 8014c02:	f7eb fd21 	bl	8000648 <__aeabi_dmul>
 8014c06:	2200      	movs	r2, #0
 8014c08:	4b68      	ldr	r3, [pc, #416]	; (8014dac <__ieee754_pow+0x734>)
 8014c0a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014c0e:	f7eb fb65 	bl	80002dc <__adddf3>
 8014c12:	4632      	mov	r2, r6
 8014c14:	463b      	mov	r3, r7
 8014c16:	f7eb fb61 	bl	80002dc <__adddf3>
 8014c1a:	9802      	ldr	r0, [sp, #8]
 8014c1c:	460d      	mov	r5, r1
 8014c1e:	4604      	mov	r4, r0
 8014c20:	4602      	mov	r2, r0
 8014c22:	460b      	mov	r3, r1
 8014c24:	4640      	mov	r0, r8
 8014c26:	4649      	mov	r1, r9
 8014c28:	f7eb fd0e 	bl	8000648 <__aeabi_dmul>
 8014c2c:	2200      	movs	r2, #0
 8014c2e:	4680      	mov	r8, r0
 8014c30:	4689      	mov	r9, r1
 8014c32:	4b5e      	ldr	r3, [pc, #376]	; (8014dac <__ieee754_pow+0x734>)
 8014c34:	4620      	mov	r0, r4
 8014c36:	4629      	mov	r1, r5
 8014c38:	f7eb fb4e 	bl	80002d8 <__aeabi_dsub>
 8014c3c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014c40:	f7eb fb4a 	bl	80002d8 <__aeabi_dsub>
 8014c44:	4602      	mov	r2, r0
 8014c46:	460b      	mov	r3, r1
 8014c48:	4630      	mov	r0, r6
 8014c4a:	4639      	mov	r1, r7
 8014c4c:	f7eb fb44 	bl	80002d8 <__aeabi_dsub>
 8014c50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014c54:	f7eb fcf8 	bl	8000648 <__aeabi_dmul>
 8014c58:	4622      	mov	r2, r4
 8014c5a:	4606      	mov	r6, r0
 8014c5c:	460f      	mov	r7, r1
 8014c5e:	462b      	mov	r3, r5
 8014c60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014c64:	f7eb fcf0 	bl	8000648 <__aeabi_dmul>
 8014c68:	4602      	mov	r2, r0
 8014c6a:	460b      	mov	r3, r1
 8014c6c:	4630      	mov	r0, r6
 8014c6e:	4639      	mov	r1, r7
 8014c70:	f7eb fb34 	bl	80002dc <__adddf3>
 8014c74:	4606      	mov	r6, r0
 8014c76:	460f      	mov	r7, r1
 8014c78:	4602      	mov	r2, r0
 8014c7a:	460b      	mov	r3, r1
 8014c7c:	4640      	mov	r0, r8
 8014c7e:	4649      	mov	r1, r9
 8014c80:	f7eb fb2c 	bl	80002dc <__adddf3>
 8014c84:	9802      	ldr	r0, [sp, #8]
 8014c86:	a33c      	add	r3, pc, #240	; (adr r3, 8014d78 <__ieee754_pow+0x700>)
 8014c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c8c:	4604      	mov	r4, r0
 8014c8e:	460d      	mov	r5, r1
 8014c90:	f7eb fcda 	bl	8000648 <__aeabi_dmul>
 8014c94:	4642      	mov	r2, r8
 8014c96:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014c9a:	464b      	mov	r3, r9
 8014c9c:	4620      	mov	r0, r4
 8014c9e:	4629      	mov	r1, r5
 8014ca0:	f7eb fb1a 	bl	80002d8 <__aeabi_dsub>
 8014ca4:	4602      	mov	r2, r0
 8014ca6:	460b      	mov	r3, r1
 8014ca8:	4630      	mov	r0, r6
 8014caa:	4639      	mov	r1, r7
 8014cac:	f7eb fb14 	bl	80002d8 <__aeabi_dsub>
 8014cb0:	a333      	add	r3, pc, #204	; (adr r3, 8014d80 <__ieee754_pow+0x708>)
 8014cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cb6:	f7eb fcc7 	bl	8000648 <__aeabi_dmul>
 8014cba:	a333      	add	r3, pc, #204	; (adr r3, 8014d88 <__ieee754_pow+0x710>)
 8014cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cc0:	4606      	mov	r6, r0
 8014cc2:	460f      	mov	r7, r1
 8014cc4:	4620      	mov	r0, r4
 8014cc6:	4629      	mov	r1, r5
 8014cc8:	f7eb fcbe 	bl	8000648 <__aeabi_dmul>
 8014ccc:	4602      	mov	r2, r0
 8014cce:	460b      	mov	r3, r1
 8014cd0:	4630      	mov	r0, r6
 8014cd2:	4639      	mov	r1, r7
 8014cd4:	f7eb fb02 	bl	80002dc <__adddf3>
 8014cd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014cda:	4b35      	ldr	r3, [pc, #212]	; (8014db0 <__ieee754_pow+0x738>)
 8014cdc:	4413      	add	r3, r2
 8014cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ce2:	f7eb fafb 	bl	80002dc <__adddf3>
 8014ce6:	4604      	mov	r4, r0
 8014ce8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014cea:	460d      	mov	r5, r1
 8014cec:	f7eb fc42 	bl	8000574 <__aeabi_i2d>
 8014cf0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014cf2:	4b30      	ldr	r3, [pc, #192]	; (8014db4 <__ieee754_pow+0x73c>)
 8014cf4:	4413      	add	r3, r2
 8014cf6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014cfa:	4606      	mov	r6, r0
 8014cfc:	460f      	mov	r7, r1
 8014cfe:	4622      	mov	r2, r4
 8014d00:	462b      	mov	r3, r5
 8014d02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014d06:	f7eb fae9 	bl	80002dc <__adddf3>
 8014d0a:	4642      	mov	r2, r8
 8014d0c:	464b      	mov	r3, r9
 8014d0e:	f7eb fae5 	bl	80002dc <__adddf3>
 8014d12:	4632      	mov	r2, r6
 8014d14:	463b      	mov	r3, r7
 8014d16:	f7eb fae1 	bl	80002dc <__adddf3>
 8014d1a:	9802      	ldr	r0, [sp, #8]
 8014d1c:	4632      	mov	r2, r6
 8014d1e:	463b      	mov	r3, r7
 8014d20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014d24:	f7eb fad8 	bl	80002d8 <__aeabi_dsub>
 8014d28:	4642      	mov	r2, r8
 8014d2a:	464b      	mov	r3, r9
 8014d2c:	f7eb fad4 	bl	80002d8 <__aeabi_dsub>
 8014d30:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014d34:	e607      	b.n	8014946 <__ieee754_pow+0x2ce>
 8014d36:	f04f 0a01 	mov.w	sl, #1
 8014d3a:	e6a5      	b.n	8014a88 <__ieee754_pow+0x410>
 8014d3c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8014d90 <__ieee754_pow+0x718>
 8014d40:	e613      	b.n	801496a <__ieee754_pow+0x2f2>
 8014d42:	bf00      	nop
 8014d44:	f3af 8000 	nop.w
 8014d48:	4a454eef 	.word	0x4a454eef
 8014d4c:	3fca7e28 	.word	0x3fca7e28
 8014d50:	93c9db65 	.word	0x93c9db65
 8014d54:	3fcd864a 	.word	0x3fcd864a
 8014d58:	a91d4101 	.word	0xa91d4101
 8014d5c:	3fd17460 	.word	0x3fd17460
 8014d60:	518f264d 	.word	0x518f264d
 8014d64:	3fd55555 	.word	0x3fd55555
 8014d68:	db6fabff 	.word	0xdb6fabff
 8014d6c:	3fdb6db6 	.word	0x3fdb6db6
 8014d70:	33333303 	.word	0x33333303
 8014d74:	3fe33333 	.word	0x3fe33333
 8014d78:	e0000000 	.word	0xe0000000
 8014d7c:	3feec709 	.word	0x3feec709
 8014d80:	dc3a03fd 	.word	0xdc3a03fd
 8014d84:	3feec709 	.word	0x3feec709
 8014d88:	145b01f5 	.word	0x145b01f5
 8014d8c:	be3e2fe0 	.word	0xbe3e2fe0
 8014d90:	00000000 	.word	0x00000000
 8014d94:	3ff00000 	.word	0x3ff00000
 8014d98:	43400000 	.word	0x43400000
 8014d9c:	0003988e 	.word	0x0003988e
 8014da0:	000bb679 	.word	0x000bb679
 8014da4:	08016ba0 	.word	0x08016ba0
 8014da8:	3ff00000 	.word	0x3ff00000
 8014dac:	40080000 	.word	0x40080000
 8014db0:	08016bc0 	.word	0x08016bc0
 8014db4:	08016bb0 	.word	0x08016bb0
 8014db8:	a3b4      	add	r3, pc, #720	; (adr r3, 801508c <__ieee754_pow+0xa14>)
 8014dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dbe:	4640      	mov	r0, r8
 8014dc0:	4649      	mov	r1, r9
 8014dc2:	f7eb fa8b 	bl	80002dc <__adddf3>
 8014dc6:	4622      	mov	r2, r4
 8014dc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014dcc:	462b      	mov	r3, r5
 8014dce:	4630      	mov	r0, r6
 8014dd0:	4639      	mov	r1, r7
 8014dd2:	f7eb fa81 	bl	80002d8 <__aeabi_dsub>
 8014dd6:	4602      	mov	r2, r0
 8014dd8:	460b      	mov	r3, r1
 8014dda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014dde:	f7eb fec3 	bl	8000b68 <__aeabi_dcmpgt>
 8014de2:	2800      	cmp	r0, #0
 8014de4:	f47f adfe 	bne.w	80149e4 <__ieee754_pow+0x36c>
 8014de8:	4aa3      	ldr	r2, [pc, #652]	; (8015078 <__ieee754_pow+0xa00>)
 8014dea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014dee:	4293      	cmp	r3, r2
 8014df0:	f340 810a 	ble.w	8015008 <__ieee754_pow+0x990>
 8014df4:	151b      	asrs	r3, r3, #20
 8014df6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8014dfa:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8014dfe:	fa4a f303 	asr.w	r3, sl, r3
 8014e02:	445b      	add	r3, fp
 8014e04:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8014e08:	4e9c      	ldr	r6, [pc, #624]	; (801507c <__ieee754_pow+0xa04>)
 8014e0a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8014e0e:	4116      	asrs	r6, r2
 8014e10:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8014e14:	2000      	movs	r0, #0
 8014e16:	ea23 0106 	bic.w	r1, r3, r6
 8014e1a:	f1c2 0214 	rsb	r2, r2, #20
 8014e1e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8014e22:	fa4a fa02 	asr.w	sl, sl, r2
 8014e26:	f1bb 0f00 	cmp.w	fp, #0
 8014e2a:	4602      	mov	r2, r0
 8014e2c:	460b      	mov	r3, r1
 8014e2e:	4620      	mov	r0, r4
 8014e30:	4629      	mov	r1, r5
 8014e32:	bfb8      	it	lt
 8014e34:	f1ca 0a00 	rsblt	sl, sl, #0
 8014e38:	f7eb fa4e 	bl	80002d8 <__aeabi_dsub>
 8014e3c:	e9cd 0100 	strd	r0, r1, [sp]
 8014e40:	4642      	mov	r2, r8
 8014e42:	464b      	mov	r3, r9
 8014e44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014e48:	f7eb fa48 	bl	80002dc <__adddf3>
 8014e4c:	2000      	movs	r0, #0
 8014e4e:	a378      	add	r3, pc, #480	; (adr r3, 8015030 <__ieee754_pow+0x9b8>)
 8014e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e54:	4604      	mov	r4, r0
 8014e56:	460d      	mov	r5, r1
 8014e58:	f7eb fbf6 	bl	8000648 <__aeabi_dmul>
 8014e5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014e60:	4606      	mov	r6, r0
 8014e62:	460f      	mov	r7, r1
 8014e64:	4620      	mov	r0, r4
 8014e66:	4629      	mov	r1, r5
 8014e68:	f7eb fa36 	bl	80002d8 <__aeabi_dsub>
 8014e6c:	4602      	mov	r2, r0
 8014e6e:	460b      	mov	r3, r1
 8014e70:	4640      	mov	r0, r8
 8014e72:	4649      	mov	r1, r9
 8014e74:	f7eb fa30 	bl	80002d8 <__aeabi_dsub>
 8014e78:	a36f      	add	r3, pc, #444	; (adr r3, 8015038 <__ieee754_pow+0x9c0>)
 8014e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e7e:	f7eb fbe3 	bl	8000648 <__aeabi_dmul>
 8014e82:	a36f      	add	r3, pc, #444	; (adr r3, 8015040 <__ieee754_pow+0x9c8>)
 8014e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e88:	4680      	mov	r8, r0
 8014e8a:	4689      	mov	r9, r1
 8014e8c:	4620      	mov	r0, r4
 8014e8e:	4629      	mov	r1, r5
 8014e90:	f7eb fbda 	bl	8000648 <__aeabi_dmul>
 8014e94:	4602      	mov	r2, r0
 8014e96:	460b      	mov	r3, r1
 8014e98:	4640      	mov	r0, r8
 8014e9a:	4649      	mov	r1, r9
 8014e9c:	f7eb fa1e 	bl	80002dc <__adddf3>
 8014ea0:	4604      	mov	r4, r0
 8014ea2:	460d      	mov	r5, r1
 8014ea4:	4602      	mov	r2, r0
 8014ea6:	460b      	mov	r3, r1
 8014ea8:	4630      	mov	r0, r6
 8014eaa:	4639      	mov	r1, r7
 8014eac:	f7eb fa16 	bl	80002dc <__adddf3>
 8014eb0:	4632      	mov	r2, r6
 8014eb2:	463b      	mov	r3, r7
 8014eb4:	4680      	mov	r8, r0
 8014eb6:	4689      	mov	r9, r1
 8014eb8:	f7eb fa0e 	bl	80002d8 <__aeabi_dsub>
 8014ebc:	4602      	mov	r2, r0
 8014ebe:	460b      	mov	r3, r1
 8014ec0:	4620      	mov	r0, r4
 8014ec2:	4629      	mov	r1, r5
 8014ec4:	f7eb fa08 	bl	80002d8 <__aeabi_dsub>
 8014ec8:	4642      	mov	r2, r8
 8014eca:	4606      	mov	r6, r0
 8014ecc:	460f      	mov	r7, r1
 8014ece:	464b      	mov	r3, r9
 8014ed0:	4640      	mov	r0, r8
 8014ed2:	4649      	mov	r1, r9
 8014ed4:	f7eb fbb8 	bl	8000648 <__aeabi_dmul>
 8014ed8:	a35b      	add	r3, pc, #364	; (adr r3, 8015048 <__ieee754_pow+0x9d0>)
 8014eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ede:	4604      	mov	r4, r0
 8014ee0:	460d      	mov	r5, r1
 8014ee2:	f7eb fbb1 	bl	8000648 <__aeabi_dmul>
 8014ee6:	a35a      	add	r3, pc, #360	; (adr r3, 8015050 <__ieee754_pow+0x9d8>)
 8014ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014eec:	f7eb f9f4 	bl	80002d8 <__aeabi_dsub>
 8014ef0:	4622      	mov	r2, r4
 8014ef2:	462b      	mov	r3, r5
 8014ef4:	f7eb fba8 	bl	8000648 <__aeabi_dmul>
 8014ef8:	a357      	add	r3, pc, #348	; (adr r3, 8015058 <__ieee754_pow+0x9e0>)
 8014efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014efe:	f7eb f9ed 	bl	80002dc <__adddf3>
 8014f02:	4622      	mov	r2, r4
 8014f04:	462b      	mov	r3, r5
 8014f06:	f7eb fb9f 	bl	8000648 <__aeabi_dmul>
 8014f0a:	a355      	add	r3, pc, #340	; (adr r3, 8015060 <__ieee754_pow+0x9e8>)
 8014f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f10:	f7eb f9e2 	bl	80002d8 <__aeabi_dsub>
 8014f14:	4622      	mov	r2, r4
 8014f16:	462b      	mov	r3, r5
 8014f18:	f7eb fb96 	bl	8000648 <__aeabi_dmul>
 8014f1c:	a352      	add	r3, pc, #328	; (adr r3, 8015068 <__ieee754_pow+0x9f0>)
 8014f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f22:	f7eb f9db 	bl	80002dc <__adddf3>
 8014f26:	4622      	mov	r2, r4
 8014f28:	462b      	mov	r3, r5
 8014f2a:	f7eb fb8d 	bl	8000648 <__aeabi_dmul>
 8014f2e:	4602      	mov	r2, r0
 8014f30:	460b      	mov	r3, r1
 8014f32:	4640      	mov	r0, r8
 8014f34:	4649      	mov	r1, r9
 8014f36:	f7eb f9cf 	bl	80002d8 <__aeabi_dsub>
 8014f3a:	4604      	mov	r4, r0
 8014f3c:	460d      	mov	r5, r1
 8014f3e:	4602      	mov	r2, r0
 8014f40:	460b      	mov	r3, r1
 8014f42:	4640      	mov	r0, r8
 8014f44:	4649      	mov	r1, r9
 8014f46:	f7eb fb7f 	bl	8000648 <__aeabi_dmul>
 8014f4a:	2200      	movs	r2, #0
 8014f4c:	e9cd 0100 	strd	r0, r1, [sp]
 8014f50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014f54:	4620      	mov	r0, r4
 8014f56:	4629      	mov	r1, r5
 8014f58:	f7eb f9be 	bl	80002d8 <__aeabi_dsub>
 8014f5c:	4602      	mov	r2, r0
 8014f5e:	460b      	mov	r3, r1
 8014f60:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014f64:	f7eb fc9a 	bl	800089c <__aeabi_ddiv>
 8014f68:	4632      	mov	r2, r6
 8014f6a:	4604      	mov	r4, r0
 8014f6c:	460d      	mov	r5, r1
 8014f6e:	463b      	mov	r3, r7
 8014f70:	4640      	mov	r0, r8
 8014f72:	4649      	mov	r1, r9
 8014f74:	f7eb fb68 	bl	8000648 <__aeabi_dmul>
 8014f78:	4632      	mov	r2, r6
 8014f7a:	463b      	mov	r3, r7
 8014f7c:	f7eb f9ae 	bl	80002dc <__adddf3>
 8014f80:	4602      	mov	r2, r0
 8014f82:	460b      	mov	r3, r1
 8014f84:	4620      	mov	r0, r4
 8014f86:	4629      	mov	r1, r5
 8014f88:	f7eb f9a6 	bl	80002d8 <__aeabi_dsub>
 8014f8c:	4642      	mov	r2, r8
 8014f8e:	464b      	mov	r3, r9
 8014f90:	f7eb f9a2 	bl	80002d8 <__aeabi_dsub>
 8014f94:	4602      	mov	r2, r0
 8014f96:	460b      	mov	r3, r1
 8014f98:	2000      	movs	r0, #0
 8014f9a:	4939      	ldr	r1, [pc, #228]	; (8015080 <__ieee754_pow+0xa08>)
 8014f9c:	f7eb f99c 	bl	80002d8 <__aeabi_dsub>
 8014fa0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8014fa4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8014fa8:	4602      	mov	r2, r0
 8014faa:	460b      	mov	r3, r1
 8014fac:	da2f      	bge.n	801500e <__ieee754_pow+0x996>
 8014fae:	4650      	mov	r0, sl
 8014fb0:	ec43 2b10 	vmov	d0, r2, r3
 8014fb4:	f000 f9c0 	bl	8015338 <scalbn>
 8014fb8:	ec51 0b10 	vmov	r0, r1, d0
 8014fbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014fc0:	f7ff bbf1 	b.w	80147a6 <__ieee754_pow+0x12e>
 8014fc4:	4b2f      	ldr	r3, [pc, #188]	; (8015084 <__ieee754_pow+0xa0c>)
 8014fc6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8014fca:	429e      	cmp	r6, r3
 8014fcc:	f77f af0c 	ble.w	8014de8 <__ieee754_pow+0x770>
 8014fd0:	4b2d      	ldr	r3, [pc, #180]	; (8015088 <__ieee754_pow+0xa10>)
 8014fd2:	440b      	add	r3, r1
 8014fd4:	4303      	orrs	r3, r0
 8014fd6:	d00b      	beq.n	8014ff0 <__ieee754_pow+0x978>
 8014fd8:	a325      	add	r3, pc, #148	; (adr r3, 8015070 <__ieee754_pow+0x9f8>)
 8014fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014fe2:	f7eb fb31 	bl	8000648 <__aeabi_dmul>
 8014fe6:	a322      	add	r3, pc, #136	; (adr r3, 8015070 <__ieee754_pow+0x9f8>)
 8014fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fec:	f7ff bbdb 	b.w	80147a6 <__ieee754_pow+0x12e>
 8014ff0:	4622      	mov	r2, r4
 8014ff2:	462b      	mov	r3, r5
 8014ff4:	f7eb f970 	bl	80002d8 <__aeabi_dsub>
 8014ff8:	4642      	mov	r2, r8
 8014ffa:	464b      	mov	r3, r9
 8014ffc:	f7eb fdaa 	bl	8000b54 <__aeabi_dcmpge>
 8015000:	2800      	cmp	r0, #0
 8015002:	f43f aef1 	beq.w	8014de8 <__ieee754_pow+0x770>
 8015006:	e7e7      	b.n	8014fd8 <__ieee754_pow+0x960>
 8015008:	f04f 0a00 	mov.w	sl, #0
 801500c:	e718      	b.n	8014e40 <__ieee754_pow+0x7c8>
 801500e:	4621      	mov	r1, r4
 8015010:	e7d4      	b.n	8014fbc <__ieee754_pow+0x944>
 8015012:	2000      	movs	r0, #0
 8015014:	491a      	ldr	r1, [pc, #104]	; (8015080 <__ieee754_pow+0xa08>)
 8015016:	f7ff bb8f 	b.w	8014738 <__ieee754_pow+0xc0>
 801501a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801501e:	f7ff bb8b 	b.w	8014738 <__ieee754_pow+0xc0>
 8015022:	4630      	mov	r0, r6
 8015024:	4639      	mov	r1, r7
 8015026:	f7ff bb87 	b.w	8014738 <__ieee754_pow+0xc0>
 801502a:	4693      	mov	fp, r2
 801502c:	f7ff bb98 	b.w	8014760 <__ieee754_pow+0xe8>
 8015030:	00000000 	.word	0x00000000
 8015034:	3fe62e43 	.word	0x3fe62e43
 8015038:	fefa39ef 	.word	0xfefa39ef
 801503c:	3fe62e42 	.word	0x3fe62e42
 8015040:	0ca86c39 	.word	0x0ca86c39
 8015044:	be205c61 	.word	0xbe205c61
 8015048:	72bea4d0 	.word	0x72bea4d0
 801504c:	3e663769 	.word	0x3e663769
 8015050:	c5d26bf1 	.word	0xc5d26bf1
 8015054:	3ebbbd41 	.word	0x3ebbbd41
 8015058:	af25de2c 	.word	0xaf25de2c
 801505c:	3f11566a 	.word	0x3f11566a
 8015060:	16bebd93 	.word	0x16bebd93
 8015064:	3f66c16c 	.word	0x3f66c16c
 8015068:	5555553e 	.word	0x5555553e
 801506c:	3fc55555 	.word	0x3fc55555
 8015070:	c2f8f359 	.word	0xc2f8f359
 8015074:	01a56e1f 	.word	0x01a56e1f
 8015078:	3fe00000 	.word	0x3fe00000
 801507c:	000fffff 	.word	0x000fffff
 8015080:	3ff00000 	.word	0x3ff00000
 8015084:	4090cbff 	.word	0x4090cbff
 8015088:	3f6f3400 	.word	0x3f6f3400
 801508c:	652b82fe 	.word	0x652b82fe
 8015090:	3c971547 	.word	0x3c971547

08015094 <__ieee754_sqrt>:
 8015094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015098:	4955      	ldr	r1, [pc, #340]	; (80151f0 <__ieee754_sqrt+0x15c>)
 801509a:	ec55 4b10 	vmov	r4, r5, d0
 801509e:	43a9      	bics	r1, r5
 80150a0:	462b      	mov	r3, r5
 80150a2:	462a      	mov	r2, r5
 80150a4:	d112      	bne.n	80150cc <__ieee754_sqrt+0x38>
 80150a6:	ee10 2a10 	vmov	r2, s0
 80150aa:	ee10 0a10 	vmov	r0, s0
 80150ae:	4629      	mov	r1, r5
 80150b0:	f7eb faca 	bl	8000648 <__aeabi_dmul>
 80150b4:	4602      	mov	r2, r0
 80150b6:	460b      	mov	r3, r1
 80150b8:	4620      	mov	r0, r4
 80150ba:	4629      	mov	r1, r5
 80150bc:	f7eb f90e 	bl	80002dc <__adddf3>
 80150c0:	4604      	mov	r4, r0
 80150c2:	460d      	mov	r5, r1
 80150c4:	ec45 4b10 	vmov	d0, r4, r5
 80150c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150cc:	2d00      	cmp	r5, #0
 80150ce:	ee10 0a10 	vmov	r0, s0
 80150d2:	4621      	mov	r1, r4
 80150d4:	dc0f      	bgt.n	80150f6 <__ieee754_sqrt+0x62>
 80150d6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80150da:	4330      	orrs	r0, r6
 80150dc:	d0f2      	beq.n	80150c4 <__ieee754_sqrt+0x30>
 80150de:	b155      	cbz	r5, 80150f6 <__ieee754_sqrt+0x62>
 80150e0:	ee10 2a10 	vmov	r2, s0
 80150e4:	4620      	mov	r0, r4
 80150e6:	4629      	mov	r1, r5
 80150e8:	f7eb f8f6 	bl	80002d8 <__aeabi_dsub>
 80150ec:	4602      	mov	r2, r0
 80150ee:	460b      	mov	r3, r1
 80150f0:	f7eb fbd4 	bl	800089c <__aeabi_ddiv>
 80150f4:	e7e4      	b.n	80150c0 <__ieee754_sqrt+0x2c>
 80150f6:	151b      	asrs	r3, r3, #20
 80150f8:	d073      	beq.n	80151e2 <__ieee754_sqrt+0x14e>
 80150fa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80150fe:	07dd      	lsls	r5, r3, #31
 8015100:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8015104:	bf48      	it	mi
 8015106:	0fc8      	lsrmi	r0, r1, #31
 8015108:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801510c:	bf44      	itt	mi
 801510e:	0049      	lslmi	r1, r1, #1
 8015110:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8015114:	2500      	movs	r5, #0
 8015116:	1058      	asrs	r0, r3, #1
 8015118:	0fcb      	lsrs	r3, r1, #31
 801511a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801511e:	0049      	lsls	r1, r1, #1
 8015120:	2316      	movs	r3, #22
 8015122:	462c      	mov	r4, r5
 8015124:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8015128:	19a7      	adds	r7, r4, r6
 801512a:	4297      	cmp	r7, r2
 801512c:	bfde      	ittt	le
 801512e:	19bc      	addle	r4, r7, r6
 8015130:	1bd2      	suble	r2, r2, r7
 8015132:	19ad      	addle	r5, r5, r6
 8015134:	0fcf      	lsrs	r7, r1, #31
 8015136:	3b01      	subs	r3, #1
 8015138:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 801513c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015140:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8015144:	d1f0      	bne.n	8015128 <__ieee754_sqrt+0x94>
 8015146:	f04f 0c20 	mov.w	ip, #32
 801514a:	469e      	mov	lr, r3
 801514c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8015150:	42a2      	cmp	r2, r4
 8015152:	eb06 070e 	add.w	r7, r6, lr
 8015156:	dc02      	bgt.n	801515e <__ieee754_sqrt+0xca>
 8015158:	d112      	bne.n	8015180 <__ieee754_sqrt+0xec>
 801515a:	428f      	cmp	r7, r1
 801515c:	d810      	bhi.n	8015180 <__ieee754_sqrt+0xec>
 801515e:	2f00      	cmp	r7, #0
 8015160:	eb07 0e06 	add.w	lr, r7, r6
 8015164:	da42      	bge.n	80151ec <__ieee754_sqrt+0x158>
 8015166:	f1be 0f00 	cmp.w	lr, #0
 801516a:	db3f      	blt.n	80151ec <__ieee754_sqrt+0x158>
 801516c:	f104 0801 	add.w	r8, r4, #1
 8015170:	1b12      	subs	r2, r2, r4
 8015172:	428f      	cmp	r7, r1
 8015174:	bf88      	it	hi
 8015176:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 801517a:	1bc9      	subs	r1, r1, r7
 801517c:	4433      	add	r3, r6
 801517e:	4644      	mov	r4, r8
 8015180:	0052      	lsls	r2, r2, #1
 8015182:	f1bc 0c01 	subs.w	ip, ip, #1
 8015186:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 801518a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801518e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015192:	d1dd      	bne.n	8015150 <__ieee754_sqrt+0xbc>
 8015194:	430a      	orrs	r2, r1
 8015196:	d006      	beq.n	80151a6 <__ieee754_sqrt+0x112>
 8015198:	1c5c      	adds	r4, r3, #1
 801519a:	bf13      	iteet	ne
 801519c:	3301      	addne	r3, #1
 801519e:	3501      	addeq	r5, #1
 80151a0:	4663      	moveq	r3, ip
 80151a2:	f023 0301 	bicne.w	r3, r3, #1
 80151a6:	106a      	asrs	r2, r5, #1
 80151a8:	085b      	lsrs	r3, r3, #1
 80151aa:	07e9      	lsls	r1, r5, #31
 80151ac:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80151b0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80151b4:	bf48      	it	mi
 80151b6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80151ba:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80151be:	461c      	mov	r4, r3
 80151c0:	e780      	b.n	80150c4 <__ieee754_sqrt+0x30>
 80151c2:	0aca      	lsrs	r2, r1, #11
 80151c4:	3815      	subs	r0, #21
 80151c6:	0549      	lsls	r1, r1, #21
 80151c8:	2a00      	cmp	r2, #0
 80151ca:	d0fa      	beq.n	80151c2 <__ieee754_sqrt+0x12e>
 80151cc:	02d6      	lsls	r6, r2, #11
 80151ce:	d50a      	bpl.n	80151e6 <__ieee754_sqrt+0x152>
 80151d0:	f1c3 0420 	rsb	r4, r3, #32
 80151d4:	fa21 f404 	lsr.w	r4, r1, r4
 80151d8:	1e5d      	subs	r5, r3, #1
 80151da:	4099      	lsls	r1, r3
 80151dc:	4322      	orrs	r2, r4
 80151de:	1b43      	subs	r3, r0, r5
 80151e0:	e78b      	b.n	80150fa <__ieee754_sqrt+0x66>
 80151e2:	4618      	mov	r0, r3
 80151e4:	e7f0      	b.n	80151c8 <__ieee754_sqrt+0x134>
 80151e6:	0052      	lsls	r2, r2, #1
 80151e8:	3301      	adds	r3, #1
 80151ea:	e7ef      	b.n	80151cc <__ieee754_sqrt+0x138>
 80151ec:	46a0      	mov	r8, r4
 80151ee:	e7bf      	b.n	8015170 <__ieee754_sqrt+0xdc>
 80151f0:	7ff00000 	.word	0x7ff00000

080151f4 <fabs>:
 80151f4:	ec51 0b10 	vmov	r0, r1, d0
 80151f8:	ee10 2a10 	vmov	r2, s0
 80151fc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015200:	ec43 2b10 	vmov	d0, r2, r3
 8015204:	4770      	bx	lr

08015206 <finite>:
 8015206:	ee10 3a90 	vmov	r3, s1
 801520a:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 801520e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8015212:	0fc0      	lsrs	r0, r0, #31
 8015214:	4770      	bx	lr

08015216 <matherr>:
 8015216:	2000      	movs	r0, #0
 8015218:	4770      	bx	lr
 801521a:	0000      	movs	r0, r0
 801521c:	0000      	movs	r0, r0
	...

08015220 <nan>:
 8015220:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015228 <nan+0x8>
 8015224:	4770      	bx	lr
 8015226:	bf00      	nop
 8015228:	00000000 	.word	0x00000000
 801522c:	7ff80000 	.word	0x7ff80000

08015230 <rint>:
 8015230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015232:	ec51 0b10 	vmov	r0, r1, d0
 8015236:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801523a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801523e:	2e13      	cmp	r6, #19
 8015240:	460b      	mov	r3, r1
 8015242:	ee10 4a10 	vmov	r4, s0
 8015246:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801524a:	dc56      	bgt.n	80152fa <rint+0xca>
 801524c:	2e00      	cmp	r6, #0
 801524e:	da2b      	bge.n	80152a8 <rint+0x78>
 8015250:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8015254:	4302      	orrs	r2, r0
 8015256:	d023      	beq.n	80152a0 <rint+0x70>
 8015258:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801525c:	4302      	orrs	r2, r0
 801525e:	4254      	negs	r4, r2
 8015260:	4314      	orrs	r4, r2
 8015262:	0c4b      	lsrs	r3, r1, #17
 8015264:	0b24      	lsrs	r4, r4, #12
 8015266:	045b      	lsls	r3, r3, #17
 8015268:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801526c:	ea44 0103 	orr.w	r1, r4, r3
 8015270:	460b      	mov	r3, r1
 8015272:	492f      	ldr	r1, [pc, #188]	; (8015330 <rint+0x100>)
 8015274:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8015278:	e9d1 6700 	ldrd	r6, r7, [r1]
 801527c:	4602      	mov	r2, r0
 801527e:	4639      	mov	r1, r7
 8015280:	4630      	mov	r0, r6
 8015282:	f7eb f82b 	bl	80002dc <__adddf3>
 8015286:	e9cd 0100 	strd	r0, r1, [sp]
 801528a:	463b      	mov	r3, r7
 801528c:	4632      	mov	r2, r6
 801528e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015292:	f7eb f821 	bl	80002d8 <__aeabi_dsub>
 8015296:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801529a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801529e:	4639      	mov	r1, r7
 80152a0:	ec41 0b10 	vmov	d0, r0, r1
 80152a4:	b003      	add	sp, #12
 80152a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80152a8:	4a22      	ldr	r2, [pc, #136]	; (8015334 <rint+0x104>)
 80152aa:	4132      	asrs	r2, r6
 80152ac:	ea01 0702 	and.w	r7, r1, r2
 80152b0:	4307      	orrs	r7, r0
 80152b2:	d0f5      	beq.n	80152a0 <rint+0x70>
 80152b4:	0852      	lsrs	r2, r2, #1
 80152b6:	4011      	ands	r1, r2
 80152b8:	430c      	orrs	r4, r1
 80152ba:	d00b      	beq.n	80152d4 <rint+0xa4>
 80152bc:	ea23 0202 	bic.w	r2, r3, r2
 80152c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80152c4:	2e13      	cmp	r6, #19
 80152c6:	fa43 f306 	asr.w	r3, r3, r6
 80152ca:	bf0c      	ite	eq
 80152cc:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80152d0:	2400      	movne	r4, #0
 80152d2:	4313      	orrs	r3, r2
 80152d4:	4916      	ldr	r1, [pc, #88]	; (8015330 <rint+0x100>)
 80152d6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80152da:	4622      	mov	r2, r4
 80152dc:	e9d5 4500 	ldrd	r4, r5, [r5]
 80152e0:	4620      	mov	r0, r4
 80152e2:	4629      	mov	r1, r5
 80152e4:	f7ea fffa 	bl	80002dc <__adddf3>
 80152e8:	e9cd 0100 	strd	r0, r1, [sp]
 80152ec:	4622      	mov	r2, r4
 80152ee:	462b      	mov	r3, r5
 80152f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80152f4:	f7ea fff0 	bl	80002d8 <__aeabi_dsub>
 80152f8:	e7d2      	b.n	80152a0 <rint+0x70>
 80152fa:	2e33      	cmp	r6, #51	; 0x33
 80152fc:	dd07      	ble.n	801530e <rint+0xde>
 80152fe:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8015302:	d1cd      	bne.n	80152a0 <rint+0x70>
 8015304:	ee10 2a10 	vmov	r2, s0
 8015308:	f7ea ffe8 	bl	80002dc <__adddf3>
 801530c:	e7c8      	b.n	80152a0 <rint+0x70>
 801530e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8015312:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015316:	40f2      	lsrs	r2, r6
 8015318:	4210      	tst	r0, r2
 801531a:	d0c1      	beq.n	80152a0 <rint+0x70>
 801531c:	0852      	lsrs	r2, r2, #1
 801531e:	4210      	tst	r0, r2
 8015320:	bf1f      	itttt	ne
 8015322:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8015326:	ea20 0202 	bicne.w	r2, r0, r2
 801532a:	4134      	asrne	r4, r6
 801532c:	4314      	orrne	r4, r2
 801532e:	e7d1      	b.n	80152d4 <rint+0xa4>
 8015330:	08016bd0 	.word	0x08016bd0
 8015334:	000fffff 	.word	0x000fffff

08015338 <scalbn>:
 8015338:	b570      	push	{r4, r5, r6, lr}
 801533a:	ec55 4b10 	vmov	r4, r5, d0
 801533e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8015342:	4606      	mov	r6, r0
 8015344:	462b      	mov	r3, r5
 8015346:	b9aa      	cbnz	r2, 8015374 <scalbn+0x3c>
 8015348:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801534c:	4323      	orrs	r3, r4
 801534e:	d03b      	beq.n	80153c8 <scalbn+0x90>
 8015350:	4b31      	ldr	r3, [pc, #196]	; (8015418 <scalbn+0xe0>)
 8015352:	4629      	mov	r1, r5
 8015354:	2200      	movs	r2, #0
 8015356:	ee10 0a10 	vmov	r0, s0
 801535a:	f7eb f975 	bl	8000648 <__aeabi_dmul>
 801535e:	4b2f      	ldr	r3, [pc, #188]	; (801541c <scalbn+0xe4>)
 8015360:	429e      	cmp	r6, r3
 8015362:	4604      	mov	r4, r0
 8015364:	460d      	mov	r5, r1
 8015366:	da12      	bge.n	801538e <scalbn+0x56>
 8015368:	a327      	add	r3, pc, #156	; (adr r3, 8015408 <scalbn+0xd0>)
 801536a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801536e:	f7eb f96b 	bl	8000648 <__aeabi_dmul>
 8015372:	e009      	b.n	8015388 <scalbn+0x50>
 8015374:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8015378:	428a      	cmp	r2, r1
 801537a:	d10c      	bne.n	8015396 <scalbn+0x5e>
 801537c:	ee10 2a10 	vmov	r2, s0
 8015380:	4620      	mov	r0, r4
 8015382:	4629      	mov	r1, r5
 8015384:	f7ea ffaa 	bl	80002dc <__adddf3>
 8015388:	4604      	mov	r4, r0
 801538a:	460d      	mov	r5, r1
 801538c:	e01c      	b.n	80153c8 <scalbn+0x90>
 801538e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015392:	460b      	mov	r3, r1
 8015394:	3a36      	subs	r2, #54	; 0x36
 8015396:	4432      	add	r2, r6
 8015398:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801539c:	428a      	cmp	r2, r1
 801539e:	dd0b      	ble.n	80153b8 <scalbn+0x80>
 80153a0:	ec45 4b11 	vmov	d1, r4, r5
 80153a4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8015410 <scalbn+0xd8>
 80153a8:	f000 f9f0 	bl	801578c <copysign>
 80153ac:	a318      	add	r3, pc, #96	; (adr r3, 8015410 <scalbn+0xd8>)
 80153ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153b2:	ec51 0b10 	vmov	r0, r1, d0
 80153b6:	e7da      	b.n	801536e <scalbn+0x36>
 80153b8:	2a00      	cmp	r2, #0
 80153ba:	dd08      	ble.n	80153ce <scalbn+0x96>
 80153bc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80153c0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80153c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80153c8:	ec45 4b10 	vmov	d0, r4, r5
 80153cc:	bd70      	pop	{r4, r5, r6, pc}
 80153ce:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80153d2:	da0d      	bge.n	80153f0 <scalbn+0xb8>
 80153d4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80153d8:	429e      	cmp	r6, r3
 80153da:	ec45 4b11 	vmov	d1, r4, r5
 80153de:	dce1      	bgt.n	80153a4 <scalbn+0x6c>
 80153e0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8015408 <scalbn+0xd0>
 80153e4:	f000 f9d2 	bl	801578c <copysign>
 80153e8:	a307      	add	r3, pc, #28	; (adr r3, 8015408 <scalbn+0xd0>)
 80153ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153ee:	e7e0      	b.n	80153b2 <scalbn+0x7a>
 80153f0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80153f4:	3236      	adds	r2, #54	; 0x36
 80153f6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80153fa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80153fe:	4620      	mov	r0, r4
 8015400:	4629      	mov	r1, r5
 8015402:	2200      	movs	r2, #0
 8015404:	4b06      	ldr	r3, [pc, #24]	; (8015420 <scalbn+0xe8>)
 8015406:	e7b2      	b.n	801536e <scalbn+0x36>
 8015408:	c2f8f359 	.word	0xc2f8f359
 801540c:	01a56e1f 	.word	0x01a56e1f
 8015410:	8800759c 	.word	0x8800759c
 8015414:	7e37e43c 	.word	0x7e37e43c
 8015418:	43500000 	.word	0x43500000
 801541c:	ffff3cb0 	.word	0xffff3cb0
 8015420:	3c900000 	.word	0x3c900000
 8015424:	00000000 	.word	0x00000000

08015428 <__ieee754_log>:
 8015428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801542c:	ec51 0b10 	vmov	r0, r1, d0
 8015430:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8015434:	b087      	sub	sp, #28
 8015436:	460d      	mov	r5, r1
 8015438:	da27      	bge.n	801548a <__ieee754_log+0x62>
 801543a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801543e:	4303      	orrs	r3, r0
 8015440:	ee10 2a10 	vmov	r2, s0
 8015444:	d10a      	bne.n	801545c <__ieee754_log+0x34>
 8015446:	49cc      	ldr	r1, [pc, #816]	; (8015778 <__ieee754_log+0x350>)
 8015448:	2200      	movs	r2, #0
 801544a:	2300      	movs	r3, #0
 801544c:	2000      	movs	r0, #0
 801544e:	f7eb fa25 	bl	800089c <__aeabi_ddiv>
 8015452:	ec41 0b10 	vmov	d0, r0, r1
 8015456:	b007      	add	sp, #28
 8015458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801545c:	2900      	cmp	r1, #0
 801545e:	da05      	bge.n	801546c <__ieee754_log+0x44>
 8015460:	460b      	mov	r3, r1
 8015462:	f7ea ff39 	bl	80002d8 <__aeabi_dsub>
 8015466:	2200      	movs	r2, #0
 8015468:	2300      	movs	r3, #0
 801546a:	e7f0      	b.n	801544e <__ieee754_log+0x26>
 801546c:	4bc3      	ldr	r3, [pc, #780]	; (801577c <__ieee754_log+0x354>)
 801546e:	2200      	movs	r2, #0
 8015470:	f7eb f8ea 	bl	8000648 <__aeabi_dmul>
 8015474:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8015478:	460d      	mov	r5, r1
 801547a:	4ac1      	ldr	r2, [pc, #772]	; (8015780 <__ieee754_log+0x358>)
 801547c:	4295      	cmp	r5, r2
 801547e:	dd06      	ble.n	801548e <__ieee754_log+0x66>
 8015480:	4602      	mov	r2, r0
 8015482:	460b      	mov	r3, r1
 8015484:	f7ea ff2a 	bl	80002dc <__adddf3>
 8015488:	e7e3      	b.n	8015452 <__ieee754_log+0x2a>
 801548a:	2300      	movs	r3, #0
 801548c:	e7f5      	b.n	801547a <__ieee754_log+0x52>
 801548e:	152c      	asrs	r4, r5, #20
 8015490:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8015494:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8015498:	441c      	add	r4, r3
 801549a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 801549e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80154a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80154a6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80154aa:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80154ae:	ea42 0105 	orr.w	r1, r2, r5
 80154b2:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80154b6:	2200      	movs	r2, #0
 80154b8:	4bb2      	ldr	r3, [pc, #712]	; (8015784 <__ieee754_log+0x35c>)
 80154ba:	f7ea ff0d 	bl	80002d8 <__aeabi_dsub>
 80154be:	1cab      	adds	r3, r5, #2
 80154c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80154c4:	2b02      	cmp	r3, #2
 80154c6:	4682      	mov	sl, r0
 80154c8:	468b      	mov	fp, r1
 80154ca:	f04f 0200 	mov.w	r2, #0
 80154ce:	dc53      	bgt.n	8015578 <__ieee754_log+0x150>
 80154d0:	2300      	movs	r3, #0
 80154d2:	f7eb fb21 	bl	8000b18 <__aeabi_dcmpeq>
 80154d6:	b1d0      	cbz	r0, 801550e <__ieee754_log+0xe6>
 80154d8:	2c00      	cmp	r4, #0
 80154da:	f000 8120 	beq.w	801571e <__ieee754_log+0x2f6>
 80154de:	4620      	mov	r0, r4
 80154e0:	f7eb f848 	bl	8000574 <__aeabi_i2d>
 80154e4:	a390      	add	r3, pc, #576	; (adr r3, 8015728 <__ieee754_log+0x300>)
 80154e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154ea:	4606      	mov	r6, r0
 80154ec:	460f      	mov	r7, r1
 80154ee:	f7eb f8ab 	bl	8000648 <__aeabi_dmul>
 80154f2:	a38f      	add	r3, pc, #572	; (adr r3, 8015730 <__ieee754_log+0x308>)
 80154f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154f8:	4604      	mov	r4, r0
 80154fa:	460d      	mov	r5, r1
 80154fc:	4630      	mov	r0, r6
 80154fe:	4639      	mov	r1, r7
 8015500:	f7eb f8a2 	bl	8000648 <__aeabi_dmul>
 8015504:	4602      	mov	r2, r0
 8015506:	460b      	mov	r3, r1
 8015508:	4620      	mov	r0, r4
 801550a:	4629      	mov	r1, r5
 801550c:	e7ba      	b.n	8015484 <__ieee754_log+0x5c>
 801550e:	a38a      	add	r3, pc, #552	; (adr r3, 8015738 <__ieee754_log+0x310>)
 8015510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015514:	4650      	mov	r0, sl
 8015516:	4659      	mov	r1, fp
 8015518:	f7eb f896 	bl	8000648 <__aeabi_dmul>
 801551c:	4602      	mov	r2, r0
 801551e:	460b      	mov	r3, r1
 8015520:	2000      	movs	r0, #0
 8015522:	4999      	ldr	r1, [pc, #612]	; (8015788 <__ieee754_log+0x360>)
 8015524:	f7ea fed8 	bl	80002d8 <__aeabi_dsub>
 8015528:	4652      	mov	r2, sl
 801552a:	4606      	mov	r6, r0
 801552c:	460f      	mov	r7, r1
 801552e:	465b      	mov	r3, fp
 8015530:	4650      	mov	r0, sl
 8015532:	4659      	mov	r1, fp
 8015534:	f7eb f888 	bl	8000648 <__aeabi_dmul>
 8015538:	4602      	mov	r2, r0
 801553a:	460b      	mov	r3, r1
 801553c:	4630      	mov	r0, r6
 801553e:	4639      	mov	r1, r7
 8015540:	f7eb f882 	bl	8000648 <__aeabi_dmul>
 8015544:	4606      	mov	r6, r0
 8015546:	460f      	mov	r7, r1
 8015548:	b914      	cbnz	r4, 8015550 <__ieee754_log+0x128>
 801554a:	4632      	mov	r2, r6
 801554c:	463b      	mov	r3, r7
 801554e:	e0a0      	b.n	8015692 <__ieee754_log+0x26a>
 8015550:	4620      	mov	r0, r4
 8015552:	f7eb f80f 	bl	8000574 <__aeabi_i2d>
 8015556:	a374      	add	r3, pc, #464	; (adr r3, 8015728 <__ieee754_log+0x300>)
 8015558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801555c:	4680      	mov	r8, r0
 801555e:	4689      	mov	r9, r1
 8015560:	f7eb f872 	bl	8000648 <__aeabi_dmul>
 8015564:	a372      	add	r3, pc, #456	; (adr r3, 8015730 <__ieee754_log+0x308>)
 8015566:	e9d3 2300 	ldrd	r2, r3, [r3]
 801556a:	4604      	mov	r4, r0
 801556c:	460d      	mov	r5, r1
 801556e:	4640      	mov	r0, r8
 8015570:	4649      	mov	r1, r9
 8015572:	f7eb f869 	bl	8000648 <__aeabi_dmul>
 8015576:	e0a5      	b.n	80156c4 <__ieee754_log+0x29c>
 8015578:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801557c:	f7ea feae 	bl	80002dc <__adddf3>
 8015580:	4602      	mov	r2, r0
 8015582:	460b      	mov	r3, r1
 8015584:	4650      	mov	r0, sl
 8015586:	4659      	mov	r1, fp
 8015588:	f7eb f988 	bl	800089c <__aeabi_ddiv>
 801558c:	e9cd 0100 	strd	r0, r1, [sp]
 8015590:	4620      	mov	r0, r4
 8015592:	f7ea ffef 	bl	8000574 <__aeabi_i2d>
 8015596:	e9dd 2300 	ldrd	r2, r3, [sp]
 801559a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801559e:	4610      	mov	r0, r2
 80155a0:	4619      	mov	r1, r3
 80155a2:	f7eb f851 	bl	8000648 <__aeabi_dmul>
 80155a6:	4602      	mov	r2, r0
 80155a8:	460b      	mov	r3, r1
 80155aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80155ae:	f7eb f84b 	bl	8000648 <__aeabi_dmul>
 80155b2:	a363      	add	r3, pc, #396	; (adr r3, 8015740 <__ieee754_log+0x318>)
 80155b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155b8:	4680      	mov	r8, r0
 80155ba:	4689      	mov	r9, r1
 80155bc:	f7eb f844 	bl	8000648 <__aeabi_dmul>
 80155c0:	a361      	add	r3, pc, #388	; (adr r3, 8015748 <__ieee754_log+0x320>)
 80155c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155c6:	f7ea fe89 	bl	80002dc <__adddf3>
 80155ca:	4642      	mov	r2, r8
 80155cc:	464b      	mov	r3, r9
 80155ce:	f7eb f83b 	bl	8000648 <__aeabi_dmul>
 80155d2:	a35f      	add	r3, pc, #380	; (adr r3, 8015750 <__ieee754_log+0x328>)
 80155d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155d8:	f7ea fe80 	bl	80002dc <__adddf3>
 80155dc:	4642      	mov	r2, r8
 80155de:	464b      	mov	r3, r9
 80155e0:	f7eb f832 	bl	8000648 <__aeabi_dmul>
 80155e4:	a35c      	add	r3, pc, #368	; (adr r3, 8015758 <__ieee754_log+0x330>)
 80155e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155ea:	f7ea fe77 	bl	80002dc <__adddf3>
 80155ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80155f2:	f7eb f829 	bl	8000648 <__aeabi_dmul>
 80155f6:	a35a      	add	r3, pc, #360	; (adr r3, 8015760 <__ieee754_log+0x338>)
 80155f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015600:	4640      	mov	r0, r8
 8015602:	4649      	mov	r1, r9
 8015604:	f7eb f820 	bl	8000648 <__aeabi_dmul>
 8015608:	a357      	add	r3, pc, #348	; (adr r3, 8015768 <__ieee754_log+0x340>)
 801560a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801560e:	f7ea fe65 	bl	80002dc <__adddf3>
 8015612:	4642      	mov	r2, r8
 8015614:	464b      	mov	r3, r9
 8015616:	f7eb f817 	bl	8000648 <__aeabi_dmul>
 801561a:	a355      	add	r3, pc, #340	; (adr r3, 8015770 <__ieee754_log+0x348>)
 801561c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015620:	f7ea fe5c 	bl	80002dc <__adddf3>
 8015624:	4642      	mov	r2, r8
 8015626:	464b      	mov	r3, r9
 8015628:	f7eb f80e 	bl	8000648 <__aeabi_dmul>
 801562c:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 8015630:	4602      	mov	r2, r0
 8015632:	460b      	mov	r3, r1
 8015634:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8015638:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801563c:	f7ea fe4e 	bl	80002dc <__adddf3>
 8015640:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 8015644:	3551      	adds	r5, #81	; 0x51
 8015646:	4335      	orrs	r5, r6
 8015648:	2d00      	cmp	r5, #0
 801564a:	4680      	mov	r8, r0
 801564c:	4689      	mov	r9, r1
 801564e:	dd48      	ble.n	80156e2 <__ieee754_log+0x2ba>
 8015650:	2200      	movs	r2, #0
 8015652:	4b4d      	ldr	r3, [pc, #308]	; (8015788 <__ieee754_log+0x360>)
 8015654:	4650      	mov	r0, sl
 8015656:	4659      	mov	r1, fp
 8015658:	f7ea fff6 	bl	8000648 <__aeabi_dmul>
 801565c:	4652      	mov	r2, sl
 801565e:	465b      	mov	r3, fp
 8015660:	f7ea fff2 	bl	8000648 <__aeabi_dmul>
 8015664:	4602      	mov	r2, r0
 8015666:	460b      	mov	r3, r1
 8015668:	4606      	mov	r6, r0
 801566a:	460f      	mov	r7, r1
 801566c:	4640      	mov	r0, r8
 801566e:	4649      	mov	r1, r9
 8015670:	f7ea fe34 	bl	80002dc <__adddf3>
 8015674:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015678:	f7ea ffe6 	bl	8000648 <__aeabi_dmul>
 801567c:	4680      	mov	r8, r0
 801567e:	4689      	mov	r9, r1
 8015680:	b964      	cbnz	r4, 801569c <__ieee754_log+0x274>
 8015682:	4602      	mov	r2, r0
 8015684:	460b      	mov	r3, r1
 8015686:	4630      	mov	r0, r6
 8015688:	4639      	mov	r1, r7
 801568a:	f7ea fe25 	bl	80002d8 <__aeabi_dsub>
 801568e:	4602      	mov	r2, r0
 8015690:	460b      	mov	r3, r1
 8015692:	4650      	mov	r0, sl
 8015694:	4659      	mov	r1, fp
 8015696:	f7ea fe1f 	bl	80002d8 <__aeabi_dsub>
 801569a:	e6da      	b.n	8015452 <__ieee754_log+0x2a>
 801569c:	a322      	add	r3, pc, #136	; (adr r3, 8015728 <__ieee754_log+0x300>)
 801569e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80156a6:	f7ea ffcf 	bl	8000648 <__aeabi_dmul>
 80156aa:	a321      	add	r3, pc, #132	; (adr r3, 8015730 <__ieee754_log+0x308>)
 80156ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156b0:	4604      	mov	r4, r0
 80156b2:	460d      	mov	r5, r1
 80156b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80156b8:	f7ea ffc6 	bl	8000648 <__aeabi_dmul>
 80156bc:	4642      	mov	r2, r8
 80156be:	464b      	mov	r3, r9
 80156c0:	f7ea fe0c 	bl	80002dc <__adddf3>
 80156c4:	4602      	mov	r2, r0
 80156c6:	460b      	mov	r3, r1
 80156c8:	4630      	mov	r0, r6
 80156ca:	4639      	mov	r1, r7
 80156cc:	f7ea fe04 	bl	80002d8 <__aeabi_dsub>
 80156d0:	4652      	mov	r2, sl
 80156d2:	465b      	mov	r3, fp
 80156d4:	f7ea fe00 	bl	80002d8 <__aeabi_dsub>
 80156d8:	4602      	mov	r2, r0
 80156da:	460b      	mov	r3, r1
 80156dc:	4620      	mov	r0, r4
 80156de:	4629      	mov	r1, r5
 80156e0:	e7d9      	b.n	8015696 <__ieee754_log+0x26e>
 80156e2:	4602      	mov	r2, r0
 80156e4:	460b      	mov	r3, r1
 80156e6:	4650      	mov	r0, sl
 80156e8:	4659      	mov	r1, fp
 80156ea:	f7ea fdf5 	bl	80002d8 <__aeabi_dsub>
 80156ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80156f2:	f7ea ffa9 	bl	8000648 <__aeabi_dmul>
 80156f6:	4606      	mov	r6, r0
 80156f8:	460f      	mov	r7, r1
 80156fa:	2c00      	cmp	r4, #0
 80156fc:	f43f af25 	beq.w	801554a <__ieee754_log+0x122>
 8015700:	a309      	add	r3, pc, #36	; (adr r3, 8015728 <__ieee754_log+0x300>)
 8015702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015706:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801570a:	f7ea ff9d 	bl	8000648 <__aeabi_dmul>
 801570e:	a308      	add	r3, pc, #32	; (adr r3, 8015730 <__ieee754_log+0x308>)
 8015710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015714:	4604      	mov	r4, r0
 8015716:	460d      	mov	r5, r1
 8015718:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801571c:	e729      	b.n	8015572 <__ieee754_log+0x14a>
 801571e:	2000      	movs	r0, #0
 8015720:	2100      	movs	r1, #0
 8015722:	e696      	b.n	8015452 <__ieee754_log+0x2a>
 8015724:	f3af 8000 	nop.w
 8015728:	fee00000 	.word	0xfee00000
 801572c:	3fe62e42 	.word	0x3fe62e42
 8015730:	35793c76 	.word	0x35793c76
 8015734:	3dea39ef 	.word	0x3dea39ef
 8015738:	55555555 	.word	0x55555555
 801573c:	3fd55555 	.word	0x3fd55555
 8015740:	df3e5244 	.word	0xdf3e5244
 8015744:	3fc2f112 	.word	0x3fc2f112
 8015748:	96cb03de 	.word	0x96cb03de
 801574c:	3fc74664 	.word	0x3fc74664
 8015750:	94229359 	.word	0x94229359
 8015754:	3fd24924 	.word	0x3fd24924
 8015758:	55555593 	.word	0x55555593
 801575c:	3fe55555 	.word	0x3fe55555
 8015760:	d078c69f 	.word	0xd078c69f
 8015764:	3fc39a09 	.word	0x3fc39a09
 8015768:	1d8e78af 	.word	0x1d8e78af
 801576c:	3fcc71c5 	.word	0x3fcc71c5
 8015770:	9997fa04 	.word	0x9997fa04
 8015774:	3fd99999 	.word	0x3fd99999
 8015778:	c3500000 	.word	0xc3500000
 801577c:	43500000 	.word	0x43500000
 8015780:	7fefffff 	.word	0x7fefffff
 8015784:	3ff00000 	.word	0x3ff00000
 8015788:	3fe00000 	.word	0x3fe00000

0801578c <copysign>:
 801578c:	ec51 0b10 	vmov	r0, r1, d0
 8015790:	ee11 0a90 	vmov	r0, s3
 8015794:	ee10 2a10 	vmov	r2, s0
 8015798:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801579c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80157a0:	ea41 0300 	orr.w	r3, r1, r0
 80157a4:	ec43 2b10 	vmov	d0, r2, r3
 80157a8:	4770      	bx	lr
	...

080157ac <_init>:
 80157ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157ae:	bf00      	nop
 80157b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80157b2:	bc08      	pop	{r3}
 80157b4:	469e      	mov	lr, r3
 80157b6:	4770      	bx	lr

080157b8 <_fini>:
 80157b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157ba:	bf00      	nop
 80157bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80157be:	bc08      	pop	{r3}
 80157c0:	469e      	mov	lr, r3
 80157c2:	4770      	bx	lr
