Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 23:40:16 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ponponri/Desktop/SOC_Design/caravel-soc_fpga-lab/lab-fir/project_2/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (127)
6. checking no_output_delay (91)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (127)
--------------------------------
 There are 127 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (91)
--------------------------------
 There are 91 ports with no output delay specified. (HIGH)

data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.047        0.000                      0                  257        0.070        0.000                      0                  257        1.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 5.000}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.047        0.000                      0                  257        0.070        0.000                      0                  257        1.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (axis_clk rise@7.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.988ns (48.069%)  route 3.228ns (51.930%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.128 - 7.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    data_length_reg_n_0_[4]
                                                                      r  sm_tlast_OBUF_inst_i_22/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  sm_tlast_OBUF_inst_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    sm_tlast_OBUF_inst_i_22_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  sm_tlast_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    sm_tlast_OBUF_inst_i_18_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  sm_tlast_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.182    sm_tlast_OBUF_inst_i_13_n_0
                                                                      r  sm_tlast_OBUF_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.438 f  sm_tlast_OBUF_inst_i_12/O[2]
                         net (fo=3, unplaced)         0.440     5.878    ap2[27]
                                                                      f  count[31]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     6.205 r  count[31]_i_8/O
                         net (fo=1, unplaced)         0.000     6.205    count[31]_i_8_n_0
                                                                      r  count_reg[31]_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     6.752 r  count_reg[31]_i_4/CO[3]
                         net (fo=6, unplaced)         0.950     7.702    count_reg[31]_i_4_n_0
                                                                      r  count[31]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.826 r  count[31]_i_1/O
                         net (fo=31, unplaced)        0.846     8.672    count[31]_i_1_n_0
                         FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     7.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     9.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.184     9.311    
                         clock uncertainty           -0.035     9.276    
                         FDRE (Setup_fdre_C_R)       -0.557     8.719    count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (axis_clk rise@7.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.988ns (48.069%)  route 3.228ns (51.930%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.128 - 7.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    data_length_reg_n_0_[4]
                                                                      r  sm_tlast_OBUF_inst_i_22/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  sm_tlast_OBUF_inst_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    sm_tlast_OBUF_inst_i_22_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  sm_tlast_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    sm_tlast_OBUF_inst_i_18_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  sm_tlast_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.182    sm_tlast_OBUF_inst_i_13_n_0
                                                                      r  sm_tlast_OBUF_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.438 f  sm_tlast_OBUF_inst_i_12/O[2]
                         net (fo=3, unplaced)         0.440     5.878    ap2[27]
                                                                      f  count[31]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     6.205 r  count[31]_i_8/O
                         net (fo=1, unplaced)         0.000     6.205    count[31]_i_8_n_0
                                                                      r  count_reg[31]_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     6.752 r  count_reg[31]_i_4/CO[3]
                         net (fo=6, unplaced)         0.950     7.702    count_reg[31]_i_4_n_0
                                                                      r  count[31]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.826 r  count[31]_i_1/O
                         net (fo=31, unplaced)        0.846     8.672    count[31]_i_1_n_0
                         FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     7.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     9.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.184     9.311    
                         clock uncertainty           -0.035     9.276    
                         FDRE (Setup_fdre_C_R)       -0.557     8.719    count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (axis_clk rise@7.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.988ns (48.069%)  route 3.228ns (51.930%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.128 - 7.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    data_length_reg_n_0_[4]
                                                                      r  sm_tlast_OBUF_inst_i_22/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  sm_tlast_OBUF_inst_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    sm_tlast_OBUF_inst_i_22_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  sm_tlast_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    sm_tlast_OBUF_inst_i_18_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  sm_tlast_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.182    sm_tlast_OBUF_inst_i_13_n_0
                                                                      r  sm_tlast_OBUF_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.438 f  sm_tlast_OBUF_inst_i_12/O[2]
                         net (fo=3, unplaced)         0.440     5.878    ap2[27]
                                                                      f  count[31]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     6.205 r  count[31]_i_8/O
                         net (fo=1, unplaced)         0.000     6.205    count[31]_i_8_n_0
                                                                      r  count_reg[31]_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     6.752 r  count_reg[31]_i_4/CO[3]
                         net (fo=6, unplaced)         0.950     7.702    count_reg[31]_i_4_n_0
                                                                      r  count[31]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.826 r  count[31]_i_1/O
                         net (fo=31, unplaced)        0.846     8.672    count[31]_i_1_n_0
                         FDRE                                         r  count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     7.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     9.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[12]/C
                         clock pessimism              0.184     9.311    
                         clock uncertainty           -0.035     9.276    
                         FDRE (Setup_fdre_C_R)       -0.557     8.719    count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (axis_clk rise@7.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.988ns (48.069%)  route 3.228ns (51.930%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.128 - 7.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    data_length_reg_n_0_[4]
                                                                      r  sm_tlast_OBUF_inst_i_22/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  sm_tlast_OBUF_inst_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    sm_tlast_OBUF_inst_i_22_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  sm_tlast_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    sm_tlast_OBUF_inst_i_18_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  sm_tlast_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.182    sm_tlast_OBUF_inst_i_13_n_0
                                                                      r  sm_tlast_OBUF_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.438 f  sm_tlast_OBUF_inst_i_12/O[2]
                         net (fo=3, unplaced)         0.440     5.878    ap2[27]
                                                                      f  count[31]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     6.205 r  count[31]_i_8/O
                         net (fo=1, unplaced)         0.000     6.205    count[31]_i_8_n_0
                                                                      r  count_reg[31]_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     6.752 r  count_reg[31]_i_4/CO[3]
                         net (fo=6, unplaced)         0.950     7.702    count_reg[31]_i_4_n_0
                                                                      r  count[31]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.826 r  count[31]_i_1/O
                         net (fo=31, unplaced)        0.846     8.672    count[31]_i_1_n_0
                         FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     7.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     9.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.184     9.311    
                         clock uncertainty           -0.035     9.276    
                         FDRE (Setup_fdre_C_R)       -0.557     8.719    count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (axis_clk rise@7.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.988ns (48.069%)  route 3.228ns (51.930%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.128 - 7.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    data_length_reg_n_0_[4]
                                                                      r  sm_tlast_OBUF_inst_i_22/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  sm_tlast_OBUF_inst_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    sm_tlast_OBUF_inst_i_22_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  sm_tlast_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    sm_tlast_OBUF_inst_i_18_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  sm_tlast_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.182    sm_tlast_OBUF_inst_i_13_n_0
                                                                      r  sm_tlast_OBUF_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.438 f  sm_tlast_OBUF_inst_i_12/O[2]
                         net (fo=3, unplaced)         0.440     5.878    ap2[27]
                                                                      f  count[31]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     6.205 r  count[31]_i_8/O
                         net (fo=1, unplaced)         0.000     6.205    count[31]_i_8_n_0
                                                                      r  count_reg[31]_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     6.752 r  count_reg[31]_i_4/CO[3]
                         net (fo=6, unplaced)         0.950     7.702    count_reg[31]_i_4_n_0
                                                                      r  count[31]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.826 r  count[31]_i_1/O
                         net (fo=31, unplaced)        0.846     8.672    count[31]_i_1_n_0
                         FDRE                                         r  count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     7.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     9.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.184     9.311    
                         clock uncertainty           -0.035     9.276    
                         FDRE (Setup_fdre_C_R)       -0.557     8.719    count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (axis_clk rise@7.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.988ns (48.069%)  route 3.228ns (51.930%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.128 - 7.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    data_length_reg_n_0_[4]
                                                                      r  sm_tlast_OBUF_inst_i_22/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  sm_tlast_OBUF_inst_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    sm_tlast_OBUF_inst_i_22_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  sm_tlast_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    sm_tlast_OBUF_inst_i_18_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  sm_tlast_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.182    sm_tlast_OBUF_inst_i_13_n_0
                                                                      r  sm_tlast_OBUF_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.438 f  sm_tlast_OBUF_inst_i_12/O[2]
                         net (fo=3, unplaced)         0.440     5.878    ap2[27]
                                                                      f  count[31]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     6.205 r  count[31]_i_8/O
                         net (fo=1, unplaced)         0.000     6.205    count[31]_i_8_n_0
                                                                      r  count_reg[31]_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     6.752 r  count_reg[31]_i_4/CO[3]
                         net (fo=6, unplaced)         0.950     7.702    count_reg[31]_i_4_n_0
                                                                      r  count[31]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.826 r  count[31]_i_1/O
                         net (fo=31, unplaced)        0.846     8.672    count[31]_i_1_n_0
                         FDRE                                         r  count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     7.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     9.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.184     9.311    
                         clock uncertainty           -0.035     9.276    
                         FDRE (Setup_fdre_C_R)       -0.557     8.719    count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (axis_clk rise@7.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.988ns (48.069%)  route 3.228ns (51.930%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.128 - 7.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    data_length_reg_n_0_[4]
                                                                      r  sm_tlast_OBUF_inst_i_22/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  sm_tlast_OBUF_inst_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    sm_tlast_OBUF_inst_i_22_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  sm_tlast_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    sm_tlast_OBUF_inst_i_18_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  sm_tlast_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.182    sm_tlast_OBUF_inst_i_13_n_0
                                                                      r  sm_tlast_OBUF_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.438 f  sm_tlast_OBUF_inst_i_12/O[2]
                         net (fo=3, unplaced)         0.440     5.878    ap2[27]
                                                                      f  count[31]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     6.205 r  count[31]_i_8/O
                         net (fo=1, unplaced)         0.000     6.205    count[31]_i_8_n_0
                                                                      r  count_reg[31]_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     6.752 r  count_reg[31]_i_4/CO[3]
                         net (fo=6, unplaced)         0.950     7.702    count_reg[31]_i_4_n_0
                                                                      r  count[31]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.826 r  count[31]_i_1/O
                         net (fo=31, unplaced)        0.846     8.672    count[31]_i_1_n_0
                         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     7.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     9.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.184     9.311    
                         clock uncertainty           -0.035     9.276    
                         FDRE (Setup_fdre_C_R)       -0.557     8.719    count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (axis_clk rise@7.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.988ns (48.069%)  route 3.228ns (51.930%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.128 - 7.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    data_length_reg_n_0_[4]
                                                                      r  sm_tlast_OBUF_inst_i_22/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  sm_tlast_OBUF_inst_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    sm_tlast_OBUF_inst_i_22_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  sm_tlast_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    sm_tlast_OBUF_inst_i_18_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  sm_tlast_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.182    sm_tlast_OBUF_inst_i_13_n_0
                                                                      r  sm_tlast_OBUF_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.438 f  sm_tlast_OBUF_inst_i_12/O[2]
                         net (fo=3, unplaced)         0.440     5.878    ap2[27]
                                                                      f  count[31]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     6.205 r  count[31]_i_8/O
                         net (fo=1, unplaced)         0.000     6.205    count[31]_i_8_n_0
                                                                      r  count_reg[31]_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     6.752 r  count_reg[31]_i_4/CO[3]
                         net (fo=6, unplaced)         0.950     7.702    count_reg[31]_i_4_n_0
                                                                      r  count[31]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.826 r  count[31]_i_1/O
                         net (fo=31, unplaced)        0.846     8.672    count[31]_i_1_n_0
                         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     7.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     9.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.184     9.311    
                         clock uncertainty           -0.035     9.276    
                         FDRE (Setup_fdre_C_R)       -0.557     8.719    count_reg[17]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (axis_clk rise@7.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.988ns (48.069%)  route 3.228ns (51.930%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.128 - 7.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    data_length_reg_n_0_[4]
                                                                      r  sm_tlast_OBUF_inst_i_22/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  sm_tlast_OBUF_inst_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    sm_tlast_OBUF_inst_i_22_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  sm_tlast_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    sm_tlast_OBUF_inst_i_18_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  sm_tlast_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.182    sm_tlast_OBUF_inst_i_13_n_0
                                                                      r  sm_tlast_OBUF_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.438 f  sm_tlast_OBUF_inst_i_12/O[2]
                         net (fo=3, unplaced)         0.440     5.878    ap2[27]
                                                                      f  count[31]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     6.205 r  count[31]_i_8/O
                         net (fo=1, unplaced)         0.000     6.205    count[31]_i_8_n_0
                                                                      r  count_reg[31]_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     6.752 r  count_reg[31]_i_4/CO[3]
                         net (fo=6, unplaced)         0.950     7.702    count_reg[31]_i_4_n_0
                                                                      r  count[31]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.826 r  count[31]_i_1/O
                         net (fo=31, unplaced)        0.846     8.672    count[31]_i_1_n_0
                         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     7.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     9.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.184     9.311    
                         clock uncertainty           -0.035     9.276    
                         FDRE (Setup_fdre_C_R)       -0.557     8.719    count_reg[18]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (axis_clk rise@7.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.988ns (48.069%)  route 3.228ns (51.930%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.128 - 7.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    data_length_reg_n_0_[4]
                                                                      r  sm_tlast_OBUF_inst_i_22/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  sm_tlast_OBUF_inst_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    sm_tlast_OBUF_inst_i_22_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  sm_tlast_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    sm_tlast_OBUF_inst_i_18_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  sm_tlast_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.182    sm_tlast_OBUF_inst_i_13_n_0
                                                                      r  sm_tlast_OBUF_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.438 f  sm_tlast_OBUF_inst_i_12/O[2]
                         net (fo=3, unplaced)         0.440     5.878    ap2[27]
                                                                      f  count[31]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     6.205 r  count[31]_i_8/O
                         net (fo=1, unplaced)         0.000     6.205    count[31]_i_8_n_0
                                                                      r  count_reg[31]_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     6.752 r  count_reg[31]_i_4/CO[3]
                         net (fo=6, unplaced)         0.950     7.702    count_reg[31]_i_4_n_0
                                                                      r  count[31]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.826 r  count[31]_i_1/O
                         net (fo=31, unplaced)        0.846     8.672    count[31]_i_1_n_0
                         FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     7.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     9.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.184     9.311    
                         clock uncertainty           -0.035     9.276    
                         FDRE (Setup_fdre_C_R)       -0.557     8.719    count_reg[19]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  0.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fir_psum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            fir_psum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[10]/Q
                         net (fo=3, unplaced)         0.089     0.913    fir_psum_reg[10]
                                                                      r  fir_psum_reg[11]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  fir_psum_reg[11]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    fir_psum_reg[11]_i_1_n_4
                         FDRE                                         r  fir_psum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    fir_psum_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fir_psum_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            fir_psum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[12]/Q
                         net (fo=3, unplaced)         0.089     0.913    fir_psum_reg[12]
                                                                      r  fir_psum_reg[15]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  fir_psum_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    fir_psum_reg[15]_i_1_n_6
                         FDRE                                         r  fir_psum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    fir_psum_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fir_psum_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            fir_psum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[14]/Q
                         net (fo=3, unplaced)         0.089     0.913    fir_psum_reg[14]
                                                                      r  fir_psum_reg[15]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  fir_psum_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    fir_psum_reg[15]_i_1_n_4
                         FDRE                                         r  fir_psum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    fir_psum_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fir_psum_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            fir_psum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[16]/Q
                         net (fo=3, unplaced)         0.089     0.913    fir_psum_reg[16]
                                                                      r  fir_psum_reg[19]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  fir_psum_reg[19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    fir_psum_reg[19]_i_1_n_6
                         FDRE                                         r  fir_psum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    fir_psum_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fir_psum_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            fir_psum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[18]/Q
                         net (fo=3, unplaced)         0.089     0.913    fir_psum_reg[18]
                                                                      r  fir_psum_reg[19]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  fir_psum_reg[19]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    fir_psum_reg[19]_i_1_n_4
                         FDRE                                         r  fir_psum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    fir_psum_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fir_psum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            fir_psum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[0]/Q
                         net (fo=3, unplaced)         0.089     0.913    fir_psum_reg[0]
                                                                      r  fir_psum_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  fir_psum_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    fir_psum_reg[3]_i_1_n_6
                         FDRE                                         r  fir_psum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    fir_psum_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fir_psum_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            fir_psum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[20]/Q
                         net (fo=3, unplaced)         0.089     0.913    fir_psum_reg[20]
                                                                      r  fir_psum_reg[23]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  fir_psum_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    fir_psum_reg[23]_i_1_n_6
                         FDRE                                         r  fir_psum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[21]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    fir_psum_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fir_psum_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            fir_psum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[22]/Q
                         net (fo=3, unplaced)         0.089     0.913    fir_psum_reg[22]
                                                                      r  fir_psum_reg[23]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  fir_psum_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    fir_psum_reg[23]_i_1_n_4
                         FDRE                                         r  fir_psum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    fir_psum_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fir_psum_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            fir_psum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[24]/Q
                         net (fo=3, unplaced)         0.089     0.913    fir_psum_reg[24]
                                                                      r  fir_psum_reg[27]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  fir_psum_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    fir_psum_reg[27]_i_1_n_6
                         FDRE                                         r  fir_psum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[25]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    fir_psum_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fir_psum_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            fir_psum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[26]/Q
                         net (fo=3, unplaced)         0.089     0.913    fir_psum_reg[26]
                                                                      r  fir_psum_reg[27]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  fir_psum_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    fir_psum_reg[27]_i_1_n_4
                         FDRE                                         r  fir_psum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    fir_psum_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         7.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         7.000       4.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846                fir_multiple0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846                fir_multiple_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000                ap_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000                ap_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000                ap_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000                ap_ren_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000                ar_addr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000                ar_addr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000                ar_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500                ap_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500                ap_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500                ap_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500                ap_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500                ap_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500                ap_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500                ap_ren_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500                ap_ren_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500                ar_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500                ar_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                ap_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                ap_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                ap_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                ap_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                ap_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                ap_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                ap_ren_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                ap_ren_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                ar_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                ar_addr_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 4.901ns (68.763%)  route 2.226ns (31.237%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.768 r  tap_A_OBUF[11]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     3.386    tap_A12_in[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.307     3.693 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.493    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.128 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.128    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 4.906ns (68.853%)  route 2.219ns (31.147%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.774 r  tap_A_OBUF[11]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.611     3.385    tap_A20_in[9]
                                                                      r  tap_A_OBUF[9]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     3.691 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.491    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.126 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.126    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.898ns  (logic 4.680ns (67.852%)  route 2.217ns (32.148%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.538 r  tap_A_OBUF[7]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     3.156    tap_A12_in[7]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.307     3.463 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.263    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.898 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.898    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 4.820ns (70.054%)  route 2.060ns (29.946%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.693 r  tap_A_OBUF[11]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.452     3.145    tap_A12_in[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.301     3.446 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.246    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.881 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.881    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 4.790ns (69.740%)  route 2.078ns (30.260%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     2.669 r  tap_A_OBUF[11]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.470     3.139    tap_A20_in[8]
                                                                      r  tap_A_OBUF[8]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.434 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.234    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.869 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.869    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 4.463ns (66.878%)  route 2.210ns (33.122%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[4]
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     2.322 r  tap_A_OBUF[7]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.611     2.933    tap_A20_in[5]
                                                                      r  tap_A_OBUF[5]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.306     3.239 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.039    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.674 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.674    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.609ns (69.200%)  route 2.051ns (30.800%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.473 r  tap_A_OBUF[7]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.452     2.925    tap_A12_in[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.301     3.226 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.026    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.661 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.661    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.347ns  (logic 4.277ns (67.393%)  route 2.069ns (32.607%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[4]
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.147 r  tap_A_OBUF[7]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.470     2.617    tap_A20_in[4]
                                                                      r  tap_A_OBUF[4]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     2.912 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.712    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.347 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.347    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[12]
                                                                      r  rdata_OBUF[12]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.356    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[14]
                                                                      r  rdata_OBUF[14]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.356    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.457ns  (logic 10.604ns (60.746%)  route 6.853ns (39.254%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_current_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    data_current_reg_n_0_[0]
                                                                      r  data_A_OBUF[5]_inst_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  data_A_OBUF[5]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     4.011    data_A_OBUF[5]_inst_i_18_n_0
                                                                      r  data_A_OBUF[5]_inst_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  data_A_OBUF[5]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     4.553    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.732 f  data_A_OBUF[5]_inst_i_10/CO[1]
                         net (fo=48, unplaced)        0.393     5.125    data_A_OBUF[5]_inst_i_10_n_2
                                                                      f  data_A_OBUF[5]_inst_i_56/I0
                         LUT1 (Prop_lut1_I0_O)        0.327     5.452 r  data_A_OBUF[5]_inst_i_56/O
                         net (fo=29, unplaced)        0.566     6.018    data_A2[17]
                                                                      r  data_A_OBUF[5]_inst_i_193/I2
                         LUT3 (Prop_lut3_I2_O)        0.355     6.373 r  data_A_OBUF[5]_inst_i_193/O
                         net (fo=1, unplaced)         0.000     6.373    data_A_OBUF[5]_inst_i_193_n_0
                                                                      r  data_A_OBUF[5]_inst_i_172/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.906 r  data_A_OBUF[5]_inst_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     6.906    data_A_OBUF[5]_inst_i_172_n_0
                                                                      r  data_A_OBUF[5]_inst_i_151/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.243 r  data_A_OBUF[5]_inst_i_151/O[1]
                         net (fo=2, unplaced)         0.622     7.865    data_A_OBUF[5]_inst_i_151_n_6
                                                                      r  data_A_OBUF[5]_inst_i_144/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     8.197 r  data_A_OBUF[5]_inst_i_144/O
                         net (fo=2, unplaced)         0.368     8.565    data_A_OBUF[5]_inst_i_144_n_0
                                                                      r  data_A_OBUF[5]_inst_i_148/I3
                         LUT4 (Prop_lut4_I3_O)        0.348     8.913 r  data_A_OBUF[5]_inst_i_148/O
                         net (fo=1, unplaced)         0.000     8.913    data_A_OBUF[5]_inst_i_148_n_0
                                                                      r  data_A_OBUF[5]_inst_i_122/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.293 r  data_A_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, unplaced)         0.000     9.293    data_A_OBUF[5]_inst_i_122_n_0
                                                                      r  data_A_OBUF[5]_inst_i_100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.410 r  data_A_OBUF[5]_inst_i_100/CO[3]
                         net (fo=1, unplaced)         0.000     9.410    data_A_OBUF[5]_inst_i_100_n_0
                                                                      r  data_A_OBUF[5]_inst_i_69/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.741 r  data_A_OBUF[5]_inst_i_69/O[3]
                         net (fo=2, unplaced)         0.629    10.370    data_A_OBUF[5]_inst_i_69_n_4
                                                                      r  data_A_OBUF[5]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.672 r  data_A_OBUF[5]_inst_i_46/O
                         net (fo=2, unplaced)         0.485    11.157    data_A_OBUF[5]_inst_i_46_n_0
                                                                      r  data_A_OBUF[5]_inst_i_50/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    11.512 r  data_A_OBUF[5]_inst_i_50/O
                         net (fo=1, unplaced)         0.000    11.512    data_A_OBUF[5]_inst_i_50_n_0
                                                                      r  data_A_OBUF[5]_inst_i_30/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.025 r  data_A_OBUF[5]_inst_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    12.025    data_A_OBUF[5]_inst_i_30_n_0
                                                                      r  data_A_OBUF[5]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.362 r  data_A_OBUF[5]_inst_i_25/O[1]
                         net (fo=6, unplaced)         0.749    13.111    data_A_OBUF[5]_inst_i_25_n_6
                                                                      r  data_A_OBUF[5]_inst_i_20/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    13.844 r  data_A_OBUF[5]_inst_i_20/O[1]
                         net (fo=1, unplaced)         0.312    14.156    data_A_OBUF[5]_inst_i_20_n_6
                                                                      r  data_A_OBUF[5]_inst_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    14.462 r  data_A_OBUF[5]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    14.462    data_A_OBUF[5]_inst_i_8_n_0
                                                                      r  data_A_OBUF[5]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.040 r  data_A_OBUF[5]_inst_i_3/O[2]
                         net (fo=4, unplaced)         1.138    16.178    data_A_OBUF[5]_inst_i_3_n_5
                                                                      r  data_A_OBUF[2]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.301    16.479 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    17.279    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.914 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.914    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.323ns  (logic 10.469ns (60.436%)  route 6.854ns (39.564%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_current_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    data_current_reg_n_0_[0]
                                                                      r  data_A_OBUF[5]_inst_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  data_A_OBUF[5]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     4.011    data_A_OBUF[5]_inst_i_18_n_0
                                                                      r  data_A_OBUF[5]_inst_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  data_A_OBUF[5]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     4.553    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.732 f  data_A_OBUF[5]_inst_i_10/CO[1]
                         net (fo=48, unplaced)        0.393     5.125    data_A_OBUF[5]_inst_i_10_n_2
                                                                      f  data_A_OBUF[5]_inst_i_56/I0
                         LUT1 (Prop_lut1_I0_O)        0.327     5.452 r  data_A_OBUF[5]_inst_i_56/O
                         net (fo=29, unplaced)        0.566     6.018    data_A2[17]
                                                                      r  data_A_OBUF[5]_inst_i_193/I2
                         LUT3 (Prop_lut3_I2_O)        0.355     6.373 r  data_A_OBUF[5]_inst_i_193/O
                         net (fo=1, unplaced)         0.000     6.373    data_A_OBUF[5]_inst_i_193_n_0
                                                                      r  data_A_OBUF[5]_inst_i_172/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.906 r  data_A_OBUF[5]_inst_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     6.906    data_A_OBUF[5]_inst_i_172_n_0
                                                                      r  data_A_OBUF[5]_inst_i_151/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.243 r  data_A_OBUF[5]_inst_i_151/O[1]
                         net (fo=2, unplaced)         0.622     7.865    data_A_OBUF[5]_inst_i_151_n_6
                                                                      r  data_A_OBUF[5]_inst_i_144/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     8.197 r  data_A_OBUF[5]_inst_i_144/O
                         net (fo=2, unplaced)         0.368     8.565    data_A_OBUF[5]_inst_i_144_n_0
                                                                      r  data_A_OBUF[5]_inst_i_148/I3
                         LUT4 (Prop_lut4_I3_O)        0.348     8.913 r  data_A_OBUF[5]_inst_i_148/O
                         net (fo=1, unplaced)         0.000     8.913    data_A_OBUF[5]_inst_i_148_n_0
                                                                      r  data_A_OBUF[5]_inst_i_122/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.293 r  data_A_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, unplaced)         0.000     9.293    data_A_OBUF[5]_inst_i_122_n_0
                                                                      r  data_A_OBUF[5]_inst_i_100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.410 r  data_A_OBUF[5]_inst_i_100/CO[3]
                         net (fo=1, unplaced)         0.000     9.410    data_A_OBUF[5]_inst_i_100_n_0
                                                                      r  data_A_OBUF[5]_inst_i_69/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.741 r  data_A_OBUF[5]_inst_i_69/O[3]
                         net (fo=2, unplaced)         0.629    10.370    data_A_OBUF[5]_inst_i_69_n_4
                                                                      r  data_A_OBUF[5]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.672 r  data_A_OBUF[5]_inst_i_46/O
                         net (fo=2, unplaced)         0.485    11.157    data_A_OBUF[5]_inst_i_46_n_0
                                                                      r  data_A_OBUF[5]_inst_i_50/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    11.512 r  data_A_OBUF[5]_inst_i_50/O
                         net (fo=1, unplaced)         0.000    11.512    data_A_OBUF[5]_inst_i_50_n_0
                                                                      r  data_A_OBUF[5]_inst_i_30/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.025 r  data_A_OBUF[5]_inst_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    12.025    data_A_OBUF[5]_inst_i_30_n_0
                                                                      r  data_A_OBUF[5]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.362 r  data_A_OBUF[5]_inst_i_25/O[1]
                         net (fo=6, unplaced)         0.749    13.111    data_A_OBUF[5]_inst_i_25_n_6
                                                                      r  data_A_OBUF[5]_inst_i_20/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.914    14.025 r  data_A_OBUF[5]_inst_i_20/O[3]
                         net (fo=1, unplaced)         0.618    14.643    data_A_OBUF[5]_inst_i_20_n_4
                                                                      r  data_A_OBUF[5]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.950 r  data_A_OBUF[5]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    14.950    data_A_OBUF[5]_inst_i_6_n_0
                                                                      r  data_A_OBUF[5]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.205 r  data_A_OBUF[5]_inst_i_3/O[3]
                         net (fo=4, unplaced)         0.833    16.038    data_A_OBUF[5]_inst_i_3_n_4
                                                                      r  data_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    16.345 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    17.145    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.780 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.780    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.323ns  (logic 10.469ns (60.436%)  route 6.854ns (39.564%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_current_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    data_current_reg_n_0_[0]
                                                                      r  data_A_OBUF[5]_inst_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  data_A_OBUF[5]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     4.011    data_A_OBUF[5]_inst_i_18_n_0
                                                                      r  data_A_OBUF[5]_inst_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  data_A_OBUF[5]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     4.553    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.732 f  data_A_OBUF[5]_inst_i_10/CO[1]
                         net (fo=48, unplaced)        0.393     5.125    data_A_OBUF[5]_inst_i_10_n_2
                                                                      f  data_A_OBUF[5]_inst_i_56/I0
                         LUT1 (Prop_lut1_I0_O)        0.327     5.452 r  data_A_OBUF[5]_inst_i_56/O
                         net (fo=29, unplaced)        0.566     6.018    data_A2[17]
                                                                      r  data_A_OBUF[5]_inst_i_193/I2
                         LUT3 (Prop_lut3_I2_O)        0.355     6.373 r  data_A_OBUF[5]_inst_i_193/O
                         net (fo=1, unplaced)         0.000     6.373    data_A_OBUF[5]_inst_i_193_n_0
                                                                      r  data_A_OBUF[5]_inst_i_172/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.906 r  data_A_OBUF[5]_inst_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     6.906    data_A_OBUF[5]_inst_i_172_n_0
                                                                      r  data_A_OBUF[5]_inst_i_151/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.243 r  data_A_OBUF[5]_inst_i_151/O[1]
                         net (fo=2, unplaced)         0.622     7.865    data_A_OBUF[5]_inst_i_151_n_6
                                                                      r  data_A_OBUF[5]_inst_i_144/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     8.197 r  data_A_OBUF[5]_inst_i_144/O
                         net (fo=2, unplaced)         0.368     8.565    data_A_OBUF[5]_inst_i_144_n_0
                                                                      r  data_A_OBUF[5]_inst_i_148/I3
                         LUT4 (Prop_lut4_I3_O)        0.348     8.913 r  data_A_OBUF[5]_inst_i_148/O
                         net (fo=1, unplaced)         0.000     8.913    data_A_OBUF[5]_inst_i_148_n_0
                                                                      r  data_A_OBUF[5]_inst_i_122/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.293 r  data_A_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, unplaced)         0.000     9.293    data_A_OBUF[5]_inst_i_122_n_0
                                                                      r  data_A_OBUF[5]_inst_i_100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.410 r  data_A_OBUF[5]_inst_i_100/CO[3]
                         net (fo=1, unplaced)         0.000     9.410    data_A_OBUF[5]_inst_i_100_n_0
                                                                      r  data_A_OBUF[5]_inst_i_69/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.741 r  data_A_OBUF[5]_inst_i_69/O[3]
                         net (fo=2, unplaced)         0.629    10.370    data_A_OBUF[5]_inst_i_69_n_4
                                                                      r  data_A_OBUF[5]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.672 r  data_A_OBUF[5]_inst_i_46/O
                         net (fo=2, unplaced)         0.485    11.157    data_A_OBUF[5]_inst_i_46_n_0
                                                                      r  data_A_OBUF[5]_inst_i_50/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    11.512 r  data_A_OBUF[5]_inst_i_50/O
                         net (fo=1, unplaced)         0.000    11.512    data_A_OBUF[5]_inst_i_50_n_0
                                                                      r  data_A_OBUF[5]_inst_i_30/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.025 r  data_A_OBUF[5]_inst_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    12.025    data_A_OBUF[5]_inst_i_30_n_0
                                                                      r  data_A_OBUF[5]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.362 r  data_A_OBUF[5]_inst_i_25/O[1]
                         net (fo=6, unplaced)         0.749    13.111    data_A_OBUF[5]_inst_i_25_n_6
                                                                      r  data_A_OBUF[5]_inst_i_20/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.914    14.025 r  data_A_OBUF[5]_inst_i_20/O[3]
                         net (fo=1, unplaced)         0.618    14.643    data_A_OBUF[5]_inst_i_20_n_4
                                                                      r  data_A_OBUF[5]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.950 r  data_A_OBUF[5]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    14.950    data_A_OBUF[5]_inst_i_6_n_0
                                                                      r  data_A_OBUF[5]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.205 f  data_A_OBUF[5]_inst_i_3/O[3]
                         net (fo=4, unplaced)         0.833    16.038    data_A_OBUF[5]_inst_i_3_n_4
                                                                      f  data_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    16.345 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    17.145    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.780 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.780    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.323ns  (logic 10.469ns (60.436%)  route 6.854ns (39.564%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_current_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    data_current_reg_n_0_[0]
                                                                      r  data_A_OBUF[5]_inst_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  data_A_OBUF[5]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     4.011    data_A_OBUF[5]_inst_i_18_n_0
                                                                      r  data_A_OBUF[5]_inst_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  data_A_OBUF[5]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     4.553    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.732 f  data_A_OBUF[5]_inst_i_10/CO[1]
                         net (fo=48, unplaced)        0.393     5.125    data_A_OBUF[5]_inst_i_10_n_2
                                                                      f  data_A_OBUF[5]_inst_i_56/I0
                         LUT1 (Prop_lut1_I0_O)        0.327     5.452 r  data_A_OBUF[5]_inst_i_56/O
                         net (fo=29, unplaced)        0.566     6.018    data_A2[17]
                                                                      r  data_A_OBUF[5]_inst_i_193/I2
                         LUT3 (Prop_lut3_I2_O)        0.355     6.373 r  data_A_OBUF[5]_inst_i_193/O
                         net (fo=1, unplaced)         0.000     6.373    data_A_OBUF[5]_inst_i_193_n_0
                                                                      r  data_A_OBUF[5]_inst_i_172/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.906 r  data_A_OBUF[5]_inst_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     6.906    data_A_OBUF[5]_inst_i_172_n_0
                                                                      r  data_A_OBUF[5]_inst_i_151/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.243 r  data_A_OBUF[5]_inst_i_151/O[1]
                         net (fo=2, unplaced)         0.622     7.865    data_A_OBUF[5]_inst_i_151_n_6
                                                                      r  data_A_OBUF[5]_inst_i_144/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     8.197 r  data_A_OBUF[5]_inst_i_144/O
                         net (fo=2, unplaced)         0.368     8.565    data_A_OBUF[5]_inst_i_144_n_0
                                                                      r  data_A_OBUF[5]_inst_i_148/I3
                         LUT4 (Prop_lut4_I3_O)        0.348     8.913 r  data_A_OBUF[5]_inst_i_148/O
                         net (fo=1, unplaced)         0.000     8.913    data_A_OBUF[5]_inst_i_148_n_0
                                                                      r  data_A_OBUF[5]_inst_i_122/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.293 r  data_A_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, unplaced)         0.000     9.293    data_A_OBUF[5]_inst_i_122_n_0
                                                                      r  data_A_OBUF[5]_inst_i_100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.410 r  data_A_OBUF[5]_inst_i_100/CO[3]
                         net (fo=1, unplaced)         0.000     9.410    data_A_OBUF[5]_inst_i_100_n_0
                                                                      r  data_A_OBUF[5]_inst_i_69/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.741 r  data_A_OBUF[5]_inst_i_69/O[3]
                         net (fo=2, unplaced)         0.629    10.370    data_A_OBUF[5]_inst_i_69_n_4
                                                                      r  data_A_OBUF[5]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.672 r  data_A_OBUF[5]_inst_i_46/O
                         net (fo=2, unplaced)         0.485    11.157    data_A_OBUF[5]_inst_i_46_n_0
                                                                      r  data_A_OBUF[5]_inst_i_50/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    11.512 r  data_A_OBUF[5]_inst_i_50/O
                         net (fo=1, unplaced)         0.000    11.512    data_A_OBUF[5]_inst_i_50_n_0
                                                                      r  data_A_OBUF[5]_inst_i_30/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.025 r  data_A_OBUF[5]_inst_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    12.025    data_A_OBUF[5]_inst_i_30_n_0
                                                                      r  data_A_OBUF[5]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.362 r  data_A_OBUF[5]_inst_i_25/O[1]
                         net (fo=6, unplaced)         0.749    13.111    data_A_OBUF[5]_inst_i_25_n_6
                                                                      r  data_A_OBUF[5]_inst_i_20/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.914    14.025 r  data_A_OBUF[5]_inst_i_20/O[3]
                         net (fo=1, unplaced)         0.618    14.643    data_A_OBUF[5]_inst_i_20_n_4
                                                                      r  data_A_OBUF[5]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.950 r  data_A_OBUF[5]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    14.950    data_A_OBUF[5]_inst_i_6_n_0
                                                                      r  data_A_OBUF[5]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.205 r  data_A_OBUF[5]_inst_i_3/O[3]
                         net (fo=4, unplaced)         0.833    16.038    data_A_OBUF[5]_inst_i_3_n_4
                                                                      r  data_A_OBUF[5]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.307    16.345 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    17.145    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.780 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.780    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 5.769ns (70.538%)  route 2.410ns (29.462%))
  Logic Levels:           10  (CARRY4=8 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    data_length_reg_n_0_[4]
                                                                      r  sm_tlast_OBUF_inst_i_22/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  sm_tlast_OBUF_inst_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    sm_tlast_OBUF_inst_i_22_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  sm_tlast_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    sm_tlast_OBUF_inst_i_18_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  sm_tlast_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.182    sm_tlast_OBUF_inst_i_13_n_0
                                                                      r  sm_tlast_OBUF_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.513 r  sm_tlast_OBUF_inst_i_12/O[3]
                         net (fo=3, unplaced)         0.618     6.131    ap2[28]
                                                                      r  sm_tlast_OBUF_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.307     6.438 r  sm_tlast_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.438    sm_tlast_OBUF_inst_i_4_n_0
                                                                      r  sm_tlast_OBUF_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.012 r  sm_tlast_OBUF_inst_i_1/CO[2]
                         net (fo=1, unplaced)         0.800     7.812    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.823    10.636 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000    10.636    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.122ns  (logic 3.557ns (58.108%)  route 2.565ns (41.892%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  timer_reg[0]/Q
                         net (fo=18, unplaced)        0.863     3.797    timer[0]
                                                                      f  tap_A_OBUF[5]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.118 r  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     5.020    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.144 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.944    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.579 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.579    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 3.557ns (58.136%)  route 2.562ns (41.864%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  timer_reg[2]/Q
                         net (fo=16, unplaced)        0.860     3.794    timer[2]
                                                                      r  tap_A_OBUF[4]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.115 r  tap_A_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     5.017    tap_A_OBUF[4]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.141 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.941    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.576 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.576    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.531ns (62.613%)  route 2.109ns (37.387%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  timer_reg[1]/Q
                         net (fo=16, unplaced)        0.860     3.794    timer[1]
                                                                      f  tap_A_OBUF[2]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.089 r  tap_A_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.538    tap_A_OBUF[2]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.662 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.462    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.097 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.097    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.531ns (62.613%)  route 2.109ns (37.387%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  timer_reg[1]/Q
                         net (fo=16, unplaced)        0.860     3.794    timer[1]
                                                                      r  tap_A_OBUF[3]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.089 r  tap_A_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.538    tap_A_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.662 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.462    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.097 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.097    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            data_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.070ns  (logic 3.407ns (67.206%)  route 1.663ns (32.794%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  timer_reg[0]/Q
                         net (fo=18, unplaced)        0.863     3.797    timer[0]
                                                                      f  data_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.092 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     4.892    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.527 r  data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.527    data_WE[0]
                                                                      r  data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w_en_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  w_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  w_en_reg/Q
                         net (fo=16, unplaced)        0.337     1.162    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_en_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  w_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  w_en_reg/Q
                         net (fo=16, unplaced)        0.337     1.162    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_en_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  w_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  w_en_reg/Q
                         net (fo=16, unplaced)        0.337     1.162    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_en_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  w_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  w_en_reg/Q
                         net (fo=16, unplaced)        0.337     1.162    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_psum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            sm_tdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.396ns (74.703%)  route 0.473ns (25.297%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[31]/Q
                         net (fo=2, unplaced)         0.136     0.960    fir_psum_reg[31]
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  sm_tdata_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.395    sm_tdata_OBUF[31]
                                                                      r  sm_tdata_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.547 r  sm_tdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.547    sm_tdata[31]
                                                                      r  sm_tdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_psum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.396ns (74.585%)  route 0.476ns (25.415%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[10]/Q
                         net (fo=3, unplaced)         0.139     0.963    fir_psum_reg[10]
                                                                      r  sm_tdata_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.061 r  sm_tdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.398    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.550 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.550    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_psum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.396ns (74.585%)  route 0.476ns (25.415%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[11]/Q
                         net (fo=3, unplaced)         0.139     0.963    fir_psum_reg[11]
                                                                      r  sm_tdata_OBUF[11]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.061 r  sm_tdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.398    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.550 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.550    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_psum_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.396ns (74.585%)  route 0.476ns (25.415%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[13]/Q
                         net (fo=3, unplaced)         0.139     0.963    fir_psum_reg[13]
                                                                      r  sm_tdata_OBUF[13]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.061 r  sm_tdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.398    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.550 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.550    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_psum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.396ns (74.585%)  route 0.476ns (25.415%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[15]/Q
                         net (fo=3, unplaced)         0.139     0.963    fir_psum_reg[15]
                                                                      r  sm_tdata_OBUF[15]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.061 r  sm_tdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.398    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.550 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.550    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_psum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.396ns (74.585%)  route 0.476ns (25.415%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_psum_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_psum_reg[17]/Q
                         net (fo=3, unplaced)         0.139     0.963    fir_psum_reg[17]
                                                                      r  sm_tdata_OBUF[17]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.061 r  sm_tdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.398    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.550 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.550    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           378 Endpoints
Min Delay           378 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multiple_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multiple0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841     5.612 r  fir_multiple0__0/P[0]
                         net (fo=1, unplaced)         0.800     6.412    fir_multiple0__0_n_105
                         FDRE                                         r  fir_multiple_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multiple_reg[0]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multiple_reg[10]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multiple0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[10])
                                                      3.841     5.612 r  fir_multiple0__0/P[10]
                         net (fo=1, unplaced)         0.800     6.412    fir_multiple0__0_n_95
                         FDRE                                         r  fir_multiple_reg[10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multiple_reg[10]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multiple_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multiple0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[11])
                                                      3.841     5.612 r  fir_multiple0__0/P[11]
                         net (fo=1, unplaced)         0.800     6.412    fir_multiple0__0_n_94
                         FDRE                                         r  fir_multiple_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multiple_reg[11]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multiple_reg[12]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multiple0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[12])
                                                      3.841     5.612 r  fir_multiple0__0/P[12]
                         net (fo=1, unplaced)         0.800     6.412    fir_multiple0__0_n_93
                         FDRE                                         r  fir_multiple_reg[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multiple_reg[12]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multiple_reg[13]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multiple0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[13])
                                                      3.841     5.612 r  fir_multiple0__0/P[13]
                         net (fo=1, unplaced)         0.800     6.412    fir_multiple0__0_n_92
                         FDRE                                         r  fir_multiple_reg[13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multiple_reg[13]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multiple_reg[14]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multiple0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[14])
                                                      3.841     5.612 r  fir_multiple0__0/P[14]
                         net (fo=1, unplaced)         0.800     6.412    fir_multiple0__0_n_91
                         FDRE                                         r  fir_multiple_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multiple_reg[14]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multiple_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multiple0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[15])
                                                      3.841     5.612 r  fir_multiple0__0/P[15]
                         net (fo=1, unplaced)         0.800     6.412    fir_multiple0__0_n_90
                         FDRE                                         r  fir_multiple_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multiple_reg[15]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multiple_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multiple0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     5.612 r  fir_multiple0__0/P[16]
                         net (fo=1, unplaced)         0.800     6.412    fir_multiple0__0_n_89
                         FDRE                                         r  fir_multiple_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multiple_reg[16]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multiple_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multiple0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841     5.612 r  fir_multiple0__0/P[1]
                         net (fo=1, unplaced)         0.800     6.412    fir_multiple0__0_n_104
                         FDRE                                         r  fir_multiple_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multiple_reg[1]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multiple_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multiple0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[2])
                                                      3.841     5.612 r  fir_multiple0__0/P[2]
                         net (fo=1, unplaced)         0.800     6.412    fir_multiple0__0_n_103
                         FDRE                                         r  fir_multiple_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multiple_reg[2]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            ar_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[0]
                         FDRE                                         r  ar_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ar_addr_reg[0]/C

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            ar_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[10]
                         FDRE                                         r  ar_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ar_addr_reg[10]/C

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            ar_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[11]
                         FDRE                                         r  ar_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ar_addr_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            ar_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[1]
                         FDRE                                         r  ar_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ar_addr_reg[1]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            ar_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[2]
                         FDRE                                         r  ar_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ar_addr_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            ar_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[3]
                         FDRE                                         r  ar_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ar_addr_reg[3]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            ar_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[4]
                         FDRE                                         r  ar_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ar_addr_reg[4]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            ar_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[5]
                         FDRE                                         r  ar_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ar_addr_reg[5]/C

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            ar_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[6]
                         FDRE                                         r  ar_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ar_addr_reg[6]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            ar_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[7]
                         FDRE                                         r  ar_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=157, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ar_addr_reg[7]/C





