<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><title>Finite State Machines · VerilogWriter Document</title><script data-outdated-warner src="assets/warner.js"></script><link href="https://cdnjs.cloudflare.com/ajax/libs/lato-font/3.0.0/css/lato-font.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/juliamono/0.045/juliamono.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/fontawesome.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/solid.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/brands.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.13.24/katex.min.css" rel="stylesheet" type="text/css"/><script>documenterBaseURL="."</script><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.3.6/require.min.js" data-main="assets/documenter.js"></script><script src="siteinfo.js"></script><script src="../versions.js"></script><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-dark.css" data-theme-name="documenter-dark" data-theme-primary-dark/><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-light.css" data-theme-name="documenter-light" data-theme-primary/><script src="assets/themeswap.js"></script></head><body><div id="documenter"><nav class="docs-sidebar"><div class="docs-package-name"><span class="docs-autofit"><a href="index.html">VerilogWriter Document</a></span></div><form class="docs-search" action="search.html"><input class="docs-search-query" id="documenter-search-query" name="q" type="text" placeholder="Search docs"/></form><ul class="docs-menu"><li><a class="tocitem" href="index.html">Examples</a></li><li><a class="tocitem" href="intro.html">Introduction</a></li><li><a class="tocitem" href="structs.html">Component structs</a></li><li class="is-active"><a class="tocitem" href="fsm.html">Finite State Machines</a><ul class="internal"><li><a class="tocitem" href="#Procedure-of-designing-a-FSM"><span>Procedure of designing a FSM</span></a></li><li><a class="tocitem" href="#struct-FSM-description"><span>struct FSM description</span></a></li></ul></li><li><a class="tocitem" href="reference.html">Reference</a></li></ul><div class="docs-version-selector field has-addons"><div class="control"><span class="docs-label button is-static is-size-7">Version</span></div><div class="docs-selector control is-expanded"><div class="select is-fullwidth is-size-7"><select id="documenter-version-selector"></select></div></div></div></nav><div class="docs-main"><header class="docs-navbar"><nav class="breadcrumb"><ul class="is-hidden-mobile"><li class="is-active"><a href="fsm.html">Finite State Machines</a></li></ul><ul class="is-hidden-tablet"><li class="is-active"><a href="fsm.html">Finite State Machines</a></li></ul></nav><div class="docs-right"><a class="docs-edit-link" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/master/docs/src/fsm.md" title="Edit on GitHub"><span class="docs-icon fab"></span><span class="docs-label is-hidden-touch">Edit on GitHub</span></a><a class="docs-settings-button fas fa-cog" id="documenter-settings-button" href="#" title="Settings"></a><a class="docs-sidebar-button fa fa-bars is-hidden-desktop" id="documenter-sidebar-button" href="#"></a></div></header><article class="content" id="documenter-page"><h1 id="Finite-State-Machine"><a class="docs-heading-anchor" href="#Finite-State-Machine">Finite State Machine</a><a id="Finite-State-Machine-1"></a><a class="docs-heading-anchor-permalink" href="#Finite-State-Machine" title="Permalink"></a></h1><p>We offer here an easy way to construct a Finite State Machine (FSM). </p><p>Finite State Machine is a common structure used in a hardware design. Offering a simple method to construct a FSM may be useful.</p><h2 id="Procedure-of-designing-a-FSM"><a class="docs-heading-anchor" href="#Procedure-of-designing-a-FSM">Procedure of designing a FSM</a><a id="Procedure-of-designing-a-FSM-1"></a><a class="docs-heading-anchor-permalink" href="#Procedure-of-designing-a-FSM" title="Permalink"></a></h2><h3 id="Construct-a-FSM"><a class="docs-heading-anchor" href="#Construct-a-FSM">Construct a FSM</a><a id="Construct-a-FSM-1"></a><a class="docs-heading-anchor-permalink" href="#Construct-a-FSM" title="Permalink"></a></h3><p>First construct a FSM defining name of states and the machine itself.</p><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.FSM-Tuple{Any, Vararg{String}}" href="#VerilogWriter.FSM-Tuple{Any, Vararg{String}}"><code>VerilogWriter.FSM</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">FSM(name, state::String...)</code></pre><p>Create an FSM object with name <code>name</code>, whose states are <code>state...</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/42bb135e7718d1ff118e4b4c0dcd26ab7746b88c/src/fsm.jl#L24-L28">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.FSM-Tuple{Any, Vector{String}}" href="#VerilogWriter.FSM-Tuple{Any, Vector{String}}"><code>VerilogWriter.FSM</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">FSM(name, states::Vector{String})</code></pre><p>Create an FSM object with name <code>name</code>, whose states are <code>states</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/42bb135e7718d1ff118e4b4c0dcd26ab7746b88c/src/fsm.jl#L30-L34">source</a></section></article><h3 id="Add-transition-rules"><a class="docs-heading-anchor" href="#Add-transition-rules">Add transition rules</a><a id="Add-transition-rules-1"></a><a class="docs-heading-anchor-permalink" href="#Add-transition-rules" title="Permalink"></a></h3><p>Add a new rule with <code>transadd!</code>.</p><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.transadd!-Tuple{FSM, Wireexpr, Pair{String, String}}" href="#VerilogWriter.transadd!-Tuple{FSM, Wireexpr, Pair{String, String}}"><code>VerilogWriter.transadd!</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">transadd!(x::FSM, cond::Wireexpr, newtrans::Pair{String, String})</code></pre><p>Add a new transition rule for the state machine <code>x</code>.</p><p>The new rule here is:</p><ul><li>The transition from state <code>newtrans[1]</code> to state <code>newtrans[2]</code></li><li>This transition occures when <code>cond</code> is true and the current state is <code>newtrans[1]</code></li></ul><p><strong>Examples</strong></p><pre><code class="language-julia-repl hljs">julia&gt; fsm = FSM(&quot;nstate&quot;, &quot;uno&quot;, &quot;dos&quot;, &quot;tres&quot;); # create a FSM

julia&gt; transadd!(fsm, (@wireexpr b1 == b2), &quot;uno&quot; =&gt; &quot;dos&quot;); # transition from &quot;uno&quot; to &quot;dos&quot; when &quot;b1 == b2&quot;

julia&gt; vshow(fsmconv(Case, fsm));
case (nstate)
    uno: begin
        if ((b1 == b2)) begin
            nstate &lt;= dos;
        end
    end
    dos: begin
        
    end
    tres: begin
        
    end
endcase
type: Case</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/42bb135e7718d1ff118e4b4c0dcd26ab7746b88c/src/fsm.jl#L112-L143">source</a></section></article><p>As shown above <code>cond</code> is the condition to be true when the transition occurs, and as <code>newtrans</code> argument you assign a <code>Pair</code> object of strings, <code>&quot;src. state&quot; =&gt; &quot;dest. state&quot;</code>.</p><h3 id="Convert-from-FSM-to-verilog-codes"><a class="docs-heading-anchor" href="#Convert-from-FSM-to-verilog-codes">Convert from FSM to verilog codes</a><a id="Convert-from-FSM-to-verilog-codes-1"></a><a class="docs-heading-anchor-permalink" href="#Convert-from-FSM-to-verilog-codes" title="Permalink"></a></h3><p>We offer methods to generate several components in verilog, which compose FSM structure.</p><p>They are </p><ul><li>A <code>case</code> statement for transition between states</li><li><code>reg</code> declaration that holds the current state information.</li><li><code>localparams</code> each of which represents one state in the FSM.</li></ul><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.fsmconv-Tuple{Type{Onedecl}, FSM}" href="#VerilogWriter.fsmconv-Tuple{Type{Onedecl}, FSM}"><code>VerilogWriter.fsmconv</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">fsmconv(::Type{Onedecl}, x::FSM)</code></pre><p>Generate one <code>reg</code> declaration in verilog that holds the state value at the time.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/42bb135e7718d1ff118e4b4c0dcd26ab7746b88c/src/fsm.jl#L85-L89">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.fsmconv-Tuple{Type{Localparams}, FSM}" href="#VerilogWriter.fsmconv-Tuple{Type{Localparams}, FSM}"><code>VerilogWriter.fsmconv</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">fsmconv(::Type{Localparams}, x::FSM)</code></pre><p>Generate localparams that declares the value which corresponds to each state.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/42bb135e7718d1ff118e4b4c0dcd26ab7746b88c/src/fsm.jl#L96-L100">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.fsmconv-Tuple{Type{Case}, FSM}" href="#VerilogWriter.fsmconv-Tuple{Type{Case}, FSM}"><code>VerilogWriter.fsmconv</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">fsmconv(::Type{Case}, x::FSM)</code></pre><p>Convert <code>FSM</code> object into <code>Case</code> object.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/42bb135e7718d1ff118e4b4c0dcd26ab7746b88c/src/fsm.jl#L51-L55">source</a></section></article><p>You may also prewiew all of these with <code>vshow(fsm)</code>.</p><h2 id="struct-FSM-description"><a class="docs-heading-anchor" href="#struct-FSM-description">struct FSM description</a><a id="struct-FSM-description-1"></a><a class="docs-heading-anchor-permalink" href="#struct-FSM-description" title="Permalink"></a></h2><pre class="documenter-example-output"><code class="nohighlight hljs ansi">FSM(name::String, states::Vector{String}, transcond::Array{Wireexpr}, transvalid::Array{Bool})</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.FSM" href="#VerilogWriter.FSM"><code>VerilogWriter.FSM</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Struct for a Finite State Machine, not the Flying Spaghetti Monster.</p><p>Each column of matrices corresponds to the source state, and row for  the destination state. Not supposed to directly edit the content of matrices without using handlers.</p><pre><code class="nohighlight hljs">[
    false false 
    true  false
]</code></pre><p>in <code>transvalid</code> means transition from the 1st state to  the 2nd state is provided.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/42bb135e7718d1ff118e4b4c0dcd26ab7746b88c/src/fsm.jl#L1-L16">source</a></section></article></article><nav class="docs-footer"><a class="docs-footer-prevpage" href="structs.html">« Component structs</a><a class="docs-footer-nextpage" href="reference.html">Reference »</a><div class="flexbox-break"></div><p class="footer-message">Powered by <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> and the <a href="https://julialang.org/">Julia Programming Language</a>.</p></nav></div><div class="modal" id="documenter-settings"><div class="modal-background"></div><div class="modal-card"><header class="modal-card-head"><p class="modal-card-title">Settings</p><button class="delete"></button></header><section class="modal-card-body"><p><label class="label">Theme</label><div class="select"><select id="documenter-themepicker"><option value="documenter-light">documenter-light</option><option value="documenter-dark">documenter-dark</option></select></div></p><hr/><p>This document was generated with <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> version 0.27.22 on <span class="colophon-date" title="Thursday 18 August 2022 14:21">Thursday 18 August 2022</span>. Using Julia version 1.7.2.</p></section><footer class="modal-card-foot"></footer></div></div></div></body></html>
