
---------- Begin Simulation Statistics ----------
final_tick                                19103844375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    287                       # Simulator instruction rate (inst/s)
host_mem_usage                                9421480                       # Number of bytes of host memory used
host_op_rate                                      294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 49354.08                       # Real time elapsed on the host
host_tick_rate                                 164007                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14176829                       # Number of instructions simulated
sim_ops                                      14533660                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008094                       # Number of seconds simulated
sim_ticks                                  8094396250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.021726                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   65106                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                82390                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                725                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6602                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             85097                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8913                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10549                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1636                       # Number of indirect misses.
system.cpu.branchPred.lookups                  145352                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22534                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1251                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      862563                       # Number of instructions committed
system.cpu.committedOps                        922488                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.531424                       # CPI: cycles per instruction
system.cpu.discardedOps                         18103                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             598153                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            150508                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            68196                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1123161                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.395035                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      616                       # number of quiesce instructions executed
system.cpu.numCycles                          2183513                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       616                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  663211     71.89%     71.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2065      0.22%     72.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::MemRead                 158395     17.17%     89.29% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 98817     10.71%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   922488                       # Class of committed instruction
system.cpu.quiesceCycles                     10767521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1060352                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           43                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2481                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254844                       # Transaction distribution
system.membus.trans_dist::ReadResp             255901                       # Transaction distribution
system.membus.trans_dist::WriteReq              95141                       # Transaction distribution
system.membus.trans_dist::WriteResp             95141                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          592                       # Transaction distribution
system.membus.trans_dist::CleanEvict              510                       # Transaction distribution
system.membus.trans_dist::ReadExReq               315                       # Transaction distribution
system.membus.trans_dist::ReadExResp              316                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           664                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        15719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       687130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       687130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 703817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        25152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        25152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        98816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21988016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21988016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22132460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            351615                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000176                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013278                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  351553     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      62      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              351615                       # Request fanout histogram
system.membus.reqLayer6.occupancy           801404420                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13091750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              930937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2483125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12644879                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1504552890                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             18.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1996500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       192512                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       192512                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       527439                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       527439                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1368064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1376256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1439902                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21889024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22886452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2484532625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          1550559                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          657                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2048299216                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1105743000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8096466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6072349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14168815                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8096466                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6072349                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14168815                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8096466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14168815                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6072349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28337629                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6072349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14168815                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20241164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6072349                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2087864                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8160213                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6072349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     20241164                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2087864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28401377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        89344                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        89344                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       687130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21988016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       402683                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       402683    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       402683                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    855238670                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1360443000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    685712909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24289397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     16192931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    726195237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     24289397                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      8117715                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     32407111                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    710002306                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     32407111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     16192931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    758602348                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36503552                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16384000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34013184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7892992                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       512000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4919296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     16192931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3813435252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    680103102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4509731285                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2177949220                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2024116376                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4202065596                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     16192931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5991384472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2704219478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8711796880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       226832                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       243216                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        56708                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        57220                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     28023338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2024116                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     30047454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     10120582                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8096466                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     18217047                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     38143920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     10120582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     48264502                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     31381711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8096466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     39478176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8096466                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     16192931                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     24289397                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     39478176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     16192931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8096466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     63767573                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        25152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        25152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        25152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          393                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           28                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          421                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3107335                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       221388                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3328723                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3107335                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3107335                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3107335                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       221388                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3328723                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          60928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16330928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5755904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89936                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        21249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2007923445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2087864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7527183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2017559741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4680769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24289397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2024116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    680103102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            711097384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4680769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24310646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2024116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2688026547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2087864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7527183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2728657125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001400302250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          180                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          180                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              457151                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              95524                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89936                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    259                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5621                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8339721880                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1274570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15031214380                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32715.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.02                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58966.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       251                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237575                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83447                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255171                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    663                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.235353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.562439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.732038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          768      3.22%      3.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          710      2.98%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          370      1.55%      7.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          356      1.49%      9.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          513      2.15%     11.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          323      1.36%     12.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          306      1.28%     14.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          428      1.80%     15.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20054     84.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23828                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1416.194444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1899.319737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            99     55.00%     55.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.56%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      9.44%     65.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.56%     65.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      2.78%     68.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.56%     68.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.56%     69.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.67%     71.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     16.11%     87.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.56%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      1.67%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      3.89%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      2.78%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.89%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           180                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     499.650000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    128.046891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    502.594714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             87     48.33%     48.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.67%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.56%     50.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.11%     51.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.56%     52.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.56%     52.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.78%     55.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80     44.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           180                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16314496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5755968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16330864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5755904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2015.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       711.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2017.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    711.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8094255000                       # Total gap between requests
system.mem_ctrls.avgGap                      23454.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16236480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        60800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21249.268591218275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2005891421.488044977188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2087864.181346446974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7511369.362477158196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4815183.096577462740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24289396.506873503327                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1897609.102099492680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 680103102.192458152771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          592                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       195680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14942217175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     46690155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42111370                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25265765160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4176170615                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     46532875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 136415228495                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48920.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58838.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    176189.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44281.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  42678657.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1359430.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    181769.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1585928.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11757824.325000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8206363.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        463624837.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       124989945.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77486314.500003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     126317339.324998                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     64863226.500000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       877245851.100005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        108.376934                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3342575135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    438060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4313839240                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1232                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           616                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10925237.418831                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    17678188.622111                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          616    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       161625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    379275250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             616                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12373898125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6729946250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       291409                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           291409                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       291409                       # number of overall hits
system.cpu.icache.overall_hits::total          291409                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          393                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          393                       # number of overall misses
system.cpu.icache.overall_misses::total           393                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17123750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17123750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17123750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17123750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       291802                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       291802                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       291802                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       291802                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43571.882952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43571.882952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43571.882952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43571.882952                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16509625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16509625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16509625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16509625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001347                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001347                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42009.223919                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42009.223919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42009.223919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42009.223919                       # average overall mshr miss latency
system.cpu.icache.replacements                    182                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       291409                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          291409                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          393                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           393                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17123750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17123750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       291802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       291802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43571.882952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43571.882952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16509625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16509625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42009.223919                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42009.223919                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.035385                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1183542                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               182                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6502.978022                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.035385                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.886788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.886788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            583997                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           583997                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       251011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           251011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       251011                       # number of overall hits
system.cpu.dcache.overall_hits::total          251011                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1274                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1274                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1274                       # number of overall misses
system.cpu.dcache.overall_misses::total          1274                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99374125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99374125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99374125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99374125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       252285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       252285                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       252285                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       252285                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005050                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005050                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005050                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005050                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78001.667975                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78001.667975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78001.667975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78001.667975                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          592                       # number of writebacks
system.cpu.dcache.writebacks::total               592                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          295                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          295                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          295                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          295                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74272125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74272125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74272125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74272125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13567125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13567125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003881                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003881                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003881                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75865.296221                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75865.296221                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75865.296221                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75865.296221                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.259346                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.259346                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    920                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       159343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50390625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50390625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       160007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75889.495482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75889.495482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          623                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          623                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49381250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49381250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13567125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13567125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74369.352410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74369.352410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21777.086677                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21777.086677                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        91668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          91668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     48983500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48983500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        92278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80300.819672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80300.819672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          295                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          295                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24890875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24890875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79018.650794                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79018.650794                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           490.111625                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              304639                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               920                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            331.129348                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   490.111625                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.957249                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957249                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1010120                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1010120                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19103844375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19103930000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    287                       # Simulator instruction rate (inst/s)
host_mem_usage                                9421480                       # Number of bytes of host memory used
host_op_rate                                      294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 49354.18                       # Real time elapsed on the host
host_tick_rate                                 164008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14176838                       # Number of instructions simulated
sim_ops                                      14533675                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008094                       # Number of seconds simulated
sim_ticks                                  8094481875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.019103                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   65107                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                82394                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                726                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6604                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             85098                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8913                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10550                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1637                       # Number of indirect misses.
system.cpu.branchPred.lookups                  145358                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22536                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1251                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      862572                       # Number of instructions committed
system.cpu.committedOps                        922503                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.531557                       # CPI: cycles per instruction
system.cpu.discardedOps                         18108                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             598167                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            150509                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            68198                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1123254                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.395014                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      616                       # number of quiesce instructions executed
system.cpu.numCycles                          2183650                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       616                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  663219     71.89%     71.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2065      0.22%     72.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::MemRead                 158401     17.17%     89.29% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 98817     10.71%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   922503                       # Class of committed instruction
system.cpu.quiesceCycles                     10767521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1060396                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           43                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2483                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254844                       # Transaction distribution
system.membus.trans_dist::ReadResp             255902                       # Transaction distribution
system.membus.trans_dist::WriteReq              95141                       # Transaction distribution
system.membus.trans_dist::WriteResp             95141                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          592                       # Transaction distribution
system.membus.trans_dist::CleanEvict              511                       # Transaction distribution
system.membus.trans_dist::ReadExReq               315                       # Transaction distribution
system.membus.trans_dist::ReadExResp              316                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           665                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        15722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       687130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       687130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 703820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        25152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        25152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        98880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21988016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21988016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22132524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            351616                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000176                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013278                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  351554     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      62      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              351616                       # Request fanout histogram
system.membus.reqLayer6.occupancy           801407670                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13091750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              930937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2483125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12650629                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1504552890                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             18.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1996500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       192512                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       192512                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       527439                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       527439                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1368064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1376256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1439902                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21889024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22886452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2484532625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          1550559                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          657                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2048299216                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1105743000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8096380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6072285                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14168665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8096380                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6072285                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14168665                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8096380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14168665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6072285                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28337329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6072285                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14168665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20240950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6072285                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2087842                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8160127                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6072285                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     20240950                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2087842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28401077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        89344                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        89344                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       687130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21988016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       402683                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       402683    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       402683                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    855238670                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1360443000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    685705655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24289140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     16192760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    726187555                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     24289140                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      8117629                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     32406768                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    709994795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     32406768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     16192760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    758594323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36503552                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16384000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34013184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7892992                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       512000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4919296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     16192760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3813394912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    680095908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4509683580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2177926181                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2024094964                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4202021145                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     16192760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5991321094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2704190872                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8711704725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       226832                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       243216                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        56708                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        57220                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     28023041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2024095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     30047136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     10120475                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8096380                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     18216855                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     38143516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     10120475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     48263991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     31381379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8096380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     39477758                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8096380                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     16192760                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     24289140                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     39477758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     16192760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8096380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     63766898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        25152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        25152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        25152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          393                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           28                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          421                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3107302                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       221385                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3328687                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3107302                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3107302                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3107302                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       221385                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3328687                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          60992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16330992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5755904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89936                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        21249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2007902204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2087842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7535010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2017546305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4680720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24289140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2024095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    680095908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            711089862                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4680720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24310389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2024095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2687998112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2087842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7535010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2728636167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001400302250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          180                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          180                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              457153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              95524                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255173                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89936                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255173                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    259                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5621                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8339721880                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1274575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15031240630                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32715.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.02                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58965.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       251                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237576                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83447                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    663                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.235353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.562439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.732038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          768      3.22%      3.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          710      2.98%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          370      1.55%      7.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          356      1.49%      9.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          513      2.15%     11.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          323      1.36%     12.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          306      1.28%     14.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          428      1.80%     15.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20054     84.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23828                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1416.194444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1899.319737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            99     55.00%     55.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.56%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      9.44%     65.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.56%     65.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      2.78%     68.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.56%     68.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.56%     69.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.67%     71.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     16.11%     87.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.56%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      1.67%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      3.89%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      2.78%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.89%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           180                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     499.650000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    128.046891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    502.594714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             87     48.33%     48.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.67%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.56%     50.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.11%     51.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.56%     52.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.56%     52.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.78%     55.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80     44.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           180                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16314560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5755968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16330928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5755904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2015.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       711.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2017.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    711.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8094451875                       # Total gap between requests
system.mem_ctrls.avgGap                      23454.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16236480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        60864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21249.043812331718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2005870202.779347181320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2087842.095513988519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7519196.526707894169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4815132.160636285320                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24289139.568923920393                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1897589.028822181281                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 680095907.929869771004                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          592                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       195680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14942217175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     46690155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42137620                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25265765160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4176170615                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     46532875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 136415228495                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48920.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58838.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    176189.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44262.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  42678657.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1359430.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    181769.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1585928.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11757824.325000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8206363.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        463626656.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       124989945.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77486314.500003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     126319636.874998                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     64863226.500000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       877249967.400005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        108.376296                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3342575135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    438060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4313924865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1232                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           616                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10925237.418831                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    17678188.622111                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          616    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       161625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    379275250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             616                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12373983750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6729946250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       291420                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           291420                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       291420                       # number of overall hits
system.cpu.icache.overall_hits::total          291420                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          393                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          393                       # number of overall misses
system.cpu.icache.overall_misses::total           393                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17123750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17123750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17123750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17123750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       291813                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       291813                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       291813                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       291813                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43571.882952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43571.882952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43571.882952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43571.882952                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16509625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16509625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16509625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16509625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001347                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001347                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42009.223919                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42009.223919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42009.223919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42009.223919                       # average overall mshr miss latency
system.cpu.icache.replacements                    182                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       291420                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          291420                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          393                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           393                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17123750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17123750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       291813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       291813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43571.882952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43571.882952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16509625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16509625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42009.223919                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42009.223919                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.035607                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4283156                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               657                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6519.263318                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.035607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.886788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.886788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            584019                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           584019                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       251016                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           251016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       251016                       # number of overall hits
system.cpu.dcache.overall_hits::total          251016                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1275                       # number of overall misses
system.cpu.dcache.overall_misses::total          1275                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99434125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99434125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99434125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99434125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       252291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       252291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       252291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       252291                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005054                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005054                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005054                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005054                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77987.549020                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77987.549020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77987.549020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77987.549020                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          592                       # number of writebacks
system.cpu.dcache.writebacks::total               592                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          295                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          295                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          295                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          295                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          980                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          980                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74330875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74330875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74330875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74330875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13567125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13567125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003884                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003884                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003884                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003884                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75847.831633                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75847.831633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75847.831633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75847.831633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.259346                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.259346                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    921                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       159348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50450625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50450625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       160013                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160013                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75865.601504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75865.601504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          623                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          623                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49440000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49440000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13567125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13567125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74345.864662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74345.864662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21777.086677                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21777.086677                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        91668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          91668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     48983500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48983500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        92278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80300.819672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80300.819672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          295                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          295                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24890875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24890875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79018.650794                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79018.650794                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           490.111793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              533736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            374.026629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   490.111793                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.957250                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957250                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1010145                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1010145                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19103930000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
