	 	 instructionsRAM[5632] <= 32'b01101100000000000000000000000000;//Nop
	 	 instructionsRAM[5633] <= 32'b01010100000000000000000000000010;//Jump to #2
	 	 instructionsRAM[5634] <= 32'b01101000001000000000110001000110;//Loadi #3142 to r[1]
	 	 instructionsRAM[5635] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5636] <= 32'b01100100111000000000000000000010;//Store r[7] in m[#2]
	 	 instructionsRAM[5637] <= 32'b01100000001000000000000000000100;//Load m[#4] to r[1]
	 	 instructionsRAM[5638] <= 32'b01101010010000000000000000000110;//Loadi #6 to r[18]
	 	 instructionsRAM[5639] <= 32'b00000110010100100000000000000001;//ADDi r[18], #1 to r[18]
	 	 instructionsRAM[5640] <= 32'b01101000001000000000000000001011;//Loadi #11 to r[1]
	 	 instructionsRAM[5641] <= 32'b10001000001100100000000000000000;//rStore to r[1] in m[r[18]] 
	 	 instructionsRAM[5642] <= 32'b01010100000000000000000000000000;//Jump to #0
	 	 instructionsRAM[5643] <= 32'b00001110010100100000000000000001;//SUBi r[18], #1 to r[18]
	 	 instructionsRAM[5644] <= 32'b00000100111100010000000000000000;//ADDi r[17], #0 to r[7]
	 	 instructionsRAM[5645] <= 32'b01100000011000000000000000000010;//Load m[#2] to r[3]
	 	 instructionsRAM[5646] <= 32'b01100000100000000000000000000100;//Load m[#4] to r[4]
	 	 instructionsRAM[5647] <= 32'b00010000001000110010000000000000;//TIMES r[3],r[4] to r[1]
	 	 instructionsRAM[5648] <= 32'b00000101000000010000000000000000;//ADDi r[1], #0 to r[8]
	 	 instructionsRAM[5649] <= 32'b00000100011010000000000000000000;//ADDi r[8], #0 to r[3]
	 	 instructionsRAM[5650] <= 32'b01100000100000000000000000000100;//Load m[#4] to r[4]
	 	 instructionsRAM[5651] <= 32'b00010000001000110010000000000000;//TIMES r[3],r[4] to r[1]
	 	 instructionsRAM[5652] <= 32'b00000101000000010000000000000000;//ADDi r[1], #0 to r[8]
	 	 instructionsRAM[5653] <= 32'b01100101000000000000000000000011;//Store r[8] in m[#3]
	 	 instructionsRAM[5654] <= 32'b01100000011000000000000000000011;//Load m[#3] to r[3]
	 	 instructionsRAM[5655] <= 32'b01101000100000000000001111101000;//Loadi #1000 to r[4]
	 	 instructionsRAM[5656] <= 32'b00010100001000110010000000000000;//DIVIDE r[3],r[4] to r[1]
	 	 instructionsRAM[5657] <= 32'b00000101000000010000000000000000;//ADDi r[1], #0 to r[8]
	 	 instructionsRAM[5658] <= 32'b01100101000000000000000000000011;//Store r[8] in m[#3]
	 	 instructionsRAM[5659] <= 32'b01100000001000000000000000000011;//Load m[#3] to r[1]
	 	 instructionsRAM[5660] <= 32'b10000000001000000000000000000000;//Output r[1]
	 	 instructionsRAM[5661] <= 32'b10000000001000000000000000000000;//Output r[1]
	 	 instructionsRAM[5662] <= 32'b01110000000000000000000000000000;//Hlt

