TimeQuest Timing Analyzer report for LCM_VGA
Sun Apr 28 17:32:05 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'inst1|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'inst6|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'CLOCK_50'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'inst1|altpll_component|pll|clk[1]'
 17. Slow Model Hold: 'inst6|altpll_component|pll|clk[0]'
 18. Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_27'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'inst1|altpll_component|pll|clk[1]'
 34. Fast Model Setup: 'inst6|altpll_component|pll|clk[0]'
 35. Fast Model Setup: 'CLOCK_50'
 36. Fast Model Hold: 'CLOCK_50'
 37. Fast Model Hold: 'inst1|altpll_component|pll|clk[1]'
 38. Fast Model Hold: 'inst6|altpll_component|pll|clk[0]'
 39. Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'
 40. Fast Model Minimum Pulse Width: 'CLOCK_50'
 41. Fast Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[0]'
 42. Fast Model Minimum Pulse Width: 'CLOCK_27'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Progagation Delay
 55. Minimum Progagation Delay
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; LCM_VGA                                          ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; LCM_VGA.sdc   ; OK     ; Sun Apr 28 17:32:01 2013 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                    ;
+-----------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+---------------------------------------+
; CLOCK_27                          ; Base      ; 37.037 ; 27.0 MHz  ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { CLOCK_27 }                          ;
; CLOCK_50                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { CLOCK_50 }                          ;
; inst1|altpll_component|pll|clk[0] ; Generated ; 8.000  ; 125.0 MHz ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[0] } ;
; inst1|altpll_component|pll|clk[1] ; Generated ; 16.000 ; 62.5 MHz  ; 0.000  ; 8.000  ; 50.00      ; 4         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[1] } ;
; inst6|altpll_component|pll|clk[0] ; Generated ; 39.999 ; 25.0 MHz  ; 0.000  ; 19.999 ; 50.00      ; 27        ; 25          ;       ;        ;           ;            ; false    ; CLOCK_27 ; inst6|altpll_component|pll|inclk[0] ; { inst6|altpll_component|pll|clk[0] } ;
; inst6|altpll_component|pll|clk[1] ; Generated ; 39.999 ; 25.0 MHz  ; 19.999 ; 39.998 ; 50.00      ; 27        ; 25          ; 180.0 ;        ;           ;            ; false    ; CLOCK_27 ; inst6|altpll_component|pll|inclk[0] ; { inst6|altpll_component|pll|clk[1] } ;
+-----------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 126.79 MHz ; 126.79 MHz      ; inst6|altpll_component|pll|clk[0] ;      ;
; 174.37 MHz ; 174.37 MHz      ; inst1|altpll_component|pll|clk[1] ;      ;
; 178.44 MHz ; 178.44 MHz      ; CLOCK_50                          ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst1|altpll_component|pll|clk[1] ; -3.409 ; -125.645      ;
; inst6|altpll_component|pll|clk[0] ; -0.818 ; -1.636        ;
; CLOCK_50                          ; 14.396 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; CLOCK_50                          ; 0.391 ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; inst6|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst1|altpll_component|pll|clk[1] ; 5.873  ; 0.000         ;
; CLOCK_50                          ; 9.000  ; 0.000         ;
; inst6|altpll_component|pll|clk[0] ; 17.872 ; 0.000         ;
; CLOCK_27                          ; 18.518 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.409 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 3.497      ;
; -3.364 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 3.452      ;
; -3.233 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 3.321      ;
; -3.196 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 3.284      ;
; -3.125 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 3.213      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.109      ; 3.136      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.109      ; 3.136      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.109      ; 3.136      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.109      ; 3.136      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.109      ; 3.136      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.109      ; 3.136      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.109      ; 3.136      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.125      ; 3.152      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.125      ; 3.152      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.125      ; 3.152      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.125      ; 3.152      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.125      ; 3.152      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.125      ; 3.152      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.125      ; 3.152      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.125      ; 3.152      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.109      ; 3.136      ;
; -3.061 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.125      ; 3.152      ;
; -2.983 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 3.071      ;
; -2.921 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 3.009      ;
; -2.844 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 2.932      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.118      ; 2.817      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.118      ; 2.817      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.118      ; 2.817      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.118      ; 2.817      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.118      ; 2.817      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.118      ; 2.817      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.118      ; 2.817      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.134      ; 2.833      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.134      ; 2.833      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.134      ; 2.833      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.134      ; 2.833      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.134      ; 2.833      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.134      ; 2.833      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.134      ; 2.833      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.134      ; 2.833      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.118      ; 2.817      ;
; -2.733 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg       ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.134      ; 2.833      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.120      ; 2.765      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.120      ; 2.765      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.120      ; 2.765      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.120      ; 2.765      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.120      ; 2.765      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.120      ; 2.765      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.120      ; 2.765      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.136      ; 2.781      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.136      ; 2.781      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.136      ; 2.781      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.136      ; 2.781      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.136      ; 2.781      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.136      ; 2.781      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.136      ; 2.781      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.136      ; 2.781      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.120      ; 2.765      ;
; -2.679 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.136      ; 2.781      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.129      ; 2.478      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.129      ; 2.478      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.129      ; 2.478      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.129      ; 2.478      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.129      ; 2.478      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.129      ; 2.478      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.129      ; 2.478      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.145      ; 2.494      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.145      ; 2.494      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.145      ; 2.494      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.145      ; 2.494      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.145      ; 2.494      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.145      ; 2.494      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.145      ; 2.494      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.145      ; 2.494      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.129      ; 2.478      ;
; -2.383 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg       ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.145      ; 2.494      ;
; -2.072 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 2.160      ;
; -1.918 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 2.006      ;
; -1.917 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 2.005      ;
; -1.916 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 2.004      ;
; -1.914 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 2.002      ;
; -1.914 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 2.002      ;
; -1.914 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 2.002      ;
; -1.894 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.040      ; 1.971      ;
; -1.848 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.947      ;
; -1.847 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.946      ;
; -1.846 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.945      ;
; -1.844 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.943      ;
; -1.844 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.943      ;
; -1.844 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.943      ;
; -1.800 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 1.888      ;
; -1.670 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.051      ; 1.758      ;
; -1.600 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.699      ;
; -1.488 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.587      ;
; -1.486 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.585      ;
; -1.486 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.585      ;
; -1.486 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.585      ;
; -1.486 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.585      ;
; -1.485 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.584      ;
; -1.445 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.062      ; 1.544      ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.818 ; oscilloscope:inst7|buffer_full              ; oscilloscope:inst7|state.DISPLAY                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.001        ; -0.051     ; 0.804      ;
; -0.818 ; oscilloscope:inst7|buffer_full              ; oscilloscope:inst7|state.FILL                                                                                                         ; inst1|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.001        ; -0.051     ; 0.804      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.092      ; 7.944      ;
; 32.112 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.945      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.098      ; 7.937      ;
; 32.125 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.938      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.092      ; 7.691      ;
; 32.365 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.692      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.098      ; 7.684      ;
; 32.378 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 7.685      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.100      ; 7.611      ;
; 32.453 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.612      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.100      ; 7.570      ;
; 32.494 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a20~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.101      ; 7.571      ;
; 32.580 ; oscilloscope:inst7|write_en                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a24~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.058      ; 7.442      ;
; 32.621 ; oscilloscope:inst7|write_en                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.079      ; 7.422      ;
; 32.645 ; oscilloscope:inst7|write_en                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a35~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.070      ; 7.389      ;
; 32.681 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.376      ;
; 32.681 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.376      ;
; 32.681 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.376      ;
; 32.681 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.376      ;
; 32.681 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.376      ;
; 32.681 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.376      ;
; 32.681 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.376      ;
; 32.681 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.376      ;
; 32.681 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.376      ;
; 32.681 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.376      ;
; 32.681 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.093      ; 7.376      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                 ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 14.396 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.641      ;
; 14.659 ; LCD_TEST:inst10|LUT_INDEX[1] ; LCD_TEST:inst10|mLCD_DATA[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.378      ;
; 15.062 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mLCD_DATA[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.975      ;
; 15.073 ; LCD_TEST:inst10|LUT_INDEX[1] ; LCD_TEST:inst10|mLCD_DATA[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.964      ;
; 15.212 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.825      ;
; 15.364 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mLCD_DATA[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.673      ;
; 15.459 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.586      ;
; 15.460 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.585      ;
; 15.465 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.580      ;
; 15.466 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.579      ;
; 15.486 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.551      ;
; 15.599 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.446      ;
; 15.600 ; LCD_TEST:inst10|LUT_INDEX[1] ; LCD_TEST:inst10|mLCD_DATA[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.437      ;
; 15.600 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.445      ;
; 15.621 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.404      ;
; 15.621 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.404      ;
; 15.621 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.404      ;
; 15.621 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.404      ;
; 15.621 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.404      ;
; 15.621 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.404      ;
; 15.621 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.404      ;
; 15.621 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.404      ;
; 15.621 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.404      ;
; 15.631 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.414      ;
; 15.632 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.413      ;
; 15.718 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.316      ;
; 15.719 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.315      ;
; 15.745 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|LUT_INDEX[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.291      ;
; 15.760 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.276      ;
; 15.760 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.276      ;
; 15.760 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.276      ;
; 15.760 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.276      ;
; 15.760 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.276      ;
; 15.760 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.276      ;
; 15.760 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.276      ;
; 15.760 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.276      ;
; 15.760 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.276      ;
; 15.766 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.270      ;
; 15.766 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.270      ;
; 15.766 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.270      ;
; 15.766 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.270      ;
; 15.766 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.270      ;
; 15.766 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.270      ;
; 15.766 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.270      ;
; 15.766 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.270      ;
; 15.766 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.270      ;
; 15.769 ; LCD_TEST:inst10|mDLY[5]      ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.276      ;
; 15.770 ; LCD_TEST:inst10|mDLY[5]      ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.275      ;
; 15.802 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mLCD_ST.000010 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.243      ;
; 15.808 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mLCD_ST.000010 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.237      ;
; 15.863 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|LUT_INDEX[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.173      ;
; 15.863 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|LUT_INDEX[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.173      ;
; 15.867 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.170      ;
; 15.874 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mLCD_DATA[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.163      ;
; 15.880 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|LUT_INDEX[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.155      ;
; 15.880 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|LUT_INDEX[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.155      ;
; 15.881 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.144      ;
; 15.881 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.144      ;
; 15.881 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.144      ;
; 15.881 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.144      ;
; 15.881 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.144      ;
; 15.881 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.144      ;
; 15.881 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.144      ;
; 15.881 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.144      ;
; 15.881 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.144      ;
; 15.900 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.136      ;
; 15.900 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.136      ;
; 15.900 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.136      ;
; 15.900 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.136      ;
; 15.900 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.136      ;
; 15.900 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.136      ;
; 15.900 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.136      ;
; 15.900 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.136      ;
; 15.900 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.136      ;
; 15.901 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.126      ;
; 15.901 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.126      ;
; 15.901 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.126      ;
; 15.901 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.126      ;
; 15.901 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.126      ;
; 15.901 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.126      ;
; 15.901 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.126      ;
; 15.901 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.126      ;
; 15.901 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.126      ;
; 15.906 ; LCD_TEST:inst10|mDLY[6]      ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.139      ;
; 15.907 ; LCD_TEST:inst10|mDLY[6]      ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.138      ;
; 15.932 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.104      ;
; 15.932 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.104      ;
; 15.932 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.104      ;
; 15.932 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.104      ;
; 15.932 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.104      ;
; 15.932 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.104      ;
; 15.932 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.104      ;
; 15.932 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.104      ;
; 15.932 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.104      ;
; 15.938 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.099      ;
; 15.938 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.099      ;
; 15.942 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mLCD_ST.000010 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.103      ;
; 15.974 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mLCD_ST.000010 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.071      ;
; 15.978 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.056      ;
; 15.979 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.055      ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; LCD_TEST:inst10|LUT_INDEX[1]               ; LCD_TEST:inst10|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LUT_INDEX[2]               ; LCD_TEST:inst10|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LUT_INDEX[3]               ; LCD_TEST:inst10|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LUT_INDEX[4]               ; LCD_TEST:inst10|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[0]  ; LCD_TEST:inst10|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[1]  ; LCD_TEST:inst10|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[2]  ; LCD_TEST:inst10|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[3]  ; LCD_TEST:inst10|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|mLCD_ST.000001             ; LCD_TEST:inst10|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|mLCD_ST.000010             ; LCD_TEST:inst10|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LUT_INDEX[0]               ; LCD_TEST:inst10|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:inst10|mLCD_ST.000000             ; LCD_TEST:inst10|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.534 ; LCD_TEST:inst10|LCD_Controller:u0|ST.01    ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.540 ; LCD_TEST:inst10|mLCD_ST.000011             ; LCD_TEST:inst10|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.542 ; LCD_TEST:inst10|mLCD_ST.000011             ; LCD_TEST:inst10|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; LCD_TEST:inst10|mLCD_ST.000011             ; LCD_TEST:inst10|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.546 ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ; LCD_TEST:inst10|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.812      ;
; 0.556 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.556 ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ; LCD_TEST:inst10|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.675 ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.680 ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.946      ;
; 0.693 ; LCD_TEST:inst10|mLCD_ST.000010             ; LCD_TEST:inst10|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.959      ;
; 0.694 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.960      ;
; 0.703 ; LCD_TEST:inst10|mLCD_Start                 ; LCD_TEST:inst10|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.969      ;
; 0.755 ; LCD_TEST:inst10|LUT_INDEX[3]               ; LCD_TEST:inst10|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.020      ;
; 0.788 ; LCD_TEST:inst10|mDLY[0]                    ; LCD_TEST:inst10|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; LCD_TEST:inst10|mDLY[9]                    ; LCD_TEST:inst10|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.800 ; LCD_TEST:inst10|mDLY[10]                   ; LCD_TEST:inst10|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.805 ; LCD_TEST:inst10|mDLY[2]                    ; LCD_TEST:inst10|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; LCD_TEST:inst10|mDLY[4]                    ; LCD_TEST:inst10|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.808 ; LCD_TEST:inst10|LCD_Controller:u0|preStart ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; LCD_TEST:inst10|mDLY[6]                    ; LCD_TEST:inst10|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_TEST:inst10|mDLY[7]                    ; LCD_TEST:inst10|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; LCD_TEST:inst10|mDLY[11]                   ; LCD_TEST:inst10|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_TEST:inst10|mDLY[8]                    ; LCD_TEST:inst10|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_TEST:inst10|mDLY[13]                   ; LCD_TEST:inst10|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_TEST:inst10|mDLY[16]                   ; LCD_TEST:inst10|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.819 ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.085      ;
; 0.830 ; LCD_TEST:inst10|mDLY[17]                   ; LCD_TEST:inst10|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.844 ; LCD_TEST:inst10|mDLY[1]                    ; LCD_TEST:inst10|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; LCD_TEST:inst10|mDLY[3]                    ; LCD_TEST:inst10|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; LCD_TEST:inst10|mDLY[12]                   ; LCD_TEST:inst10|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; LCD_TEST:inst10|mDLY[5]                    ; LCD_TEST:inst10|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:inst10|mDLY[14]                   ; LCD_TEST:inst10|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:inst10|mDLY[15]                   ; LCD_TEST:inst10|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.855 ; LCD_TEST:inst10|LCD_Controller:u0|ST.00    ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.121      ;
; 0.856 ; LCD_TEST:inst10|LCD_Controller:u0|ST.00    ; LCD_TEST:inst10|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.122      ;
; 0.864 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.130      ;
; 0.866 ; LCD_TEST:inst10|mLCD_ST.000001             ; LCD_TEST:inst10|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.132      ;
; 0.867 ; LCD_TEST:inst10|mLCD_ST.000001             ; LCD_TEST:inst10|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.133      ;
; 0.870 ; LCD_TEST:inst10|mLCD_Start                 ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.136      ;
; 0.871 ; LCD_TEST:inst10|mLCD_ST.000010             ; LCD_TEST:inst10|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.137      ;
; 0.873 ; LCD_TEST:inst10|mLCD_ST.000010             ; LCD_TEST:inst10|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.139      ;
; 0.944 ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 1.220      ;
; 0.998 ; LCD_TEST:inst10|LCD_Controller:u0|ST.01    ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.264      ;
; 1.011 ; LCD_TEST:inst10|LUT_INDEX[4]               ; LCD_TEST:inst10|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.276      ;
; 1.050 ; LCD_TEST:inst10|LUT_INDEX[1]               ; LCD_TEST:inst10|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.317      ;
; 1.105 ; LCD_TEST:inst10|B_Sel_Y_temp[1]            ; LCD_TEST:inst10|refresh                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.372      ;
; 1.128 ; LCD_TEST:inst10|LUT_INDEX[2]               ; LCD_TEST:inst10|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.396      ;
; 1.140 ; LCD_TEST:inst10|LUT_INDEX[4]               ; LCD_TEST:inst10|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.407      ;
; 1.162 ; LCD_TEST:inst10|LUT_INDEX[1]               ; LCD_TEST:inst10|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.429      ;
; 1.173 ; LCD_TEST:inst10|LUT_INDEX[1]               ; LCD_TEST:inst10|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.440      ;
; 1.180 ; LCD_TEST:inst10|mDLY[9]                    ; LCD_TEST:inst10|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.446      ;
; 1.183 ; LCD_TEST:inst10|mDLY[10]                   ; LCD_TEST:inst10|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.449      ;
; 1.184 ; LCD_TEST:inst10|LUT_INDEX[1]               ; LCD_TEST:inst10|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.451      ;
; 1.188 ; LCD_TEST:inst10|mDLY[2]                    ; LCD_TEST:inst10|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; LCD_TEST:inst10|mDLY[4]                    ; LCD_TEST:inst10|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.191 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.459      ;
; 1.193 ; LCD_TEST:inst10|mDLY[6]                    ; LCD_TEST:inst10|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.193 ; LCD_TEST:inst10|mDLY[7]                    ; LCD_TEST:inst10|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; LCD_TEST:inst10|mDLY[11]                   ; LCD_TEST:inst10|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; LCD_TEST:inst10|mDLY[13]                   ; LCD_TEST:inst10|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.463      ;
; 1.197 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.465      ;
; 1.218 ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ; LCD_TEST:inst10|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.484      ;
; 1.230 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.230 ; LCD_TEST:inst10|mDLY[1]                    ; LCD_TEST:inst10|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.231 ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.231 ; LCD_TEST:inst10|mDLY[3]                    ; LCD_TEST:inst10|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.231 ; LCD_TEST:inst10|mDLY[12]                   ; LCD_TEST:inst10|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; LCD_TEST:inst10|mDLY[5]                    ; LCD_TEST:inst10|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; LCD_TEST:inst10|mDLY[15]                   ; LCD_TEST:inst10|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; LCD_TEST:inst10|mDLY[14]                   ; LCD_TEST:inst10|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.248 ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 1.524      ;
; 1.250 ; LCD_TEST:inst10|LUT_INDEX[2]               ; LCD_TEST:inst10|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.516      ;
; 1.251 ; LCD_TEST:inst10|mDLY[9]                    ; LCD_TEST:inst10|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.517      ;
; 1.254 ; LCD_TEST:inst10|mDLY[10]                   ; LCD_TEST:inst10|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.520      ;
; 1.259 ; LCD_TEST:inst10|mDLY[2]                    ; LCD_TEST:inst10|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.525      ;
; 1.259 ; LCD_TEST:inst10|mDLY[4]                    ; LCD_TEST:inst10|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.525      ;
; 1.262 ; LCD_TEST:inst10|LCD_Controller:u0|ST.00    ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.528      ;
; 1.263 ; LCD_TEST:inst10|mDLY[0]                    ; LCD_TEST:inst10|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; LCD_TEST:inst10|mDLY[6]                    ; LCD_TEST:inst10|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.530      ;
; 1.267 ; LCD_TEST:inst10|mDLY[11]                   ; LCD_TEST:inst10|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.533      ;
; 1.268 ; LCD_TEST:inst10|mDLY[13]                   ; LCD_TEST:inst10|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.534      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.391 ; oscilloscope:inst7|downsample_counter_second[1] ; oscilloscope:inst7|downsample_counter_second[1]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|downsample_counter_second[0] ; oscilloscope:inst7|downsample_counter_second[0]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|downsample_counter_second[2] ; oscilloscope:inst7|downsample_counter_second[2]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|downsample_counter[0]        ; oscilloscope:inst7|downsample_counter[0]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|downsample_counter[1]        ; oscilloscope:inst7|downsample_counter[1]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|downsample_counter[2]        ; oscilloscope:inst7|downsample_counter[2]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|write_addr[0]                ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|write_addr[2]                ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|write_addr[1]                ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|write_addr[4]                ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|write_addr[5]                ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|write_addr[6]                ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|write_addr[7]                ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; oscilloscope:inst7|downsample_counter_second[0] ; oscilloscope:inst7|downsample_counter_second[1]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; oscilloscope:inst7|downsample_counter_second[0] ; oscilloscope:inst7|downsample_counter_second[2]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.808      ;
; 0.623 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 0.940      ;
; 0.695 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.023      ;
; 0.788 ; oscilloscope:inst7|downsample_counter[0]        ; oscilloscope:inst7|downsample_counter[1]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.792 ; oscilloscope:inst7|downsample_counter[0]        ; oscilloscope:inst7|downsample_counter[2]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.058      ;
; 0.828 ; oscilloscope:inst7|downsample_counter[1]        ; oscilloscope:inst7|downsample_counter[2]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.094      ;
; 0.939 ; oscilloscope:inst7|write_addr[0]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 1.256      ;
; 0.944 ; oscilloscope:inst7|write_addr[5]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 1.261      ;
; 0.948 ; oscilloscope:inst7|write_addr[1]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 1.265      ;
; 0.954 ; oscilloscope:inst7|write_addr[4]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 1.271      ;
; 0.957 ; oscilloscope:inst7|write_addr[2]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 1.274      ;
; 1.034 ; oscilloscope:inst7|downsample_counter_second[1] ; oscilloscope:inst7|downsample_counter_second[2]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.300      ;
; 1.097 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.425      ;
; 1.155 ; oscilloscope:inst7|write_addr[6]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 1.472      ;
; 1.167 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 1.484      ;
; 1.184 ; oscilloscope:inst7|downsample_counter[2]        ; oscilloscope:inst7|downsample_counter[0]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; oscilloscope:inst7|downsample_counter[2]        ; oscilloscope:inst7|downsample_counter[1]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.451      ;
; 1.195 ; oscilloscope:inst7|write_addr[7]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 1.512      ;
; 1.211 ; oscilloscope:inst7|downsample_counter_second[2] ; oscilloscope:inst7|downsample_counter_second[1]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.477      ;
; 1.213 ; oscilloscope:inst7|downsample_counter_second[2] ; oscilloscope:inst7|downsample_counter_second[0]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.479      ;
; 1.216 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.544      ;
; 1.220 ; oscilloscope:inst7|write_addr[0]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.528      ;
; 1.228 ; oscilloscope:inst7|write_addr[1]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.536      ;
; 1.230 ; oscilloscope:inst7|write_addr[7]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.538      ;
; 1.237 ; oscilloscope:inst7|write_addr[2]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.545      ;
; 1.240 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.527      ;
; 1.256 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.584      ;
; 1.257 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.585      ;
; 1.257 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.585      ;
; 1.257 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.585      ;
; 1.257 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.585      ;
; 1.259 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.587      ;
; 1.292 ; compressor:inst5|temp_y[1]                      ; compressor:inst5|temp_y2[1]                                                                                                           ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.555      ;
; 1.292 ; compressor:inst5|temp_y[0]                      ; compressor:inst5|temp_y2[0]                                                                                                           ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.555      ;
; 1.297 ; compressor:inst8|temp_y[1]                      ; compressor:inst8|temp_y2[1]                                                                                                           ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.560      ;
; 1.303 ; compressor:inst8|temp_y[0]                      ; compressor:inst8|temp_y2[0]                                                                                                           ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.566      ;
; 1.371 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.699      ;
; 1.435 ; oscilloscope:inst7|write_addr[0]                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.690      ;
; 1.441 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 1.758      ;
; 1.460 ; oscilloscope:inst7|write_addr[5]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.768      ;
; 1.467 ; oscilloscope:inst7|write_addr[6]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.775      ;
; 1.489 ; oscilloscope:inst7|write_addr[4]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.797      ;
; 1.504 ; compressor:inst5|temp_y2[1]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.791      ;
; 1.507 ; compressor:inst5|temp_y2[0]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.794      ;
; 1.562 ; oscilloscope:inst7|write_addr[6]                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.817      ;
; 1.615 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.943      ;
; 1.615 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.943      ;
; 1.615 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.943      ;
; 1.617 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.945      ;
; 1.618 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.946      ;
; 1.619 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.947      ;
; 1.626 ; oscilloscope:inst7|write_addr[4]                ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.892      ;
; 1.633 ; oscilloscope:inst7|write_addr[5]                ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.899      ;
; 1.636 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.923      ;
; 1.648 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.935      ;
; 1.660 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.926      ;
; 1.665 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.971      ;
; 1.676 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.963      ;
; 1.677 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.964      ;
; 1.685 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.002      ;
; 1.685 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.002      ;
; 1.685 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.002      ;
; 1.687 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.004      ;
; 1.688 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.005      ;
; 1.689 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.006      ;
; 1.694 ; oscilloscope:inst7|write_addr[2]                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.949      ;
; 1.697 ; oscilloscope:inst7|write_addr[1]                ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.963      ;
; 1.697 ; oscilloscope:inst7|write_addr[4]                ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.963      ;
; 1.708 ; oscilloscope:inst7|buffer_full                  ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.974      ;
; 1.720 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 2.007      ;
; 1.731 ; oscilloscope:inst7|write_addr[6]                ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.997      ;
; 1.731 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.997      ;
; 1.741 ; oscilloscope:inst7|write_addr[7]                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.996      ;
; 1.767 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg       ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.145      ; 2.146      ;
; 1.768 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.034      ;
; 1.777 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.085      ;
; 1.779 ; oscilloscope:inst7|write_addr[2]                ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.045      ;
; 1.790 ; oscilloscope:inst7|downsample_counter[1]        ; oscilloscope:inst7|downsample_counter[0]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.056      ;
; 1.793 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.048      ;
; 1.812 ; oscilloscope:inst7|write_addr[0]                ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.078      ;
; 1.828 ; oscilloscope:inst7|write_addr[5]                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.083      ;
; 1.839 ; oscilloscope:inst7|write_addr[1]                ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.105      ;
; 1.841 ; compressor:inst8|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.121      ;
; 1.843 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.160      ;
; 1.846 ; oscilloscope:inst7|write_addr[5]                ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.112      ;
+-------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                              ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.391 ; VGA_LCD_Driver:inst|VGA_H_COUNT[0]                                                                                       ; VGA_LCD_Driver:inst|VGA_H_COUNT[0]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_LCD_Driver:inst|VGA_H_STATE.BACK                                                                                     ; VGA_LCD_Driver:inst|VGA_H_STATE.BACK                                                                                                 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                                 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_LCD_Driver:inst|VGA_V_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_V_STATE.DISP                                                                                                 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                                ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|state.END                                                                                             ; oscilloscope:inst7|state.END                                                                                                         ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|state.FILL                                                                                            ; oscilloscope:inst7|state.FILL                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_y[0]                                                                                              ; oscilloscope:inst7|out_y[0]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_x[5]                                                                                              ; oscilloscope:inst7|out_x[5]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_y[1]                                                                                              ; oscilloscope:inst7|out_y[1]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_x[6]                                                                                              ; oscilloscope:inst7|out_x[6]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_x[7]                                                                                              ; oscilloscope:inst7|out_x[7]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_y[2]                                                                                              ; oscilloscope:inst7|out_y[2]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_y[3]                                                                                              ; oscilloscope:inst7|out_y[3]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_y[4]                                                                                              ; oscilloscope:inst7|out_y[4]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_y[5]                                                                                              ; oscilloscope:inst7|out_y[5]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_y[6]                                                                                              ; oscilloscope:inst7|out_y[6]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_y[7]                                                                                              ; oscilloscope:inst7|out_y[7]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_x[4]                                                                                              ; oscilloscope:inst7|out_x[4]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_x[3]                                                                                              ; oscilloscope:inst7|out_x[3]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_x[2]                                                                                              ; oscilloscope:inst7|out_x[2]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_x[1]                                                                                              ; oscilloscope:inst7|out_x[1]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|out_x[0]                                                                                              ; oscilloscope:inst7|out_x[0]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; oscilloscope:inst7|write_en                                                                                              ; oscilloscope:inst7|write_en                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; oscilloscope:inst7|out_x[0]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[0]                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.518 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|address_reg_b[2]     ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|out_address_reg_b[2]             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.522 ; VGA_LCD_Driver:inst|VGA_H_PIXEL[6]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[4]                                                                                             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; VGA_LCD_Driver:inst|VGA_V_COUNT[4]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[4]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; VGA_LCD_Driver:inst|VGA_H_PIXEL[5]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[3]                                                                                             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; VGA_LCD_Driver:inst|VGA_H_PIXEL[2]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[0]                                                                                             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; oscilloscope:inst7|out_x[4]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[4]                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.526 ; VGA_LCD_Driver:inst|VGA_H_PIXEL[4]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[2]                                                                                             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.531 ; VGA_LCD_Driver:inst|VGA_V_COUNT[5]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[5]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; oscilloscope:inst7|out_x[2]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[2]                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; VGA_LCD_Driver:inst|VGA_V_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                                ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.543 ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                                ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.544 ; VGA_LCD_Driver:inst|VGA_H_STATE.BACK                                                                                     ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                                 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.552 ; oscilloscope:inst7|read_addr[2]                                                                                          ; oscilloscope:inst7|out_x[2]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.556 ; VGA_LCD_Driver:inst|VGA_V_STATE.BACK                                                                                     ; VGA_LCD_Driver:inst|VGA_V_STATE.DISP                                                                                                 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.560 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[1]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.562 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[10]                                                                                                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.563 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[3]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.829      ;
; 0.589 ; oscilloscope:inst7|buffer_full                                                                                           ; oscilloscope:inst7|state.DISPLAY                                                                                                     ; inst1|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 0.804      ;
; 0.589 ; oscilloscope:inst7|buffer_full                                                                                           ; oscilloscope:inst7|state.FILL                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.051     ; 0.804      ;
; 0.605 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[5]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 0.605 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[0]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 0.606 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[3]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.872      ;
; 0.662 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|address_reg_b[1]     ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|out_address_reg_b[1]             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; oscilloscope:inst7|state.END                                                                                             ; oscilloscope:inst7|state.CLEAN                                                                                                       ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.665 ; VGA_LCD_Driver:inst|VGA_H_PIXEL[3]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[1]                                                                                             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.667 ; oscilloscope:inst7|state.FILL                                                                                            ; oscilloscope:inst7|state.DISPLAY                                                                                                     ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[6]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a1~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.985      ;
; 0.674 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[11]                                                                                ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a1~portb_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.991      ;
; 0.676 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[9]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a1~portb_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.993      ;
; 0.679 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[5]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a1~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.996      ;
; 0.681 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[10]                                                                                ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a1~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.998      ;
; 0.689 ; oscilloscope:inst7|out_x[1]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[1]                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.955      ;
; 0.723 ; VGA_LCD_Driver:inst|VGA_V_COUNT[0]                                                                                       ; VGA_LCD_Driver:inst|VGA_VSYNC                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.989      ;
; 0.723 ; oscilloscope:inst7|read_addr[4]                                                                                          ; oscilloscope:inst7|out_x[4]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.991      ;
; 0.741 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[0]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.007      ;
; 0.741 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[2]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.007      ;
; 0.747 ; oscilloscope:inst7|state.DISPLAY                                                                                         ; oscilloscope:inst7|state.END                                                                                                         ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.024      ;
; 0.772 ; VGA_LCD_Driver:inst|VGA_V_COUNT[6]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[6]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.038      ;
; 0.779 ; VGA_LCD_Driver:inst|VGA_V_COUNT[8]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[8]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.045      ;
; 0.794 ; oscilloscope:inst7|out_y[1]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[6]                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; oscilloscope:inst7|out_y[0]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[5]                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; oscilloscope:inst7|state.DISPLAY                                                                                         ; oscilloscope:inst7|state.FILL                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; VGA_LCD_Driver:inst|VGA_V_COUNT[9]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[9]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.803 ; VGA_LCD_Driver:inst|VGA_H_STATE.IDLE                                                                                     ; VGA_LCD_Driver:inst|VGA_H_PIXEL[0]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.824 ; oscilloscope:inst7|out_x[3]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[3]                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.092      ;
; 0.826 ; VGA_LCD_Driver:inst|VGA_V_STATE.BACK                                                                                     ; VGA_LCD_Driver:inst|VGA_VSYNC                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.092      ;
; 0.874 ; oscilloscope:inst7|read_addr[3]                                                                                          ; oscilloscope:inst7|out_x[3]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.140      ;
; 0.880 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|out_address_reg_b[2] ; VGA_LCD_Driver:inst|VGA_R[8]                                                                                                         ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.153      ;
; 0.880 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|out_address_reg_b[2] ; VGA_LCD_Driver:inst|VGA_R[7]                                                                                                         ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.153      ;
; 0.909 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[10]                                                                                                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.175      ;
; 0.911 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[8]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.177      ;
; 0.911 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[0]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a48~portb_address_reg0 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.228      ;
; 0.912 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[7]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.178      ;
; 0.913 ; VGA_LCD_Driver:inst|VGA_H_COUNT[5]                                                                                       ; VGA_LCD_Driver:inst|VGA_HSYNC                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.178      ;
; 0.915 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[9]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.181      ;
; 0.917 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[3]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a48~portb_address_reg3 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.234      ;
; 0.920 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[2]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a48~portb_address_reg2 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.237      ;
; 0.943 ; VGA_LCD_Driver:inst|VGA_V_COUNT[3]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[3]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.208      ;
; 0.946 ; VGA_LCD_Driver:inst|VGA_V_COUNT[10]                                                                                      ; VGA_LCD_Driver:inst|VGA_V_PIXEL[10]                                                                                                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.211      ;
; 0.951 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[8]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a48~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 1.277      ;
; 0.951 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[5]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a48~portb_address_reg5 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 1.277      ;
; 0.966 ; VGA_LCD_Driver:inst|VGA_V_COUNT[2]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[2]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.231      ;
; 0.967 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|address_reg_b[0]     ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|out_address_reg_b[0]             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.229      ;
; 0.976 ; VGA_LCD_Driver:inst|VGA_V_PIXEL[3]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[6]                                                                                             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.241      ;
; 0.980 ; oscilloscope:inst7|read_addr[6]                                                                                          ; oscilloscope:inst7|out_x[6]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.234      ;
; 0.981 ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_H_PIXEL[10]                                                                                                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.246      ;
; 0.982 ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_H_PIXEL[7]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.247      ;
; 0.982 ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_H_PIXEL[8]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.247      ;
; 0.983 ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_H_PIXEL[1]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.248      ;
; 0.983 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[9]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.248      ;
; 0.983 ; VGA_LCD_Driver:inst|VGA_V_COUNT[7]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[7]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.248      ;
; 0.985 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[4]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.250      ;
; 0.985 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[6]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.250      ;
; 0.987 ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_H_PIXEL[9]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.252      ;
; 0.989 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[5]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.254      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a4~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a4~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a5~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a5~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a6~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a6~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a7~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a7~portb_memory_reg0   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.00    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.00    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.01    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.01    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|preStart ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|preStart ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[0]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[0]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[1]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[1]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[2]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[2]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[3]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[3]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[4]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[4]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[5]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[5]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[12]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[12]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[13]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[13]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[14]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[14]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[15]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[15]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[16]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[16]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[17]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[17]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mLCD_DATA[0]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mLCD_DATA[0]               ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[0]'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~PORTBDATAOUT0        ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg11  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg11  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~PORTBDATAOUT0       ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg11 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_we_reg        ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg11 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~PORTBDATAOUT0       ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg0  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg1  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg10 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg11 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg2  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg3  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg4  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg5  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg6  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg7  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg8  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg9  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_we_reg        ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg0  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg1  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg10 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg11 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg2  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg3  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg4  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg5  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg6  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg7  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg8  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg9  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_datain_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~PORTBDATAOUT0       ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg11 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                    ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                    ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-------------+------------+-------+-------+------------+-----------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-------------+------------+-------+-------+------------+-----------------------------------+
; KEY[*]      ; CLOCK_50   ; 4.595 ; 4.595 ; Rise       ; CLOCK_50                          ;
;  KEY[0]     ; CLOCK_50   ; 4.595 ; 4.595 ; Rise       ; CLOCK_50                          ;
; SW[*]       ; CLOCK_50   ; 4.981 ; 4.981 ; Rise       ; CLOCK_50                          ;
;  SW[0]      ; CLOCK_50   ; 3.798 ; 3.798 ; Rise       ; CLOCK_50                          ;
;  SW[1]      ; CLOCK_50   ; 4.347 ; 4.347 ; Rise       ; CLOCK_50                          ;
;  SW[2]      ; CLOCK_50   ; 3.956 ; 3.956 ; Rise       ; CLOCK_50                          ;
;  SW[3]      ; CLOCK_50   ; 4.396 ; 4.396 ; Rise       ; CLOCK_50                          ;
;  SW[4]      ; CLOCK_50   ; 4.467 ; 4.467 ; Rise       ; CLOCK_50                          ;
;  SW[5]      ; CLOCK_50   ; 4.592 ; 4.592 ; Rise       ; CLOCK_50                          ;
;  SW[6]      ; CLOCK_50   ; 4.490 ; 4.490 ; Rise       ; CLOCK_50                          ;
;  SW[7]      ; CLOCK_50   ; 4.660 ; 4.660 ; Rise       ; CLOCK_50                          ;
;  SW[8]      ; CLOCK_50   ; 4.981 ; 4.981 ; Rise       ; CLOCK_50                          ;
;  SW[9]      ; CLOCK_50   ; 2.289 ; 2.289 ; Rise       ; CLOCK_50                          ;
;  SW[10]     ; CLOCK_50   ; 2.242 ; 2.242 ; Rise       ; CLOCK_50                          ;
;  SW[11]     ; CLOCK_50   ; 2.497 ; 2.497 ; Rise       ; CLOCK_50                          ;
; GPIO_0[*]   ; CLOCK_50   ; 8.390 ; 8.390 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[5]  ; CLOCK_50   ; 6.783 ; 6.783 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[7]  ; CLOCK_50   ; 7.346 ; 7.346 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[8]  ; CLOCK_50   ; 7.756 ; 7.756 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[9]  ; CLOCK_50   ; 8.000 ; 8.000 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[10] ; CLOCK_50   ; 7.866 ; 7.866 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[11] ; CLOCK_50   ; 7.649 ; 7.649 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[12] ; CLOCK_50   ; 8.349 ; 8.349 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[13] ; CLOCK_50   ; 8.173 ; 8.173 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[14] ; CLOCK_50   ; 8.160 ; 8.160 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[15] ; CLOCK_50   ; 7.344 ; 7.344 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[21] ; CLOCK_50   ; 7.046 ; 7.046 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[23] ; CLOCK_50   ; 7.715 ; 7.715 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[24] ; CLOCK_50   ; 8.078 ; 8.078 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[25] ; CLOCK_50   ; 8.000 ; 8.000 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[26] ; CLOCK_50   ; 8.040 ; 8.040 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[27] ; CLOCK_50   ; 8.189 ; 8.189 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[28] ; CLOCK_50   ; 8.274 ; 8.274 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[29] ; CLOCK_50   ; 7.886 ; 7.886 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[30] ; CLOCK_50   ; 8.390 ; 8.390 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[31] ; CLOCK_50   ; 7.514 ; 7.514 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 9.840 ; 9.840 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 9.840 ; 9.840 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; SW[*]       ; CLOCK_50   ; 8.481 ; 8.481 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[0]      ; CLOCK_50   ; 6.829 ; 6.829 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[1]      ; CLOCK_50   ; 7.172 ; 7.172 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[2]      ; CLOCK_50   ; 6.781 ; 6.781 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[3]      ; CLOCK_50   ; 7.531 ; 7.531 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[4]      ; CLOCK_50   ; 7.780 ; 7.780 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[5]      ; CLOCK_50   ; 7.929 ; 7.929 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[6]      ; CLOCK_50   ; 4.286 ; 4.286 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[7]      ; CLOCK_50   ; 4.895 ; 4.895 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[8]      ; CLOCK_50   ; 4.507 ; 4.507 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[9]      ; CLOCK_50   ; 4.317 ; 4.317 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[10]     ; CLOCK_50   ; 4.889 ; 4.889 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[11]     ; CLOCK_50   ; 3.999 ; 3.999 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[12]     ; CLOCK_50   ; 4.672 ; 4.672 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[13]     ; CLOCK_50   ; 8.178 ; 8.178 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[14]     ; CLOCK_50   ; 8.360 ; 8.360 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[15]     ; CLOCK_50   ; 8.481 ; 8.481 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; EXT_CLOCK   ; CLOCK_27   ; 2.728 ; 2.728 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_27   ; 9.364 ; 9.364 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  KEY[0]     ; CLOCK_27   ; 9.364 ; 9.364 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; SW[*]       ; CLOCK_27   ; 8.980 ; 8.980 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[16]     ; CLOCK_27   ; 8.946 ; 8.946 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[17]     ; CLOCK_27   ; 8.980 ; 8.980 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+-------------+------------+--------+--------+------------+-----------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-------------+------------+--------+--------+------------+-----------------------------------+
; KEY[*]      ; CLOCK_50   ; -4.063 ; -4.063 ; Rise       ; CLOCK_50                          ;
;  KEY[0]     ; CLOCK_50   ; -4.063 ; -4.063 ; Rise       ; CLOCK_50                          ;
; SW[*]       ; CLOCK_50   ; 0.647  ; 0.647  ; Rise       ; CLOCK_50                          ;
;  SW[0]      ; CLOCK_50   ; 0.496  ; 0.496  ; Rise       ; CLOCK_50                          ;
;  SW[1]      ; CLOCK_50   ; 0.602  ; 0.602  ; Rise       ; CLOCK_50                          ;
;  SW[2]      ; CLOCK_50   ; 0.647  ; 0.647  ; Rise       ; CLOCK_50                          ;
;  SW[3]      ; CLOCK_50   ; -0.420 ; -0.420 ; Rise       ; CLOCK_50                          ;
;  SW[4]      ; CLOCK_50   ; -0.650 ; -0.650 ; Rise       ; CLOCK_50                          ;
;  SW[5]      ; CLOCK_50   ; -0.524 ; -0.524 ; Rise       ; CLOCK_50                          ;
;  SW[6]      ; CLOCK_50   ; -0.065 ; -0.065 ; Rise       ; CLOCK_50                          ;
;  SW[7]      ; CLOCK_50   ; -0.211 ; -0.211 ; Rise       ; CLOCK_50                          ;
;  SW[8]      ; CLOCK_50   ; -0.407 ; -0.407 ; Rise       ; CLOCK_50                          ;
;  SW[9]      ; CLOCK_50   ; -0.172 ; -0.172 ; Rise       ; CLOCK_50                          ;
;  SW[10]     ; CLOCK_50   ; -0.293 ; -0.293 ; Rise       ; CLOCK_50                          ;
;  SW[11]     ; CLOCK_50   ; -0.269 ; -0.269 ; Rise       ; CLOCK_50                          ;
; GPIO_0[*]   ; CLOCK_50   ; -6.224 ; -6.224 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[5]  ; CLOCK_50   ; -6.553 ; -6.553 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[7]  ; CLOCK_50   ; -6.594 ; -6.594 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[8]  ; CLOCK_50   ; -6.860 ; -6.860 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[9]  ; CLOCK_50   ; -6.850 ; -6.850 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[10] ; CLOCK_50   ; -6.804 ; -6.804 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[11] ; CLOCK_50   ; -6.826 ; -6.826 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[12] ; CLOCK_50   ; -7.000 ; -7.000 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[13] ; CLOCK_50   ; -6.707 ; -6.707 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[14] ; CLOCK_50   ; -6.554 ; -6.554 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[15] ; CLOCK_50   ; -6.413 ; -6.413 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[21] ; CLOCK_50   ; -6.816 ; -6.816 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[23] ; CLOCK_50   ; -6.819 ; -6.819 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[24] ; CLOCK_50   ; -7.179 ; -7.179 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[25] ; CLOCK_50   ; -6.903 ; -6.903 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[26] ; CLOCK_50   ; -6.590 ; -6.590 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[27] ; CLOCK_50   ; -7.111 ; -7.111 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[28] ; CLOCK_50   ; -6.440 ; -6.440 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[29] ; CLOCK_50   ; -6.738 ; -6.738 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[30] ; CLOCK_50   ; -6.911 ; -6.911 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[31] ; CLOCK_50   ; -6.224 ; -6.224 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -6.423 ; -6.423 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -6.423 ; -6.423 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; SW[*]       ; CLOCK_50   ; -1.934 ; -1.934 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[0]      ; CLOCK_50   ; -2.547 ; -2.547 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[1]      ; CLOCK_50   ; -2.540 ; -2.540 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[2]      ; CLOCK_50   ; -1.934 ; -1.934 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[3]      ; CLOCK_50   ; -3.326 ; -3.326 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[4]      ; CLOCK_50   ; -3.366 ; -3.366 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[5]      ; CLOCK_50   ; -2.822 ; -2.822 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[6]      ; CLOCK_50   ; -4.054 ; -4.054 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[7]      ; CLOCK_50   ; -4.663 ; -4.663 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[8]      ; CLOCK_50   ; -4.275 ; -4.275 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[9]      ; CLOCK_50   ; -4.083 ; -4.083 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[10]     ; CLOCK_50   ; -4.655 ; -4.655 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[11]     ; CLOCK_50   ; -3.765 ; -3.765 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[12]     ; CLOCK_50   ; -3.256 ; -3.256 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[13]     ; CLOCK_50   ; -6.895 ; -6.895 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[14]     ; CLOCK_50   ; -7.241 ; -7.241 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[15]     ; CLOCK_50   ; -7.236 ; -7.236 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; EXT_CLOCK   ; CLOCK_27   ; -2.496 ; -2.496 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_27   ; -6.662 ; -6.662 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  KEY[0]     ; CLOCK_27   ; -6.662 ; -6.662 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; SW[*]       ; CLOCK_27   ; -7.882 ; -7.882 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[16]     ; CLOCK_27   ; -7.882 ; -7.882 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[17]     ; CLOCK_27   ; -7.916 ; -7.916 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 10.679 ; 10.679 ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 10.679 ; 10.679 ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 8.114  ; 8.114  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.561  ; 8.561  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 10.395 ; 10.395 ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 10.063 ; 10.063 ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 9.816  ; 9.816  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 9.302  ; 9.302  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 9.466  ; 9.466  ; Rise       ; CLOCK_50                          ;
; LCD_EN       ; CLOCK_50   ; 8.047  ; 8.047  ; Rise       ; CLOCK_50                          ;
; LCD_RS       ; CLOCK_50   ; 8.736  ; 8.736  ; Rise       ; CLOCK_50                          ;
; GPIO_1[*]    ; CLOCK_50   ; 2.719  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; 2.702  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; 2.709  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; 2.719  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ; 2.697  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_1[*]    ; CLOCK_50   ;        ; 2.719  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ;        ; 2.702  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ;        ; 2.709  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ;        ; 2.719  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ;        ; 2.697  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_0[*]    ; CLOCK_50   ; 2.696  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ; 2.686  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ; 2.696  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; GPIO_0[*]    ; CLOCK_50   ;        ; 2.696  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ;        ; 2.686  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ;        ; 2.696  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
; VGA_B[*]     ; CLOCK_27   ; 5.723  ; 5.723  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[0]    ; CLOCK_27   ; 4.164  ; 4.164  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[1]    ; CLOCK_27   ; 4.162  ; 4.162  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[2]    ; CLOCK_27   ; 3.906  ; 3.906  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[3]    ; CLOCK_27   ; 3.895  ; 3.895  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[4]    ; CLOCK_27   ; 3.966  ; 3.966  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5]    ; CLOCK_27   ; 3.953  ; 3.953  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6]    ; CLOCK_27   ; 5.010  ; 5.010  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7]    ; CLOCK_27   ; 5.186  ; 5.186  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8]    ; CLOCK_27   ; 5.723  ; 5.723  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9]    ; CLOCK_27   ; 5.412  ; 5.412  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK    ; CLOCK_27   ; 4.652  ; 4.652  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]     ; CLOCK_27   ; 5.664  ; 5.664  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[0]    ; CLOCK_27   ; 3.930  ; 3.930  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[1]    ; CLOCK_27   ; 3.931  ; 3.931  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[2]    ; CLOCK_27   ; 3.917  ; 3.917  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[3]    ; CLOCK_27   ; 3.917  ; 3.917  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4]    ; CLOCK_27   ; 3.926  ; 3.926  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5]    ; CLOCK_27   ; 3.928  ; 3.928  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6]    ; CLOCK_27   ; 4.771  ; 4.771  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7]    ; CLOCK_27   ; 5.664  ; 5.664  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8]    ; CLOCK_27   ; 5.460  ; 5.460  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9]    ; CLOCK_27   ; 5.476  ; 5.476  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS       ; CLOCK_27   ; 5.239  ; 5.239  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]     ; CLOCK_27   ; 5.346  ; 5.346  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[0]    ; CLOCK_27   ; 4.376  ; 4.376  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[1]    ; CLOCK_27   ; 4.356  ; 4.356  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[2]    ; CLOCK_27   ; 4.364  ; 4.364  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[3]    ; CLOCK_27   ; 4.141  ; 4.141  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[4]    ; CLOCK_27   ; 4.135  ; 4.135  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5]    ; CLOCK_27   ; 4.146  ; 4.146  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6]    ; CLOCK_27   ; 5.036  ; 5.036  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7]    ; CLOCK_27   ; 5.011  ; 5.011  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8]    ; CLOCK_27   ; 4.990  ; 4.990  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9]    ; CLOCK_27   ; 5.346  ; 5.346  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS       ; CLOCK_27   ; 4.995  ; 4.995  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK      ; CLOCK_27   ; 22.884 ;        ; Rise       ; inst6|altpll_component|pll|clk[1] ;
; VGA_CLK      ; CLOCK_27   ;        ; 22.884 ; Fall       ; inst6|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 8.114  ; 8.114  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 10.679 ; 10.679 ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 8.114  ; 8.114  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.561  ; 8.561  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 10.395 ; 10.395 ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 10.063 ; 10.063 ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 9.816  ; 9.816  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 9.302  ; 9.302  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 9.466  ; 9.466  ; Rise       ; CLOCK_50                          ;
; LCD_EN       ; CLOCK_50   ; 8.047  ; 8.047  ; Rise       ; CLOCK_50                          ;
; LCD_RS       ; CLOCK_50   ; 8.736  ; 8.736  ; Rise       ; CLOCK_50                          ;
; GPIO_1[*]    ; CLOCK_50   ; 2.697  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; 2.702  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; 2.709  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; 2.719  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ; 2.697  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_1[*]    ; CLOCK_50   ;        ; 2.697  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ;        ; 2.702  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ;        ; 2.709  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ;        ; 2.719  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ;        ; 2.697  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_0[*]    ; CLOCK_50   ; 2.686  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ; 2.686  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ; 2.696  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; GPIO_0[*]    ; CLOCK_50   ;        ; 2.686  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ;        ; 2.686  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ;        ; 2.696  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
; VGA_B[*]     ; CLOCK_27   ; 3.895  ; 3.895  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[0]    ; CLOCK_27   ; 4.164  ; 4.164  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[1]    ; CLOCK_27   ; 4.162  ; 4.162  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[2]    ; CLOCK_27   ; 3.906  ; 3.906  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[3]    ; CLOCK_27   ; 3.895  ; 3.895  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[4]    ; CLOCK_27   ; 3.966  ; 3.966  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5]    ; CLOCK_27   ; 3.953  ; 3.953  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6]    ; CLOCK_27   ; 5.010  ; 5.010  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7]    ; CLOCK_27   ; 5.186  ; 5.186  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8]    ; CLOCK_27   ; 5.723  ; 5.723  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9]    ; CLOCK_27   ; 5.412  ; 5.412  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK    ; CLOCK_27   ; 4.652  ; 4.652  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]     ; CLOCK_27   ; 3.917  ; 3.917  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[0]    ; CLOCK_27   ; 3.930  ; 3.930  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[1]    ; CLOCK_27   ; 3.931  ; 3.931  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[2]    ; CLOCK_27   ; 3.917  ; 3.917  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[3]    ; CLOCK_27   ; 3.917  ; 3.917  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4]    ; CLOCK_27   ; 3.926  ; 3.926  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5]    ; CLOCK_27   ; 3.928  ; 3.928  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6]    ; CLOCK_27   ; 4.771  ; 4.771  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7]    ; CLOCK_27   ; 5.664  ; 5.664  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8]    ; CLOCK_27   ; 5.460  ; 5.460  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9]    ; CLOCK_27   ; 5.476  ; 5.476  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS       ; CLOCK_27   ; 5.239  ; 5.239  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]     ; CLOCK_27   ; 4.135  ; 4.135  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[0]    ; CLOCK_27   ; 4.376  ; 4.376  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[1]    ; CLOCK_27   ; 4.356  ; 4.356  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[2]    ; CLOCK_27   ; 4.364  ; 4.364  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[3]    ; CLOCK_27   ; 4.141  ; 4.141  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[4]    ; CLOCK_27   ; 4.135  ; 4.135  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5]    ; CLOCK_27   ; 4.146  ; 4.146  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6]    ; CLOCK_27   ; 5.036  ; 5.036  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7]    ; CLOCK_27   ; 5.011  ; 5.011  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8]    ; CLOCK_27   ; 4.990  ; 4.990  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9]    ; CLOCK_27   ; 5.346  ; 5.346  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS       ; CLOCK_27   ; 4.995  ; 4.995  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK      ; CLOCK_27   ; 22.884 ;        ; Rise       ; inst6|altpll_component|pll|clk[1] ;
; VGA_CLK      ; CLOCK_27   ;        ; 22.884 ; Fall       ; inst6|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; EXT_CLOCK  ; LEDG[0]     ; 5.243 ;    ;    ; 5.243 ;
; GPIO_0[17] ; GPIO_1[32]  ; 9.548 ;    ;    ; 9.548 ;
; GPIO_0[19] ; GPIO_1[30]  ; 9.221 ;    ;    ; 9.221 ;
; GPIO_0[20] ; GPIO_1[33]  ; 9.134 ;    ;    ; 9.134 ;
; GPIO_0[21] ; GPIO_1[28]  ; 9.002 ;    ;    ; 9.002 ;
; GPIO_0[22] ; GPIO_1[31]  ; 9.284 ;    ;    ; 9.284 ;
; GPIO_0[23] ; GPIO_1[26]  ; 9.618 ;    ;    ; 9.618 ;
; GPIO_0[24] ; GPIO_1[29]  ; 9.202 ;    ;    ; 9.202 ;
; GPIO_0[25] ; GPIO_1[25]  ; 9.339 ;    ;    ; 9.339 ;
; GPIO_0[26] ; GPIO_1[27]  ; 9.610 ;    ;    ; 9.610 ;
; GPIO_0[27] ; GPIO_1[23]  ; 9.500 ;    ;    ; 9.500 ;
; GPIO_0[28] ; GPIO_1[24]  ; 9.519 ;    ;    ; 9.519 ;
; GPIO_0[29] ; GPIO_1[21]  ; 9.528 ;    ;    ; 9.528 ;
; GPIO_0[30] ; GPIO_1[22]  ; 8.937 ;    ;    ; 8.937 ;
; GPIO_0[31] ; GPIO_1[19]  ; 8.942 ;    ;    ; 8.942 ;
; SW[0]      ; LEDR[0]     ; 5.883 ;    ;    ; 5.883 ;
; SW[1]      ; LEDR[1]     ; 6.256 ;    ;    ; 6.256 ;
; SW[2]      ; LEDR[2]     ; 5.137 ;    ;    ; 5.137 ;
; SW[3]      ; LEDR[3]     ; 5.990 ;    ;    ; 5.990 ;
; SW[4]      ; LEDR[4]     ; 5.300 ;    ;    ; 5.300 ;
; SW[5]      ; LEDR[5]     ; 5.920 ;    ;    ; 5.920 ;
; SW[6]      ; LEDR[6]     ; 5.312 ;    ;    ; 5.312 ;
; SW[7]      ; LEDR[7]     ; 7.365 ;    ;    ; 7.365 ;
; SW[8]      ; LEDR[8]     ; 6.681 ;    ;    ; 6.681 ;
; SW[9]      ; LEDR[9]     ; 6.770 ;    ;    ; 6.770 ;
; SW[10]     ; LEDR[10]    ; 5.933 ;    ;    ; 5.933 ;
; SW[11]     ; LEDR[11]    ; 6.131 ;    ;    ; 6.131 ;
; SW[12]     ; LEDR[12]    ; 5.688 ;    ;    ; 5.688 ;
; SW[13]     ; LEDR[13]    ; 9.756 ;    ;    ; 9.756 ;
; SW[14]     ; LEDR[14]    ; 9.440 ;    ;    ; 9.440 ;
; SW[15]     ; LEDR[15]    ; 9.855 ;    ;    ; 9.855 ;
; SW[16]     ; LEDR[16]    ; 9.881 ;    ;    ; 9.881 ;
; SW[17]     ; LEDR[17]    ; 9.846 ;    ;    ; 9.846 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; EXT_CLOCK  ; LEDG[0]     ; 5.243 ;    ;    ; 5.243 ;
; GPIO_0[17] ; GPIO_1[32]  ; 9.548 ;    ;    ; 9.548 ;
; GPIO_0[19] ; GPIO_1[30]  ; 9.221 ;    ;    ; 9.221 ;
; GPIO_0[20] ; GPIO_1[33]  ; 9.134 ;    ;    ; 9.134 ;
; GPIO_0[21] ; GPIO_1[28]  ; 9.002 ;    ;    ; 9.002 ;
; GPIO_0[22] ; GPIO_1[31]  ; 9.284 ;    ;    ; 9.284 ;
; GPIO_0[23] ; GPIO_1[26]  ; 9.618 ;    ;    ; 9.618 ;
; GPIO_0[24] ; GPIO_1[29]  ; 9.202 ;    ;    ; 9.202 ;
; GPIO_0[25] ; GPIO_1[25]  ; 9.339 ;    ;    ; 9.339 ;
; GPIO_0[26] ; GPIO_1[27]  ; 9.610 ;    ;    ; 9.610 ;
; GPIO_0[27] ; GPIO_1[23]  ; 9.500 ;    ;    ; 9.500 ;
; GPIO_0[28] ; GPIO_1[24]  ; 9.519 ;    ;    ; 9.519 ;
; GPIO_0[29] ; GPIO_1[21]  ; 9.528 ;    ;    ; 9.528 ;
; GPIO_0[30] ; GPIO_1[22]  ; 8.937 ;    ;    ; 8.937 ;
; GPIO_0[31] ; GPIO_1[19]  ; 8.942 ;    ;    ; 8.942 ;
; SW[0]      ; LEDR[0]     ; 5.883 ;    ;    ; 5.883 ;
; SW[1]      ; LEDR[1]     ; 6.256 ;    ;    ; 6.256 ;
; SW[2]      ; LEDR[2]     ; 5.137 ;    ;    ; 5.137 ;
; SW[3]      ; LEDR[3]     ; 5.990 ;    ;    ; 5.990 ;
; SW[4]      ; LEDR[4]     ; 5.300 ;    ;    ; 5.300 ;
; SW[5]      ; LEDR[5]     ; 5.920 ;    ;    ; 5.920 ;
; SW[6]      ; LEDR[6]     ; 5.312 ;    ;    ; 5.312 ;
; SW[7]      ; LEDR[7]     ; 7.365 ;    ;    ; 7.365 ;
; SW[8]      ; LEDR[8]     ; 6.681 ;    ;    ; 6.681 ;
; SW[9]      ; LEDR[9]     ; 6.770 ;    ;    ; 6.770 ;
; SW[10]     ; LEDR[10]    ; 5.933 ;    ;    ; 5.933 ;
; SW[11]     ; LEDR[11]    ; 6.131 ;    ;    ; 6.131 ;
; SW[12]     ; LEDR[12]    ; 5.688 ;    ;    ; 5.688 ;
; SW[13]     ; LEDR[13]    ; 9.756 ;    ;    ; 9.756 ;
; SW[14]     ; LEDR[14]    ; 9.440 ;    ;    ; 9.440 ;
; SW[15]     ; LEDR[15]    ; 9.855 ;    ;    ; 9.855 ;
; SW[16]     ; LEDR[16]    ; 9.881 ;    ;    ; 9.881 ;
; SW[17]     ; LEDR[17]    ; 9.846 ;    ;    ; 9.846 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst1|altpll_component|pll|clk[1] ; -1.496 ; -57.605       ;
; inst6|altpll_component|pll|clk[0] ; -0.411 ; -0.822        ;
; CLOCK_50                          ; 17.535 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; CLOCK_50                          ; 0.215 ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; inst6|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst1|altpll_component|pll|clk[1] ; 5.873  ; 0.000         ;
; CLOCK_50                          ; 9.000  ; 0.000         ;
; inst6|altpll_component|pll|clk[0] ; 17.872 ; 0.000         ;
; CLOCK_27                          ; 18.518 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.496 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.043      ; 1.572      ;
; -1.447 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.043      ; 1.523      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.095      ; 1.521      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.095      ; 1.521      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.095      ; 1.521      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.095      ; 1.521      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.095      ; 1.521      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.095      ; 1.521      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.095      ; 1.521      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.097      ; 1.523      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.097      ; 1.523      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.097      ; 1.523      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.097      ; 1.523      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.097      ; 1.523      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.097      ; 1.523      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.097      ; 1.523      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.097      ; 1.523      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.095      ; 1.521      ;
; -1.426 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.097      ; 1.523      ;
; -1.400 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.043      ; 1.476      ;
; -1.393 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.043      ; 1.469      ;
; -1.358 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.043      ; 1.434      ;
; -1.288 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.043      ; 1.364      ;
; -1.288 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.043      ; 1.364      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.104      ; 1.372      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.104      ; 1.372      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.104      ; 1.372      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.104      ; 1.372      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.104      ; 1.372      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.104      ; 1.372      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.104      ; 1.372      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.106      ; 1.374      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.106      ; 1.374      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.106      ; 1.374      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.106      ; 1.374      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.106      ; 1.374      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.106      ; 1.374      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.106      ; 1.374      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.106      ; 1.374      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.104      ; 1.372      ;
; -1.268 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg       ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.106      ; 1.374      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.108      ; 1.336      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.108      ; 1.336      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.108      ; 1.336      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.108      ; 1.336      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.108      ; 1.336      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.108      ; 1.336      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.108      ; 1.336      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.110      ; 1.338      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.110      ; 1.338      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.110      ; 1.338      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.110      ; 1.338      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.110      ; 1.338      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.110      ; 1.338      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.110      ; 1.338      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.110      ; 1.338      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.108      ; 1.336      ;
; -1.228 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.110      ; 1.338      ;
; -1.221 ; oscilloscope:inst7|second_channel ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.043      ; 1.297      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.117      ; 1.206      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.117      ; 1.206      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.117      ; 1.206      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.117      ; 1.206      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.117      ; 1.206      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.117      ; 1.206      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.117      ; 1.206      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.119      ; 1.208      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.119      ; 1.208      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.119      ; 1.208      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.119      ; 1.208      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.119      ; 1.208      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.119      ; 1.208      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.119      ; 1.208      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.119      ; 1.208      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0  ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.117      ; 1.206      ;
; -1.089 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg       ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.119      ; 1.208      ;
; -0.916 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.042      ; 0.991      ;
; -0.854 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.042      ; 0.929      ;
; -0.853 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.042      ; 0.928      ;
; -0.853 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.042      ; 0.928      ;
; -0.853 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.042      ; 0.928      ;
; -0.853 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.042      ; 0.928      ;
; -0.852 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.042      ; 0.927      ;
; -0.837 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.028      ; 0.898      ;
; -0.817 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.906      ;
; -0.816 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.905      ;
; -0.816 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.905      ;
; -0.816 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.905      ;
; -0.816 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.905      ;
; -0.815 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.904      ;
; -0.798 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.042      ; 0.873      ;
; -0.737 ; oscilloscope:inst7|state.CLEAN    ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.042      ; 0.812      ;
; -0.700 ; oscilloscope:inst7|state.DISPLAY  ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.789      ;
; -0.660 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.749      ;
; -0.660 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.749      ;
; -0.660 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.749      ;
; -0.659 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.748      ;
; -0.659 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.748      ;
; -0.658 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.747      ;
; -0.633 ; oscilloscope:inst7|state.FILL     ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.001        ; 0.056      ; 0.722      ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.411 ; oscilloscope:inst7|buffer_full              ; oscilloscope:inst7|state.DISPLAY                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.001        ; -0.042     ; 0.402      ;
; -0.411 ; oscilloscope:inst7|buffer_full              ; oscilloscope:inst7|state.FILL                                                                                                         ; inst1|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.001        ; -0.042     ; 0.402      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.098      ; 3.907      ;
; 36.189 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.908      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.105      ; 3.899      ;
; 36.204 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.900      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.098      ; 3.796      ;
; 36.300 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.797      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.105      ; 3.788      ;
; 36.315 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[12] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.789      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.736      ;
; 36.368 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[13] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a33~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.107      ; 3.737      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.098      ; 3.697      ;
; 36.399 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a31~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.099      ; 3.698      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_datain_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.105      ; 3.689      ;
; 36.414 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[14] ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a27~porta_we_reg        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 39.999       ; 0.106      ; 3.690      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                 ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 17.535 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.498      ;
; 17.673 ; LCD_TEST:inst10|LUT_INDEX[1] ; LCD_TEST:inst10|mLCD_DATA[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.360      ;
; 17.829 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mLCD_DATA[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.204      ;
; 17.855 ; LCD_TEST:inst10|LUT_INDEX[1] ; LCD_TEST:inst10|mLCD_DATA[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.178      ;
; 17.901 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.132      ;
; 17.926 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.095      ;
; 17.926 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.095      ;
; 17.926 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.095      ;
; 17.926 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.095      ;
; 17.926 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.095      ;
; 17.926 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.095      ;
; 17.926 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.095      ;
; 17.926 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.095      ;
; 17.926 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.095      ;
; 17.949 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mLCD_DATA[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.084      ;
; 18.014 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.027      ;
; 18.015 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.022 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.019      ;
; 18.023 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.018      ;
; 18.026 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.007      ;
; 18.037 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 1.993      ;
; 18.038 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 1.992      ;
; 18.043 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.990      ;
; 18.049 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.974      ;
; 18.049 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.974      ;
; 18.049 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.974      ;
; 18.049 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.974      ;
; 18.049 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.974      ;
; 18.049 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.974      ;
; 18.049 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.974      ;
; 18.049 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.974      ;
; 18.049 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mDLY[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.974      ;
; 18.054 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.978      ;
; 18.054 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.978      ;
; 18.054 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.978      ;
; 18.054 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.978      ;
; 18.054 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.978      ;
; 18.054 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.978      ;
; 18.054 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.978      ;
; 18.054 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.978      ;
; 18.054 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.978      ;
; 18.058 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 1.983      ;
; 18.059 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 1.962      ;
; 18.059 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 1.962      ;
; 18.059 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 1.962      ;
; 18.059 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 1.962      ;
; 18.059 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 1.962      ;
; 18.059 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 1.962      ;
; 18.059 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 1.962      ;
; 18.059 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 1.962      ;
; 18.059 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 1.962      ;
; 18.059 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 1.982      ;
; 18.062 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.970      ;
; 18.062 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.970      ;
; 18.062 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.970      ;
; 18.062 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.970      ;
; 18.062 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.970      ;
; 18.062 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.970      ;
; 18.062 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.970      ;
; 18.062 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.970      ;
; 18.062 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.970      ;
; 18.068 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|LUT_INDEX[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.964      ;
; 18.069 ; LCD_TEST:inst10|LUT_INDEX[1] ; LCD_TEST:inst10|mLCD_DATA[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.964      ;
; 18.076 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.957      ;
; 18.076 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_DATA[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.957      ;
; 18.087 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 1.954      ;
; 18.088 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 1.953      ;
; 18.089 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_Start     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 1.941      ;
; 18.089 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_ST.000010 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 1.941      ;
; 18.089 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|mLCD_ST.000011 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 1.941      ;
; 18.098 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.934      ;
; 18.098 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.934      ;
; 18.098 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.934      ;
; 18.098 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.934      ;
; 18.098 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.934      ;
; 18.098 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.934      ;
; 18.098 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.934      ;
; 18.098 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.934      ;
; 18.098 ; LCD_TEST:inst10|mDLY[4]      ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.934      ;
; 18.116 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|LUT_INDEX[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.916      ;
; 18.117 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|LUT_INDEX[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.915      ;
; 18.126 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|LUT_INDEX[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.905      ;
; 18.127 ; LCD_TEST:inst10|LUT_INDEX[4] ; LCD_TEST:inst10|LUT_INDEX[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.904      ;
; 18.127 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.905      ;
; 18.127 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.905      ;
; 18.127 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.905      ;
; 18.127 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.905      ;
; 18.127 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.905      ;
; 18.127 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.905      ;
; 18.127 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.905      ;
; 18.127 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.905      ;
; 18.127 ; LCD_TEST:inst10|mDLY[7]      ; LCD_TEST:inst10|mDLY[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.905      ;
; 18.146 ; LCD_TEST:inst10|mDLY[8]      ; LCD_TEST:inst10|mLCD_ST.000010 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 1.895      ;
; 18.151 ; LCD_TEST:inst10|mDLY[5]      ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 1.890      ;
; 18.152 ; LCD_TEST:inst10|mDLY[5]      ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 1.889      ;
; 18.154 ; LCD_TEST:inst10|mDLY[3]      ; LCD_TEST:inst10|mLCD_ST.000010 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 1.887      ;
; 18.170 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mLCD_ST.000001 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 1.860      ;
; 18.171 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mLCD_ST.000000 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 1.859      ;
; 18.176 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mLCD_DATA[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.857      ;
; 18.176 ; LCD_TEST:inst10|LUT_INDEX[3] ; LCD_TEST:inst10|mLCD_DATA[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.857      ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; LCD_TEST:inst10|LUT_INDEX[1]               ; LCD_TEST:inst10|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LUT_INDEX[2]               ; LCD_TEST:inst10|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LUT_INDEX[3]               ; LCD_TEST:inst10|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LUT_INDEX[4]               ; LCD_TEST:inst10|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[0]  ; LCD_TEST:inst10|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[1]  ; LCD_TEST:inst10|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[2]  ; LCD_TEST:inst10|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[3]  ; LCD_TEST:inst10|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|mLCD_ST.000001             ; LCD_TEST:inst10|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|mLCD_ST.000010             ; LCD_TEST:inst10|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LUT_INDEX[0]               ; LCD_TEST:inst10|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:inst10|mLCD_ST.000000             ; LCD_TEST:inst10|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.245 ; LCD_TEST:inst10|LCD_Controller:u0|ST.01    ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.249 ; LCD_TEST:inst10|mLCD_ST.000011             ; LCD_TEST:inst10|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; LCD_TEST:inst10|mLCD_ST.000011             ; LCD_TEST:inst10|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; LCD_TEST:inst10|mLCD_ST.000011             ; LCD_TEST:inst10|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.258 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.262 ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ; LCD_TEST:inst10|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.272 ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ; LCD_TEST:inst10|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.424      ;
; 0.303 ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.455      ;
; 0.311 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.463      ;
; 0.312 ; LCD_TEST:inst10|mLCD_ST.000010             ; LCD_TEST:inst10|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.464      ;
; 0.328 ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.346 ; LCD_TEST:inst10|LUT_INDEX[3]               ; LCD_TEST:inst10|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.497      ;
; 0.354 ; LCD_TEST:inst10|mLCD_Start                 ; LCD_TEST:inst10|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.354 ; LCD_TEST:inst10|mDLY[0]                    ; LCD_TEST:inst10|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357 ; LCD_TEST:inst10|mDLY[9]                    ; LCD_TEST:inst10|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; LCD_TEST:inst10|mDLY[10]                   ; LCD_TEST:inst10|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.362 ; LCD_TEST:inst10|mDLY[2]                    ; LCD_TEST:inst10|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; LCD_TEST:inst10|mDLY[4]                    ; LCD_TEST:inst10|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; LCD_TEST:inst10|mDLY[6]                    ; LCD_TEST:inst10|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_TEST:inst10|mDLY[7]                    ; LCD_TEST:inst10|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_TEST:inst10|mDLY[8]                    ; LCD_TEST:inst10|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; LCD_TEST:inst10|LCD_Controller:u0|preStart ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; LCD_TEST:inst10|mDLY[11]                   ; LCD_TEST:inst10|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_TEST:inst10|mDLY[13]                   ; LCD_TEST:inst10|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_TEST:inst10|mDLY[16]                   ; LCD_TEST:inst10|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_TEST:inst10|mDLY[17]                   ; LCD_TEST:inst10|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.377 ; LCD_TEST:inst10|mDLY[1]                    ; LCD_TEST:inst10|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; LCD_TEST:inst10|mDLY[12]                   ; LCD_TEST:inst10|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; LCD_TEST:inst10|mDLY[3]                    ; LCD_TEST:inst10|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:inst10|mDLY[5]                    ; LCD_TEST:inst10|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:inst10|mDLY[14]                   ; LCD_TEST:inst10|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:inst10|mDLY[15]                   ; LCD_TEST:inst10|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; LCD_TEST:inst10|LCD_Controller:u0|ST.00    ; LCD_TEST:inst10|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; LCD_TEST:inst10|LCD_Controller:u0|ST.00    ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.386 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.392 ; LCD_TEST:inst10|mLCD_ST.000001             ; LCD_TEST:inst10|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.544      ;
; 0.392 ; LCD_TEST:inst10|mLCD_ST.000001             ; LCD_TEST:inst10|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.544      ;
; 0.398 ; LCD_TEST:inst10|mLCD_ST.000010             ; LCD_TEST:inst10|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.550      ;
; 0.400 ; LCD_TEST:inst10|mLCD_ST.000010             ; LCD_TEST:inst10|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.552      ;
; 0.404 ; LCD_TEST:inst10|mLCD_Start                 ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.556      ;
; 0.438 ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.601      ;
; 0.449 ; LCD_TEST:inst10|LCD_Controller:u0|ST.01    ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.601      ;
; 0.466 ; LCD_TEST:inst10|LUT_INDEX[4]               ; LCD_TEST:inst10|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.617      ;
; 0.488 ; LCD_TEST:inst10|LUT_INDEX[1]               ; LCD_TEST:inst10|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.641      ;
; 0.495 ; LCD_TEST:inst10|mDLY[9]                    ; LCD_TEST:inst10|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; LCD_TEST:inst10|mDLY[10]                   ; LCD_TEST:inst10|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.500 ; LCD_TEST:inst10|mDLY[2]                    ; LCD_TEST:inst10|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; LCD_TEST:inst10|mDLY[4]                    ; LCD_TEST:inst10|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.503 ; LCD_TEST:inst10|mDLY[6]                    ; LCD_TEST:inst10|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; LCD_TEST:inst10|mDLY[7]                    ; LCD_TEST:inst10|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; LCD_TEST:inst10|mDLY[11]                   ; LCD_TEST:inst10|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; LCD_TEST:inst10|mDLY[13]                   ; LCD_TEST:inst10|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.513 ; LCD_TEST:inst10|LUT_INDEX[2]               ; LCD_TEST:inst10|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.667      ;
; 0.517 ; LCD_TEST:inst10|mDLY[1]                    ; LCD_TEST:inst10|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; LCD_TEST:inst10|mDLY[12]                   ; LCD_TEST:inst10|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; LCD_TEST:inst10|mDLY[3]                    ; LCD_TEST:inst10|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_TEST:inst10|mDLY[5]                    ; LCD_TEST:inst10|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_TEST:inst10|mDLY[15]                   ; LCD_TEST:inst10|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_TEST:inst10|mDLY[14]                   ; LCD_TEST:inst10|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; LCD_TEST:inst10|LUT_INDEX[4]               ; LCD_TEST:inst10|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.672      ;
; 0.521 ; LCD_TEST:inst10|LUT_INDEX[1]               ; LCD_TEST:inst10|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.674      ;
; 0.528 ; LCD_TEST:inst10|B_Sel_Y_temp[1]            ; LCD_TEST:inst10|refresh                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.682      ;
; 0.528 ; LCD_TEST:inst10|LUT_INDEX[1]               ; LCD_TEST:inst10|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.681      ;
; 0.530 ; LCD_TEST:inst10|mDLY[9]                    ; LCD_TEST:inst10|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.682      ;
; 0.532 ; LCD_TEST:inst10|mDLY[10]                   ; LCD_TEST:inst10|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.535 ; LCD_TEST:inst10|LUT_INDEX[1]               ; LCD_TEST:inst10|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.688      ;
; 0.535 ; LCD_TEST:inst10|mDLY[2]                    ; LCD_TEST:inst10|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; LCD_TEST:inst10|mDLY[4]                    ; LCD_TEST:inst10|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.690      ;
; 0.538 ; LCD_TEST:inst10|mDLY[6]                    ; LCD_TEST:inst10|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.540 ; LCD_TEST:inst10|mDLY[11]                   ; LCD_TEST:inst10|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; LCD_TEST:inst10|mDLY[13]                   ; LCD_TEST:inst10|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.693      ;
; 0.543 ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ; LCD_TEST:inst10|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.695      ;
; 0.546 ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; LCD_TEST:inst10|mDLY[0]                    ; LCD_TEST:inst10|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; LCD_TEST:inst10|mDLY[8]                    ; LCD_TEST:inst10|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.702      ;
; 0.549 ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; LCD_TEST:inst10|LUT_INDEX[5]               ; LCD_TEST:inst10|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.704      ;
; 0.552 ; LCD_TEST:inst10|mDLY[1]                    ; LCD_TEST:inst10|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; LCD_TEST:inst10|mDLY[12]                   ; LCD_TEST:inst10|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; oscilloscope:inst7|downsample_counter_second[1] ; oscilloscope:inst7|downsample_counter_second[1]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|downsample_counter_second[0] ; oscilloscope:inst7|downsample_counter_second[0]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|downsample_counter_second[2] ; oscilloscope:inst7|downsample_counter_second[2]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|downsample_counter[0]        ; oscilloscope:inst7|downsample_counter[0]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|downsample_counter[1]        ; oscilloscope:inst7|downsample_counter[1]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|downsample_counter[2]        ; oscilloscope:inst7|downsample_counter[2]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|write_addr[0]                ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|write_addr[2]                ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|write_addr[1]                ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|write_addr[4]                ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|write_addr[5]                ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|write_addr[6]                ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|write_addr[7]                ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; oscilloscope:inst7|downsample_counter_second[0] ; oscilloscope:inst7|downsample_counter_second[1]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; oscilloscope:inst7|downsample_counter_second[0] ; oscilloscope:inst7|downsample_counter_second[2]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.403      ;
; 0.257 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 0.451      ;
; 0.291 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.499      ;
; 0.370 ; oscilloscope:inst7|downsample_counter[0]        ; oscilloscope:inst7|downsample_counter[1]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.374 ; oscilloscope:inst7|downsample_counter[0]        ; oscilloscope:inst7|downsample_counter[2]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.526      ;
; 0.385 ; oscilloscope:inst7|downsample_counter[1]        ; oscilloscope:inst7|downsample_counter[2]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.537      ;
; 0.423 ; oscilloscope:inst7|write_addr[0]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.624      ;
; 0.424 ; oscilloscope:inst7|write_addr[5]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.625      ;
; 0.428 ; oscilloscope:inst7|write_addr[1]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.629      ;
; 0.432 ; oscilloscope:inst7|write_addr[4]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.633      ;
; 0.433 ; oscilloscope:inst7|write_addr[2]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.634      ;
; 0.460 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.668      ;
; 0.463 ; oscilloscope:inst7|downsample_counter_second[1] ; oscilloscope:inst7|downsample_counter_second[2]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.615      ;
; 0.497 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 0.691      ;
; 0.514 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[2]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.722      ;
; 0.517 ; oscilloscope:inst7|write_addr[6]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.718      ;
; 0.535 ; oscilloscope:inst7|downsample_counter[2]        ; oscilloscope:inst7|downsample_counter[0]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; oscilloscope:inst7|downsample_counter[2]        ; oscilloscope:inst7|downsample_counter[1]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.688      ;
; 0.538 ; oscilloscope:inst7|downsample_counter_second[2] ; oscilloscope:inst7|downsample_counter_second[1]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.690      ;
; 0.538 ; oscilloscope:inst7|downsample_counter_second[2] ; oscilloscope:inst7|downsample_counter_second[0]                                                                                       ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.747      ;
; 0.540 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.748      ;
; 0.540 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.748      ;
; 0.541 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.749      ;
; 0.541 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.749      ;
; 0.541 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.749      ;
; 0.542 ; oscilloscope:inst7|write_addr[7]                ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.743      ;
; 0.546 ; oscilloscope:inst7|write_addr[0]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 0.738      ;
; 0.555 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 0.742      ;
; 0.557 ; oscilloscope:inst7|write_addr[1]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 0.749      ;
; 0.558 ; oscilloscope:inst7|write_addr[7]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 0.750      ;
; 0.561 ; oscilloscope:inst7|write_addr[2]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 0.753      ;
; 0.581 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.789      ;
; 0.608 ; compressor:inst5|temp_y[0]                      ; compressor:inst5|temp_y2[0]                                                                                                           ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.756      ;
; 0.609 ; compressor:inst5|temp_y[1]                      ; compressor:inst5|temp_y2[1]                                                                                                           ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.757      ;
; 0.611 ; compressor:inst8|temp_y[1]                      ; compressor:inst8|temp_y2[1]                                                                                                           ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.760      ;
; 0.615 ; compressor:inst8|temp_y[0]                      ; compressor:inst8|temp_y2[0]                                                                                                           ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.764      ;
; 0.618 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[0]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 0.812      ;
; 0.635 ; oscilloscope:inst7|write_addr[0]                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 0.773      ;
; 0.653 ; oscilloscope:inst7|write_addr[5]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 0.845      ;
; 0.661 ; oscilloscope:inst7|write_addr[6]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 0.853      ;
; 0.679 ; oscilloscope:inst7|write_addr[4]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 0.871      ;
; 0.683 ; oscilloscope:inst7|write_addr[4]                ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.835      ;
; 0.684 ; oscilloscope:inst7|write_addr[5]                ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.836      ;
; 0.693 ; compressor:inst5|temp_y2[1]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 0.880      ;
; 0.696 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.904      ;
; 0.697 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.905      ;
; 0.697 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.905      ;
; 0.697 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.905      ;
; 0.697 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.905      ;
; 0.697 ; compressor:inst5|temp_y2[0]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 0.884      ;
; 0.698 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.056      ; 0.906      ;
; 0.702 ; oscilloscope:inst7|write_addr[6]                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 0.840      ;
; 0.703 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.855      ;
; 0.718 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 0.898      ;
; 0.718 ; oscilloscope:inst7|write_addr[1]                ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.870      ;
; 0.718 ; oscilloscope:inst7|write_addr[4]                ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.870      ;
; 0.722 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 0.909      ;
; 0.728 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 0.915      ;
; 0.730 ; oscilloscope:inst7|state.FILL                   ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg       ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.119      ; 0.987      ;
; 0.733 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 0.927      ;
; 0.734 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 0.928      ;
; 0.734 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 0.928      ;
; 0.734 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 0.928      ;
; 0.734 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 0.928      ;
; 0.735 ; oscilloscope:inst7|state.CLEAN                  ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 0.929      ;
; 0.736 ; oscilloscope:inst7|write_addr[6]                ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.888      ;
; 0.738 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|write_addr[6]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.890      ;
; 0.743 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 0.930      ;
; 0.744 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 0.931      ;
; 0.745 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|write_addr[4]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.897      ;
; 0.754 ; oscilloscope:inst7|write_addr[2]                ; oscilloscope:inst7|write_addr[3]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.906      ;
; 0.763 ; oscilloscope:inst7|write_addr[2]                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 0.901      ;
; 0.766 ; oscilloscope:inst7|write_addr[0]                ; oscilloscope:inst7|write_addr[1]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.771 ; compressor:inst5|temp_y2[7]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 0.958      ;
; 0.773 ; oscilloscope:inst7|downsample_counter[1]        ; oscilloscope:inst7|downsample_counter[0]                                                                                              ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.925      ;
; 0.775 ; oscilloscope:inst7|buffer_full                  ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.927      ;
; 0.787 ; oscilloscope:inst7|write_addr[5]                ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.939      ;
; 0.788 ; oscilloscope:inst7|write_addr[1]                ; oscilloscope:inst7|write_addr[5]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.940      ;
; 0.797 ; oscilloscope:inst7|state.DISPLAY                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 0.991      ;
; 0.807 ; oscilloscope:inst7|write_addr[7]                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 0.945      ;
; 0.813 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.005      ;
; 0.813 ; oscilloscope:inst7|write_addr[3]                ; oscilloscope:inst7|buffer_full                                                                                                        ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 0.951      ;
; 0.821 ; oscilloscope:inst7|write_addr[4]                ; oscilloscope:inst7|write_addr[7]                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.973      ;
; 0.823 ; compressor:inst5|temp_y2[2]                     ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2   ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.010      ;
+-------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; VGA_LCD_Driver:inst|VGA_H_COUNT[0]                                                                                       ; VGA_LCD_Driver:inst|VGA_H_COUNT[0]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_LCD_Driver:inst|VGA_H_STATE.BACK                                                                                     ; VGA_LCD_Driver:inst|VGA_H_STATE.BACK                                                                                                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_LCD_Driver:inst|VGA_V_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_V_STATE.DISP                                                                                                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                                 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|state.END                                                                                             ; oscilloscope:inst7|state.END                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|state.FILL                                                                                            ; oscilloscope:inst7|state.FILL                                                                                                         ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_y[0]                                                                                              ; oscilloscope:inst7|out_y[0]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_x[5]                                                                                              ; oscilloscope:inst7|out_x[5]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_y[1]                                                                                              ; oscilloscope:inst7|out_y[1]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_x[6]                                                                                              ; oscilloscope:inst7|out_x[6]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_x[7]                                                                                              ; oscilloscope:inst7|out_x[7]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_y[2]                                                                                              ; oscilloscope:inst7|out_y[2]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_y[3]                                                                                              ; oscilloscope:inst7|out_y[3]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_y[4]                                                                                              ; oscilloscope:inst7|out_y[4]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_y[5]                                                                                              ; oscilloscope:inst7|out_y[5]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_y[6]                                                                                              ; oscilloscope:inst7|out_y[6]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_y[7]                                                                                              ; oscilloscope:inst7|out_y[7]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_x[4]                                                                                              ; oscilloscope:inst7|out_x[4]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_x[3]                                                                                              ; oscilloscope:inst7|out_x[3]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_x[2]                                                                                              ; oscilloscope:inst7|out_x[2]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_x[1]                                                                                              ; oscilloscope:inst7|out_x[1]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|out_x[0]                                                                                              ; oscilloscope:inst7|out_x[0]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oscilloscope:inst7|write_en                                                                                              ; oscilloscope:inst7|write_en                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; oscilloscope:inst7|out_x[0]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[0]                                                                                            ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; VGA_LCD_Driver:inst|VGA_H_PIXEL[6]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[4]                                                                                              ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; VGA_LCD_Driver:inst|VGA_V_COUNT[4]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[4]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; VGA_LCD_Driver:inst|VGA_H_PIXEL[5]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[3]                                                                                              ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; VGA_LCD_Driver:inst|VGA_H_PIXEL[2]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[0]                                                                                              ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|address_reg_b[2]     ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|out_address_reg_b[2]              ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; VGA_LCD_Driver:inst|VGA_H_PIXEL[4]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[2]                                                                                              ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; oscilloscope:inst7|out_x[4]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[4]                                                                                            ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; VGA_LCD_Driver:inst|VGA_V_COUNT[5]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[5]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.247 ; oscilloscope:inst7|out_x[2]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[2]                                                                                            ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; VGA_LCD_Driver:inst|VGA_V_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                                 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.251 ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                     ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                                 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; VGA_LCD_Driver:inst|VGA_H_STATE.BACK                                                                                     ; VGA_LCD_Driver:inst|VGA_H_STATE.DISP                                                                                                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.258 ; oscilloscope:inst7|read_addr[2]                                                                                          ; oscilloscope:inst7|out_x[2]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.261 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[1]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[10]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.414      ;
; 0.262 ; VGA_LCD_Driver:inst|VGA_V_STATE.BACK                                                                                     ; VGA_LCD_Driver:inst|VGA_V_STATE.DISP                                                                                                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.414      ;
; 0.264 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[3]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.416      ;
; 0.286 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[5]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.438      ;
; 0.286 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[0]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.438      ;
; 0.287 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[3]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.439      ;
; 0.289 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[6]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a1~portb_address_reg6   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.493      ;
; 0.290 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[11]                                                                                ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a1~portb_address_reg11  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.494      ;
; 0.292 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[5]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a1~portb_address_reg5   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.496      ;
; 0.292 ; oscilloscope:inst7|buffer_full                                                                                           ; oscilloscope:inst7|state.DISPLAY                                                                                                      ; inst1|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 0.402      ;
; 0.292 ; oscilloscope:inst7|buffer_full                                                                                           ; oscilloscope:inst7|state.FILL                                                                                                         ; inst1|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 0.402      ;
; 0.293 ; oscilloscope:inst7|state.END                                                                                             ; oscilloscope:inst7|state.CLEAN                                                                                                        ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[9]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a1~portb_address_reg9   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.497      ;
; 0.294 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[10]                                                                                ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a1~portb_address_reg10  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.498      ;
; 0.322 ; oscilloscope:inst7|state.FILL                                                                                            ; oscilloscope:inst7|state.DISPLAY                                                                                                      ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.474      ;
; 0.326 ; oscilloscope:inst7|out_x[1]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[1]                                                                                            ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; VGA_LCD_Driver:inst|VGA_H_PIXEL[3]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[1]                                                                                              ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|address_reg_b[1]     ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|out_address_reg_b[1]              ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.331 ; VGA_LCD_Driver:inst|VGA_V_COUNT[0]                                                                                       ; VGA_LCD_Driver:inst|VGA_VSYNC                                                                                                         ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; oscilloscope:inst7|read_addr[4]                                                                                          ; oscilloscope:inst7|out_x[4]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.484      ;
; 0.336 ; oscilloscope:inst7|state.DISPLAY                                                                                         ; oscilloscope:inst7|state.END                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 0.502      ;
; 0.340 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[0]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.492      ;
; 0.340 ; VGA_LCD_Driver:inst|VGA_V_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_V_COUNT[2]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.492      ;
; 0.357 ; VGA_LCD_Driver:inst|VGA_V_COUNT[9]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[9]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; oscilloscope:inst7|out_y[1]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[6]                                                                                            ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; oscilloscope:inst7|state.DISPLAY                                                                                         ; oscilloscope:inst7|state.FILL                                                                                                         ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; VGA_LCD_Driver:inst|VGA_V_COUNT[6]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[6]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; oscilloscope:inst7|out_y[0]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[5]                                                                                            ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; VGA_LCD_Driver:inst|VGA_H_STATE.IDLE                                                                                     ; VGA_LCD_Driver:inst|VGA_H_PIXEL[0]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; VGA_LCD_Driver:inst|VGA_V_COUNT[8]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[8]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.384 ; VGA_LCD_Driver:inst|VGA_V_STATE.BACK                                                                                     ; VGA_LCD_Driver:inst|VGA_VSYNC                                                                                                         ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.394 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|out_address_reg_b[2] ; VGA_LCD_Driver:inst|VGA_R[8]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.553      ;
; 0.394 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|out_address_reg_b[2] ; VGA_LCD_Driver:inst|VGA_R[7]                                                                                                          ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.553      ;
; 0.394 ; oscilloscope:inst7|read_addr[3]                                                                                          ; oscilloscope:inst7|out_x[3]                                                                                                           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.546      ;
; 0.406 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[0]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a48~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.610      ;
; 0.407 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[3]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a48~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.611      ;
; 0.408 ; oscilloscope:inst7|out_x[3]                                                                                              ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[3]                                                                                            ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.561      ;
; 0.409 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[2]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a48~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.612      ;
; 0.411 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[8]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a48~portb_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.623      ;
; 0.411 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[5]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a48~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.623      ;
; 0.413 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[10]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.565      ;
; 0.415 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[8]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.567      ;
; 0.415 ; VGA_LCD_Driver:inst|VGA_H_COUNT[5]                                                                                       ; VGA_LCD_Driver:inst|VGA_HSYNC                                                                                                         ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.567      ;
; 0.416 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[7]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.568      ;
; 0.418 ; VGA_LCD_Driver:inst|VGA_H_STATE.FRONT                                                                                    ; VGA_LCD_Driver:inst|VGA_H_COUNT[9]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.570      ;
; 0.427 ; VGA_LCD_Driver:inst|VGA_V_COUNT[3]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[3]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.579      ;
; 0.428 ; VGA_LCD_Driver:inst|VGA_V_COUNT[10]                                                                                      ; VGA_LCD_Driver:inst|VGA_V_PIXEL[10]                                                                                                   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.580      ;
; 0.428 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[4]                                                                               ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a7~porta_address_reg4   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.635      ;
; 0.430 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[3]                                                                               ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a7~porta_address_reg3   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.637      ;
; 0.433 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[3]                                                                               ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.648      ;
; 0.433 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[4]                                                                               ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a17~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.654      ;
; 0.433 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[3]                                                                               ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a17~porta_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.654      ;
; 0.437 ; VGA_LCD_Driver:inst|WRITE_PIXEL_ADDRESS[4]                                                                               ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.652      ;
; 0.439 ; VGA_LCD_Driver:inst|VGA_V_PIXEL[3]                                                                                       ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[6]                                                                                              ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.590      ;
; 0.440 ; VGA_LCD_Driver:inst|VGA_V_COUNT[7]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[7]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.592      ;
; 0.440 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[9]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a50~portb_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.635      ;
; 0.441 ; VGA_LCD_Driver:inst|VGA_V_COUNT[2]                                                                                       ; VGA_LCD_Driver:inst|VGA_V_PIXEL[2]                                                                                                    ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.593      ;
; 0.441 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[5]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a50~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.636      ;
; 0.442 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[11]                                                                                ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a50~portb_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.637      ;
; 0.442 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[11]                                                                                ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a25~portb_address_reg11 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.653      ;
; 0.444 ; VGA_LCD_Driver:inst|VGA_PIXEL_ADDRESS[9]                                                                                 ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a14~portb_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.648      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y2_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a4~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a4~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a5~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a5~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a6~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a6~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a7~portb_memory_reg0   ;
; 5.873 ; 8.000        ; 2.127          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; oscilloscope:inst7|altsyncram:ram_y_rtl_0|altsyncram_irc1:auto_generated|altsyncram_leg1:altsyncram1|ram_block2a7~portb_memory_reg0   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_X_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|A_Sel_Y_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_X_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|B_Sel_Y_temp[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|Cont[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|LCD_EN   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.00    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.00    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.01    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.01    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.10    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|ST.11    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|mStart   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|oDone    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|preStart ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LCD_Controller:u0|preStart ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[0]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[0]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[1]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[1]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[2]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[2]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[3]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[3]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[4]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[4]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[5]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|LUT_INDEX[5]               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[12]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[12]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[13]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[13]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[14]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[14]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[15]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[15]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[16]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[16]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[17]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[17]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mDLY[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mLCD_DATA[0]               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:inst10|mLCD_DATA[0]               ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[0]'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~PORTBDATAOUT0        ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg11  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg11  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~PORTBDATAOUT0       ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg11 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~porta_we_reg        ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg11 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~PORTBDATAOUT0       ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg0  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg1  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg10 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg11 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg2  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg3  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg4  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg5  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg6  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg7  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg8  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_address_reg9  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~porta_we_reg        ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg0  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg1  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg10 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg11 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg2  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg3  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg4  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg5  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg6  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg7  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg8  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_address_reg9  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_datain_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~PORTBDATAOUT0       ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg11 ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 17.872 ; 19.999       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ram_block1a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                    ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                    ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; inst6|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-------------+------------+-------+-------+------------+-----------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-------------+------------+-------+-------+------------+-----------------------------------+
; KEY[*]      ; CLOCK_50   ; 2.535 ; 2.535 ; Rise       ; CLOCK_50                          ;
;  KEY[0]     ; CLOCK_50   ; 2.535 ; 2.535 ; Rise       ; CLOCK_50                          ;
; SW[*]       ; CLOCK_50   ; 1.941 ; 1.941 ; Rise       ; CLOCK_50                          ;
;  SW[0]      ; CLOCK_50   ; 1.280 ; 1.280 ; Rise       ; CLOCK_50                          ;
;  SW[1]      ; CLOCK_50   ; 1.592 ; 1.592 ; Rise       ; CLOCK_50                          ;
;  SW[2]      ; CLOCK_50   ; 1.389 ; 1.389 ; Rise       ; CLOCK_50                          ;
;  SW[3]      ; CLOCK_50   ; 1.705 ; 1.705 ; Rise       ; CLOCK_50                          ;
;  SW[4]      ; CLOCK_50   ; 1.711 ; 1.711 ; Rise       ; CLOCK_50                          ;
;  SW[5]      ; CLOCK_50   ; 1.766 ; 1.766 ; Rise       ; CLOCK_50                          ;
;  SW[6]      ; CLOCK_50   ; 1.709 ; 1.709 ; Rise       ; CLOCK_50                          ;
;  SW[7]      ; CLOCK_50   ; 1.776 ; 1.776 ; Rise       ; CLOCK_50                          ;
;  SW[8]      ; CLOCK_50   ; 1.941 ; 1.941 ; Rise       ; CLOCK_50                          ;
;  SW[9]      ; CLOCK_50   ; 0.777 ; 0.777 ; Rise       ; CLOCK_50                          ;
;  SW[10]     ; CLOCK_50   ; 0.745 ; 0.745 ; Rise       ; CLOCK_50                          ;
;  SW[11]     ; CLOCK_50   ; 0.846 ; 0.846 ; Rise       ; CLOCK_50                          ;
; GPIO_0[*]   ; CLOCK_50   ; 4.632 ; 4.632 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[5]  ; CLOCK_50   ; 3.919 ; 3.919 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[7]  ; CLOCK_50   ; 4.147 ; 4.147 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[8]  ; CLOCK_50   ; 4.334 ; 4.334 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[9]  ; CLOCK_50   ; 4.428 ; 4.428 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[10] ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[11] ; CLOCK_50   ; 4.322 ; 4.322 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[12] ; CLOCK_50   ; 4.616 ; 4.616 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[13] ; CLOCK_50   ; 4.507 ; 4.507 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[14] ; CLOCK_50   ; 4.489 ; 4.489 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[15] ; CLOCK_50   ; 4.145 ; 4.145 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[21] ; CLOCK_50   ; 4.073 ; 4.073 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[23] ; CLOCK_50   ; 4.306 ; 4.306 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[24] ; CLOCK_50   ; 4.470 ; 4.470 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[25] ; CLOCK_50   ; 4.467 ; 4.467 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[26] ; CLOCK_50   ; 4.454 ; 4.454 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[27] ; CLOCK_50   ; 4.519 ; 4.519 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[28] ; CLOCK_50   ; 4.552 ; 4.552 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[29] ; CLOCK_50   ; 4.435 ; 4.435 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[30] ; CLOCK_50   ; 4.632 ; 4.632 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[31] ; CLOCK_50   ; 4.248 ; 4.248 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 5.473 ; 5.473 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 5.473 ; 5.473 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; SW[*]       ; CLOCK_50   ; 4.716 ; 4.716 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[0]      ; CLOCK_50   ; 3.225 ; 3.225 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[1]      ; CLOCK_50   ; 3.375 ; 3.375 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[2]      ; CLOCK_50   ; 3.172 ; 3.172 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[3]      ; CLOCK_50   ; 3.624 ; 3.624 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[4]      ; CLOCK_50   ; 3.733 ; 3.733 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[5]      ; CLOCK_50   ; 3.778 ; 3.778 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[6]      ; CLOCK_50   ; 2.186 ; 2.186 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[7]      ; CLOCK_50   ; 2.590 ; 2.590 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[8]      ; CLOCK_50   ; 2.417 ; 2.417 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[9]      ; CLOCK_50   ; 2.295 ; 2.295 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[10]     ; CLOCK_50   ; 2.478 ; 2.478 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[11]     ; CLOCK_50   ; 2.116 ; 2.116 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[12]     ; CLOCK_50   ; 2.356 ; 2.356 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[13]     ; CLOCK_50   ; 4.576 ; 4.576 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[14]     ; CLOCK_50   ; 4.682 ; 4.682 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[15]     ; CLOCK_50   ; 4.716 ; 4.716 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; EXT_CLOCK   ; CLOCK_27   ; 1.515 ; 1.515 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_27   ; 5.217 ; 5.217 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  KEY[0]     ; CLOCK_27   ; 5.217 ; 5.217 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; SW[*]       ; CLOCK_27   ; 4.964 ; 4.964 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[16]     ; CLOCK_27   ; 4.957 ; 4.957 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[17]     ; CLOCK_27   ; 4.964 ; 4.964 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+-------------+------------+--------+--------+------------+-----------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-------------+------------+--------+--------+------------+-----------------------------------+
; KEY[*]      ; CLOCK_50   ; -2.266 ; -2.266 ; Rise       ; CLOCK_50                          ;
;  KEY[0]     ; CLOCK_50   ; -2.266 ; -2.266 ; Rise       ; CLOCK_50                          ;
; SW[*]       ; CLOCK_50   ; 0.620  ; 0.620  ; Rise       ; CLOCK_50                          ;
;  SW[0]      ; CLOCK_50   ; 0.517  ; 0.517  ; Rise       ; CLOCK_50                          ;
;  SW[1]      ; CLOCK_50   ; 0.591  ; 0.591  ; Rise       ; CLOCK_50                          ;
;  SW[2]      ; CLOCK_50   ; 0.620  ; 0.620  ; Rise       ; CLOCK_50                          ;
;  SW[3]      ; CLOCK_50   ; 0.014  ; 0.014  ; Rise       ; CLOCK_50                          ;
;  SW[4]      ; CLOCK_50   ; -0.078 ; -0.078 ; Rise       ; CLOCK_50                          ;
;  SW[5]      ; CLOCK_50   ; 0.007  ; 0.007  ; Rise       ; CLOCK_50                          ;
;  SW[6]      ; CLOCK_50   ; 0.185  ; 0.185  ; Rise       ; CLOCK_50                          ;
;  SW[7]      ; CLOCK_50   ; 0.164  ; 0.164  ; Rise       ; CLOCK_50                          ;
;  SW[8]      ; CLOCK_50   ; 0.029  ; 0.029  ; Rise       ; CLOCK_50                          ;
;  SW[9]      ; CLOCK_50   ; 0.124  ; 0.124  ; Rise       ; CLOCK_50                          ;
;  SW[10]     ; CLOCK_50   ; 0.112  ; 0.112  ; Rise       ; CLOCK_50                          ;
;  SW[11]     ; CLOCK_50   ; 0.135  ; 0.135  ; Rise       ; CLOCK_50                          ;
; GPIO_0[*]   ; CLOCK_50   ; -3.679 ; -3.679 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[5]  ; CLOCK_50   ; -3.799 ; -3.799 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[7]  ; CLOCK_50   ; -3.817 ; -3.817 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[8]  ; CLOCK_50   ; -3.937 ; -3.937 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[9]  ; CLOCK_50   ; -3.926 ; -3.926 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[10] ; CLOCK_50   ; -3.943 ; -3.943 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[11] ; CLOCK_50   ; -3.948 ; -3.948 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[12] ; CLOCK_50   ; -4.013 ; -4.013 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[13] ; CLOCK_50   ; -3.854 ; -3.854 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[14] ; CLOCK_50   ; -3.786 ; -3.786 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[15] ; CLOCK_50   ; -3.742 ; -3.742 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[21] ; CLOCK_50   ; -3.953 ; -3.953 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[23] ; CLOCK_50   ; -3.905 ; -3.905 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[24] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[25] ; CLOCK_50   ; -3.973 ; -3.973 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[26] ; CLOCK_50   ; -3.814 ; -3.814 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[27] ; CLOCK_50   ; -4.027 ; -4.027 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[28] ; CLOCK_50   ; -3.754 ; -3.754 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[29] ; CLOCK_50   ; -3.918 ; -3.918 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[30] ; CLOCK_50   ; -3.992 ; -3.992 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[31] ; CLOCK_50   ; -3.679 ; -3.679 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -3.878 ; -3.878 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -3.878 ; -3.878 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; SW[*]       ; CLOCK_50   ; -1.064 ; -1.064 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[0]      ; CLOCK_50   ; -1.375 ; -1.375 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[1]      ; CLOCK_50   ; -1.330 ; -1.330 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[2]      ; CLOCK_50   ; -1.064 ; -1.064 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[3]      ; CLOCK_50   ; -1.785 ; -1.785 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[4]      ; CLOCK_50   ; -1.806 ; -1.806 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[5]      ; CLOCK_50   ; -1.556 ; -1.556 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[6]      ; CLOCK_50   ; -2.066 ; -2.066 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[7]      ; CLOCK_50   ; -2.470 ; -2.470 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[8]      ; CLOCK_50   ; -2.297 ; -2.297 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[9]      ; CLOCK_50   ; -2.172 ; -2.172 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[10]     ; CLOCK_50   ; -2.355 ; -2.355 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[11]     ; CLOCK_50   ; -1.993 ; -1.993 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[12]     ; CLOCK_50   ; -1.751 ; -1.751 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[13]     ; CLOCK_50   ; -4.038 ; -4.038 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[14]     ; CLOCK_50   ; -4.201 ; -4.201 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[15]     ; CLOCK_50   ; -4.190 ; -4.190 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; EXT_CLOCK   ; CLOCK_27   ; -1.394 ; -1.394 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_27   ; -4.015 ; -4.015 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  KEY[0]     ; CLOCK_27   ; -4.015 ; -4.015 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; SW[*]       ; CLOCK_27   ; -4.489 ; -4.489 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[16]     ; CLOCK_27   ; -4.489 ; -4.489 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[17]     ; CLOCK_27   ; -4.496 ; -4.496 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 5.743  ; 5.743  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.743  ; 5.743  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.502  ; 4.502  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.698  ; 4.698  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 5.542  ; 5.542  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 5.496  ; 5.496  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 5.394  ; 5.394  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.005  ; 5.005  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.176  ; 5.176  ; Rise       ; CLOCK_50                          ;
; LCD_EN       ; CLOCK_50   ; 4.442  ; 4.442  ; Rise       ; CLOCK_50                          ;
; LCD_RS       ; CLOCK_50   ; 4.802  ; 4.802  ; Rise       ; CLOCK_50                          ;
; GPIO_1[*]    ; CLOCK_50   ; 1.298  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; 1.280  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; 1.288  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; 1.298  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ; 1.277  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_1[*]    ; CLOCK_50   ;        ; 1.298  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ;        ; 1.280  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ;        ; 1.288  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ;        ; 1.298  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ;        ; 1.277  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_0[*]    ; CLOCK_50   ; 1.276  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ; 1.267  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ; 1.276  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; GPIO_0[*]    ; CLOCK_50   ;        ; 1.276  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ;        ; 1.267  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ;        ; 1.276  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
; VGA_B[*]     ; CLOCK_27   ; 2.873  ; 2.873  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[0]    ; CLOCK_27   ; 2.108  ; 2.108  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[1]    ; CLOCK_27   ; 2.106  ; 2.106  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[2]    ; CLOCK_27   ; 1.980  ; 1.980  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[3]    ; CLOCK_27   ; 1.968  ; 1.968  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[4]    ; CLOCK_27   ; 2.040  ; 2.040  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5]    ; CLOCK_27   ; 2.028  ; 2.028  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6]    ; CLOCK_27   ; 2.566  ; 2.566  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7]    ; CLOCK_27   ; 2.618  ; 2.618  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8]    ; CLOCK_27   ; 2.873  ; 2.873  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9]    ; CLOCK_27   ; 2.719  ; 2.719  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK    ; CLOCK_27   ; 2.337  ; 2.337  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]     ; CLOCK_27   ; 2.822  ; 2.822  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[0]    ; CLOCK_27   ; 2.003  ; 2.003  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[1]    ; CLOCK_27   ; 2.003  ; 2.003  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[2]    ; CLOCK_27   ; 1.991  ; 1.991  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[3]    ; CLOCK_27   ; 1.991  ; 1.991  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4]    ; CLOCK_27   ; 2.001  ; 2.001  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5]    ; CLOCK_27   ; 2.002  ; 2.002  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6]    ; CLOCK_27   ; 2.380  ; 2.380  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7]    ; CLOCK_27   ; 2.822  ; 2.822  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8]    ; CLOCK_27   ; 2.731  ; 2.731  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9]    ; CLOCK_27   ; 2.739  ; 2.739  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS       ; CLOCK_27   ; 2.626  ; 2.626  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]     ; CLOCK_27   ; 2.665  ; 2.665  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[0]    ; CLOCK_27   ; 2.203  ; 2.203  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[1]    ; CLOCK_27   ; 2.182  ; 2.182  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[2]    ; CLOCK_27   ; 2.186  ; 2.186  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[3]    ; CLOCK_27   ; 2.091  ; 2.091  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[4]    ; CLOCK_27   ; 2.089  ; 2.089  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5]    ; CLOCK_27   ; 2.099  ; 2.099  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6]    ; CLOCK_27   ; 2.514  ; 2.514  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7]    ; CLOCK_27   ; 2.502  ; 2.502  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8]    ; CLOCK_27   ; 2.480  ; 2.480  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9]    ; CLOCK_27   ; 2.665  ; 2.665  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS       ; CLOCK_27   ; 2.537  ; 2.537  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK      ; CLOCK_27   ; 21.431 ;        ; Rise       ; inst6|altpll_component|pll|clk[1] ;
; VGA_CLK      ; CLOCK_27   ;        ; 21.431 ; Fall       ; inst6|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 4.502  ; 4.502  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.743  ; 5.743  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.502  ; 4.502  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.698  ; 4.698  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 5.542  ; 5.542  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 5.496  ; 5.496  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 5.394  ; 5.394  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.005  ; 5.005  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.176  ; 5.176  ; Rise       ; CLOCK_50                          ;
; LCD_EN       ; CLOCK_50   ; 4.442  ; 4.442  ; Rise       ; CLOCK_50                          ;
; LCD_RS       ; CLOCK_50   ; 4.802  ; 4.802  ; Rise       ; CLOCK_50                          ;
; GPIO_1[*]    ; CLOCK_50   ; 1.277  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; 1.280  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; 1.288  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; 1.298  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ; 1.277  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_1[*]    ; CLOCK_50   ;        ; 1.277  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ;        ; 1.280  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ;        ; 1.288  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ;        ; 1.298  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ;        ; 1.277  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_0[*]    ; CLOCK_50   ; 1.267  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ; 1.267  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ; 1.276  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; GPIO_0[*]    ; CLOCK_50   ;        ; 1.267  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ;        ; 1.267  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ;        ; 1.276  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
; VGA_B[*]     ; CLOCK_27   ; 1.968  ; 1.968  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[0]    ; CLOCK_27   ; 2.108  ; 2.108  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[1]    ; CLOCK_27   ; 2.106  ; 2.106  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[2]    ; CLOCK_27   ; 1.980  ; 1.980  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[3]    ; CLOCK_27   ; 1.968  ; 1.968  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[4]    ; CLOCK_27   ; 2.040  ; 2.040  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5]    ; CLOCK_27   ; 2.028  ; 2.028  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6]    ; CLOCK_27   ; 2.566  ; 2.566  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7]    ; CLOCK_27   ; 2.618  ; 2.618  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8]    ; CLOCK_27   ; 2.873  ; 2.873  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9]    ; CLOCK_27   ; 2.719  ; 2.719  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK    ; CLOCK_27   ; 2.337  ; 2.337  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]     ; CLOCK_27   ; 1.991  ; 1.991  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[0]    ; CLOCK_27   ; 2.003  ; 2.003  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[1]    ; CLOCK_27   ; 2.003  ; 2.003  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[2]    ; CLOCK_27   ; 1.991  ; 1.991  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[3]    ; CLOCK_27   ; 1.991  ; 1.991  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4]    ; CLOCK_27   ; 2.001  ; 2.001  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5]    ; CLOCK_27   ; 2.002  ; 2.002  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6]    ; CLOCK_27   ; 2.380  ; 2.380  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7]    ; CLOCK_27   ; 2.822  ; 2.822  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8]    ; CLOCK_27   ; 2.731  ; 2.731  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9]    ; CLOCK_27   ; 2.739  ; 2.739  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS       ; CLOCK_27   ; 2.626  ; 2.626  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]     ; CLOCK_27   ; 2.089  ; 2.089  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[0]    ; CLOCK_27   ; 2.203  ; 2.203  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[1]    ; CLOCK_27   ; 2.182  ; 2.182  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[2]    ; CLOCK_27   ; 2.186  ; 2.186  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[3]    ; CLOCK_27   ; 2.091  ; 2.091  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[4]    ; CLOCK_27   ; 2.089  ; 2.089  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5]    ; CLOCK_27   ; 2.099  ; 2.099  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6]    ; CLOCK_27   ; 2.514  ; 2.514  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7]    ; CLOCK_27   ; 2.502  ; 2.502  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8]    ; CLOCK_27   ; 2.480  ; 2.480  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9]    ; CLOCK_27   ; 2.665  ; 2.665  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS       ; CLOCK_27   ; 2.537  ; 2.537  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK      ; CLOCK_27   ; 21.431 ;        ; Rise       ; inst6|altpll_component|pll|clk[1] ;
; VGA_CLK      ; CLOCK_27   ;        ; 21.431 ; Fall       ; inst6|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; EXT_CLOCK  ; LEDG[0]     ; 2.864 ;    ;    ; 2.864 ;
; GPIO_0[17] ; GPIO_1[32]  ; 5.366 ;    ;    ; 5.366 ;
; GPIO_0[19] ; GPIO_1[30]  ; 5.218 ;    ;    ; 5.218 ;
; GPIO_0[20] ; GPIO_1[33]  ; 5.205 ;    ;    ; 5.205 ;
; GPIO_0[21] ; GPIO_1[28]  ; 5.141 ;    ;    ; 5.141 ;
; GPIO_0[22] ; GPIO_1[31]  ; 5.280 ;    ;    ; 5.280 ;
; GPIO_0[23] ; GPIO_1[26]  ; 5.374 ;    ;    ; 5.374 ;
; GPIO_0[24] ; GPIO_1[29]  ; 5.191 ;    ;    ; 5.191 ;
; GPIO_0[25] ; GPIO_1[25]  ; 5.269 ;    ;    ; 5.269 ;
; GPIO_0[26] ; GPIO_1[27]  ; 5.378 ;    ;    ; 5.378 ;
; GPIO_0[27] ; GPIO_1[23]  ; 5.318 ;    ;    ; 5.318 ;
; GPIO_0[28] ; GPIO_1[24]  ; 5.328 ;    ;    ; 5.328 ;
; GPIO_0[29] ; GPIO_1[21]  ; 5.368 ;    ;    ; 5.368 ;
; GPIO_0[30] ; GPIO_1[22]  ; 5.089 ;    ;    ; 5.089 ;
; GPIO_0[31] ; GPIO_1[19]  ; 5.091 ;    ;    ; 5.091 ;
; SW[0]      ; LEDR[0]     ; 3.172 ;    ;    ; 3.172 ;
; SW[1]      ; LEDR[1]     ; 3.316 ;    ;    ; 3.316 ;
; SW[2]      ; LEDR[2]     ; 2.795 ;    ;    ; 2.795 ;
; SW[3]      ; LEDR[3]     ; 3.224 ;    ;    ; 3.224 ;
; SW[4]      ; LEDR[4]     ; 2.857 ;    ;    ; 2.857 ;
; SW[5]      ; LEDR[5]     ; 3.175 ;    ;    ; 3.175 ;
; SW[6]      ; LEDR[6]     ; 2.856 ;    ;    ; 2.856 ;
; SW[7]      ; LEDR[7]     ; 3.979 ;    ;    ; 3.979 ;
; SW[8]      ; LEDR[8]     ; 3.648 ;    ;    ; 3.648 ;
; SW[9]      ; LEDR[9]     ; 3.676 ;    ;    ; 3.676 ;
; SW[10]     ; LEDR[10]    ; 3.211 ;    ;    ; 3.211 ;
; SW[11]     ; LEDR[11]    ; 3.325 ;    ;    ; 3.325 ;
; SW[12]     ; LEDR[12]    ; 3.105 ;    ;    ; 3.105 ;
; SW[13]     ; LEDR[13]    ; 5.553 ;    ;    ; 5.553 ;
; SW[14]     ; LEDR[14]    ; 5.470 ;    ;    ; 5.470 ;
; SW[15]     ; LEDR[15]    ; 5.609 ;    ;    ; 5.609 ;
; SW[16]     ; LEDR[16]    ; 5.629 ;    ;    ; 5.629 ;
; SW[17]     ; LEDR[17]    ; 5.614 ;    ;    ; 5.614 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; EXT_CLOCK  ; LEDG[0]     ; 2.864 ;    ;    ; 2.864 ;
; GPIO_0[17] ; GPIO_1[32]  ; 5.366 ;    ;    ; 5.366 ;
; GPIO_0[19] ; GPIO_1[30]  ; 5.218 ;    ;    ; 5.218 ;
; GPIO_0[20] ; GPIO_1[33]  ; 5.205 ;    ;    ; 5.205 ;
; GPIO_0[21] ; GPIO_1[28]  ; 5.141 ;    ;    ; 5.141 ;
; GPIO_0[22] ; GPIO_1[31]  ; 5.280 ;    ;    ; 5.280 ;
; GPIO_0[23] ; GPIO_1[26]  ; 5.374 ;    ;    ; 5.374 ;
; GPIO_0[24] ; GPIO_1[29]  ; 5.191 ;    ;    ; 5.191 ;
; GPIO_0[25] ; GPIO_1[25]  ; 5.269 ;    ;    ; 5.269 ;
; GPIO_0[26] ; GPIO_1[27]  ; 5.378 ;    ;    ; 5.378 ;
; GPIO_0[27] ; GPIO_1[23]  ; 5.318 ;    ;    ; 5.318 ;
; GPIO_0[28] ; GPIO_1[24]  ; 5.328 ;    ;    ; 5.328 ;
; GPIO_0[29] ; GPIO_1[21]  ; 5.368 ;    ;    ; 5.368 ;
; GPIO_0[30] ; GPIO_1[22]  ; 5.089 ;    ;    ; 5.089 ;
; GPIO_0[31] ; GPIO_1[19]  ; 5.091 ;    ;    ; 5.091 ;
; SW[0]      ; LEDR[0]     ; 3.172 ;    ;    ; 3.172 ;
; SW[1]      ; LEDR[1]     ; 3.316 ;    ;    ; 3.316 ;
; SW[2]      ; LEDR[2]     ; 2.795 ;    ;    ; 2.795 ;
; SW[3]      ; LEDR[3]     ; 3.224 ;    ;    ; 3.224 ;
; SW[4]      ; LEDR[4]     ; 2.857 ;    ;    ; 2.857 ;
; SW[5]      ; LEDR[5]     ; 3.175 ;    ;    ; 3.175 ;
; SW[6]      ; LEDR[6]     ; 2.856 ;    ;    ; 2.856 ;
; SW[7]      ; LEDR[7]     ; 3.979 ;    ;    ; 3.979 ;
; SW[8]      ; LEDR[8]     ; 3.648 ;    ;    ; 3.648 ;
; SW[9]      ; LEDR[9]     ; 3.676 ;    ;    ; 3.676 ;
; SW[10]     ; LEDR[10]    ; 3.211 ;    ;    ; 3.211 ;
; SW[11]     ; LEDR[11]    ; 3.325 ;    ;    ; 3.325 ;
; SW[12]     ; LEDR[12]    ; 3.105 ;    ;    ; 3.105 ;
; SW[13]     ; LEDR[13]    ; 5.553 ;    ;    ; 5.553 ;
; SW[14]     ; LEDR[14]    ; 5.470 ;    ;    ; 5.470 ;
; SW[15]     ; LEDR[15]    ; 5.609 ;    ;    ; 5.609 ;
; SW[16]     ; LEDR[16]    ; 5.629 ;    ;    ; 5.629 ;
; SW[17]     ; LEDR[17]    ; 5.614 ;    ;    ; 5.614 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.409   ; 0.215 ; N/A      ; N/A     ; 5.873               ;
;  CLOCK_27                          ; N/A      ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  CLOCK_50                          ; 14.396   ; 0.215 ; N/A      ; N/A     ; 9.000               ;
;  inst1|altpll_component|pll|clk[1] ; -3.409   ; 0.215 ; N/A      ; N/A     ; 5.873               ;
;  inst6|altpll_component|pll|clk[0] ; -0.818   ; 0.215 ; N/A      ; N/A     ; 17.872              ;
; Design-wide TNS                    ; -127.281 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27                          ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                          ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|pll|clk[1] ; -125.645 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst6|altpll_component|pll|clk[0] ; -1.636   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-------------+------------+-------+-------+------------+-----------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-------------+------------+-------+-------+------------+-----------------------------------+
; KEY[*]      ; CLOCK_50   ; 4.595 ; 4.595 ; Rise       ; CLOCK_50                          ;
;  KEY[0]     ; CLOCK_50   ; 4.595 ; 4.595 ; Rise       ; CLOCK_50                          ;
; SW[*]       ; CLOCK_50   ; 4.981 ; 4.981 ; Rise       ; CLOCK_50                          ;
;  SW[0]      ; CLOCK_50   ; 3.798 ; 3.798 ; Rise       ; CLOCK_50                          ;
;  SW[1]      ; CLOCK_50   ; 4.347 ; 4.347 ; Rise       ; CLOCK_50                          ;
;  SW[2]      ; CLOCK_50   ; 3.956 ; 3.956 ; Rise       ; CLOCK_50                          ;
;  SW[3]      ; CLOCK_50   ; 4.396 ; 4.396 ; Rise       ; CLOCK_50                          ;
;  SW[4]      ; CLOCK_50   ; 4.467 ; 4.467 ; Rise       ; CLOCK_50                          ;
;  SW[5]      ; CLOCK_50   ; 4.592 ; 4.592 ; Rise       ; CLOCK_50                          ;
;  SW[6]      ; CLOCK_50   ; 4.490 ; 4.490 ; Rise       ; CLOCK_50                          ;
;  SW[7]      ; CLOCK_50   ; 4.660 ; 4.660 ; Rise       ; CLOCK_50                          ;
;  SW[8]      ; CLOCK_50   ; 4.981 ; 4.981 ; Rise       ; CLOCK_50                          ;
;  SW[9]      ; CLOCK_50   ; 2.289 ; 2.289 ; Rise       ; CLOCK_50                          ;
;  SW[10]     ; CLOCK_50   ; 2.242 ; 2.242 ; Rise       ; CLOCK_50                          ;
;  SW[11]     ; CLOCK_50   ; 2.497 ; 2.497 ; Rise       ; CLOCK_50                          ;
; GPIO_0[*]   ; CLOCK_50   ; 8.390 ; 8.390 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[5]  ; CLOCK_50   ; 6.783 ; 6.783 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[7]  ; CLOCK_50   ; 7.346 ; 7.346 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[8]  ; CLOCK_50   ; 7.756 ; 7.756 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[9]  ; CLOCK_50   ; 8.000 ; 8.000 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[10] ; CLOCK_50   ; 7.866 ; 7.866 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[11] ; CLOCK_50   ; 7.649 ; 7.649 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[12] ; CLOCK_50   ; 8.349 ; 8.349 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[13] ; CLOCK_50   ; 8.173 ; 8.173 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[14] ; CLOCK_50   ; 8.160 ; 8.160 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[15] ; CLOCK_50   ; 7.344 ; 7.344 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[21] ; CLOCK_50   ; 7.046 ; 7.046 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[23] ; CLOCK_50   ; 7.715 ; 7.715 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[24] ; CLOCK_50   ; 8.078 ; 8.078 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[25] ; CLOCK_50   ; 8.000 ; 8.000 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[26] ; CLOCK_50   ; 8.040 ; 8.040 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[27] ; CLOCK_50   ; 8.189 ; 8.189 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[28] ; CLOCK_50   ; 8.274 ; 8.274 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[29] ; CLOCK_50   ; 7.886 ; 7.886 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[30] ; CLOCK_50   ; 8.390 ; 8.390 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[31] ; CLOCK_50   ; 7.514 ; 7.514 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 9.840 ; 9.840 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 9.840 ; 9.840 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; SW[*]       ; CLOCK_50   ; 8.481 ; 8.481 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[0]      ; CLOCK_50   ; 6.829 ; 6.829 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[1]      ; CLOCK_50   ; 7.172 ; 7.172 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[2]      ; CLOCK_50   ; 6.781 ; 6.781 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[3]      ; CLOCK_50   ; 7.531 ; 7.531 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[4]      ; CLOCK_50   ; 7.780 ; 7.780 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[5]      ; CLOCK_50   ; 7.929 ; 7.929 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[6]      ; CLOCK_50   ; 4.286 ; 4.286 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[7]      ; CLOCK_50   ; 4.895 ; 4.895 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[8]      ; CLOCK_50   ; 4.507 ; 4.507 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[9]      ; CLOCK_50   ; 4.317 ; 4.317 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[10]     ; CLOCK_50   ; 4.889 ; 4.889 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[11]     ; CLOCK_50   ; 3.999 ; 3.999 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[12]     ; CLOCK_50   ; 4.672 ; 4.672 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[13]     ; CLOCK_50   ; 8.178 ; 8.178 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[14]     ; CLOCK_50   ; 8.360 ; 8.360 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[15]     ; CLOCK_50   ; 8.481 ; 8.481 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; EXT_CLOCK   ; CLOCK_27   ; 2.728 ; 2.728 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_27   ; 9.364 ; 9.364 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  KEY[0]     ; CLOCK_27   ; 9.364 ; 9.364 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; SW[*]       ; CLOCK_27   ; 8.980 ; 8.980 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[16]     ; CLOCK_27   ; 8.946 ; 8.946 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[17]     ; CLOCK_27   ; 8.980 ; 8.980 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+-------------+------------+--------+--------+------------+-----------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-------------+------------+--------+--------+------------+-----------------------------------+
; KEY[*]      ; CLOCK_50   ; -2.266 ; -2.266 ; Rise       ; CLOCK_50                          ;
;  KEY[0]     ; CLOCK_50   ; -2.266 ; -2.266 ; Rise       ; CLOCK_50                          ;
; SW[*]       ; CLOCK_50   ; 0.647  ; 0.647  ; Rise       ; CLOCK_50                          ;
;  SW[0]      ; CLOCK_50   ; 0.517  ; 0.517  ; Rise       ; CLOCK_50                          ;
;  SW[1]      ; CLOCK_50   ; 0.602  ; 0.602  ; Rise       ; CLOCK_50                          ;
;  SW[2]      ; CLOCK_50   ; 0.647  ; 0.647  ; Rise       ; CLOCK_50                          ;
;  SW[3]      ; CLOCK_50   ; 0.014  ; 0.014  ; Rise       ; CLOCK_50                          ;
;  SW[4]      ; CLOCK_50   ; -0.078 ; -0.078 ; Rise       ; CLOCK_50                          ;
;  SW[5]      ; CLOCK_50   ; 0.007  ; 0.007  ; Rise       ; CLOCK_50                          ;
;  SW[6]      ; CLOCK_50   ; 0.185  ; 0.185  ; Rise       ; CLOCK_50                          ;
;  SW[7]      ; CLOCK_50   ; 0.164  ; 0.164  ; Rise       ; CLOCK_50                          ;
;  SW[8]      ; CLOCK_50   ; 0.029  ; 0.029  ; Rise       ; CLOCK_50                          ;
;  SW[9]      ; CLOCK_50   ; 0.124  ; 0.124  ; Rise       ; CLOCK_50                          ;
;  SW[10]     ; CLOCK_50   ; 0.112  ; 0.112  ; Rise       ; CLOCK_50                          ;
;  SW[11]     ; CLOCK_50   ; 0.135  ; 0.135  ; Rise       ; CLOCK_50                          ;
; GPIO_0[*]   ; CLOCK_50   ; -3.679 ; -3.679 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[5]  ; CLOCK_50   ; -3.799 ; -3.799 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[7]  ; CLOCK_50   ; -3.817 ; -3.817 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[8]  ; CLOCK_50   ; -3.937 ; -3.937 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[9]  ; CLOCK_50   ; -3.926 ; -3.926 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[10] ; CLOCK_50   ; -3.943 ; -3.943 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[11] ; CLOCK_50   ; -3.948 ; -3.948 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[12] ; CLOCK_50   ; -4.013 ; -4.013 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[13] ; CLOCK_50   ; -3.854 ; -3.854 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[14] ; CLOCK_50   ; -3.786 ; -3.786 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[15] ; CLOCK_50   ; -3.742 ; -3.742 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[21] ; CLOCK_50   ; -3.953 ; -3.953 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[23] ; CLOCK_50   ; -3.905 ; -3.905 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[24] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[25] ; CLOCK_50   ; -3.973 ; -3.973 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[26] ; CLOCK_50   ; -3.814 ; -3.814 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[27] ; CLOCK_50   ; -4.027 ; -4.027 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[28] ; CLOCK_50   ; -3.754 ; -3.754 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[29] ; CLOCK_50   ; -3.918 ; -3.918 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[30] ; CLOCK_50   ; -3.992 ; -3.992 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[31] ; CLOCK_50   ; -3.679 ; -3.679 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -3.878 ; -3.878 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -3.878 ; -3.878 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; SW[*]       ; CLOCK_50   ; -1.064 ; -1.064 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[0]      ; CLOCK_50   ; -1.375 ; -1.375 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[1]      ; CLOCK_50   ; -1.330 ; -1.330 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[2]      ; CLOCK_50   ; -1.064 ; -1.064 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[3]      ; CLOCK_50   ; -1.785 ; -1.785 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[4]      ; CLOCK_50   ; -1.806 ; -1.806 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[5]      ; CLOCK_50   ; -1.556 ; -1.556 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[6]      ; CLOCK_50   ; -2.066 ; -2.066 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[7]      ; CLOCK_50   ; -2.470 ; -2.470 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[8]      ; CLOCK_50   ; -2.297 ; -2.297 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[9]      ; CLOCK_50   ; -2.172 ; -2.172 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[10]     ; CLOCK_50   ; -2.355 ; -2.355 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[11]     ; CLOCK_50   ; -1.993 ; -1.993 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[12]     ; CLOCK_50   ; -1.751 ; -1.751 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[13]     ; CLOCK_50   ; -4.038 ; -4.038 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[14]     ; CLOCK_50   ; -4.201 ; -4.201 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  SW[15]     ; CLOCK_50   ; -4.190 ; -4.190 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; EXT_CLOCK   ; CLOCK_27   ; -1.394 ; -1.394 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_27   ; -4.015 ; -4.015 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  KEY[0]     ; CLOCK_27   ; -4.015 ; -4.015 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; SW[*]       ; CLOCK_27   ; -4.489 ; -4.489 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[16]     ; CLOCK_27   ; -4.489 ; -4.489 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  SW[17]     ; CLOCK_27   ; -4.496 ; -4.496 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 10.679 ; 10.679 ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 10.679 ; 10.679 ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 8.114  ; 8.114  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.561  ; 8.561  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 10.395 ; 10.395 ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 10.063 ; 10.063 ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 9.816  ; 9.816  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 9.302  ; 9.302  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 9.466  ; 9.466  ; Rise       ; CLOCK_50                          ;
; LCD_EN       ; CLOCK_50   ; 8.047  ; 8.047  ; Rise       ; CLOCK_50                          ;
; LCD_RS       ; CLOCK_50   ; 8.736  ; 8.736  ; Rise       ; CLOCK_50                          ;
; GPIO_1[*]    ; CLOCK_50   ; 2.719  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; 2.702  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; 2.709  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; 2.719  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ; 2.697  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_1[*]    ; CLOCK_50   ;        ; 2.719  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ;        ; 2.702  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ;        ; 2.709  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ;        ; 2.719  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ;        ; 2.697  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_0[*]    ; CLOCK_50   ; 2.696  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ; 2.686  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ; 2.696  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; GPIO_0[*]    ; CLOCK_50   ;        ; 2.696  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ;        ; 2.686  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ;        ; 2.696  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
; VGA_B[*]     ; CLOCK_27   ; 5.723  ; 5.723  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[0]    ; CLOCK_27   ; 4.164  ; 4.164  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[1]    ; CLOCK_27   ; 4.162  ; 4.162  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[2]    ; CLOCK_27   ; 3.906  ; 3.906  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[3]    ; CLOCK_27   ; 3.895  ; 3.895  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[4]    ; CLOCK_27   ; 3.966  ; 3.966  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5]    ; CLOCK_27   ; 3.953  ; 3.953  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6]    ; CLOCK_27   ; 5.010  ; 5.010  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7]    ; CLOCK_27   ; 5.186  ; 5.186  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8]    ; CLOCK_27   ; 5.723  ; 5.723  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9]    ; CLOCK_27   ; 5.412  ; 5.412  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK    ; CLOCK_27   ; 4.652  ; 4.652  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]     ; CLOCK_27   ; 5.664  ; 5.664  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[0]    ; CLOCK_27   ; 3.930  ; 3.930  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[1]    ; CLOCK_27   ; 3.931  ; 3.931  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[2]    ; CLOCK_27   ; 3.917  ; 3.917  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[3]    ; CLOCK_27   ; 3.917  ; 3.917  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4]    ; CLOCK_27   ; 3.926  ; 3.926  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5]    ; CLOCK_27   ; 3.928  ; 3.928  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6]    ; CLOCK_27   ; 4.771  ; 4.771  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7]    ; CLOCK_27   ; 5.664  ; 5.664  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8]    ; CLOCK_27   ; 5.460  ; 5.460  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9]    ; CLOCK_27   ; 5.476  ; 5.476  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS       ; CLOCK_27   ; 5.239  ; 5.239  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]     ; CLOCK_27   ; 5.346  ; 5.346  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[0]    ; CLOCK_27   ; 4.376  ; 4.376  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[1]    ; CLOCK_27   ; 4.356  ; 4.356  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[2]    ; CLOCK_27   ; 4.364  ; 4.364  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[3]    ; CLOCK_27   ; 4.141  ; 4.141  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[4]    ; CLOCK_27   ; 4.135  ; 4.135  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5]    ; CLOCK_27   ; 4.146  ; 4.146  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6]    ; CLOCK_27   ; 5.036  ; 5.036  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7]    ; CLOCK_27   ; 5.011  ; 5.011  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8]    ; CLOCK_27   ; 4.990  ; 4.990  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9]    ; CLOCK_27   ; 5.346  ; 5.346  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS       ; CLOCK_27   ; 4.995  ; 4.995  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK      ; CLOCK_27   ; 22.884 ;        ; Rise       ; inst6|altpll_component|pll|clk[1] ;
; VGA_CLK      ; CLOCK_27   ;        ; 22.884 ; Fall       ; inst6|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+------------+--------+--------+------------+-----------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 4.502  ; 4.502  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.743  ; 5.743  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.502  ; 4.502  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.698  ; 4.698  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 5.542  ; 5.542  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 5.496  ; 5.496  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 5.394  ; 5.394  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.005  ; 5.005  ; Rise       ; CLOCK_50                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.176  ; 5.176  ; Rise       ; CLOCK_50                          ;
; LCD_EN       ; CLOCK_50   ; 4.442  ; 4.442  ; Rise       ; CLOCK_50                          ;
; LCD_RS       ; CLOCK_50   ; 4.802  ; 4.802  ; Rise       ; CLOCK_50                          ;
; GPIO_1[*]    ; CLOCK_50   ; 1.277  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; 1.280  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; 1.288  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; 1.298  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ; 1.277  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_1[*]    ; CLOCK_50   ;        ; 1.277  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ;        ; 1.280  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ;        ; 1.288  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ;        ; 1.298  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
;  GPIO_1[34]  ; CLOCK_50   ;        ; 1.277  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; GPIO_0[*]    ; CLOCK_50   ; 1.267  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ; 1.267  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ; 1.276  ;        ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; GPIO_0[*]    ; CLOCK_50   ;        ; 1.267  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[16]  ; CLOCK_50   ;        ; 1.267  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
;  GPIO_0[18]  ; CLOCK_50   ;        ; 1.276  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
; VGA_B[*]     ; CLOCK_27   ; 1.968  ; 1.968  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[0]    ; CLOCK_27   ; 2.108  ; 2.108  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[1]    ; CLOCK_27   ; 2.106  ; 2.106  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[2]    ; CLOCK_27   ; 1.980  ; 1.980  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[3]    ; CLOCK_27   ; 1.968  ; 1.968  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[4]    ; CLOCK_27   ; 2.040  ; 2.040  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5]    ; CLOCK_27   ; 2.028  ; 2.028  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6]    ; CLOCK_27   ; 2.566  ; 2.566  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7]    ; CLOCK_27   ; 2.618  ; 2.618  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8]    ; CLOCK_27   ; 2.873  ; 2.873  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9]    ; CLOCK_27   ; 2.719  ; 2.719  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK    ; CLOCK_27   ; 2.337  ; 2.337  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]     ; CLOCK_27   ; 1.991  ; 1.991  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[0]    ; CLOCK_27   ; 2.003  ; 2.003  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[1]    ; CLOCK_27   ; 2.003  ; 2.003  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[2]    ; CLOCK_27   ; 1.991  ; 1.991  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[3]    ; CLOCK_27   ; 1.991  ; 1.991  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4]    ; CLOCK_27   ; 2.001  ; 2.001  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5]    ; CLOCK_27   ; 2.002  ; 2.002  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6]    ; CLOCK_27   ; 2.380  ; 2.380  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7]    ; CLOCK_27   ; 2.822  ; 2.822  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8]    ; CLOCK_27   ; 2.731  ; 2.731  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9]    ; CLOCK_27   ; 2.739  ; 2.739  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS       ; CLOCK_27   ; 2.626  ; 2.626  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]     ; CLOCK_27   ; 2.089  ; 2.089  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[0]    ; CLOCK_27   ; 2.203  ; 2.203  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[1]    ; CLOCK_27   ; 2.182  ; 2.182  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[2]    ; CLOCK_27   ; 2.186  ; 2.186  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[3]    ; CLOCK_27   ; 2.091  ; 2.091  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[4]    ; CLOCK_27   ; 2.089  ; 2.089  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5]    ; CLOCK_27   ; 2.099  ; 2.099  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6]    ; CLOCK_27   ; 2.514  ; 2.514  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7]    ; CLOCK_27   ; 2.502  ; 2.502  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8]    ; CLOCK_27   ; 2.480  ; 2.480  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9]    ; CLOCK_27   ; 2.665  ; 2.665  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS       ; CLOCK_27   ; 2.537  ; 2.537  ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK      ; CLOCK_27   ; 21.431 ;        ; Rise       ; inst6|altpll_component|pll|clk[1] ;
; VGA_CLK      ; CLOCK_27   ;        ; 21.431 ; Fall       ; inst6|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; EXT_CLOCK  ; LEDG[0]     ; 5.243 ;    ;    ; 5.243 ;
; GPIO_0[17] ; GPIO_1[32]  ; 9.548 ;    ;    ; 9.548 ;
; GPIO_0[19] ; GPIO_1[30]  ; 9.221 ;    ;    ; 9.221 ;
; GPIO_0[20] ; GPIO_1[33]  ; 9.134 ;    ;    ; 9.134 ;
; GPIO_0[21] ; GPIO_1[28]  ; 9.002 ;    ;    ; 9.002 ;
; GPIO_0[22] ; GPIO_1[31]  ; 9.284 ;    ;    ; 9.284 ;
; GPIO_0[23] ; GPIO_1[26]  ; 9.618 ;    ;    ; 9.618 ;
; GPIO_0[24] ; GPIO_1[29]  ; 9.202 ;    ;    ; 9.202 ;
; GPIO_0[25] ; GPIO_1[25]  ; 9.339 ;    ;    ; 9.339 ;
; GPIO_0[26] ; GPIO_1[27]  ; 9.610 ;    ;    ; 9.610 ;
; GPIO_0[27] ; GPIO_1[23]  ; 9.500 ;    ;    ; 9.500 ;
; GPIO_0[28] ; GPIO_1[24]  ; 9.519 ;    ;    ; 9.519 ;
; GPIO_0[29] ; GPIO_1[21]  ; 9.528 ;    ;    ; 9.528 ;
; GPIO_0[30] ; GPIO_1[22]  ; 8.937 ;    ;    ; 8.937 ;
; GPIO_0[31] ; GPIO_1[19]  ; 8.942 ;    ;    ; 8.942 ;
; SW[0]      ; LEDR[0]     ; 5.883 ;    ;    ; 5.883 ;
; SW[1]      ; LEDR[1]     ; 6.256 ;    ;    ; 6.256 ;
; SW[2]      ; LEDR[2]     ; 5.137 ;    ;    ; 5.137 ;
; SW[3]      ; LEDR[3]     ; 5.990 ;    ;    ; 5.990 ;
; SW[4]      ; LEDR[4]     ; 5.300 ;    ;    ; 5.300 ;
; SW[5]      ; LEDR[5]     ; 5.920 ;    ;    ; 5.920 ;
; SW[6]      ; LEDR[6]     ; 5.312 ;    ;    ; 5.312 ;
; SW[7]      ; LEDR[7]     ; 7.365 ;    ;    ; 7.365 ;
; SW[8]      ; LEDR[8]     ; 6.681 ;    ;    ; 6.681 ;
; SW[9]      ; LEDR[9]     ; 6.770 ;    ;    ; 6.770 ;
; SW[10]     ; LEDR[10]    ; 5.933 ;    ;    ; 5.933 ;
; SW[11]     ; LEDR[11]    ; 6.131 ;    ;    ; 6.131 ;
; SW[12]     ; LEDR[12]    ; 5.688 ;    ;    ; 5.688 ;
; SW[13]     ; LEDR[13]    ; 9.756 ;    ;    ; 9.756 ;
; SW[14]     ; LEDR[14]    ; 9.440 ;    ;    ; 9.440 ;
; SW[15]     ; LEDR[15]    ; 9.855 ;    ;    ; 9.855 ;
; SW[16]     ; LEDR[16]    ; 9.881 ;    ;    ; 9.881 ;
; SW[17]     ; LEDR[17]    ; 9.846 ;    ;    ; 9.846 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; EXT_CLOCK  ; LEDG[0]     ; 2.864 ;    ;    ; 2.864 ;
; GPIO_0[17] ; GPIO_1[32]  ; 5.366 ;    ;    ; 5.366 ;
; GPIO_0[19] ; GPIO_1[30]  ; 5.218 ;    ;    ; 5.218 ;
; GPIO_0[20] ; GPIO_1[33]  ; 5.205 ;    ;    ; 5.205 ;
; GPIO_0[21] ; GPIO_1[28]  ; 5.141 ;    ;    ; 5.141 ;
; GPIO_0[22] ; GPIO_1[31]  ; 5.280 ;    ;    ; 5.280 ;
; GPIO_0[23] ; GPIO_1[26]  ; 5.374 ;    ;    ; 5.374 ;
; GPIO_0[24] ; GPIO_1[29]  ; 5.191 ;    ;    ; 5.191 ;
; GPIO_0[25] ; GPIO_1[25]  ; 5.269 ;    ;    ; 5.269 ;
; GPIO_0[26] ; GPIO_1[27]  ; 5.378 ;    ;    ; 5.378 ;
; GPIO_0[27] ; GPIO_1[23]  ; 5.318 ;    ;    ; 5.318 ;
; GPIO_0[28] ; GPIO_1[24]  ; 5.328 ;    ;    ; 5.328 ;
; GPIO_0[29] ; GPIO_1[21]  ; 5.368 ;    ;    ; 5.368 ;
; GPIO_0[30] ; GPIO_1[22]  ; 5.089 ;    ;    ; 5.089 ;
; GPIO_0[31] ; GPIO_1[19]  ; 5.091 ;    ;    ; 5.091 ;
; SW[0]      ; LEDR[0]     ; 3.172 ;    ;    ; 3.172 ;
; SW[1]      ; LEDR[1]     ; 3.316 ;    ;    ; 3.316 ;
; SW[2]      ; LEDR[2]     ; 2.795 ;    ;    ; 2.795 ;
; SW[3]      ; LEDR[3]     ; 3.224 ;    ;    ; 3.224 ;
; SW[4]      ; LEDR[4]     ; 2.857 ;    ;    ; 2.857 ;
; SW[5]      ; LEDR[5]     ; 3.175 ;    ;    ; 3.175 ;
; SW[6]      ; LEDR[6]     ; 2.856 ;    ;    ; 2.856 ;
; SW[7]      ; LEDR[7]     ; 3.979 ;    ;    ; 3.979 ;
; SW[8]      ; LEDR[8]     ; 3.648 ;    ;    ; 3.648 ;
; SW[9]      ; LEDR[9]     ; 3.676 ;    ;    ; 3.676 ;
; SW[10]     ; LEDR[10]    ; 3.211 ;    ;    ; 3.211 ;
; SW[11]     ; LEDR[11]    ; 3.325 ;    ;    ; 3.325 ;
; SW[12]     ; LEDR[12]    ; 3.105 ;    ;    ; 3.105 ;
; SW[13]     ; LEDR[13]    ; 5.553 ;    ;    ; 5.553 ;
; SW[14]     ; LEDR[14]    ; 5.470 ;    ;    ; 5.470 ;
; SW[15]     ; LEDR[15]    ; 5.609 ;    ;    ; 5.609 ;
; SW[16]     ; LEDR[16]    ; 5.629 ;    ;    ; 5.629 ;
; SW[17]     ; LEDR[17]    ; 5.614 ;    ;    ; 5.614 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 1118     ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 1329     ; 0        ; 0        ; 0        ;
; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 116      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 11062    ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 1118     ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 1329     ; 0        ; 0        ; 0        ;
; inst6|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[1] ; 116      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 11062    ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 636   ; 636  ;
; Unconstrained Output Ports      ; 83    ; 83   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Sun Apr 28 17:31:55 2013
Info: Command: quartus_sta LCM_VGA -c LCM_VGA
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'LCM_VGA.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst6|altpll_component|pll|inclk[0]} -divide_by 27 -multiply_by 25 -duty_cycle 50.00 -name {inst6|altpll_component|pll|clk[0]} {inst6|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst6|altpll_component|pll|inclk[0]} -divide_by 27 -multiply_by 25 -phase 180.00 -duty_cycle 50.00 -name {inst6|altpll_component|pll|clk[1]} {inst6|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[0]} {inst1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[1]} {inst1|altpll_component|pll|clk[1]}
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.409
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.409      -125.645 inst1|altpll_component|pll|clk[1] 
    Info (332119):    -0.818        -1.636 inst6|altpll_component|pll|clk[0] 
    Info (332119):    14.396         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 inst1|altpll_component|pll|clk[1] 
    Info (332119):     0.391         0.000 inst6|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.873         0.000 inst1|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    17.872         0.000 inst6|altpll_component|pll|clk[0] 
    Info (332119):    18.518         0.000 CLOCK_27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.496
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.496       -57.605 inst1|altpll_component|pll|clk[1] 
    Info (332119):    -0.411        -0.822 inst6|altpll_component|pll|clk[0] 
    Info (332119):    17.535         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 inst1|altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 inst6|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.873         0.000 inst1|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    17.872         0.000 inst6|altpll_component|pll|clk[0] 
    Info (332119):    18.518         0.000 CLOCK_27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 363 megabytes
    Info: Processing ended: Sun Apr 28 17:32:05 2013
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


