
// Source
//./src/BoothEndecode.v
//./src/CLA32.v
//./src/ksa_top.v
//./src/PP_top.v
//./src/PPUnit.v
//./src/WallaceTree_top.v
//./src/Multiplier_top_p.v
//./src/Multiplier_top.v
//./src/Multiplier_top_dft.v

// Library
 ~/../ic_libs/TSMC_013/verilog/tsmc13.v
// ~/../ic_libs/TSMC_013/verilog/tsmc13_neg.v
// ~/../ic_libs/TSMC_013/verilog/tpz013g3.v

// Netlist
./syn/output/Multiplier_top_p.v

// Testbench
./sim/tb_Multiplier_p.sv


