// Seed: 1361415970
module module_0;
  genvar id_1;
  wire module_0;
  id_2(
      .id_0(1 - ~id_3), .id_1(1), .id_2(1 !=? 1'b0), .id_3((id_1)), .id_4(id_1)
  );
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  module_0();
endmodule
