<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › mvsas › mv_94xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mv_94xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Marvell 88SE94xx hardware specific</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007 Red Hat, Inc.</span>
<span class="cm"> * Copyright 2008 Marvell. &lt;kewei@marvell.com&gt;</span>
<span class="cm"> * Copyright 2009-2011 Marvell. &lt;yuxiangl@marvell.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under GPLv2.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation; version 2 of the</span>
<span class="cm"> * License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307</span>
<span class="cm"> * USA</span>
<span class="cm">*/</span>

<span class="cp">#include &quot;mv_sas.h&quot;</span>
<span class="cp">#include &quot;mv_94xx.h&quot;</span>
<span class="cp">#include &quot;mv_chips.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_detect_porttype</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_phy</span> <span class="o">*</span><span class="n">phy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">phy_status</span><span class="p">;</span>

	<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">VSR_PHY_MODE3</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">mvs_read_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="n">phy_status</span> <span class="o">=</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x3f0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_type</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PORT_TYPE_SAS</span> <span class="o">|</span> <span class="n">PORT_TYPE_SATA</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">phy_status</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x10</span>:
		<span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_type</span> <span class="o">|=</span> <span class="n">PORT_TYPE_SAS</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x1d</span>:
	<span class="nl">default:</span>
		<span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_type</span> <span class="o">|=</span> <span class="n">PORT_TYPE_SATA</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">set_phy_tuning</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_id</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">phy_tuning</span> <span class="n">phy_tuning</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">setting_0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">setting_1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Remap information for B0 chip:</span>
<span class="cm">	*</span>
<span class="cm">	* R0Ch -&gt; R118h[15:0] (Adapted DFE F3 - F5 coefficient)</span>
<span class="cm">	* R0Dh -&gt; R118h[31:16] (Generation 1 Setting 0)</span>
<span class="cm">	* R0Eh -&gt; R11Ch[15:0]  (Generation 1 Setting 1)</span>
<span class="cm">	* R0Fh -&gt; R11Ch[31:16] (Generation 2 Setting 0)</span>
<span class="cm">	* R10h -&gt; R120h[15:0]  (Generation 2 Setting 1)</span>
<span class="cm">	* R11h -&gt; R120h[31:16] (Generation 3 Setting 0)</span>
<span class="cm">	* R12h -&gt; R124h[15:0]  (Generation 3 Setting 1)</span>
<span class="cm">	* R13h -&gt; R124h[31:16] (Generation 4 Setting 0 (Reserved))</span>
<span class="cm">	*/</span>

	<span class="cm">/* A0 has a different set of registers */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_A0_REV</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* loop 3 times, set Gen 1, Gen 2, Gen 3 */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">setting_0</span> <span class="o">=</span> <span class="n">GENERATION_1_SETTING</span><span class="p">;</span>
			<span class="n">setting_1</span> <span class="o">=</span> <span class="n">GENERATION_1_2_SETTING</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">setting_0</span> <span class="o">=</span> <span class="n">GENERATION_1_2_SETTING</span><span class="p">;</span>
			<span class="n">setting_1</span> <span class="o">=</span> <span class="n">GENERATION_2_3_SETTING</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">setting_0</span> <span class="o">=</span> <span class="n">GENERATION_2_3_SETTING</span><span class="p">;</span>
			<span class="n">setting_1</span> <span class="o">=</span> <span class="n">GENERATION_3_4_SETTING</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Set:</span>
<span class="cm">		*</span>
<span class="cm">		* Transmitter Emphasis Enable</span>
<span class="cm">		* Transmitter Emphasis Amplitude</span>
<span class="cm">		* Transmitter Amplitude</span>
<span class="cm">		*/</span>
		<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">setting_0</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xFBE</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(((</span><span class="n">phy_tuning</span><span class="p">.</span><span class="n">trans_emp_en</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">phy_tuning</span><span class="p">.</span><span class="n">trans_emp_amp</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">phy_tuning</span><span class="p">.</span><span class="n">trans_amp</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="cm">/* Set Transmitter Amplitude Adjust */</span>
		<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">setting_1</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xC000</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">phy_tuning</span><span class="p">.</span><span class="n">trans_amp_adj</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>
		<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">set_phy_ffe_tuning</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_id</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">ffe_control</span> <span class="n">ffe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Don&#39;t run this if A0/B0 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_A0_REV</span><span class="p">)</span>
		<span class="o">||</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_B0_REV</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* FFE Resistor and Capacitor */</span>
	<span class="cm">/* R10Ch DFE Resolution Control/Squelch and FFE Setting</span>
<span class="cm">	 *</span>
<span class="cm">	 * FFE_FORCE            [7]</span>
<span class="cm">	 * FFE_RES_SEL          [6:4]</span>
<span class="cm">	 * FFE_CAP_SEL          [3:0]</span>
<span class="cm">	 */</span>
	<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">VSR_PHY_FFE_CONTROL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xFF</span><span class="p">;</span>

	<span class="cm">/* Read from HBA_Info_Page */</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">ffe</span><span class="p">.</span><span class="n">ffe_rss_sel</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">ffe</span><span class="p">.</span><span class="n">ffe_cap_sel</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">));</span>

	<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* R064h PHY Mode Register 1</span>
<span class="cm">	 *</span>
<span class="cm">	 * DFE_DIS		18</span>
<span class="cm">	 */</span>
	<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">VSR_REF_CLOCK_CRTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x40001</span><span class="p">;</span>
	<span class="cm">/* Hard coding */</span>
	<span class="cm">/* No defines in HBA_Info_Page */</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* R110h DFE F0-F1 Coefficient Control/DFE Update Control</span>
<span class="cm">	 *</span>
<span class="cm">	 * DFE_UPDATE_EN        [11:6]</span>
<span class="cm">	 * DFE_FX_FORCE         [5:0]</span>
<span class="cm">	 */</span>
	<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">VSR_PHY_DFE_UPDATE_CRTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xFFF</span><span class="p">;</span>
	<span class="cm">/* Hard coding */</span>
	<span class="cm">/* No defines in HBA_Info_Page */</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="mh">0x3F</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* R1A0h Interface and Digital Reference Clock Control/Reserved_50h</span>
<span class="cm">	 *</span>
<span class="cm">	 * FFE_TRAIN_EN         3</span>
<span class="cm">	 */</span>
	<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">VSR_REF_CLOCK_CRTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x8</span><span class="p">;</span>
	<span class="cm">/* Hard coding */</span>
	<span class="cm">/* No defines in HBA_Info_Page */</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*Notice: this function must be called when phy is disabled*/</span>
<span class="kt">void</span> <span class="nf">set_phy_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">reg_phy_cfg</span> <span class="n">phy_cfg</span><span class="p">,</span> <span class="n">phy_cfg_tmp</span><span class="p">;</span>
	<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">VSR_PHY_MODE2</span><span class="p">);</span>
	<span class="n">phy_cfg_tmp</span><span class="p">.</span><span class="n">v</span> <span class="o">=</span> <span class="n">mvs_read_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="n">phy_cfg</span><span class="p">.</span><span class="n">v</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">disable_phy</span> <span class="o">=</span> <span class="n">phy_cfg_tmp</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">disable_phy</span><span class="p">;</span>
	<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">sas_support</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">sata_support</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">sata_host_mode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x0</span>:
		<span class="cm">/* support 1.5 Gbps */</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">speed_support</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">snw_3_support</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">tx_lnk_parity</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">tx_spt_phs_lnk_rate</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x1</span>:

		<span class="cm">/* support 1.5, 3.0 Gbps */</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">speed_support</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">tx_spt_phs_lnk_rate</span> <span class="o">=</span> <span class="mh">0x3c</span><span class="p">;</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">tx_lgcl_lnk_rate</span> <span class="o">=</span> <span class="mh">0x08</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x2</span>:
	<span class="nl">default:</span>
		<span class="cm">/* support 1.5, 3.0, 6.0 Gbps */</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">speed_support</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">snw_3_support</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">tx_lnk_parity</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">tx_spt_phs_lnk_rate</span> <span class="o">=</span> <span class="mh">0x3f</span><span class="p">;</span>
		<span class="n">phy_cfg</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">tx_lgcl_lnk_rate</span> <span class="o">=</span> <span class="mh">0x09</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">phy_cfg</span><span class="p">.</span><span class="n">v</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span>
<span class="nf">mvs_94xx_config_reg_from_hba</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">phy_tuning</span><span class="p">[</span><span class="n">phy_id</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">==</span> <span class="mh">0xFFFFFFFFL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">phy_tuning</span><span class="p">[</span><span class="n">phy_id</span><span class="p">].</span><span class="n">trans_emp_amp</span> <span class="o">=</span> <span class="mh">0x6</span><span class="p">;</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">phy_tuning</span><span class="p">[</span><span class="n">phy_id</span><span class="p">].</span><span class="n">trans_amp</span> <span class="o">=</span> <span class="mh">0x1A</span><span class="p">;</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">phy_tuning</span><span class="p">[</span><span class="n">phy_id</span><span class="p">].</span><span class="n">trans_amp_adj</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="o">*</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">ffe_ctl</span><span class="p">[</span><span class="n">phy_id</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">==</span> <span class="mh">0xFFL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">VANIR_A0_REV</span>:
		<span class="k">case</span> <span class="n">VANIR_B0_REV</span>:
			<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">ffe_ctl</span><span class="p">[</span><span class="n">phy_id</span><span class="p">].</span><span class="n">ffe_rss_sel</span> <span class="o">=</span> <span class="mh">0x7</span><span class="p">;</span>
			<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">ffe_ctl</span><span class="p">[</span><span class="n">phy_id</span><span class="p">].</span><span class="n">ffe_cap_sel</span> <span class="o">=</span> <span class="mh">0x7</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">VANIR_C0_REV</span>:
		<span class="k">case</span> <span class="n">VANIR_C1_REV</span>:
		<span class="k">case</span> <span class="n">VANIR_C2_REV</span>:
		<span class="nl">default:</span>
			<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">ffe_ctl</span><span class="p">[</span><span class="n">phy_id</span><span class="p">].</span><span class="n">ffe_rss_sel</span> <span class="o">=</span> <span class="mh">0x7</span><span class="p">;</span>
			<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">ffe_ctl</span><span class="p">[</span><span class="n">phy_id</span><span class="p">].</span><span class="n">ffe_cap_sel</span> <span class="o">=</span> <span class="mh">0xC</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="o">*</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">phy_rate</span><span class="p">[</span><span class="n">phy_id</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">==</span> <span class="mh">0xFFL</span><span class="p">)</span>
		<span class="cm">/*set default phy_rate = 6Gbps*/</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">phy_rate</span><span class="p">[</span><span class="n">phy_id</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x2</span><span class="p">;</span>

	<span class="n">set_phy_tuning</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">phy_tuning</span><span class="p">[</span><span class="n">phy_id</span><span class="p">]);</span>
	<span class="n">set_phy_ffe_tuning</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">ffe_ctl</span><span class="p">[</span><span class="n">phy_id</span><span class="p">]);</span>
	<span class="n">set_phy_rate</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">hba_info_param</span><span class="p">.</span><span class="n">phy_rate</span><span class="p">[</span><span class="n">phy_id</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">mvs_94xx_enable_xmt</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_PCS</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">phy_id</span> <span class="o">+</span> <span class="n">PCS_EN_PORT_XMT_SHIFT2</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PCS</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_phy_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">hard</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">delay</span> <span class="o">=</span> <span class="mi">5000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hard</span> <span class="o">==</span> <span class="n">MVS_PHY_TUNE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mvs_write_port_cfg_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">PHYR_SATA_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_port_cfg_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
		<span class="n">mvs_write_port_cfg_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="o">|</span><span class="mh">0x20000000</span><span class="p">);</span>
		<span class="n">mvs_write_port_cfg_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="o">|</span><span class="mh">0x100000</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_port_irq_stat</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PHYEV_RDY_CH</span><span class="p">;</span>
	<span class="n">mvs_write_port_irq_stat</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hard</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_phy_ctl</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">PHY_RST_HARD</span><span class="p">;</span>
		<span class="n">mvs_write_phy_ctl</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_phy_ctl</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
			<span class="n">delay</span><span class="o">--</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">PHY_RST_HARD</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">delay</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">delay</span><span class="p">)</span>
			<span class="n">mv_dprintk</span><span class="p">(</span><span class="s">&quot;phy hard reset failed.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_phy_ctl</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">PHY_RST</span><span class="p">;</span>
		<span class="n">mvs_write_phy_ctl</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_phy_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">VSR_PHY_MODE2</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="mh">0x00800000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_phy_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">revision</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">revision</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_A0_REV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">CMD_HOST_RD_DATA</span><span class="p">);</span>
		<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="mh">0x8300ffc1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_B0_REV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">CMD_APP_MEM_CTL</span><span class="p">);</span>
		<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="mh">0x08001006</span><span class="p">);</span>
		<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">CMD_HOST_RD_DATA</span><span class="p">);</span>
		<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="mh">0x0000705f</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">VSR_PHY_MODE2</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">mvs_write_port_vsr_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0xfd7fffff</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">mvs_94xx_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">cctl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">revision</span><span class="p">;</span>

	<span class="n">revision</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span><span class="p">;</span>
	<span class="n">mvs_show_pcie_usage</span><span class="p">(</span><span class="n">mvi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">MVF_FLAG_SOC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_PHY_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCTL_PWR_OFF</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">PCTL_PHY_DSBL</span><span class="p">;</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PHY_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Init Chip */</span>
	<span class="cm">/* make sure RST is set; HBA_RST /should/ have done that for us */</span>
	<span class="n">cctl</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_CTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cctl</span> <span class="o">&amp;</span> <span class="n">CCTL_RST</span><span class="p">)</span>
		<span class="n">cctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CCTL_RST</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mw32_f</span><span class="p">(</span><span class="n">MVS_CTL</span><span class="p">,</span> <span class="n">cctl</span> <span class="o">|</span> <span class="n">CCTL_RST</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">MVF_FLAG_SOC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_PHY_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCTL_PWR_OFF</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">PCTL_COM_ON</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCTL_PHY_DSBL</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">PCTL_LINK_RST</span><span class="p">;</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PHY_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCTL_LINK_RST</span><span class="p">;</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PHY_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* disable Multiplexing, enable phy implemented */</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PORTS_IMP</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_A0_REV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PA_VSR_ADDR</span><span class="p">,</span> <span class="n">CMD_CMWK_OOB_DET</span><span class="p">);</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PA_VSR_PORT</span><span class="p">,</span> <span class="mh">0x00018080</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PA_VSR_ADDR</span><span class="p">,</span> <span class="n">VSR_PHY_MODE2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_A0_REV</span> <span class="o">||</span> <span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_B0_REV</span><span class="p">)</span>
		<span class="cm">/* set 6G/3G/1.5G, multiplexing, without SSC */</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PA_VSR_PORT</span><span class="p">,</span> <span class="mh">0x0084d4fe</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="cm">/* set 6G/3G/1.5G, multiplexing, with and without SSC */</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PA_VSR_PORT</span><span class="p">,</span> <span class="mh">0x0084fffe</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_B0_REV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PA_VSR_ADDR</span><span class="p">,</span> <span class="n">CMD_APP_MEM_CTL</span><span class="p">);</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PA_VSR_PORT</span><span class="p">,</span> <span class="mh">0x08001006</span><span class="p">);</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PA_VSR_ADDR</span><span class="p">,</span> <span class="n">CMD_HOST_RD_DATA</span><span class="p">);</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PA_VSR_PORT</span><span class="p">,</span> <span class="mh">0x0000705f</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* reset control */</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PCS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>		<span class="cm">/* MVS_PCS */</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_STP_REG_SET_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_STP_REG_SET_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* init phys */</span>
	<span class="n">mvs_phy_hacks</span><span class="p">(</span><span class="n">mvi</span><span class="p">);</span>

	<span class="cm">/* disable non data frame retry */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_cr32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_SAS_CTL1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_A0_REV</span><span class="p">)</span> <span class="o">||</span>
		<span class="p">(</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_B0_REV</span><span class="p">)</span> <span class="o">||</span>
		<span class="p">(</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_C0_REV</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xffff</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x007f</span><span class="p">;</span>
		<span class="n">mvs_cw32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_SAS_CTL1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* set LED blink when IO*/</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PA_VSR_ADDR</span><span class="p">,</span> <span class="n">VSR_PHY_ACT_LED</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_PA_VSR_PORT</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="mh">0xFFFF00FF</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x00003300</span><span class="p">;</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PA_VSR_PORT</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_CMD_LIST_LO</span><span class="p">,</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">slot_dma</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_CMD_LIST_HI</span><span class="p">,</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">slot_dma</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>

	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_RX_FIS_LO</span><span class="p">,</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">rx_fis_dma</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_RX_FIS_HI</span><span class="p">,</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">rx_fis_dma</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>

	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_TX_CFG</span><span class="p">,</span> <span class="n">MVS_CHIP_SLOT_SZ</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_TX_LO</span><span class="p">,</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_TX_HI</span><span class="p">,</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">tx_dma</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>

	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_RX_CFG</span><span class="p">,</span> <span class="n">MVS_RX_RING_SZ</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_RX_LO</span><span class="p">,</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_RX_HI</span><span class="p">,</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">rx_dma</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">n_phy</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mvs_94xx_phy_disable</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="cm">/* set phy local SAS address */</span>
		<span class="n">mvs_set_sas_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">CONFIG_ID_FRAME3</span><span class="p">,</span> <span class="n">CONFIG_ID_FRAME4</span><span class="p">,</span>
						<span class="n">cpu_to_le64</span><span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">dev_sas_addr</span><span class="p">));</span>

		<span class="n">mvs_94xx_enable_xmt</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">mvs_94xx_config_reg_from_hba</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">mvs_94xx_phy_enable</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="n">mvs_94xx_phy_reset</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">PHY_RST_HARD</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
		<span class="n">mvs_94xx_detect_porttype</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">MVF_FLAG_SOC</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* set select registers */</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x0E008000</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x000</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x59000008</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x004</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x008</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x00c</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x010</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x014</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x018</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x01c</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">n_phy</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* clear phy int status */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_port_irq_stat</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PHYEV_SIG_FIS</span><span class="p">;</span>
		<span class="n">mvs_write_port_irq_stat</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="cm">/* set phy int mask */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">PHYEV_RDY_CH</span> <span class="o">|</span> <span class="n">PHYEV_BROAD_CH</span> <span class="o">|</span>
			<span class="n">PHYEV_ID_DONE</span>  <span class="o">|</span> <span class="n">PHYEV_DCDR_ERR</span> <span class="o">|</span> <span class="n">PHYEV_CRC_ERR</span> <span class="p">;</span>
		<span class="n">mvs_write_port_irq_mask</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">msleep</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="n">mvs_update_phyinfo</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* little endian for open address and command table, etc. */</span>
	<span class="n">cctl</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_CTL</span><span class="p">);</span>
	<span class="n">cctl</span> <span class="o">|=</span> <span class="n">CCTL_ENDIAN_CMD</span><span class="p">;</span>
	<span class="n">cctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CCTL_ENDIAN_OPEN</span><span class="p">;</span>
	<span class="n">cctl</span> <span class="o">|=</span> <span class="n">CCTL_ENDIAN_RSP</span><span class="p">;</span>
	<span class="n">mw32_f</span><span class="p">(</span><span class="n">MVS_CTL</span><span class="p">,</span> <span class="n">cctl</span><span class="p">);</span>

	<span class="cm">/* reset CMD queue */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_PCS</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">PCS_CMD_RST</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCS_SELF_CLEAR</span><span class="p">;</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PCS</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * the max count is 0x1ff, while our max slot is 0x200,</span>
<span class="cm">	 * it will make count 0.</span>
<span class="cm">	 */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">MVS_CHIP_SLOT_SZ</span> <span class="o">&gt;</span> <span class="mh">0x1ff</span><span class="p">)</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_COAL</span><span class="p">,</span> <span class="mh">0x1ff</span> <span class="o">|</span> <span class="n">COAL_EN</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_COAL</span><span class="p">,</span> <span class="n">MVS_CHIP_SLOT_SZ</span> <span class="o">|</span> <span class="n">COAL_EN</span><span class="p">);</span>

	<span class="cm">/* default interrupt coalescing time is 128us */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="mh">0x10000</span> <span class="o">|</span> <span class="n">interrupt_coalescing</span><span class="p">;</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_COAL_TMOUT</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* ladies and gentlemen, start your engines */</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_TX_CFG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_TX_CFG</span><span class="p">,</span> <span class="n">MVS_CHIP_SLOT_SZ</span> <span class="o">|</span> <span class="n">TX_EN</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_RX_CFG</span><span class="p">,</span> <span class="n">MVS_RX_RING_SZ</span> <span class="o">|</span> <span class="n">RX_EN</span><span class="p">);</span>
	<span class="cm">/* enable CMD/CMPL_Q/RESP mode */</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PCS</span><span class="p">,</span> <span class="n">PCS_SATA_RETRY_2</span> <span class="o">|</span> <span class="n">PCS_FIS_RX_EN</span> <span class="o">|</span>
		<span class="n">PCS_CMD_EN</span> <span class="o">|</span> <span class="n">PCS_CMD_STOP_ERR</span><span class="p">);</span>

	<span class="cm">/* enable completion queue interrupt */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">CINT_PORT_MASK</span> <span class="o">|</span> <span class="n">CINT_DONE</span> <span class="o">|</span> <span class="n">CINT_MEM</span> <span class="o">|</span> <span class="n">CINT_SRS</span> <span class="o">|</span> <span class="n">CINT_CI_STOP</span> <span class="o">|</span>
		<span class="n">CINT_DMA_PCIE</span> <span class="o">|</span> <span class="n">CINT_NON_SPEC_NCQ_ERROR</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">CINT_PHY_MASK</span><span class="p">;</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_MASK</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_cr32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_LINK_TIMER</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0xFFFF0000</span><span class="p">;</span>
	<span class="n">mvs_cw32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_LINK_TIMER</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* tune STP performance */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="mh">0x003F003F</span><span class="p">;</span>
	<span class="n">mvs_cw32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_PL_TIMER</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* This can improve expander large block size seq write performance */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_cr32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_PORT_LAYER_TIMER1</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0xFFFF007F</span><span class="p">;</span>
	<span class="n">mvs_cw32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_PORT_LAYER_TIMER1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* change the connection open-close behavior (bit 9)</span>
<span class="cm">	 * set bit8 to 1 for performance tuning */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_cr32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_SL_MODE0</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x00000300</span><span class="p">;</span>
	<span class="cm">/* set bit0 to 0 to enable retry for no_dest reject case */</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="mh">0xFFFFFFFE</span><span class="p">;</span>
	<span class="n">mvs_cw32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_SL_MODE0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Enable SRS interrupt */</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_MASK_SRS_0</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mvs_94xx_ioremap</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mvs_ioremap</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs_ex</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="mh">0x10200</span><span class="p">;</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+=</span> <span class="mh">0x20000</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+=</span> <span class="mh">0x4000</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_iounmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">-=</span> <span class="mh">0x20000</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">-=</span> <span class="mh">0x4000</span><span class="p">;</span>
		<span class="n">mvs_iounmap</span><span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_interrupt_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs_ex</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_GBL_CTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">IRQ_SAS_A</span> <span class="o">|</span> <span class="n">IRQ_SAS_B</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_GBL_INT_STAT</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x0C</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_GBL_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_interrupt_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs_ex</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_GBL_CTL</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">IRQ_SAS_A</span> <span class="o">|</span> <span class="n">IRQ_SAS_B</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_GBL_INT_STAT</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x0C</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_GBL_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">mvs_94xx_isr_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs_ex</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">stat</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">MVF_FLAG_SOC</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">stat</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_GBL_INT_STAT</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQ_SAS_A</span> <span class="o">|</span> <span class="n">IRQ_SAS_B</span><span class="p">)))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">stat</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">mvs_94xx_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">u32</span> <span class="n">stat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">IRQ_SAS_A</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span>
			<span class="p">((</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">IRQ_SAS_B</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mw32_f</span><span class="p">(</span><span class="n">MVS_INT_STAT</span><span class="p">,</span> <span class="n">CINT_DONE</span><span class="p">);</span>

		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">mvs_int_full</span><span class="p">(</span><span class="n">mvi</span><span class="p">);</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_command_active</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">slot_idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_cr32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_COMMAND_ACTIVE</span><span class="o">+</span><span class="p">(</span><span class="n">slot_idx</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;&amp;</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">slot_idx</span> <span class="o">%</span> <span class="mi">32</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mv_printk</span><span class="p">(</span><span class="s">&quot;command active %08X,  slot [%x].</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">slot_idx</span><span class="p">);</span>
		<span class="n">mvs_cw32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_COMMAND_ACTIVE</span> <span class="o">+</span> <span class="p">(</span><span class="n">slot_idx</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">),</span>
			<span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">slot_idx</span> <span class="o">%</span> <span class="mi">32</span><span class="p">));</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_cr32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span>
				<span class="n">MVS_COMMAND_ACTIVE</span> <span class="o">+</span> <span class="p">(</span><span class="n">slot_idx</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">slot_idx</span> <span class="o">%</span> <span class="mi">32</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mvs_94xx_clear_srs_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg_set</span><span class="p">,</span> <span class="n">u8</span> <span class="n">clear_all</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clear_all</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_INT_STAT_SRS_0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">mv_dprintk</span><span class="p">(</span><span class="s">&quot;check SRS 0 %08X.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_STAT_SRS_0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_INT_STAT_SRS_1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">mv_dprintk</span><span class="p">(</span><span class="s">&quot;check SRS 1 %08X.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_STAT_SRS_1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg_set</span> <span class="o">&gt;</span> <span class="mi">31</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_INT_STAT_SRS_1</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_INT_STAT_SRS_0</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">reg_set</span> <span class="o">%</span> <span class="mi">32</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">mv_dprintk</span><span class="p">(</span><span class="s">&quot;register set 0x%x was stopped.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg_set</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reg_set</span> <span class="o">&gt;</span> <span class="mi">31</span><span class="p">)</span>
				<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_STAT_SRS_1</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">reg_set</span> <span class="o">%</span> <span class="mi">32</span><span class="p">));</span>
			<span class="k">else</span>
				<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_STAT_SRS_0</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">reg_set</span> <span class="o">%</span> <span class="mi">32</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_issue_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="k">enum</span> <span class="n">mvs_port_type</span> <span class="n">type</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">tfs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">mvs_94xx_clear_srs_irq</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_INT_STAT</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_STAT</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">CINT_CI_STOP</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_PCS</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0xFF00</span><span class="p">;</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_PCS</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_non_spec_ncq_error</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">err_0</span><span class="p">,</span> <span class="n">err_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_device</span> <span class="o">*</span><span class="n">device</span><span class="p">;</span>

	<span class="n">err_0</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_NON_NCQ_ERR_0</span><span class="p">);</span>
	<span class="n">err_1</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_NON_NCQ_ERR_1</span><span class="p">);</span>

	<span class="n">mv_dprintk</span><span class="p">(</span><span class="s">&quot;non specific ncq error err_0:%x,err_1:%x.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">err_0</span><span class="p">,</span> <span class="n">err_1</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err_0</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">(</span><span class="n">i</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">device</span> <span class="o">=</span> <span class="n">mvs_find_dev_by_reg_set</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">device</span><span class="p">)</span>
				<span class="n">mvs_release_task</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">device</span><span class="o">-&gt;</span><span class="n">sas_device</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err_1</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">(</span><span class="n">i</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">device</span> <span class="o">=</span> <span class="n">mvs_find_dev_by_reg_set</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="o">+</span><span class="mi">32</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">device</span><span class="p">)</span>
				<span class="n">mvs_release_task</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">device</span><span class="o">-&gt;</span><span class="n">sas_device</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_NON_NCQ_ERR_0</span><span class="p">,</span> <span class="n">err_0</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_NON_NCQ_ERR_1</span><span class="p">,</span> <span class="n">err_1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_free_reg_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">tfs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg_set</span> <span class="o">=</span> <span class="o">*</span><span class="n">tfs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">tfs</span> <span class="o">==</span> <span class="n">MVS_ID_NOT_MAPPED</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">sata_reg_set</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bit</span><span class="p">(</span><span class="n">reg_set</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg_set</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">w_reg_set_enable</span><span class="p">(</span><span class="n">reg_set</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">sata_reg_set</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">w_reg_set_enable</span><span class="p">(</span><span class="n">reg_set</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">sata_reg_set</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">));</span>

	<span class="o">*</span><span class="n">tfs</span> <span class="o">=</span> <span class="n">MVS_ID_NOT_MAPPED</span><span class="p">;</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">mvs_94xx_assign_reg_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">tfs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">tfs</span> <span class="o">!=</span> <span class="n">MVS_ID_NOT_MAPPED</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">i</span> <span class="o">=</span> <span class="n">mv_ffc64</span><span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">sata_reg_set</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">sata_reg_set</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="n">w_reg_set_enable</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">sata_reg_set</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">));</span>
		<span class="o">*</span><span class="n">tfs</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">sata_reg_set</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="n">w_reg_set_enable</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">sata_reg_set</span><span class="p">);</span>
		<span class="o">*</span><span class="n">tfs</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">MVS_ID_NOT_MAPPED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_make_prd</span><span class="p">(</span><span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">scatter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">prd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_prd</span> <span class="o">*</span><span class="n">buf_prd</span> <span class="o">=</span> <span class="n">prd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_prd_imt</span> <span class="n">im_len</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">im_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">scatter</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">nr</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">buf_prd</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">=</span> <span class="n">cpu_to_le64</span><span class="p">(</span><span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">));</span>
		<span class="n">im_len</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="n">buf_prd</span><span class="o">-&gt;</span><span class="n">im_len</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">im_len</span><span class="p">);</span>
		<span class="n">buf_prd</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mvs_94xx_oob_done</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">phy_st</span><span class="p">;</span>
	<span class="n">phy_st</span> <span class="o">=</span> <span class="n">mvs_read_phy_ctl</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">phy_st</span> <span class="o">&amp;</span> <span class="n">PHY_READY_MASK</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_get_dev_identify_frame</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port_id</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">sas_identify_frame</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">id_frame</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mvs_write_port_cfg_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">port_id</span><span class="p">,</span>
					<span class="n">CONFIG_ID_FRAME0</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">id_frame</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">mvs_read_port_cfg_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">port_id</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">id_frame</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_get_att_identify_frame</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port_id</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">sas_identify_frame</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">id_frame</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mvs_write_port_cfg_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">port_id</span><span class="p">,</span>
					<span class="n">CONFIG_ATT_ID_FRAME0</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">id_frame</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">mvs_read_port_cfg_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">port_id</span><span class="p">));</span>
		<span class="n">mv_dprintk</span><span class="p">(</span><span class="s">&quot;94xx phy %d atta frame %d %x.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">port_id</span> <span class="o">+</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">*</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">n_phy</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">id_frame</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">id_frame</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">mvs_94xx_make_dev_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">sas_identify_frame</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">att_dev_info</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">att_dev_info</span> <span class="o">|=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">dev_type</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">stp_iport</span><span class="p">)</span>
		<span class="n">att_dev_info</span> <span class="o">|=</span> <span class="n">PORT_DEV_STP_INIT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">smp_iport</span><span class="p">)</span>
		<span class="n">att_dev_info</span> <span class="o">|=</span> <span class="n">PORT_DEV_SMP_INIT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">ssp_iport</span><span class="p">)</span>
		<span class="n">att_dev_info</span> <span class="o">|=</span> <span class="n">PORT_DEV_SSP_INIT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">stp_tport</span><span class="p">)</span>
		<span class="n">att_dev_info</span> <span class="o">|=</span> <span class="n">PORT_DEV_STP_TRGT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">smp_tport</span><span class="p">)</span>
		<span class="n">att_dev_info</span> <span class="o">|=</span> <span class="n">PORT_DEV_SMP_TRGT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">ssp_tport</span><span class="p">)</span>
		<span class="n">att_dev_info</span> <span class="o">|=</span> <span class="n">PORT_DEV_SSP_TRGT</span><span class="p">;</span>

	<span class="n">att_dev_info</span> <span class="o">|=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">phy_id</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">att_dev_info</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">mvs_94xx_make_att_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">sas_identify_frame</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">mvs_94xx_make_dev_info</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_fix_phy_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">sas_identify_frame</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mvs_phy</span> <span class="o">*</span><span class="n">phy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">asd_sas_phy</span> <span class="o">*</span><span class="n">sas_phy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">sas_phy</span><span class="p">;</span>
	<span class="n">mv_dprintk</span><span class="p">(</span><span class="s">&quot;get all reg link rate is 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_status</span><span class="p">);</span>
	<span class="n">sas_phy</span><span class="o">-&gt;</span><span class="n">linkrate</span> <span class="o">=</span>
		<span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_status</span> <span class="o">&amp;</span> <span class="n">PHY_NEG_SPP_PHYS_LINK_RATE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			<span class="n">PHY_NEG_SPP_PHYS_LINK_RATE_MASK_OFFSET</span><span class="p">;</span>
	<span class="n">sas_phy</span><span class="o">-&gt;</span><span class="n">linkrate</span> <span class="o">+=</span> <span class="mh">0x8</span><span class="p">;</span>
	<span class="n">mv_dprintk</span><span class="p">(</span><span class="s">&quot;get link rate is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sas_phy</span><span class="o">-&gt;</span><span class="n">linkrate</span><span class="p">);</span>
	<span class="n">phy</span><span class="o">-&gt;</span><span class="n">minimum_linkrate</span> <span class="o">=</span> <span class="n">SAS_LINK_RATE_1_5_GBPS</span><span class="p">;</span>
	<span class="n">phy</span><span class="o">-&gt;</span><span class="n">maximum_linkrate</span> <span class="o">=</span> <span class="n">SAS_LINK_RATE_6_0_GBPS</span><span class="p">;</span>
	<span class="n">mvs_94xx_get_dev_identify_frame</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
	<span class="n">phy</span><span class="o">-&gt;</span><span class="n">dev_info</span> <span class="o">=</span> <span class="n">mvs_94xx_make_dev_info</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_type</span> <span class="o">&amp;</span> <span class="n">PORT_TYPE_SAS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mvs_94xx_get_att_identify_frame</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
		<span class="n">phy</span><span class="o">-&gt;</span><span class="n">att_dev_info</span> <span class="o">=</span> <span class="n">mvs_94xx_make_att_info</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
		<span class="n">phy</span><span class="o">-&gt;</span><span class="n">att_dev_sas_addr</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">u64</span> <span class="o">*</span><span class="p">)</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">sas_addr</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">phy</span><span class="o">-&gt;</span><span class="n">att_dev_info</span> <span class="o">=</span> <span class="n">PORT_DEV_STP_TRGT</span> <span class="o">|</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* enable spin up bit */</span>
	<span class="n">mvs_write_port_cfg_addr</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">PHYR_PHY_STAT</span><span class="p">);</span>
	<span class="n">mvs_write_port_cfg_data</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mvs_94xx_phy_set_link_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_id</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">sas_phy_linkrates</span> <span class="o">*</span><span class="n">rates</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">lrmax</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_read_phy_ctl</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="n">lrmax</span> <span class="o">=</span> <span class="p">(</span><span class="n">rates</span><span class="o">-&gt;</span><span class="n">maximum_linkrate</span> <span class="o">-</span> <span class="n">SAS_LINK_RATE_1_5_GBPS</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lrmax</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">lrmax</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mvs_write_phy_ctl</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">mvs_94xx_phy_reset</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">phy_id</span><span class="p">,</span> <span class="n">PHY_RST_HARD</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_clear_active_cmds</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_STP_REG_SET_0</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_STP_REG_SET_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_STP_REG_SET_0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_STP_REG_SET_1</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_STP_REG_SET_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_STP_REG_SET_1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>


<span class="n">u32</span> <span class="nf">mvs_94xx_spi_read_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs_ex</span> <span class="o">-</span> <span class="mh">0x10200</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">mr32</span><span class="p">(</span><span class="n">SPI_RD_DATA_REG_94XX</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mvs_94xx_spi_write_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs_ex</span> <span class="o">-</span> <span class="mh">0x10200</span><span class="p">;</span>
	 <span class="n">mw32</span><span class="p">(</span><span class="n">SPI_RD_DATA_REG_94XX</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>


<span class="kt">int</span> <span class="nf">mvs_94xx_spi_buildcmd</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span>
				<span class="n">u32</span>      <span class="o">*</span><span class="n">dwCmd</span><span class="p">,</span>
				<span class="n">u8</span>       <span class="n">cmd</span><span class="p">,</span>
				<span class="n">u8</span>       <span class="n">read</span><span class="p">,</span>
				<span class="n">u8</span>       <span class="n">length</span><span class="p">,</span>
				<span class="n">u32</span>      <span class="n">addr</span>
				<span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs_ex</span> <span class="o">-</span> <span class="mh">0x10200</span><span class="p">;</span>
	<span class="n">u32</span>  <span class="n">dwTmp</span><span class="p">;</span>

	<span class="n">dwTmp</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">cmd</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">length</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">read</span><span class="p">)</span>
		<span class="n">dwTmp</span> <span class="o">|=</span> <span class="n">SPI_CTRL_READ_94XX</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">!=</span> <span class="n">MV_MAX_U32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">SPI_ADDR_REG_94XX</span><span class="p">,</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x0003FFFFL</span><span class="p">));</span>
		<span class="n">dwTmp</span> <span class="o">|=</span> <span class="n">SPI_ADDR_VLD_94XX</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">dwCmd</span> <span class="o">=</span> <span class="n">dwTmp</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="kt">int</span> <span class="nf">mvs_94xx_spi_issuecmd</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs_ex</span> <span class="o">-</span> <span class="mh">0x10200</span><span class="p">;</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">SPI_CTRL_REG_94XX</span><span class="p">,</span> <span class="n">cmd</span> <span class="o">|</span> <span class="n">SPI_CTRL_SpiStart_94XX</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">mvs_94xx_spi_waitdataready</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs_ex</span> <span class="o">-</span> <span class="mh">0x10200</span><span class="p">;</span>
	<span class="n">u32</span>   <span class="n">i</span><span class="p">,</span> <span class="n">dwTmp</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dwTmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">SPI_CTRL_REG_94XX</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dwTmp</span> <span class="o">&amp;</span> <span class="n">SPI_CTRL_SpiStart_94XX</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mvs_94xx_fix_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_mask</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">buf_len</span><span class="p">,</span> <span class="kt">int</span> <span class="n">from</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">prd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_prd</span> <span class="o">*</span><span class="n">buf_prd</span> <span class="o">=</span> <span class="n">prd</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">buf_dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_prd_imt</span> <span class="n">im_len</span><span class="p">;</span>

	<span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">im_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">buf_prd</span> <span class="o">+=</span> <span class="n">from</span><span class="p">;</span>

<span class="cp">#define PRD_CHAINED_ENTRY 0x01</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_A0_REV</span><span class="p">)</span> <span class="o">||</span>
			<span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="n">VANIR_B0_REV</span><span class="p">))</span>
		<span class="n">buf_dma</span> <span class="o">=</span> <span class="p">(</span><span class="n">phy_mask</span> <span class="o">&lt;=</span> <span class="mh">0x08</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">mvi</span><span class="o">-&gt;</span><span class="n">bulk_buffer_dma</span> <span class="o">:</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">bulk_buffer_dma1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">from</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_SG_ENTRY</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="o">++</span><span class="n">buf_prd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">MAX_SG_ENTRY</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">buf_prd</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">=</span> <span class="n">cpu_to_le64</span><span class="p">(</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="n">buf_prd</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
			<span class="n">im_len</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">im_len</span><span class="p">.</span><span class="n">misc_ctl</span> <span class="o">=</span> <span class="n">PRD_CHAINED_ENTRY</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">buf_prd</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">=</span> <span class="n">cpu_to_le64</span><span class="p">(</span><span class="n">buf_dma</span><span class="p">);</span>
			<span class="n">im_len</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">buf_len</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">buf_prd</span><span class="o">-&gt;</span><span class="n">im_len</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">im_len</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mvs_94xx_tune_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">time</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * the max count is 0x1ff, while our max slot is 0x200,</span>
<span class="cm">	 * it will make count 0.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">time</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_COAL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_COAL_TMOUT</span><span class="p">,</span> <span class="mh">0x10000</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">MVS_CHIP_SLOT_SZ</span> <span class="o">&gt;</span> <span class="mh">0x1ff</span><span class="p">)</span>
			<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_COAL</span><span class="p">,</span> <span class="mh">0x1ff</span><span class="o">|</span><span class="n">COAL_EN</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_COAL</span><span class="p">,</span> <span class="n">MVS_CHIP_SLOT_SZ</span><span class="o">|</span><span class="n">COAL_EN</span><span class="p">);</span>

		<span class="n">tmp</span> <span class="o">=</span> <span class="mh">0x10000</span> <span class="o">|</span> <span class="n">time</span><span class="p">;</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_COAL_TMOUT</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>

<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">mvs_dispatch</span> <span class="n">mvs_94xx_dispatch</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;mv94xx&quot;</span><span class="p">,</span>
	<span class="n">mvs_94xx_init</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
	<span class="n">mvs_94xx_ioremap</span><span class="p">,</span>
	<span class="n">mvs_94xx_iounmap</span><span class="p">,</span>
	<span class="n">mvs_94xx_isr</span><span class="p">,</span>
	<span class="n">mvs_94xx_isr_status</span><span class="p">,</span>
	<span class="n">mvs_94xx_interrupt_enable</span><span class="p">,</span>
	<span class="n">mvs_94xx_interrupt_disable</span><span class="p">,</span>
	<span class="n">mvs_read_phy_ctl</span><span class="p">,</span>
	<span class="n">mvs_write_phy_ctl</span><span class="p">,</span>
	<span class="n">mvs_read_port_cfg_data</span><span class="p">,</span>
	<span class="n">mvs_write_port_cfg_data</span><span class="p">,</span>
	<span class="n">mvs_write_port_cfg_addr</span><span class="p">,</span>
	<span class="n">mvs_read_port_vsr_data</span><span class="p">,</span>
	<span class="n">mvs_write_port_vsr_data</span><span class="p">,</span>
	<span class="n">mvs_write_port_vsr_addr</span><span class="p">,</span>
	<span class="n">mvs_read_port_irq_stat</span><span class="p">,</span>
	<span class="n">mvs_write_port_irq_stat</span><span class="p">,</span>
	<span class="n">mvs_read_port_irq_mask</span><span class="p">,</span>
	<span class="n">mvs_write_port_irq_mask</span><span class="p">,</span>
	<span class="n">mvs_94xx_command_active</span><span class="p">,</span>
	<span class="n">mvs_94xx_clear_srs_irq</span><span class="p">,</span>
	<span class="n">mvs_94xx_issue_stop</span><span class="p">,</span>
	<span class="n">mvs_start_delivery</span><span class="p">,</span>
	<span class="n">mvs_rx_update</span><span class="p">,</span>
	<span class="n">mvs_int_full</span><span class="p">,</span>
	<span class="n">mvs_94xx_assign_reg_set</span><span class="p">,</span>
	<span class="n">mvs_94xx_free_reg_set</span><span class="p">,</span>
	<span class="n">mvs_get_prd_size</span><span class="p">,</span>
	<span class="n">mvs_get_prd_count</span><span class="p">,</span>
	<span class="n">mvs_94xx_make_prd</span><span class="p">,</span>
	<span class="n">mvs_94xx_detect_porttype</span><span class="p">,</span>
	<span class="n">mvs_94xx_oob_done</span><span class="p">,</span>
	<span class="n">mvs_94xx_fix_phy_info</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
	<span class="n">mvs_94xx_phy_set_link_rate</span><span class="p">,</span>
	<span class="n">mvs_hw_max_link_rate</span><span class="p">,</span>
	<span class="n">mvs_94xx_phy_disable</span><span class="p">,</span>
	<span class="n">mvs_94xx_phy_enable</span><span class="p">,</span>
	<span class="n">mvs_94xx_phy_reset</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
	<span class="n">mvs_94xx_clear_active_cmds</span><span class="p">,</span>
	<span class="n">mvs_94xx_spi_read_data</span><span class="p">,</span>
	<span class="n">mvs_94xx_spi_write_data</span><span class="p">,</span>
	<span class="n">mvs_94xx_spi_buildcmd</span><span class="p">,</span>
	<span class="n">mvs_94xx_spi_issuecmd</span><span class="p">,</span>
	<span class="n">mvs_94xx_spi_waitdataready</span><span class="p">,</span>
	<span class="n">mvs_94xx_fix_dma</span><span class="p">,</span>
	<span class="n">mvs_94xx_tune_interrupt</span><span class="p">,</span>
	<span class="n">mvs_94xx_non_spec_ncq_error</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
