--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/lukas/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml GeradorDeSinais.twx GeradorDeSinais.ncd -o
GeradorDeSinais.twr GeradorDeSinais.pcf -ucf S3_original.ucf

Design file:              GeradorDeSinais.ncd
Physical constraint file: GeradorDeSinais.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------------+------------+------------+------------------+--------+
                     |Max Setup to|Max Hold to |                  | Clock  |
Source               | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------------+--------+
botaoEntradaDoNumeroX|    3.163(R)|   -0.146(R)|clk_BUFGP         |   0.000|
botaoEntradaDoNumeroY|    3.234(R)|   -0.194(R)|clk_BUFGP         |   0.000|
entradaUla<0>        |    5.397(R)|   -0.549(R)|clk_BUFGP         |   0.000|
entradaUla<1>        |    4.170(R)|    0.164(R)|clk_BUFGP         |   0.000|
entradaUla<2>        |    5.113(R)|   -0.874(R)|clk_BUFGP         |   0.000|
entradaUla<3>        |    1.630(R)|    0.104(R)|clk_BUFGP         |   0.000|
---------------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------------+------------+------------------+--------+
                     | clk (edge) |                  | Clock  |
Destination          |   to PAD   |Internal Clock(s) | Phase  |
---------------------+------------+------------------+--------+
ledA                 |    9.828(R)|clk_BUFGP         |   0.000|
ledB                 |    9.885(R)|clk_BUFGP         |   0.000|
led_result           |   10.093(R)|clk_BUFGP         |   0.000|
ledsToShowInAndOut<0>|    9.876(R)|clk_BUFGP         |   0.000|
ledsToShowInAndOut<1>|    9.956(R)|clk_BUFGP         |   0.000|
ledsToShowInAndOut<2>|   10.321(R)|clk_BUFGP         |   0.000|
ledsToShowInAndOut<3>|   10.078(R)|clk_BUFGP         |   0.000|
---------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.396|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 26 00:25:44 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



