<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
    <title>Sarita Adve's Group: Publications</title>
    <link href="style/style1.css" rel="stylesheet" type="text/css" />
    <link href="style/universal.css" rel="stylesheet" type="text/css"/>
      <style type="text/css">
          .pubs_style14_variant {
              font-weight: bold;
              text-align: right;
          }
          .pubs_style16_variant {
              font-weight: bold;
              text-align: left;
              font-size: medium;
          }
          .pubs_margin {
              margin-bottom: 12pt;
          }
      </style>
  </head>

  <body>
    <table width="100%" border="0" cellspacing="0" cellpadding="0">

        <?php include 'header.html';?>
      <!--   <tr> -->
      <!--     <td class="shadow_left">&nbsp;</td> -->
      <!--     <td class="below_header"> -->
      <!-- A large part of the complexity and inefficiency in current hardware concurrency mechanisms arguably arises from a software-oblivious approach to hardware design. The DeNovo project seeks to rethink concurrent hardware from the ground up, given the assumption that most future software will use disciplined concurrency models for better dependability. -->
      <!--     </td> -->
      <!--     <td class="shadow_right">&nbsp;</td> -->
      <!--   </tr> -->
      <tr>
	<td class="shadow_left">&nbsp;</td>
	<td class="main_content_box">
          <table width="100%" cellspacing="0" cellpadding="0" class="style5">
            <tr>
              <td class="body_content" valign="top">
		<p class="style12">
                  <b><span class="hetero_title_style"><a name="top">Group Publications</a></span></b>
		</p>
		<p class="style12">
                  <b><a href="#main"> <span class="projects">Papers</span></a></b>
		</p>
		<p class="style12">
                  <b><a href="#talks"> <span class="projects">Talks</span></a></b>
		</p>
		<p class="style12">
                  <b><a href="#phd"><span class="projects">Ph.D. Theses</span></a></b>
		</p>
		<p class="style12">
                  <b><a href="#ms"><span class="projects">M.S. Theses</span></a></b>
		</p>
		
		<p>
                  &nbsp;
		</p>
                
		<p class="style12">
                  <a name="main"><span class="style15">Papers</span></a><br style="clear:both" />
		</p>
		<ul type="disc">
		  <!-- FORMAT FOR PUBLICATIONS. COPY PAST THIS AND USE IT FOR NEW PUBS! 

                  <li class="style12">
		  <-- Replace this line with the ACM Authorizer Link -->
		  <!--</li>-->
		  <!-- END COMMENT -->

                  <li class="style12">
		    <a href="/Pubs/17-PPOPP-HPVM.pdf" target="blank">HPVM: Heterogeneous Parallel Virtual Machine</a>, Maria Kotsifakou, Prakalp Srivastava, Matthew D. Sinclair, Rakesh Komuravelli, Vikram Adve, and Sarita Adve, to appear in the Principles and Practice of Parallel Programming (PPoPP), February 2018.
                    <br />&nbsp;<br />
		  </li>

                  <li class="style12">
		    <a href="/Pubs/17-IISWC-HeteroSync.pdf" target="blank">HeteroSync: A Benchmark Suite for Fine-Grained Synchronization on Tightly Coupled GPUs</a>, Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, in the IEEE International Symposium on Workload Characterization (IISWC), October 2017.
                    <br />&nbsp;<br />
		  </li>
                  <li class="style12">
		    <a href="http://dl.acm.org/authorize?N32493" target="blank">Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems</a>, Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, in the 44th International Symposium on Computer Architecture (ISCA), June 2017.
                    <br />&nbsp;<br />
		  </li>

                  <li class="style12">
                    <a href="/Pubs/17-WAX-SW_testing.pdf">
		    Leveraging Software Testing to Explore Input Dependence for Approximate Computing</a>, Abdulrahman Mahmoud, Radha Venkatagiri, Khalique Ahmed, Sarita V. Adve, Darko Marinov, and Sasa Misailovic in the 2017 Workshop on Approximate Computing Across the Stack (WAX), April 2017.
		    <br />&nbsp;<br />
		  </li>


                  <li class="style12">
                    <a href="/Pubs/16-MICRO-approxilyzer.pdf">
		    Approxilyzer: Towards A Systematic Framework for Instruction-Level Approximate Computing and its Applications to Hardware Resiliency</a>, Radha Venkatagiri, Abdulrahman Mahmoud, Siva Kumar Sastry Hari, and Sarita V. Adve, in the 49th IEEE/ACM International Symposium on Microarchitecture (MICRO), October 2016.
		    <br />&nbsp;<br />
		  </li>

                  <li class="style12">
                    <a href="/Pubs/16-MICRO-hlrc.pdf">
		    Lazy Release Consistency for GPUs</a>, Johnathan Alsop, Bradford Beckmann, Marc Orr, David Wood, in the 49th IEEE/ACM International Symposium on Microarchitecture (MICRO), October 2016.
		    <br />&nbsp;<br />
		  </li>

                  <li class="style12">
                    <a href="/Pubs/16-IISWC.pdf">
		    Resilience Characterization of a Vision Analytics Application Under Varying Degrees of Approximation</a>, Radha Venkatagiri, Karthik Swaminathan, Chung-Ching Lin, Liang Want, Alper Buyuktosunoglu, Pradip Bose, and Sarita V. Adve, in the 2016 IEEE International Symposium on Workload Characterization (IISWC), September 2016.
		    <br />&nbsp;<br />
		  </li>

                  <li class="style12">
		    <a href="http://dl.acm.org/authorize?N11709">
		    POSTER: hVISC: A Portable Abstraction for Heterogeneous Parallel Systems</a>, Prakalp Srivastava, Maria Kotsifakou, Matthew D. Sinclair, Rakesh Komuravelli, Vikram Adve, Sarita Adve, in the Proceedings of the 2016 International Conference on Parallel Architectures and Compilation (PACT), September 2016.
		    <br />&nbsp;<br />
		  </li>

                  <li class="style12">
                    <a href="/Pubs/16-WAX-approximate.pdf">
		    Towards More Precision in Approximate Computing</a>, Radha Venkatagiri, Abdulrahman Mahmoud, and Sarita V. Adve, in the 2016 Workshop on Approximate Computing Across the Stack (WAX), April 2016.
		    <br />&nbsp;<br />
		  </li>

                  <li class="style12">
                    <a href="/Pubs/16-ISPASS-GSI.pdf">
		    GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs</a>, Johnathan Alsop, Matthew D. Sinclair, Rakesh Komuravelli, and Sarita V. Adve, in the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2016.
		    <br />&nbsp;<br />
		  </li>

                  <li class="style12">
                    <a href="http://dl.acm.org/authorize?N08874" target="blank">Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models</a>, 
                    Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve,
                    in the <i>48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)</i> December 2015. <b>Selected as an IEEE MICRO Top Picks Honorable Mention from the 2015 Computer Architecture Conferences</b>
                    <br />&nbsp;<br />
		  </li>

                  <li class="style12">
<!--                    <a href="/Pubs/15-ISCA-stash.pdf"> -->
                    <a href="http://dl.acm.org/authorize?N92330">
                      Stash: Have Your Scratchpad and Cache it Too</a>, 
                    Rakesh Komuravelli, Matthew D. Sinclair, Johnathan Alsop, Muhammad Huzaifa, Maria Kotsifakou, Prakalp Srivastava, Sarita V. Adve, and Vikram Adve,
                    in the <i>42nd International Symposium on Computer Architecture (ISCA)</i> June 2015. <b>Selected as an IEEE MICRO Top Picks Honorable Mention from the 2015 Computer Architecture Conferences</b>
                    <br />&nbsp;<br /> 
		  </li>

                  <li class="style12">
                    <a href="http://dl.acm.org/authorize?N92331">
                    DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations</a>, Hyojin Sung, Sarita V. Adve, in the <i> Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, 2015 </i> March 2015.
                    <br />&nbsp;<br /> 
		  </li>
 
                  <li class="style12">
                    <a href="/denovo/Pubs/15-ISPASS.pdf">
                      Eliminating On-Chip Traffic Waste: Are We There Yet?</a>,
                    Robert Smolinski, Rakesh Komuravelli, Hyojin Sung, and Sarita V. Adve,
                    <i>IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS),</i> March 2015. Find an extended version of the paper
                    <a href="/denovo/Pubs/15-ISPASS-extended.pdf">here</a>.
                    <br />&nbsp;<br /> </li>


                  <li class="style12">
                    <a href="http://dl.acm.org/authorize?N92332">
                    Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>, Rakesh Komuravelli, Sarita V. Adve, Ching-Tsun Chou, <i>ACM Transactions on Architecture and Code Optimization (TACO),</i> January 2015.
                    <br />&nbsp;<br /> 
                  </li>


                  <li class="style12">
                    <a href="http://dl.acm.org/authorize?N92333">Hardware Fault Recovery for I/O Intensive Applications</a>, Pradeep Ramachandran, Siva Kumar Sastry Hari, Manlap Li, Sarita V. Adve,  <i>ACM Transactions on Architecture and Code Optimization (TACO),</i> October 2014.
                    <br />&nbsp;<br /> 
                  </li>

		  <li class="style12">



		    <a href="/Pubs/14-ISCA-Hari.pdf">
		      GangES: Gang Error Simulation for Hardware Resiliency Evaluation</a>, 
		    S. Hari, R. Venkatagiri, S. V. Adve, and H. Naeimi, 
		    in the <i>Proceedings of the International Symposium on Computer Architecture (ISCA)</i>, June 2014. 
		    <br /><br />
		  </li>

                  <li class="style12">
                    <a href="/Pubs/76372.pdf">
                      Addressing Failures in Exascale Computing</a>,
                    M. Snir, R. W. Wisniewski, J. A. Abraham, S. V. Adve, S. Bagchi, P. Balaji, J. Belak, P. Bose, F. Cappello, B. Carlson, A. A. Chien, P. Coteus, N. A. Debardeleben, P. Diniz, C. Engelmann, M. Erez, S. Fazzari, A. Geist, R. Gupta, F. Johnson, S. Krishnamoorthy, S. Leyffer, D. Liberty, S. Mitra, T. Munson, R. Schreiber, J. Stearley, E. V. Hensbergen.  
                    <i>International Journal of High Performance Computing
                      Applications,</i>
                    vol. 28, issue 2, May 2014, pp 129-173, first published
                    online on March 21, 2014. (Preliminary version available
                    as an ANL technical report.) 
                    <br /> <br />
                  </li>

                  <li class="style12">
                    <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6756708&filter%3DAND%28p_IS_Number%3A6828565%29">
                      DeNovoND: Efficient Hardware Support for Disciplined Non-determinism </a>,
                    Hyojin Sung, Rakesh Komuravelli, Sarita V. Adve,
                    <i>IEEE Micro, </i>special issue on the Top Picks from the 2013 Computer Architecture Conferences, vol. 34, issue 3, May - June 2014. (one of twelve papers chosen.)
                    <br /> <br />
                  </li>

                  <li class="style12">
                    <a
                       href="/Pubs/14-asplos-pc-chair-message.pdf">
                      ASPLOS'14 Program Chair's Message</a>,
                    Sarita V. Adve,
                    in the <i>Proceedings of 19th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), </i>
                    March 2014. 
		    Slides from the program chair's
                    <a
                       href="/Pubs/14-asplos-pc-chair-welcome-slides.pdf">
                      welcome</a> and 
                    <a
                       href="/Pubs/14-asplos-pc-chair-report-slides.pdf">
                      report</a> at ASPLOS'14.
                    <br /> <br />
                  </li>

                  <li class="style12">
                    <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6487478">Relyzer: Application Resiliency Analyzer for Transient Faults</a>, 
                    S. Hari, S. V. Adve, H. Naeimi, and P. Ramachandran. In <i>IEEE 
                      Micro</i>, special issue on the Top Picks from the 2012 Computer Architecture 
                    Conferences, vol. 33, issue 3, May - June 2013. (One of eleven papers chosen.)
                    <br />&nbsp;
                  </li>

                  <li class="style12">
                    <a href="http://dl.acm.org/authorize?N92334">
                    DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism</a>,
                    Hyojin Sung, Rakesh Komuravelli, Sarita V. Adve,
                    in the <i>Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems (ASPLOS)</i>, March 2013.
                    <br />&nbsp;<br /> 
                  </li> 


                  
                  <li class="style12">
                    <a href="/Pubs/12-HotPar-VAdve.pdf">
                      Virtual Instruction Set Computing for Heterogeneous Systems</a>, 
                    Vikram Adve, Sarita Adve, Rakesh Komuravelli, 
                    Matthew D. Sinclair, and Prakalp Srivastava, 
                    <i>4th USENIX Workshop on Hot Topics in Parallelism 
                      (HotPar)</i>, June 2012.
                    <br /><br />
                  </li>
                  <li class="style12">
                    <a href="/Pubs/12-DSN-Hari.pdf">
                      Low-cost Program-level Detectors for Reducing Silent Data Corruptions</a>, 
                    Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, 
                    <i>Proceedings of the IEEE/IFIP International
                      Conference on Dependable Systems and Networks (DSN)</i>, June 2012. 
                    <br /><br />
                  </li>
                  <li class="style12">
                    <a href="http://cra.org/ccc/docs/init/21stcenturyarchitecturewhitepaper.pdf">21st Century Computer Architecture</a>,
                    A community white paper, Computing Community Consortium,
                    May 2012.  
                    Chinese translation by State Key Laboratory of Computer Architecture (SKL-Carch) and republication: <a href="http://www.ccf.org.cn/resources/1190201776262/2012/12/17/15.pdf">Computing Community Consortium (CCC), 21st Century Computer Architecture, Communication of the China Computer Federation (CCF), 2012, Volume 8, Issue 12, p70-81</a>.
                    <br /><br />
                  </li>
                  <li class="style12">
                    <a href="/Pubs/12-DATE-Pellegrini.pdf"> CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions</a>,
                    A. Pellegrini, R. Smolinski, L. Chen, X. Fu, S. K. S.  Hari, J.
                    Jiang, S. V. Adve, T. Austin, V. Bertacco, in the <i>Proceedings of
                      the Design, Automation and Test in Europe
                      (DATE) </i>, March 2012. 
                    <br /><br />
                  </li>
                  <li class="style12">
                    <a href="/Pubs/12-ASPLOS-Hari.pdf">
                      Relyzer: Exploiting Application-Level Fault Equivalence 
                      to Analyze Application Resiliency to Transient Faults</a>, 
                    Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, and Pradeep Ramachandran, 
                    in the
                    <i>Proceedings of Architectural Support for Programming Languages and
                      Operating Systems (ASPLOS), </i> March 2012. 
                    <br /><br />
                  </li>                
                  <li class="style12">
                    <a href="/Pubs/springer-encyclopedia.pdf">
                      Memory Models</a>.
                    S. V. Adve and H.-J. Boehm.  
                    In the <i>Encyclopedia of Parallel Computing</i>, Springer, 2012.
                    <br /><br />
                  </li>
                  <li class="style12">
                    <a href="http://dl.acm.org/citation.cfm?id=2076450.2076465"> 
                      You Don't Know Jack about Shared Variables or Memory Models</a>.  
                    <i>Communications of the ACM (CACM)</i>, vol. 55, no. 2, 2012.
                    Also appears in ACM Queue vol. 9, no. 12, 2011.
                    <br /><br />
                  </li>
                  <li class="style12">
                    <a href="/denovo/Pubs/11-pact-denovo.pdf">
                      DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism</a>,
                    Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Smolinski, Nima Honarmand, Sarita V. Adve, Vikram S. Adve, Nicholas P. Carter, and Ching-Tsun Chou,
                    <i>20th International Conference on Parallel Architectures and Compilation Techniques (PACT),</i> 2011, <b>Best Paper Award.</b>
                    <br />&nbsp;<br /> </li>
                  <li class="style12">
                    <a href="http://dpj.cs.illinois.edu/DPJ/Publications_files/DPJ-POPL-2011-Nondet.pdf">
                      Safe Nondeterminism in a Deterministic-by-Default Parallel Language</a>,
                    R. Bocchino, S. Heumann, N. Honarmand, S. Adve, V. Adve, A. Welc, and T. Shpeisman,
                    <i>38th Symposium on Principles of Programming Languages (POPL),</i> 2011.
                    <br />&nbsp;<br /> </li>
                  <li class="style12">
                    <a href="/Pubs/11SELSE-Ramachandran.pdf">Understanding When Symptom Detectors Work by Studying Data-Only Application Values</a>,
                    Pradeep Ramachandran, Siva Kumar Sastry Hari, Sarita Adve, and Helia Naeimi,
                    in the
                    <i>Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE),
                    </i> March 2011. 
                    <br /><br />
                  </li>
                  <li class="style12">
                    <a href="/Pubs/11SELSE-Hari.pdf">Relyzer: Application Resiliency Analyzer for Transient Faults</a>,
                    Siva Kumar Sastry Hari, Helia Naeimi, Pradeep Ramachandran, and Sarita Adve, 
                    in the
                    <i>Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE),
                    </i> March 2011. 
                    <br /><br />
                  <li class="style12">
                    <a href="/Pubs/11DATE.pdf">Architectures for
                      Online Error Detection and Recovery in Multicore Processors</a>, 
                    Dimitris Gizopoulos, Mihalis Psarakis, Sarita V. Adve,
                    Pradeep Ramachandran, Siva Kumar Sastry Hari, Daniel Sorin, 
                    Albert Meixner, Arijit Biswas, and Xavier Vera, 
                    <i>Proceedings of the Design, Automation and Test in Europe (DATE),
                    </i> March 2011. 
                    <br /><br />
                  </li>
                  <li class="style12">
                    <a href="http://dl.acm.org/citation.cfm?id=1839697">
                      Data Races are Evil with No Exceptions</a>,
                    S. V. Adve,
                    in the <i>Communications of the ACM (CACM),</i> vol. 53, no. 11, 2010.
                    A technical perspective on a research highlight.
                    <br />&nbsp;<br />
                  </li>
                  <li class="style12">
                    <a href="/denovo/Pubs/10-hpg-parkd.pdf">
                      Parallel SAH k-D Tree Construction</a>,
                    Byn Choi, Rakesh Komuravelli, Victor Lu, Hyojin Sung, Robert L. Bocchino, Sarita V. Adve, and John C. Hart,
                    <i>High Performance Graphics (HPG),</i> 2010.
                    <br />&nbsp;<br />
                  </li>
                  <li class="style12">
                    <a href="/denovo/Pubs/10-hotpar-denovo.pdf">
                      DeNovo: Rethinking Hardware for Disciplined Parallelism</a>,
                    Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Bocchino, Sarita V. Adve, and Vikram V. Adve,
                    <i>Second USENIX Workshop on Hot Topics in Parallelism (HotPar),</i> 2010.
                    <br />&nbsp;<br />
                  </li>
                  <li class="style12">
                    <a href="/denovo/Pubs/10-cpc-dpj.pdf">
                      A Language for Deterministic-by-Default Parallel Programming</a>,                                                 
                    Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann,
                    Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, 
                    Mohsen Vakilian, and Marc Snir, <i>15th Workshop
                      on Compilers for Parallel Computing (CPC 2010).</i>
                    <br />&nbsp;<br />
                  </li>
                  <li class="style12">
                    <a href="/Pubs/10-cacm-memory-models.pdf">
                      Memory Models: A Case for Rethinking Parallel Languages and Hardware</a>, 
                    S. V. Adve and H.-J. Boehm, in the <i>Communications of 
                      the ACM (CACM)</i>. vol. 53, no. 8, 2010.<br /> &nbsp;
                  </li>
                  <li class="style12">
                    <a href="/Pubs/adve-10-acar-position.pdf">
                      Rethinking Hardware (and Software) for Disciplined Parallelism,</a> Sarita 
                    V. Adve, position paper for the &quot;Advancing Computer 
                    Architecture Research&quot; workshop sponsored by CRA/CCC, February 
                    2010. <br /> &nbsp;
                  </li>
                  <li class="style12">
                    <a href="/Pubs/09-MICRO-Hari.pdf">
                      mSWAT: Low-Cost Hardware Fault Detection and Diagnosis
                      for Multicore Systems</a>, Siva Kumar Sastry Hari, Man-Lap Li, Pradeep 
                    Ramachandran, Byn Choi, and Sarita V. Adve, in the <i>Proceedings of the 42nd International Symposium on
                      Microarchitecture (MICRO),</i> December 2009.  <br /> &nbsp;
                  </li>
                  <li class="style12">
                    <a href="http://dpj.cs.illinois.edu/DPJ/Publications_files/DPJ-OOPSLA-2009.pdf">
                      A Type and Effect System for Deterministic Parallel Java</a>,
                    Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann,
                    Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, and
                    Mohsen Vakilian, in the <i>Proceedings of the International Conference on Object-Oriented 
                      Programming, Systems, Languages, and Applications (OOPSLA),</i> 2009. <br />&nbsp;<br />
                  </li>
                  <li class="style12">
                    <a href="/denovo/hotpar2009.pdf">Parallel
                      Programming Must Be Deterministic by Default, </a>R. Bocchino, V. 
                    Adve, S. Adve, and M. Snir. First USENIX Workshop on Hot Topics in 
                    Parallelism (HotPar), March 2009.<br />&nbsp;
                  </li>
                  <li class="style12">
                    <a href="/Pubs/grace-2-2009.pdf">GRACE-2:
                      Integrating Fine-Grained Application Adaptations with Global 
                      Adaptation for Saving Energy </a>Vibhore Vardhan, Daniel Sachs, 
                    Wanghong Yuan, Albert F. Harris III, Sarita Adve, Douglas Jones, 
                    Robin Kravets, and Klara Nahrstedt, <i>in the 
                      International Journal of Embedded Systems (IJES), Special Issue on 
                      &quot;Low-Power Real-Time Embedded Computing&quot;, Vol. 4, No. 2, 
                      2009</i>.  
                    (Extended version of a paper in the Workshop on Power Aware 
                    Real-Time Computing (PARC), 2005.)<br />&nbsp;
                  </li>
                  <li class="style12">
                    <a href="/Pubs/09HPCA-Li.pdf">Accurate
                      Microarchitecture-Level Fault Modeling for Studying Hardware Faults</a>, 
                    Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu, Siva Kumar 
                    Sastry Hari, and Sarita V. Adve, <i>Proceedings of the 15th International Symposium on High-Performance
                      Computer Architecture (HPCA),</i> February 2009.<br />&nbsp;</li>
                  <li class="style12">

                    <a href="https://graphics.cs.illinois.edu/sites/default/files/upcrc-wp.pdf
">Parallel Computing Research at Illinois: The UPCRC Agenda,</a> Sarita V. 
                    Adve, Vikram S. Adve, Gul Agha, Matthew I. Frank, Maria J. Garzaran, 
                    John C. Hart, Wen-mei W. Hwu, Ralph E. Johnson, Laxmikant V. Kale, 
                    Rakesh Kumar, Darko Marinov, Klara Nahrstedt, David Padua, 
                    Madhusudan Parthasarathy, Sanjay J. Patel, Grigore Rosu, Dan Roth, 
                    Marc Snir, Josep Torrellas, and Craig Zilles,
                    <a href="http://www.upcrc.illinois.edu/whitepaper.php" style="color: blue; text-decoration: underline;">http://www.upcrc.illinois.edu/whitepaper.php</a>, November 2008.
                    <br /><br style="clear:both" /></li>
                  <li class="style12">
                    <a href="/Pubs/08DSN-Ramachandran.pdf">Statistical Fault Injection</a>, Pradeep Ramachandran, Prabhakar
                    Kudva, Jeffrey Kellington, John Schumann and Pia Sanda,  
                    <i>Proceedings of the International Conference on
                      Dependable Systems and Networks (DSN),</i> June 2008.
                    <br style="clear:both" /><br style="clear:both" /></li>
                  <li class="style12">
                    <a href="/Pubs/08DSN-Li.pdf">Trace-Based
                      Microarchitecture-Level Diagnosis of Permanent Hardware Faults</a>, 
                    Man-Lap Li, Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita Adve, 
                    Vikram Adve, and Yuanyuan Zhou, <i>Proceedings of the International Conference on Dependable Systems
                      and Networks (DSN),</i> June 2008. <br style="clear:both" />
                    <br style="clear:both" /></li>
                  <li class="style12">
                    <a href="/Pubs/08DSN-Sahoo.pdf">Using
                      Likely Program Invariants to Detect Hardware Errors</a>, Swarup 
                    Kumar Sahoo, Man-Lap Li, Pradeep Ramachandran, Sarita Adve, Vikram 
                    Adve, and Yuanyuan Zhou, <i>Proceedings of
                      the International Conference on Dependable Systems and Networks 
                      (DSN),</i> June 2008. <br style="clear:both" />
                    <br style="clear:both" /></li>
                  <li class="style12">
                    <a href="/Pubs/08ISCA.pdf">Online
                      Estimation of Architectural Vulnerability Factor for Soft Errors</a>, 
                    Xiaodong Li, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, in 
		    the <i>Proceedings of 35th International Symposium on Computer Architecture (ISCA '08),</i> June 2008.
                    <br style="clear:both" />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/08PLDI.pdf">Foundations of
                      the C++ Concurrency Memory Model, Hans-J. Boehm and Sarita V. Adve</a>, 
                    <i>Proceedings of the Conference on
                      Programming Language Design and Implementation (PLDI),</i> June 
                    2008. <br style="clear:both" />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/08ISPASS.pdf">Metrics for
                      Architecture-Level Lifetime Reliability Analysis</a>, Pradeep 
                    Ramachandran, Sarita V. Adve, Pradip Bose, Jude A. Rivers, and 
                    Jayanth Srinivasan, <i>IEEE International Symposium on 
                      Performance Analysis of Systems and Software (ISPASS) </i>April 
                    2008. <br style="clear:both" />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/08SELSE-Li.pdf">SWAT: An
                      Error Resilient System</a>, Man-Lap Li, Pradeep Ramachandran, Sarita 
                    Adve, Vikram Adve, and Yuanyuan Zhou <i>, Fourth 
                      Workshop on Silicon Errors in Logic - System Effects (SELSE - IV)</i>, 
                    March 2008. <br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/08SELSE-Parulkar.pdf">OpenSPARC: An Open Platform for Hardware Reliability Experimentation</a>
                    Ishwar Parulkar, Alan Wood, James C. Hoe, Babak Falsafi, Sarita V. 
                    Adve, Josep Torrellas, and Subhasish Mitra, <i>
                      Fourth Workshop on Silicon Errors in Logic - System Effects (SELSE - 
                      IV)</i>, March 2008. <br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/08ASPLOS.pdf">Understanding the Propagation of Hard Errors to Software and
                      Implications for Resilient System Design</a>, Man-Lap Li, Pradeep 
                    Ramachandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and 
                    Yuanyuan Zhou <i>, Proceedings of International Conference on 
                      Architectural Support for Programming Languages and Operating 
                      Systems (ASPLOS), March 2008 </i>.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/07TACO.pdf">Joint
                      Processor-Memory Adaptation for Energy </a>, X. Li, R. Gupta, S. V. 
                    Adve, and Y. Zhou, in <i>ACM Transactions on Architecture and Code 
                      Optimization (ACM TACO), vol. 4, no. 3, September 2007.</i> <br />&nbsp; 
                  </li>
                  <li class="style12">
                    <a href="/Pubs/07dsn.pdf">Architecture-Level Soft Error Analysis: Examining the Limits of
                      Common Assumptions </a>, X. Li, S. V. Adve, P. Bose, and J. A. 
                    Rivers, <i>Proceedings of the International 
                      Conference on Dependable Systems and Networks (DSN),</i> June 2007. 
                    An <a href="/Pubs/07dsn-tr.pdf">extended
                      version </a>appears as Technical Report UIUCDCS-R-2007-2833, 
                    Department of Computer Science,
                    <st1:place w:st="on">
                      <st1:placetype w:st="on">University</st1:placetype>
                      of 
                      <st1:placename w:st="on">Illinois</st1:placename></st1:place>, March 
                    2007. <br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/Li-selse07.pdf">Towards a
                      Hardware-Software Co-designed Resilient System</a>, Man-Lap Li, 
                    Pradeep Ramachandran, Sarita Adve, Vikram Adve and Yuanyuan Zhou <i>, Third Workshop on Silicon Errors in Logic - System Effects (SELSE 
                      - III)</i>, April 2007. <br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/sasanka-taco07.pdf">ALP:
                      Efficient Support for All Levels of Parallelism for Complex Media 
                      Applications</a>, R. Sasanka, M. Li, S. V. Adve, Y.-K. Chen, E. 
                    Debes, <i>ACM Transaction on Architecture and Code Optimization (ACM 
                      TACO)</i>, vol. 4, no. 1, article 3, March 2007. <br />&nbsp; </li>
                  <li class="style12"><span>
                      <a href="/Pubs/sigmetrics07.pdf">Managing
			Energy-Performance Tradeoffs for Multithreaded Applications on 
			Multiprocessor Architectures</a>, </span>
                    <st1:place w:st="on">
                      <st1:placename w:st="on">Soyeon</st1:placename>
                      <st1:placetype w:st="on">Park</st1:placetype></st1:place>, Weihang 
                    Jiang, Yuanyuan Zhou, and Sarita Adve. Proceedings 
                    of the International Conference on Measurement and Modeling of 
                    Computer Systems (SIGMETRICS), 2007.<br style="clear:both" />
                    <br style="clear:both" /></li>
                  <li class="style12">
                    <a href="/Pubs/06MOBILE.pdf">GRACE-1:
                      Cross-Layer Adaptation for Multimedia Quality and Battery Energy</a>, 
                    W. Yuan, K. Nahrstedt, S. V. Adve, R. H. Kravets, and D. L. Jones,
                    <i>IEEE Transactions on Mobile Computing, Vol.5, No. 7,</i> July, 
                    2006.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/ALPBench-iiswc05.pdf">The
                      ALPBench Benchmark Suite for Complex Multimedia Applications</a>, 
                    Man-Lap Li, Ruchira Sasanka, Sarita V. Adve, Yen-Kuang Chen, Eric 
                    Debes. <i>Proceedings of the IEEE International 
                      Symposium on Workload Characterization (IISWC-2005), </i>October 
                    2005<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/grace/papers/05parc.pdf">Integrating Fine-Grained Application Adaptation with Global
                      Adaptation for Saving Energy</a>, V. Vardhan, D. G. Sachs, W. Yuan, 
                    A. F. Harris, S. V. Adve, D. L. Jones, R. H. Kravets, and K. 
                    Nahrstedt, <i>Proceedings of the 2nd International Workshop on 
                      Power-Aware Real-Time Computing (PARC),</i> September 2005.<br />&nbsp; 
                  </li>
                  <li class="style12">
                    <a href="/Pubs/Li_ACMTOS.pdf">Performance
                      Directed Energy Management for Main Memory and Disks</a>, X. Li, Z. 
                    Li, Y. Zhou, S. V. Adve, <i>ACM Transactions on Storage, Vol 01, No. 
                      03, August 2005. </i>&nbsp;(Extended version of the paper in ASPLOS 
                    2004.)<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/05ieee-micro.pdf">Lifetime
                      Reliability: Toward an Architectural Solution,</a> J. Srinivasan, S. 
                    V. Adve, P. Bose, and J. A. Rivers. <i>IEEE Micro<span style="color: black;">,</span></i><span style="color: black;"> 
                      special issue on Emerging Trends, vol. 25, issue 3, May-June 2005, 
                      2-12.</span><br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/05wddd.pdf">The Importance of
                      Heat-Sink Modeling for DTM and a Correction to &quot;Predictive DTM for 
                      Multimedia Applications&quot;</a>, Jayanth Srinivasan and Sarita V. Adve,
                    <i> Proceedings of the Fourth Annual Workshop on 
                      Duplicating, Deconstructing, and Debunking (WDDD) at ISCA-05, </i>June 2005.<br />&nbsp; 
                  </li>
                  <li class="style12">
                    <a href="/Pubs/isca05.pdf">Exploiting
                      Structural Duplication for Lifetime Reliability Enhancement</a>, 
                    Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, Jude A. Rivers<i>, 
                      Proceedings of the 32nd International Symposium on Computer 
                      Architecture (ISCA'05) </i>June 2005. (Corrected version.)<br />&nbsp; 
                  </li>
                  <li class="style12">
                    <a href="/Pubs/05dsn.pdf">SoftArch: An
                      Architecture Level Tool for Modeling and Analyzing Soft Errors</a>, 
                    X. Li, S. V. Adve, P. Bose, and J. A. Rivers, <i>Proceedings of the International Conference on Dependable Systems 
                      and Networks (DSN),</i> June 2005.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/05selse.pdf">SER Scaling
                      Analysis of a Modern Superscalar Processor with SoftArch</a>, X. Li, 
                    S. V. Adve, P. Bose, and J. A. Rivers, <i>Proceedings of the 1<sup>st</sup> 
                      Workshop on the System Effects of Logic Soft</i> <i>Errors (SELSE)</i>, 
                    April 2005.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/05jpdc.pdf">Memory Side
                      Prefetching for Linked Data Structures</a>, C. J. Hughes and S. V. 
                    Adve. <i>Journal of Parallel and Distributed Computing, </i>February 
                    2005, 448-463.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/popl05.pdf">The Java Memory
                      Model</a>, Jeremy Manson, William Pugh, Sarita V. Adve, <i>Proceedings of the 32nd Symposium on Principles of Programming 
                      Languages (POPL) </i>Jan. 2005.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/05micro-ieee.pdf">Performance-Directed Energy Management for Storage Systems,</a> X.
                    Li, Z. Li, P. Zhou, Y. Zhou, S. V. Adve, and S. Kumar.&nbsp; <i>IEEE 
                      Micro</i>, special issue on the Top Picks from Computer Architecture 
                    Conferences from October 2003 to October 2004, vol 24, issue 6, 
                    November-December 2004, 38-49. (One of thirteen papers chosen.)
                    <br />&nbsp;
                  </li>
                  <li class="style12">
                    <a href="http://rsim.cs.uiuc.edu/~xli3/Pubs/p075-li.pdf">Performance 
                      Directed Energy Management for Main Memory and Disks</a>, Xiaodong 
                    Li, Zhengmin Li, Francis Davis, Pin Zhou, Yuanyuan Zhou, Sarita 
                    Adve, Sanjeev Kumar, <i>Proceedings of the 12th International 
                      Conference on Architectural Support for Programming Languages and 
                      Operating Systems (ASPLOS '04) </i>Oct. 2004.<br />&nbsp; </li>
                  <li class="style12"><a href="/Pubs/waci.pdf">A Reliability Odometer - Lemon Check Your Processor</a>, J.
                    Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, <i>Wild and Crazy 
                      Ideas Session at the 11th International Conference on Architectural 
                      Support for Programming Languages and Operating Systems (ASPLOS-XI),
                    </i>October 2004.<br />&nbsp; </li>
                  <li class="style12">JSR 133: Java Memory Model and Thread 
                    Specification, July 2004. This is the product of the expert group 
                    for the Java Specification Request 133. The primary technical 
                    authors are: J. Manson, W. W. Pugh, and S. V. Adve.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/srinivasan_dsn.pdf">The Impact
                      of Technology Scaling on Lifetime Reliability</a>, Jayanth 
                    Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of International Conference on Dependable Systems and 
                      Networks (DSN '04) </i>June 2004.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/sasanka-ics04.pdf">The Energy
                      Efficiency of CMP vs. SMT for Multimedia Workloads </a>, R. Sasanka, 
                    S. V. Adve, Y. -K. Chen, and E. Debes, <i>Proceedings of the 18th 
                      Annual ACM International Conference on Supercomputing (ICS '04)</i> 
                    June 2004.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/srinivasan_isca04.pdf">The
                      Case for Lifetime Reliability-Aware Microprocessors</a>, Jayanth 
                    Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of 31st International Symposium on Computer Architecture 
                      (ISCA '04) </i>June 2004.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/hughes-isca31.pdf">A Formal
                      Approach to Frequent Energy Adaptations for Multimedia Applications</a>, 
                    Christopher J. Hughes and Sarita V. Adve, <i>Proceedings of 31st 
                      International Symposium on Computer Architecture (ISCA '04) </i>June 
                    2004.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="/Pubs/grace.tr.pdf">GRACE: A
                      Hierarchical Adaptation Framework for Saving Energy, </a>D.G. Sachs, 
                    W. Yuan, C.J. Hughes, A. Harris, S.V. Adve, D.L. Jones, R.H. 
                    Kravets, and K. Nahrstedt, Department of Computer Science, 
                    University of Illinois Technical Report UIUCDCS-R-2004-2409, 
                    February 2004.<br />&nbsp; </li>
                  <li class="style12"><span><span class="MsoHyperlink">GRACE:
			A Cross-Layer Adaptation Framework for Saving Energy</span></span>, 
                    D. G. Sachs, W. Yuan, C. J. Hughes, A. F. Harris, S. V. Adve, D. L. 
                    Jones, R. H. Kravets, and K. Nahrstedt, <i>Sidebar in IEEE Computer, 
                      special issue on Power-Aware Computing, </i>December 2003, 50-51.<br />&nbsp; 
                  </li>
                  <li class="style12">
                    <a href="/~sachs/icip6.pdf">Adaptive Video
                      Coding to Reduce Energy on Adaptive General-Purpose Processors</a>, 
                    D. G. Sachs, S. Adve, D. L. Jones, <i>Proceedings of the 
                      International Conference on Image Processing 2003 (ICIP '03), </i>September 2003.<br />&nbsp; 
                  </li>
                  <li class="style12">
                    <a href="/Pubs/srinivasan_ics03.pdf">Predictive Dynamic Thermal Management for Multimedia Applications
                    </a>, Jayanth Srinivasan and Sarita V. Adve, <i>Proceedings of the 
                      17th Annual ACM International Conference on Supercomputing (ICS '03)</i> 
                    June 2003, 109-120. <i>See
                      <a href="/Pubs/05wddd.pdf">correction in
			WDDD'05</a>.</i><br />&nbsp; </li>
                  <li class="style12">
                    <a href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf">Design and Evaluation of A Cross-Layer Adaptation Framework for 
                      Mobile Multimedia Systems,</a> Wanghong Yuan, Klara Nahrstedt, 
                    Sarita V. Adve, Douglas L. Jones, and Robin H. Kravets, <i>Proceedings of the SPIE Conference on Multimedia Computing and 
                      Networking,</i> January 2003.<br />&nbsp; </li>
                  <li class="style12">
                    <a href="http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf">Soft 
                      Real-Time Scheduling on a Simultaneous Multithreaded Processor,</a> 
                    R. Jain, C. J. Hughes, and S. V. Adve, <i>Proceedings of the 23rd 
                      IEEE International Real-Time Systems Symposium (RTSS-2002), </i>December 2002<i>.<br />&nbsp;</i>
                  </li>
                  <li class="style12">
                    <a href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf">Joint Local and Global Hardware Adaptations for Energy,</a> Ruchira 
                    Sasanka, Christopher J. Hughes, and Sarita V. Adve, 
                    <i>Proceedings of the 10th International Conference on Architectural 
                      Support for Programming Languages and Operating Systems (ASPLOS-X),
                    </i>October 2002.<br />&nbsp; </li>
                  <li class="style12 pubs_margin">
                    <a href="http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps">The 
                      Illinois GRACE Project: Global Resource Adaptation through 
                      CoopEration,</a> Sarita V. Adve, Albert F. Harris, Christopher J. 
                    Hughes, Douglas L. Jones, Robin H. Kravets, Klara Nahrstedt, Daniel 
                    Grobe Sachs, Ruchira Sasanka, Jayanth Srinivasan, and Wanghong Yuan,
                    <i>Proceedings of the Workshop on Self-Healing, Adaptive, and 
                      self-MANaged Systems (SHAMAN)</i> (held in conjunction with the 16th 
                    Annual ACM International Conference on Supercomputing), June 2002.</li>
                  <li class="style12">
                    <a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf">RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors,</a> 
                    C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, <i>IEEE 
                      Computer, </i>vol. 35, no. 2, special issue on high performance 
                    simulators, February 2002, 40-49. <br />&nbsp; </li>
                  <li class="style12">
                    <a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf">Performance Simulation Tools, 
                    </a>S. S. Mukherjee, S. V. Adve, T. 
                    Austin, J. Emer, and P. S. Magnusson, <i>IEEE Computer</i>, vol. 29, 
                    no. 12, guest editors' introduction to the special issue on high 
                    performance simulators, February 2002, 38-39. <br />&nbsp; </li>
                  <li class="style12">
                    <a href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf">Saving Energy with Architectural and Frequency Adaptations for 
                      Multimedia Applications,</a> C. J. Hughes, J. Srinivasan, and S. V. 
                    Adve, <i>Proceedings of the 34th International Symposium on 
                      Microarchitecture (MICRO-34)</i>, December 2001, 250-261.
                    <a href="http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps">Click here for supplemental data.</a><br style="clear:both" />
                  </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/nsf-workshop-2001.pdf">Position Paper for NSF Workshop on Computer Performance Evaluation,</a> 
                    S. V. Adve, December 2001. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps">Comparing and Combining Read Miss Clustering and Software 
                      Prefetching,</a> V. 
                    <st1:place w:st="on">S. Pai</st1:place> and S. V. Adve, <i>Proceedings 
                      of the International Symposium on Parallel Architectures and 
                      Compilation Techniques</i>, September 2001, 292-303.</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps">Variability in the Execution of Multimedia Applications and 
                      Implications for Architecture</a>, C. J. Hughes, P. Kaul, S. V. 
                    Adve, R. Jain, C. Park, and J. Srinivasan, <i>Proceedings of the 
                      28th International Symposium on Computer Architecture</i>, June 
                    2001, 254-265.</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf">Reconfigurable Caches and their Application to Media Processing</a>, 
                    P. Ranganathan, S. V.Adve, and N. P. Jouppi, <i>Proceedings of the 
                      27th International Symposium on Computer Architecture</i>, June 
                    2000, 214-224.</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps">Code 
                      Transformations to Improve Memory Parallelism </a>, V. S. Pai and S. 
                    V. Adve, <i>The Journal of Instruction Level Parallelism, special 
                      issue on the best papers from MICRO-32,</i> vol. 2, May 2000 
                    (http://www.jilp.org/vol2). A
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps">shorter version 
                    </a>of this paper appeared in the <i>Proceedings of 
                      the 32nd International Symposium on Microarchitecture (MICRO-32),</i> 
                    November 1999, 147-155. <!--Voted the best student presentation at MICRO-32.-->
                  </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.pdf">Performance of Image and Video Processing with General-Purpose 
                      Processors and Media ISA Extensions </a>, P. Ranganathan, S. V. 
                    Adve, and N. P. Jouppi, <i>Proceedings of the 26th International 
                      Symposium on Computer Architecture</i>, May 1999, 124-135.</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps">Improving the Accuracy vs. Speed Tradeoff for Simulating 
                      Shared-Memory Multiprocessors with ILP Processors</a>, M. 
                    Durbhakula, V. S. Pai, and S. V. Adve, <i>Proceedings of the 3rd 
                      International Symposium on High-Performance Computer Architecture</i>, 
                    January 1999, 23-32. An
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps">extended version 
                    </a>with some additional data appears as Technical 
                    Report #9802, Department of Electrical and Computer Engineering, 
                    <st1:place w:st="on">
                      <st1:placename w:st="on">Rice</st1:placename>
                      <st1:placetype w:st="on">University</st1:placetype></st1:place>, April 
                    1998, revised December 1998.</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps">The Impact of Exploiting Instruction-Level Parallelism on 
                      Shared-Memory Multiprocessors </a>, V. S. Pai, P. Ranganathan, H. 
                    Abdel-Shafi, and S. V. Adve, <i>IEEE Transactions on Computers, 
                      special issue on caches</i>, vol. 48, no. 2, February 1999, 218-226.</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps">Recent Advances in Memory Consistency Models for Hardware 
                      Shared-Memory Systems, </a>, S. V. Adve, V. S. Pai, and P. 
                    Ranganathan, <i>Proceedings of the IEEE, special issue on 
                      distributed shared-memory</i>, vol. 87, no. 3, March 1999, 445-455.
                  </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps">Performance of Database Workloads on Shared-Memory Systems with 
                      Out-of-Order Processors,</a> P. Ranganathan, K. Gharachorloo, S. V. 
                    Adve, and L. A. Barroso, <i>Proceedings of the 8th International 
                      Conference on Architectural Support for Programming Languages and 
                      Operating Systems,</i>October 1998, 307-318. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps">Analytic Evaluation of Shared-Memory Systems with ILP Processors 
                    </a>, D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood,
                    <i>Proceedings of the 25th International Symposium on Computer 
                      Architecture</i>, June 1998, 380-391.</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps">A 
                      Customized MVA Model for ILP Multiprocessors </a>, D. J. Sorin, M. 
                    K. Vernon, V. S. Pai, S. V. Adve, and D. A. Wood, Technical Report 
                    #1369, Computer Sciences Department, University of Wisconsin -- 
                    Madison, April 1998. Also available as Technical Report #9803, 
                    Department of Electrical and Computer Engineering, 
                    <st1:place w:st="on">
                      <st1:placename w:st="on">Rice</st1:placename>
                      <st1:placetype w:st="on">University</st1:placetype></st1:place>. 
                    (Provides details of the model discussed in the ISCA'98 paper 
                    above.) </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps">Using Information From the Programmer to Implement System 
                      Optimizations Without Violating Sequential Consistency</a>, S.V. 
                    Adve, Provisionally accepted for the <i>Journal of Parallel and 
                      Distributed Computing (JPDC).</i> Available as Rice University ECE 
                    Technical Report 9603, March 1996, revised June 1998.&nbsp; </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps">A Retrospective on &quot;Weak Ordering -- A New Definition&quot;,</a> S. V. 
                    Adve and M. D. Hill, 25 Years of the International Symposia on 
                    Computer Architecture - Selected Papers (Gurindar S. Sohi, editor), 
                    ACM Press, 1998. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.illinois.edu/~sadve/Publications/hicss.ps">Changing Interaction of Compiler and Architecture 
                    </a>, S.V. Adve, 
                    D.C. Burger, R. Eigenmann, A. Rawsthorne, M.D. Smith, C.H. Gebotys, 
                    M.T. Kandemir, D.J. Lilja, A.N. Choudhary, J.Z. Fang, and P.-C. Yew,
                    <i>IEEE Computer</i>, <strong>30</strong> (12), December 1997, 
                    51-58.</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps">RSIM Reference Manual Version 1.0 
                    </a>, Vijay S. Pai, Parthasarathy 
                    Ranganathan, and Sarita V. Adve, Technical Report 9705, Department 
                    of Electrical and Computer Engineering, Rice University, August 
                    1997. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps">Using Speculative Retirement and Larger Instruction Windows to 
                      Narrow the Performance Gap between Memory Consistency Models </a>, 
                    Parthasarathy Ranganathan, Vijay S. Pai, and Sarita V. Adve, <i>Proceedings of the 9th Annual ACM Symposium on Parallel Algorithms 
                      and Architectures</i>, June 1997, 199-210. (<a href="/Pubs/p199-ranganathan.pdf">pdf</a>)</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps">RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory 
                      Multiprocessors and Uniprocessors</a>, Vijay S. Pai, Parthasarathy 
                    Ranganathan, and Sarita V. Adve, <i>IEEE Technical Committee on 
                      Computer Architecture newsletter, Fall 1997.</i> An earlier version 
                    of this paper appeared in the Proceedings of the 3rd Workshop on 
                    Computer Architecture Education (held in conjunction with the 3rd 
                    International Symposium on High Performance Computer Architecture), 
                    February 1997.</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps">The 
                      Interaction of Software Prefetching with ILP Processors in 
                      Shared-Memory Systems</a>, Parthasarathy Ranganathan, Vijay S. Pai, 
                    Hazim Abdel-Shafi, and Sarita V. Adve, <i>Proceedings of the 24th 
                      International Symposium on Computer Architecture</i>, June 1997, 
                    144-156. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps">An Evaluation of Fine-Grain Producer-Initiated Communication in 
                      Cache-Coherent Multiprocessors</a>, Hazim Abdel-Shafi, Jonathan 
                    Hall, Sarita V. Adve, and Vikram S. Adve, <i>Proceedings of the 3rd 
                      International Symposium on High-Performance Computer Architecture</i>, 
                    February 1997, 204-215. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps">The Impact of Instruction-Level Parallelism on Multiprocessor 
                      Performance and Simulation Methodology</a>, Vijay S. Pai, 
                    Parthasarathy Ranganathan, and Sarita V. Adve, <i>Proceedings of the 
                      3rd International Symposium on High Performance Computer 
                      Architecture</i>, February 1997, 72-83.</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/computer96.pdf">Shared Memory Consistency Models: A Tutorial</a>, S.V. Adve and K. 
                    Gharachorloo, <i>IEEE Computer</i>, December 1996, 66-76. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps">An 
                      Evaluation of Memory Consistency Models for Shared-Memory Systems 
                      with ILP Processors</a>, Vijay S. Pai, Parthasarathy Ranganathan, 
                    Sarita V. Adve, and Tracy Harton, <i>Proceedings of the 7th 
                      International Conference on Architectural Support for Programming 
                      Languages and Operating Systems (ASPLOS-VII),</i> October 1996, 
                    12-23. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps">A 
                      Comparison of Entry Consistency and Lazy Release Consistency 
                      Implementations</a>, S.V. Adve, A.L. Cox, S. Dwarkadas, R. Rajamony, 
                    and W. Zwaenepoel, <i>Proceedings of the 2nd International Symposium 
                      on High Performance Computer Architecture,</i> February 1996, 26-37.
                  </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps">Replacing Locks by Higher-Level Primitives</a>, S.V. Adve, A.L. Cox, 
                    S. Dwarkadas, and W. Zwaenepoel, Technical Report #TR94-237, 
                    Department of Computer Science, Rice University, 1994. Presented at 
                    the <i>Fourth Workshop on Scalable Shared-Memory Multiprocessors,</i>
                    <st1:place w:st="on">
                      <st1:city w:st="on">Chicago</st1:city></st1:place>, May 1994. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">Designing Memory Consistency Models for Shared-Memory 
                      Multiprocessors</a>, S. V. Adve, Ph.D. Thesis, Available as Computer 
                    Sciences Technical Report #1198, 
                    <st1:placetype w:st="on">University</st1:placetype> of 
                    <st1:placename w:st="on">Wisconsin</st1:placename>, 
                    <st1:place w:st="on">
                      <st1:city w:st="on">Madison</st1:city></st1:place>, December 1993. 
                  </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps">Specifying System Requirements for Memory Consistency Models</a>, K. 
                    Gharachorloo, S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, 
                    Technical Report #CSL-TR-93-594, 
                    <st1:place w:st="on">
                      <st1:placename w:st="on">Stanford</st1:placename>
                      <st1:placetype w:st="on">University</st1:placetype></st1:place>, 
                    December 1993. Also available as Computer Sciences Technical Report 
                    #1199, 
                    <st1:placetype w:st="on">University</st1:placetype> of 
                    <st1:placename w:st="on">Wisconsin</st1:placename>, 
                    <st1:place w:st="on">
                      <st1:city w:st="on">Madison</st1:city></st1:place>, December 1993. 
                  </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps">Sufficient System Requirements for Supporting the PLpc Memory Model</a>, 
                    S.V. Adve, K. Gharachorloo, A. Gupta, J.L. Hennessy, and M.D. Hill, 
                    Computer Sciences Technical Report #1200, University of Wisconsin, 
                    Madison, December 1993. Also available as Technical Report 
                    #CSL-TR-93-595, 
                    <st1:place w:st="on">
                      <st1:placename w:st="on">Stanford</st1:placename>
                      <st1:placetype w:st="on">University</st1:placetype></st1:place>, 
                    December 1993. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps">A 
                      Unified Formalization of Four Shared-Memory Models</a>, S.V. Adve 
                    and M.D. Hill, <i>IEEE Transactions on Parallel and Distributed 
                      Systems 4, 6</i> (June 1993), 613-624. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps">Sufficient Conditions for Implementing the Data-Race-Free-1 Memory 
                      Model</a>, S.V. Adve and M.D. Hill, Computer Sciences Technical 
                    Report #1107, University of Wisconsin, Madison, September 1992.</li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps">Programming for Different Memory Consistency Models</a>, K. 
                    Gharachorloo, S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, <i>Journal of Parallel and Distributed Computing,</i> August 1992, 
                    399-407. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps">Comparison of Hardware and Software Cache Coherence Schemes</a>, 
                    S.V. Adve, V.S. Adve, M.D. Hill, and M.K. Vernon, <i>Proceedings of 
                      the 18th Annual International Symposium on Computer Architecture</i>, 
                    May 1991, 298-308. Also appears in <i>The Cache-Coherence Problem in 
                      Shared-Memory Multiprocessors: Hardware Solutions,</i> edited by 
                    Milo Tomasevic and Veljko Milutinovic, IEEE Computer Society Press, 
                    1993. An
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps">extended version 
                    </a>appears in Computer Sciences Technical Report 
                    #1012, 
                    <st1:place w:st="on">
                      <st1:placetype w:st="on">University</st1:placetype> of 
                      <st1:placename w:st="on">Wisconsin</st1:placename></st1:place>, Madison, 
                    March 1991. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps">Detecting Data Races on Weak Memory Systems</a>, S.V. Adve, M.D. 
                    Hill, B.P. Miller, and R.H.B. Netzer, <i>Proceedings of the 18th 
                      Annual International Symposium on Computer Architecture,</i> May 
                    1991, 234-243. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps">Weak 
                      Ordering - A New Definition</a>, S.V. Adve and M.D. Hill, <i>Proceedings of the 17th Annual International Symposium on Computer 
                      Architecture,</i> May 1990, 2-14. </li>
                  <li class="style12 pubs_margin">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps">Implementing Sequential Consistency in Cache-Based Systems</a>, S.V. 
                    Adve and M.D. Hill, <i>Proceedings of the 1990 International 
                      Conference on Parallel Processing,</i> August 1990, I47-I50. </li>
                  </ul>
                  <p class="pubs_style16_variant">&nbsp;</p>
                  <p class="pubs_style16_variant"><a name="talks"></a>Talks</p>
                  <p class="pubs_style14_variant"><a href="#top">Top</a></p>
                 
                  <ul type="disc">
		    <li class="style12" >
		      <a href="Talks/17-iiswc-sinclair-heterosync.pdf" target="blank">HeteroSync: A Benchmark Suite for Fine-Grained Synchronization on Tightly Coupled GPUs</a>, Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, to appear in the IEEE International Symposium on Workload Characterization (IISWC), October 2017.
		    </li>

                    <li class="style12 pubs_margin">
                      <a href="Talks/17-isca-sinclair-rats.pdf">
                      Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems</a>, at International Symposium on Computer Architecture (ISCA), June 2017.  <a href="/Talks/17-isca-sinclair-rats-pitch.pdf">Lightning Talk</a>
                    </li>

                    <li class="style12 pubs_margin">
		      <a href="Talks/17-hipeac.pdf">Coherence, Consistency, and Deja vu: Memory Hierarchies in the Era of Specialization</a>, Keynote talk
                      at the High Performance and Embedded Architecture and Compilation conference (HiPEAC), January 2017. <a href="https://youtu.be/kjFjL_vTUWU">Video</a>.
                    </li>
 
                    <li class="style12 pubs_margin">
		      <a href="Talks/16-micro-venkatagiri-approxilyzer.pptx">Approxilyzer: Towards A Systematic Framework for Instruction-Level Approximate Computing and its Application to Hardware Resiliency</a>, at 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), October 2016
                    </li>

                    <li class="style12 pubs_margin">
		      GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs,
                      at the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2016.
                    </li>
                    <li class="style12 pubs_margin">
		      DeNovo: Energy-Efficient Memory Hierarchy for Heterogeneous Systems, at TI, January 2016.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/15-micro-sinclair-scopes.pdf">Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models</a>, at 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), December 2015.  <a href="/Talks/15-micro-sinclair-scopes-pitch.pdf">Lightning Talk</a>
		    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/15-wddd-panel-sadve.pptx">Debunking or Deconstructing the End of Moore's Law</a>, Panelist, WDDD'15, held in conjunction with ISCA'15, Portland, June 2015.
		    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/15-sinclair-stash.pdf">Stash: Have Your Scratchpad and Cache it Too</a>, at International Symposium on Computer Architecture (ISCA), June 2015.
		    </li>
                    <li class="style12 pubs_margin">
                      Stash: Have Your Scratchpad and Cache it Too, Ecole Polytechnique Federale de Lausanne, April 2015.
		    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/15-wacas.pptx">Approximate Computing: (Old) Hype or New Frontier?</a>, keynote at the 2nd Annual WACAS, March 2015.
		    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/15-asplos.pptx">DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations</a>, at ASPLOS 2015, March 2015.
		    </li>
                    <li class="style12">
                      Eliminating On-Chip Traffic Waste: Are We There Yet?,
                      at IEEE International Symposium on Performance Analysis of Systems and Software, March 2015.
                      <br />&nbsp;<br />
		    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/15-rakesh-hipeac.pptx">
			Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>, at High Performance and Embedded Architecture and Compilation, January 2015.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/15-pradeep-hipeac.pptx">
			Hardware Fault Recovery for I/O Intensive Applications</a>,at High Performance and Embedded Architecture and Compilation, January 2015.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/14-epfl.pptx">
			DeNovo: A Software-Driven Rethinking of the Memory Hierarchy</a>,at Ecole Polytechnique Federale de Lausanne, September 2014.
		    </li>
                    <li class="style12 pubs_margin">
                      Stash: Have Your Scratchpad and Cache it Too, at NVIDIA Research, July 2014.
		    </li>
		    <li class="style12 pubs_margin">
                      Exploiting Software Information for an Efficient Memory Hierarchy, at Cavium Networks, July 2014.
		    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/ISCA_2014_GangES_shari.pptx">
                      GangES: Gang Error Simulation for Hardware Resiliency Evaluation</a>, at International Symposium on Computer Architecture (ISCA), June 2014.
                    </li>
                    <li class="style12 pubs_margin">
                      Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- San Diego, June 2014.
		    </li>
                    <li class="style12 pubs_margin">
                      Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- Raleigh, June 2014.
		    </li>
                    <li class="style12 pubs_margin">
                      Exploiting Software Information for an Efficient Memory Hierarchy, at Oracle Labs, April 2014.
		    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/14-wisconsin.pptx">
			DeNovo: A Software Driven Rethinking of the Memory Hierarchy</a>, at University of Wisconsin-Madison, February 2014.
                    </li>
                    <li class="style12 pubs_margin">
                      Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures,
                      at Qualcomm Research, September 2013.
                    </li>
                    <li class="style12 pubs_margin">
                      Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures,
                      at Qualcomm Research, May 2013.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/13-denovond-asplos.pptx">
			DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism</a>
                      at ASPLOS 2013, March 2013.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/13-wodet.pptx">
			The Imperative of Disciplined Parallelism: A Hardware Architect's Perspective</a>. 
                      Keynote at the 4th Workshop on Determinism and Correctness in Parallel Programming (WoDet), held with ASPLOS'13, March 2013.
                    </li>
                    <li class="style12 pubs_margin">
                      Rethinking Parallel Languages and Hardware. 
                      Distinguished lecture series at the University of Toronto, March 2013.
                    </li>
                    <li class="style12 pubs_margin">
                      DeNovo: A Software-Driven Rethinking of the Memory Hierarchy.  
                      At ASPLOS PC symposium, University of California at Berkeley, October 2012.
                    </li>
                    <li class="style12 pubs_margin">
                      SWAT: SoftWare Anomaly Treatment. 
                      At DOE (ICiS) sponsored workshop titled "Addressing Failures in Exascale Computing," August 2012.
                    </li>
                    <li class="style12 pubs_margin">
                      Hardware-Level Reliability Does Not Matter in the Data Centre. 
                      Panelist at Workshop on Silicon Errors in Logic - System Effects (SELSE), March 2012.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="http://www.youtube.com/watch?v=9hbJ8_9oZs0">Acceptance speech</a> at the Anita Borg Institute Women of Vision awards ceremony, May 2012.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/11-denovo-pact.pptx">
			DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>
                      in the best paper session of PACT 2011, October 2011.
                    </li> 
                    <li class="style12 pubs_margin">
                      <a href="/Talks/11-ics-keynote.pdf">Rethinking
			Shared-Memory Languages and Hardware</a>, keynote at ICS, June 2011. 
                      Here is a <a href="http://www.youtube.com/watch?v=Xy5_LOPBbOI">video</a> 
                      of a similar talk given at the Triangle distinguished lecture 
                      series, Duke University, April 2011. 
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/10-denovo-upcrc-seminar.pptx">
			DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>
                      in the "UPCRC Seminar", sponsored by Intel and Microsoft, December 2010.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/10-pradeep-gsrc-eseminar.pdf">
			SWAT: A Complete Solution for In-Core Fault Resiliency
                      </a>
                      in "GSRC eSeminar series", October 2010.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/10-pldi-adve-boehm-tutorial.pdf">
			Semantics of Shared Variables and Synchronization a.k.a. Memory 
			Models </a>, tutorial by S. V. Adve and H.-J. Boehm at PLDI, June 
                      2010. 
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/10-denovo-upcrc-summit.pptx">DeNovo: Rethinking Hardware for Disciplined Parallelism</a>
                      in the "UPCRC Illinois Summit", sponsored by Intel and Microsoft, March 2010.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/10-acar.pptx">Rethinking Hardware and Software for Disciplined Parallelism</a>,
                      in the "Advancing Computer Architecture Research" workshop sponsored by CRA/CCC, 
                      Feb 2010.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/10-MI-denovo.pptx">Memory Models: A Case for
			Rethinking Parallel Languages and Hardware</a>, 
                      a distinguished lecture by Sarita Adve at the University of Michigan, Feb 2010. 
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/10-MI-swat.pptx">SWAT: Designing Resilient Hardware by
			Treating Software Anomalies</a>, 
                      an invited talk by Sarita Adve at the University of Michigan, Feb 2010. 
                      Versions of this talk have been given at various places, including Wisconsin, Intel, and various GSRC meetings.
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Talks/09-podc-spaa-memory-models.ppt">Memory Models: A Case for
			Rethinking Parallel Languages and Hardware</a>, 
                      keynote talk at a plenary session of PODC and SPAA, Aug 2009.
                    </li>
                  </ul>
                  <p>
                    &nbsp;
                  </p>
                  
                  <p class="pubs_style16_variant">Ph.<a name="phd"></a>D. Theses</p>
                  <p class="pubs_style14_variant"><a href="#top">Top</a></p>
                  
                  <ul type="disc">

                    <li class="style12 pubs_margin">
                      <a href="/Pubs/msinclair-thesis.pdf">
			Efficient Coherence and Consistency for Specialized Memory Hierarchies</a>, 
                      Matthew Sinclair, 2017. &nbsp; </li>


                    <li class="style12 pubs_margin">
                      <a href="/Pubs/Dissertation_Sung_Hyojin.pdf">
			DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism</a>, 
                      Hyojin Sung, 2015. &nbsp; </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/Komuravelli_Rakesh_PhDThesis.pdf">
			Exploiting Software Information for an Efficient Memory Hierarchy</a>, 
                      Rakesh Komuravelli, 2014. &nbsp; </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/Siva_Kumar_Hari-thesis.pdf">
			Preserving Application Reliability on Unreliable Hardware</a>, 
                      Siva Kumar Sastry Hari, 2013. &nbsp; </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/pradeep-ramachandran-thesis.pdf">
			Detecting and Recovering from In-core Hardware Faults through Software 
			Anomaly Treatment</a>, 
                      Pradeep Ramachandran, 2011. &nbsp; </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/alex-li-thesis.pdf">SWAT:
			Designing Resilient Hardware by Treating Software Anomalies</a>, 
                      Man-Lap (Alex) Li, 2009. &nbsp; </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/jerry-li-phd-thesis.pdf">Soft
			Error Modeling And Analysis for Microprocessors</a>, Xiaodong 
                      (Jerry) Li, 2008. &nbsp; </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/srinivsn-phd-thesis.pdf">
			Lifetime Reliability Aware Microprocessors </a>, Jayanth Srinivasan, 
                      2006. &nbsp; </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/sasanka-phd-thesis.pdf">ALP:
			Energy Efficient Support for All Levels of Parallelism for Complex 
			Media Applications</a>, Ruchira Sasanka, 2005. &nbsp; </li>
                    <li class="style12 pubs_margin">General-Purpose
                      Processors for Multimedia Applications: Predictability and Energy 
                      Efficiency, Christopher Hughes, 2003. &nbsp; </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/phdthesis-pai.pdf">
			Exploiting Instruction-Level Parallelism for Memory System 
			Performance</a>, Vijay Pai, 2000 &nbsp; </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/2000_PhdThesis_ParthaRanganathan.pdf">
			General-Purpose Architectures for Media Processing and Database 
			Workloads</a>, Parthasarathy Ranganthan, 2000. &nbsp; </li>

                    <li class="style12 pubs_margin">
                      <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">
			Designing Memory Consistency Models for Shared-Memory 
			Multiprocessors</a>, Sarita V. Adve, Available as Computer 
                      Sciences Technical Report #1198, University of Wisconsin, 
                      Madison, December 1993. 
                    </li>

                  </ul>
                  <p class="pubs_style16_variant">&nbsp;</p>
                  <p class="pubs_style16_variant">M.S<a name="ms"></a>. Theses </p>
                  <p class="pubs_style14_variant"><a href="#top">Top</a></p>
                  
                  <ul type="disc">
                     <li class="style12 pubs_margin">
                      <a href="/Pubs/Lin_thesis.pdf">
			Intelligent Scheduling for Simultaneous CPU-GPU Applications</a>,
                      Lin Cheng, 2017 &nbsp;
                    </li>
                     <li class="style12 pubs_margin">
                      <a href="/Pubs/alsop.ms.thesis.pdf">
			GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs</a>,
                      Johnathan Alsop, 2016 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/smolinski.ms.thesis.pdf">
			Eliminating On-Chip Traffic Waste: Are We There Yet?</a>,
                      Robert Smolinski, 2013 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/komuravelli.ms.thesis.pdf">
			Verification and Performance of the DeNovo Cache Coherence Protocol</a>,
                      Rakesh Komuravelli, 2010 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/hari.ms.thesis.pdf">Low-cost
			Hardware Fault Detection and Diagnosis for Multicore Systems Running 
			Multithreaded Workloads</a>, Siva Kumar Sastry Hari, 2009 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/Ramachandran.ms.thesis.pdf">
			Limitations of the MTTF metric for architecture-level lifetime 
			reliability analysis</a>, Pradeep Ramachandran, 2007 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/li.ms.thesis.pdf">Data-Level
			and Thread-Level Parallelism in Emerging Multimedia Applications</a>, 
                      Man-Lap (Alex) Li, 2005 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/vardhan.ms.thesis.pdf">
			Integrated Global and Per-Application Cross-Layer Adaptations for 
			Saving Energy</a>, Vibhore Vardhan, 2004 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/gupta.ms.thesis.pdf">Joint
			Processor-Memory Adaptation for Energy for General-Purpose 
			Applications</a>, Ritu Gupta, 2004 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/srinivsn-ms-thesis.pdf">
			Architectural Adaptation for Thermal Control</a>, Jayanth 
                      Srinivasan, 2002 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/ruchira_ms.pdf">Combining
			Intra-Frame with Inter-Frame Hardware Adaptations to Save Energy</a>, 
                      Ruchira Sasanka, 2002 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/rohit-jain.ms.ps">Soft
			Real-Time Scheduling on a Simultaneous Multithreaded Processor</a>, 
                      Rohit Jain, 2002 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/pkaulmsthesis.pdf">Variability
			in the Execution of Multimedia Applications and Implications for 
			Architecture</a>, Praful Kaul, 2002 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/chris_hughes_ms.pdf">
			Prefetching Linked Data Structures in Systems with Merged DRAM-Logic</a>, 
                      Chris J. Hughes, 2002 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/murthy_ms.ps">Improving the
			Speed vs. Accuracy Tradeoff for Simulating Shared-Memory 
			Multiprocessors with ILP Processors</a>, S. Murthy Durbhakula, 1998 
                      &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/hazim_ms.ps">Fine-Grain
			Producer-Initiated Communication in Cache-Coherent Multiprocessors</a>, 
                      Hazim Abdel-Shafi, 1997 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/vijay_ms.ps">The Impact of
			Instruction-Level Parallelism on Multiprocessor Performance and 
			Simulation Methodology</a>, Vijay Pai, 1997 &nbsp;
                    </li>
                    <li class="style12 pubs_margin">
                      <a href="/Pubs/partha_ms.ps">An Evaluation of
			Memory Consistency Models for Shared-Memory Systems with ILP 
			Processors</a>, Parthasarathy Ranganathan, 1997 &nbsp;
                    </li>
                  </ul>
		</td>
              </tr>
            <tr>
              <td class="body_content"  valign="top">
		&nbsp;</td>
            </tr>
          </table></td>
	<td class="shadow_right">&nbsp;</td>
	</tr>

        <?php include 'footer.html';?>
      </table>
    </body>
  </html>
