-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_bitPackingStatic_27 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    hufCodeStream_dout : IN STD_LOGIC_VECTOR (19 downto 0);
    hufCodeStream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    hufCodeStream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    hufCodeStream_empty_n : IN STD_LOGIC;
    hufCodeStream_read : OUT STD_LOGIC;
    huffStream_1_din : OUT STD_LOGIC_VECTOR (17 downto 0);
    huffStream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    huffStream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    huffStream_1_full_n : IN STD_LOGIC;
    huffStream_1_write : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_bitPackingStatic_27 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv64_FFFF000000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000001111111111111111000000000000000000000000";
    constant ap_const_lv8_28 : STD_LOGIC_VECTOR (7 downto 0) := "00101000";
    constant ap_const_lv64_FFFF0000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000011111111111111110000000000000000";
    constant ap_const_lv8_20 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal hufCodeStream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal huffStream_1_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal last_block_loc_load_load_fu_139_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal hufCodeStream_read_reg_343 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln81_fu_149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_363 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5 : BOOLEAN;
    signal localBits_idx_37_fu_187_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal localBits_idx_37_reg_369 : STD_LOGIC_VECTOR (7 downto 0);
    signal localBits_idx_3_fu_245_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal localBits_idx_3_reg_375 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal or_ln79_fu_256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln79_reg_380 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_385 : STD_LOGIC_VECTOR (31 downto 0);
    signal packedBits_fu_271_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal packedBits_reg_390 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_start : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_done : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_idle : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_ready : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_hufCodeStream_read : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_huffStream_1_din : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_huffStream_1_write : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_outValue_data_156_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_outValue_data_156_out_ap_vld : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_outValue_data_155_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_outValue_data_155_out_ap_vld : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_out_ap_vld : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_last_block_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_last_block_out_ap_vld : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_idx_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_idx_out_ap_vld : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_done : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_idle : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_ready : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_1_din : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_1_write : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_161_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_161_out_ap_vld : STD_LOGIC;
    signal grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal last_block_loc_fu_72 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal outValue_data_fu_60 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hufCodeStream_read_local : STD_LOGIC;
    signal zext_ln73_fu_205_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal huffStream_1_din_local : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln120_fu_291_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal huffStream_1_write_local : STD_LOGIC;
    signal trunc_ln50_fu_145_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal localBits_idx_35_fu_155_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln46_fu_161_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln89_fu_175_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln87_fu_165_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln87_fu_169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal localBits_idx_36_fu_181_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_195_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln100_fu_210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln94_fu_224_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln100_fu_213_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln94_fu_227_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal localBits_idx_fu_219_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal localBits_idx_38_fu_233_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_pn_fu_238_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln79_fu_252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_228_fu_281_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_bitPackingStatic_27_Pipeline_bitpack IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hufCodeStream_dout : IN STD_LOGIC_VECTOR (19 downto 0);
        hufCodeStream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        hufCodeStream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        hufCodeStream_empty_n : IN STD_LOGIC;
        hufCodeStream_read : OUT STD_LOGIC;
        huffStream_1_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        huffStream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        huffStream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        huffStream_1_full_n : IN STD_LOGIC;
        huffStream_1_write : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (19 downto 0);
        outValue_data : IN STD_LOGIC_VECTOR (7 downto 0);
        outValue_data_156_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        outValue_data_156_out_ap_vld : OUT STD_LOGIC;
        outValue_data_155_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        outValue_data_155_out_ap_vld : OUT STD_LOGIC;
        localBits_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        localBits_out_ap_vld : OUT STD_LOGIC;
        last_block_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        last_block_out_ap_vld : OUT STD_LOGIC;
        localBits_idx_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        localBits_idx_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        huffStream_1_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        huffStream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        huffStream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        huffStream_1_full_n : IN STD_LOGIC;
        huffStream_1_write : OUT STD_LOGIC;
        packedBits : IN STD_LOGIC_VECTOR (63 downto 0);
        outValue_data_156_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln42 : IN STD_LOGIC_VECTOR (7 downto 0);
        outValue_data_161_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        outValue_data_161_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_bitPackingStatic_27_Pipeline_bitpack_fu_101 : component gzipcMulticoreStreaming_bitPackingStatic_27_Pipeline_bitpack
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_start,
        ap_done => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_done,
        ap_idle => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_idle,
        ap_ready => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_ready,
        hufCodeStream_dout => hufCodeStream_dout,
        hufCodeStream_num_data_valid => ap_const_lv3_0,
        hufCodeStream_fifo_cap => ap_const_lv3_0,
        hufCodeStream_empty_n => hufCodeStream_empty_n,
        hufCodeStream_read => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_hufCodeStream_read,
        huffStream_1_din => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_huffStream_1_din,
        huffStream_1_num_data_valid => ap_const_lv3_0,
        huffStream_1_fifo_cap => ap_const_lv3_0,
        huffStream_1_full_n => huffStream_1_full_n,
        huffStream_1_write => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_huffStream_1_write,
        empty => hufCodeStream_read_reg_343,
        outValue_data => outValue_data_fu_60,
        outValue_data_156_out => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_outValue_data_156_out,
        outValue_data_156_out_ap_vld => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_outValue_data_156_out_ap_vld,
        outValue_data_155_out => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_outValue_data_155_out,
        outValue_data_155_out_ap_vld => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_outValue_data_155_out_ap_vld,
        localBits_out => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_out,
        localBits_out_ap_vld => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_out_ap_vld,
        last_block_out => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_last_block_out,
        last_block_out_ap_vld => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_last_block_out_ap_vld,
        localBits_idx_out => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_idx_out,
        localBits_idx_out_ap_vld => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_idx_out_ap_vld);

    grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116 : component gzipcMulticoreStreaming_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start,
        ap_done => grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_done,
        ap_idle => grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_idle,
        ap_ready => grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_ready,
        huffStream_1_din => grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_1_din,
        huffStream_1_num_data_valid => ap_const_lv3_0,
        huffStream_1_fifo_cap => ap_const_lv3_0,
        huffStream_1_full_n => huffStream_1_full_n,
        huffStream_1_write => grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_1_write,
        packedBits => packedBits_reg_390,
        outValue_data_156_reload => grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_outValue_data_156_out,
        zext_ln42 => localBits_idx_3_reg_375,
        outValue_data_161_out => grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_161_out,
        outValue_data_161_out_ap_vld => grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_161_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state5) and (last_block_loc_fu_72 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_ready = ap_const_logic_1)) then 
                    grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_ready = ap_const_logic_1)) then 
                    grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((hufCodeStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                hufCodeStream_read_reg_343 <= hufCodeStream_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                icmp_ln81_reg_363 <= icmp_ln81_fu_149_p2;
                localBits_idx_37_reg_369 <= localBits_idx_37_fu_187_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_last_block_out_ap_vld = ap_const_logic_1))) then
                last_block_loc_fu_72 <= grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_last_block_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                localBits_idx_3_reg_375 <= localBits_idx_3_fu_245_p3;
                or_ln79_reg_380 <= or_ln79_fu_256_p2;
                tmp_reg_385 <= shl_pn_fu_238_p3(63 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((huffStream_1_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                outValue_data_fu_60 <= grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_161_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                packedBits_reg_390 <= packedBits_fu_271_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, hufCodeStream_empty_n, huffStream_1_full_n, ap_CS_fsm_state2, ap_CS_fsm_state9, ap_CS_fsm_state5, last_block_loc_load_load_fu_139_p1, ap_block_state5, grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_done, grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_done, ap_CS_fsm_state4, last_block_loc_fu_72, ap_CS_fsm_state8, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((hufCodeStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5) and (last_block_loc_fu_72 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_boolean_0 = ap_block_state5) and (last_block_loc_load_load_fu_139_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((huffStream_1_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln89_fu_175_p2 <= std_logic_vector(unsigned(grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_idx_out) + unsigned(ap_const_lv8_B));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(hufCodeStream_empty_n)
    begin
        if ((hufCodeStream_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_done)
    begin
        if ((grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5)
    begin
        if ((ap_const_boolean_1 = ap_block_state5)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_done)
    begin
        if ((grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(huffStream_1_full_n)
    begin
        if ((huffStream_1_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(huffStream_1_full_n, last_block_loc_fu_72)
    begin
                ap_block_state5 <= ((last_block_loc_fu_72 = ap_const_lv1_1) and (huffStream_1_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, ap_block_state5, last_block_loc_fu_72)
    begin
        if (((ap_const_boolean_0 = ap_block_state5) and (last_block_loc_fu_72 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, ap_block_state5, last_block_loc_fu_72)
    begin
        if (((ap_const_boolean_0 = ap_block_state5) and (last_block_loc_fu_72 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start <= grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg;
    grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_start <= grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_ap_start_reg;

    hufCodeStream_blk_n_assign_proc : process(hufCodeStream_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hufCodeStream_blk_n <= hufCodeStream_empty_n;
        else 
            hufCodeStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    hufCodeStream_read_assign_proc : process(grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_hufCodeStream_read, ap_CS_fsm_state4, hufCodeStream_read_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hufCodeStream_read <= grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_hufCodeStream_read;
        else 
            hufCodeStream_read <= hufCodeStream_read_local;
        end if; 
    end process;


    hufCodeStream_read_local_assign_proc : process(hufCodeStream_empty_n, ap_CS_fsm_state2)
    begin
        if (((hufCodeStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            hufCodeStream_read_local <= ap_const_logic_1;
        else 
            hufCodeStream_read_local <= ap_const_logic_0;
        end if; 
    end process;


    huffStream_1_blk_n_assign_proc : process(huffStream_1_full_n, ap_CS_fsm_state9, ap_CS_fsm_state5, last_block_loc_fu_72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((last_block_loc_fu_72 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            huffStream_1_blk_n <= huffStream_1_full_n;
        else 
            huffStream_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    huffStream_1_din_assign_proc : process(grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_huffStream_1_din, grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_1_din, ap_CS_fsm_state4, ap_CS_fsm_state8, huffStream_1_din_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            huffStream_1_din <= grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_1_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            huffStream_1_din <= grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_huffStream_1_din;
        else 
            huffStream_1_din <= huffStream_1_din_local;
        end if; 
    end process;


    huffStream_1_din_local_assign_proc : process(huffStream_1_full_n, ap_CS_fsm_state9, ap_CS_fsm_state5, ap_block_state5, last_block_loc_fu_72, zext_ln73_fu_205_p1, zext_ln120_fu_291_p1)
    begin
        if (((huffStream_1_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            huffStream_1_din_local <= zext_ln120_fu_291_p1;
        elsif (((ap_const_boolean_0 = ap_block_state5) and (last_block_loc_fu_72 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            huffStream_1_din_local <= zext_ln73_fu_205_p1;
        else 
            huffStream_1_din_local <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    huffStream_1_write_assign_proc : process(grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_huffStream_1_write, grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_1_write, ap_CS_fsm_state4, ap_CS_fsm_state8, huffStream_1_write_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            huffStream_1_write <= grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_1_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            huffStream_1_write <= grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_huffStream_1_write;
        else 
            huffStream_1_write <= huffStream_1_write_local;
        end if; 
    end process;


    huffStream_1_write_local_assign_proc : process(huffStream_1_full_n, ap_CS_fsm_state9, ap_CS_fsm_state5, ap_block_state5, last_block_loc_fu_72)
    begin
        if ((((ap_const_boolean_0 = ap_block_state5) and (last_block_loc_fu_72 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((huffStream_1_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            huffStream_1_write_local <= ap_const_logic_1;
        else 
            huffStream_1_write_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln81_fu_149_p2 <= "1" when (trunc_ln50_fu_145_p1 = ap_const_lv3_0) else "0";
    icmp_ln87_fu_169_p2 <= "0" when (trunc_ln46_fu_161_p1 = ap_const_lv3_0) else "1";
    last_block_loc_load_load_fu_139_p1 <= last_block_loc_fu_72;
    localBits_idx_35_fu_155_p2 <= std_logic_vector(unsigned(grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_idx_out) + unsigned(ap_const_lv8_3));
    localBits_idx_36_fu_181_p2 <= std_logic_vector(unsigned(add_ln89_fu_175_p2) - unsigned(zext_ln87_fu_165_p1));
    localBits_idx_37_fu_187_p3 <= 
        localBits_idx_36_fu_181_p2 when (icmp_ln87_fu_169_p2(0) = '1') else 
        localBits_idx_35_fu_155_p2;
    localBits_idx_38_fu_233_p2 <= std_logic_vector(unsigned(localBits_idx_37_reg_369) + unsigned(ap_const_lv8_20));
    localBits_idx_3_fu_245_p3 <= 
        localBits_idx_fu_219_p2 when (icmp_ln81_reg_363(0) = '1') else 
        localBits_idx_38_fu_233_p2;
    localBits_idx_fu_219_p2 <= std_logic_vector(unsigned(grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_idx_out) + unsigned(ap_const_lv8_28));
    or_ln79_fu_256_p2 <= (trunc_ln79_fu_252_p1 or grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_out);
    packedBits_fu_271_p3 <= (tmp_reg_385 & or_ln79_reg_380);
    shl_ln100_fu_213_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFF000000),to_integer(unsigned('0' & zext_ln100_fu_210_p1(31-1 downto 0)))));
    shl_ln94_fu_227_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFF0000),to_integer(unsigned('0' & zext_ln94_fu_224_p1(31-1 downto 0)))));
    shl_pn_fu_238_p3 <= 
        shl_ln100_fu_213_p2 when (icmp_ln81_reg_363(0) = '1') else 
        shl_ln94_fu_227_p2;
    tmp_228_fu_281_p4 <= ((ap_const_lv1_0 & grp_bitPackingStatic_27_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_161_out) & ap_const_lv8_0);
    tmp_s_fu_195_p4 <= ((ap_const_lv1_0 & grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_outValue_data_156_out) & grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_outValue_data_155_out);
    trunc_ln46_fu_161_p1 <= localBits_idx_35_fu_155_p2(3 - 1 downto 0);
    trunc_ln50_fu_145_p1 <= grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_idx_out(3 - 1 downto 0);
    trunc_ln79_fu_252_p1 <= shl_pn_fu_238_p3(32 - 1 downto 0);
    zext_ln100_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_bitPackingStatic_27_Pipeline_bitpack_fu_101_localBits_idx_out),64));
    zext_ln120_fu_291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_228_fu_281_p4),18));
    zext_ln73_fu_205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_195_p4),18));
    zext_ln87_fu_165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln46_fu_161_p1),8));
    zext_ln94_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(localBits_idx_37_reg_369),64));
end behav;
