-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_hard_tanh_array_array_ap_fixed_8_1_4_0_0_6u_hard_tanh_config4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer2_out_dout : IN STD_LOGIC_VECTOR (131 downto 0);
    layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    layer2_out_empty_n : IN STD_LOGIC;
    layer2_out_read : OUT STD_LOGIC;
    layer4_out_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    layer4_out_full_n : IN STD_LOGIC;
    layer4_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of myproject_hard_tanh_array_array_ap_fixed_8_1_4_0_0_6u_hard_tanh_config4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_240 : STD_LOGIC_VECTOR (9 downto 0) := "1001000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv24_200 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001000000000";
    constant ap_const_lv24_400 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv12_C00 : STD_LOGIC_VECTOR (11 downto 0) := "110000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln476_fu_129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal layer2_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer4_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln486_fu_146_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln486_reg_1680 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_s_reg_1685 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_11_reg_1690 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_12_reg_1695 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_13_reg_1700 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_14_reg_1705 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln491_fu_265_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln491_reg_1710 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_reg_1717 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_fu_283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_reg_1726 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_1731 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_2_fu_362_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln491_2_reg_1737 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_reg_1744 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_1_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_1_reg_1753 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_1758 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_4_fu_459_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln491_4_reg_1764 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_58_reg_1771 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_2_fu_477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_2_reg_1780 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_1785 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_6_fu_556_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln491_6_reg_1791 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_64_reg_1798 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_3_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_3_reg_1807 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_reg_1812 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_8_fu_653_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln491_8_reg_1818 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_reg_1825 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_4_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_4_reg_1834 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_1839 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_10_fu_750_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln491_10_reg_1845 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_76_reg_1852 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_5_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_5_reg_1861 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_reg_1866 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_104 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal i_2_fu_135_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal shl_ln_fu_200_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln486_fu_207_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sigmoid_fu_211_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln487_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_223_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_fu_237_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln491_fu_245_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln487_1_fu_249_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln1_fu_257_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln491_1_fu_279_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln_fu_297_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln486_1_fu_304_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sigmoid_1_fu_308_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln487_1_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_1_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_2_fu_334_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln491_2_fu_342_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln487_3_fu_346_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln491_s_fu_354_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln491_4_fu_376_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln486_s_fu_394_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln486_2_fu_401_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sigmoid_2_fu_405_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln487_2_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_417_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_2_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_4_fu_431_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln491_5_fu_439_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln487_5_fu_443_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln491_1_fu_451_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln491_7_fu_473_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln486_1_fu_491_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln486_3_fu_498_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sigmoid_3_fu_502_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln487_3_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_514_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_3_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_6_fu_528_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln491_8_fu_536_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln487_7_fu_540_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln491_2_fu_548_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln491_10_fu_570_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln486_2_fu_588_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln486_4_fu_595_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sigmoid_4_fu_599_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln487_4_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_611_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_4_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_8_fu_625_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln491_11_fu_633_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln487_9_fu_637_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln491_3_fu_645_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln491_12_fu_667_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln486_3_fu_685_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln486_5_fu_692_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sigmoid_5_fu_696_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln487_5_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_708_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_5_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_10_fu_722_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln491_13_fu_730_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln487_11_fu_734_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln491_4_fu_742_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln491_15_fu_764_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_791_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_798_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_782_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_fu_816_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_1_fu_820_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_826_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_1_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_1_fu_851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_1_fu_845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_2_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_3_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_2_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_4_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_2_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_4_fu_889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_3_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_3_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_5_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_4_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_fu_905_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_936_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_5_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_5_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_3_fu_927_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_1_fu_961_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_3_fu_965_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_971_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_7_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_6_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_6_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_6_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_8_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_9_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_7_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_10_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_7_fu_1001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_9_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_8_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_8_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_11_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_9_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_2_fu_1050_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_1081_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_10_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1088_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_10_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_6_fu_1072_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_2_fu_1106_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_5_fu_1110_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_1116_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_13_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_12_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_11_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_11_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_14_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_15_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_12_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_16_fu_1168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_12_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_14_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_13_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_13_fu_1173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_17_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_14_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_4_fu_1195_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_1226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_15_fu_1240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_1233_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_15_fu_1245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_9_fu_1217_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_3_fu_1251_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_7_fu_1255_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_1261_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_19_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_18_fu_1269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_16_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_16_fu_1280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_20_fu_1296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_21_fu_1301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_17_fu_1307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_22_fu_1313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_17_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_19_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_18_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_18_fu_1318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_23_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_19_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_6_fu_1340_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_71_fu_1371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_20_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_1378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_20_fu_1390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_s_fu_1362_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_4_fu_1396_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_9_fu_1400_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_1406_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_25_fu_1420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_24_fu_1414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_21_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_21_fu_1425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_26_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_27_fu_1446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_22_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_28_fu_1458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_22_fu_1436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_24_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_23_fu_1474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_23_fu_1463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_29_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_24_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_8_fu_1485_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_1516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_25_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_1523_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_25_fu_1535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_14_fu_1507_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_5_fu_1541_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_11_fu_1545_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_1551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_31_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_30_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_26_fu_1576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_26_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_32_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_33_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_27_fu_1597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_34_fu_1603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_27_fu_1581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_29_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_28_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_28_fu_1608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_35_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_29_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_10_fu_1630_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln491_11_fu_1644_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_4_fu_1499_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_3_fu_1354_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_2_fu_1209_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_1_fu_1064_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_fu_919_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_178 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component myproject_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_178)) then
                if ((icmp_ln476_fu_129_p2 = ap_const_lv1_0)) then 
                    i_fu_104 <= i_2_fu_135_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_104 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    add_ln491_10_reg_1845(11 downto 2) <= add_ln491_10_fu_750_p2(11 downto 2);
                    add_ln491_2_reg_1737(11 downto 2) <= add_ln491_2_fu_362_p2(11 downto 2);
                    add_ln491_4_reg_1764(11 downto 2) <= add_ln491_4_fu_459_p2(11 downto 2);
                    add_ln491_6_reg_1791(11 downto 2) <= add_ln491_6_fu_556_p2(11 downto 2);
                    add_ln491_8_reg_1818(11 downto 2) <= add_ln491_8_fu_653_p2(11 downto 2);
                    add_ln491_reg_1710(11 downto 2) <= add_ln491_fu_265_p2(11 downto 2);
                icmp_ln491_1_reg_1753 <= icmp_ln491_1_fu_380_p2;
                icmp_ln491_2_reg_1780 <= icmp_ln491_2_fu_477_p2;
                icmp_ln491_3_reg_1807 <= icmp_ln491_3_fu_574_p2;
                icmp_ln491_4_reg_1834 <= icmp_ln491_4_fu_671_p2;
                icmp_ln491_5_reg_1861 <= icmp_ln491_5_fu_768_p2;
                icmp_ln491_reg_1726 <= icmp_ln491_fu_283_p2;
                tmp_44_reg_1717 <= add_ln491_fu_265_p2(11 downto 11);
                tmp_49_reg_1731 <= add_ln491_fu_265_p2(10 downto 10);
                tmp_52_reg_1744 <= add_ln491_2_fu_362_p2(11 downto 11);
                tmp_55_reg_1758 <= add_ln491_2_fu_362_p2(10 downto 10);
                tmp_58_reg_1771 <= add_ln491_4_fu_459_p2(11 downto 11);
                tmp_61_reg_1785 <= add_ln491_4_fu_459_p2(10 downto 10);
                tmp_64_reg_1798 <= add_ln491_6_fu_556_p2(11 downto 11);
                tmp_67_reg_1812 <= add_ln491_6_fu_556_p2(10 downto 10);
                tmp_70_reg_1825 <= add_ln491_8_fu_653_p2(11 downto 11);
                tmp_73_reg_1839 <= add_ln491_8_fu_653_p2(10 downto 10);
                tmp_76_reg_1852 <= add_ln491_10_fu_750_p2(11 downto 11);
                tmp_79_reg_1866 <= add_ln491_10_fu_750_p2(10 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                tmp_11_reg_1690 <= layer2_out_dout(65 downto 44);
                tmp_12_reg_1695 <= layer2_out_dout(87 downto 66);
                tmp_13_reg_1700 <= layer2_out_dout(109 downto 88);
                tmp_14_reg_1705 <= layer2_out_dout(131 downto 110);
                tmp_s_reg_1685 <= layer2_out_dout(43 downto 22);
                trunc_ln486_reg_1680 <= trunc_ln486_fu_146_p1;
            end if;
        end if;
    end process;
    add_ln491_reg_1710(1 downto 0) <= "00";
    add_ln491_2_reg_1737(1 downto 0) <= "00";
    add_ln491_4_reg_1764(1 downto 0) <= "00";
    add_ln491_6_reg_1791(1 downto 0) <= "00";
    add_ln491_8_reg_1818(1 downto 0) <= "00";
    add_ln491_10_reg_1845(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln491_10_fu_750_p2 <= std_logic_vector(unsigned(shl_ln491_4_fu_742_p3) + unsigned(ap_const_lv12_C00));
    add_ln491_11_fu_1545_p2 <= std_logic_vector(unsigned(trunc_ln491_14_fu_1507_p4) + unsigned(zext_ln491_5_fu_1541_p1));
    add_ln491_1_fu_820_p2 <= std_logic_vector(unsigned(trunc_ln_fu_782_p4) + unsigned(zext_ln491_fu_816_p1));
    add_ln491_2_fu_362_p2 <= std_logic_vector(unsigned(shl_ln491_s_fu_354_p3) + unsigned(ap_const_lv12_C00));
    add_ln491_3_fu_965_p2 <= std_logic_vector(unsigned(trunc_ln491_3_fu_927_p4) + unsigned(zext_ln491_1_fu_961_p1));
    add_ln491_4_fu_459_p2 <= std_logic_vector(unsigned(shl_ln491_1_fu_451_p3) + unsigned(ap_const_lv12_C00));
    add_ln491_5_fu_1110_p2 <= std_logic_vector(unsigned(trunc_ln491_6_fu_1072_p4) + unsigned(zext_ln491_2_fu_1106_p1));
    add_ln491_6_fu_556_p2 <= std_logic_vector(unsigned(shl_ln491_2_fu_548_p3) + unsigned(ap_const_lv12_C00));
    add_ln491_7_fu_1255_p2 <= std_logic_vector(unsigned(trunc_ln491_9_fu_1217_p4) + unsigned(zext_ln491_3_fu_1251_p1));
    add_ln491_8_fu_653_p2 <= std_logic_vector(unsigned(shl_ln491_3_fu_645_p3) + unsigned(ap_const_lv12_C00));
    add_ln491_9_fu_1400_p2 <= std_logic_vector(unsigned(trunc_ln491_s_fu_1362_p4) + unsigned(zext_ln491_4_fu_1396_p1));
    add_ln491_fu_265_p2 <= std_logic_vector(unsigned(shl_ln1_fu_257_p3) + unsigned(ap_const_lv12_C00));
    and_ln486_1_fu_491_p3 <= (tmp_12_reg_1695 & ap_const_lv1_0);
    and_ln486_2_fu_588_p3 <= (tmp_13_reg_1700 & ap_const_lv1_0);
    and_ln486_3_fu_685_p3 <= (tmp_14_reg_1705 & ap_const_lv1_0);
    and_ln486_s_fu_394_p3 <= (tmp_11_reg_1690 & ap_const_lv1_0);
    and_ln491_10_fu_1100_p2 <= (tmp_60_fu_1088_p3 and or_ln491_10_fu_1095_p2);
    and_ln491_11_fu_1141_p2 <= (xor_ln491_12_fu_1124_p2 and tmp_58_reg_1771);
    and_ln491_12_fu_1146_p2 <= (tmp_61_reg_1785 and and_ln491_11_fu_1141_p2);
    and_ln491_13_fu_1173_p2 <= (xor_ln491_16_fu_1168_p2 and or_ln491_12_fu_1162_p2);
    and_ln491_14_fu_1179_p2 <= (tmp_62_fu_1116_p3 and tmp_58_reg_1771);
    and_ln491_15_fu_1245_p2 <= (tmp_66_fu_1233_p3 and or_ln491_15_fu_1240_p2);
    and_ln491_16_fu_1286_p2 <= (xor_ln491_18_fu_1269_p2 and tmp_64_reg_1798);
    and_ln491_17_fu_1291_p2 <= (tmp_67_reg_1812 and and_ln491_16_fu_1286_p2);
    and_ln491_18_fu_1318_p2 <= (xor_ln491_22_fu_1313_p2 and or_ln491_17_fu_1307_p2);
    and_ln491_19_fu_1324_p2 <= (tmp_68_fu_1261_p3 and tmp_64_reg_1798);
    and_ln491_1_fu_851_p2 <= (xor_ln491_fu_834_p2 and tmp_44_reg_1717);
    and_ln491_20_fu_1390_p2 <= (tmp_72_fu_1378_p3 and or_ln491_20_fu_1385_p2);
    and_ln491_21_fu_1431_p2 <= (xor_ln491_24_fu_1414_p2 and tmp_70_reg_1825);
    and_ln491_22_fu_1436_p2 <= (tmp_73_reg_1839 and and_ln491_21_fu_1431_p2);
    and_ln491_23_fu_1463_p2 <= (xor_ln491_28_fu_1458_p2 and or_ln491_22_fu_1452_p2);
    and_ln491_24_fu_1469_p2 <= (tmp_74_fu_1406_p3 and tmp_70_reg_1825);
    and_ln491_25_fu_1535_p2 <= (tmp_78_fu_1523_p3 and or_ln491_25_fu_1530_p2);
    and_ln491_26_fu_1576_p2 <= (xor_ln491_30_fu_1559_p2 and tmp_76_reg_1852);
    and_ln491_27_fu_1581_p2 <= (tmp_79_reg_1866 and and_ln491_26_fu_1576_p2);
    and_ln491_28_fu_1608_p2 <= (xor_ln491_34_fu_1603_p2 and or_ln491_27_fu_1597_p2);
    and_ln491_29_fu_1614_p2 <= (tmp_80_fu_1551_p3 and tmp_76_reg_1852);
    and_ln491_2_fu_856_p2 <= (tmp_49_reg_1731 and and_ln491_1_fu_851_p2);
    and_ln491_3_fu_883_p2 <= (xor_ln491_4_fu_878_p2 and or_ln491_2_fu_872_p2);
    and_ln491_4_fu_889_p2 <= (tmp_50_fu_826_p3 and tmp_44_reg_1717);
    and_ln491_5_fu_955_p2 <= (tmp_54_fu_943_p3 and or_ln491_5_fu_950_p2);
    and_ln491_6_fu_996_p2 <= (xor_ln491_6_fu_979_p2 and tmp_52_reg_1744);
    and_ln491_7_fu_1001_p2 <= (tmp_55_reg_1758 and and_ln491_6_fu_996_p2);
    and_ln491_8_fu_1028_p2 <= (xor_ln491_10_fu_1023_p2 and or_ln491_7_fu_1017_p2);
    and_ln491_9_fu_1034_p2 <= (tmp_56_fu_971_p3 and tmp_52_reg_1744);
    and_ln491_fu_810_p2 <= (tmp_48_fu_798_p3 and or_ln491_fu_805_p2);
    and_ln_fu_297_p3 <= (tmp_s_reg_1685 & ap_const_lv1_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer2_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer2_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(layer4_out_full_n)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (layer4_out_full_n = ap_const_logic_0);
    end process;


    ap_condition_178_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_178 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln476_fu_129_p2, ap_start_int)
    begin
        if (((icmp_ln476_fu_129_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_104, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_104;
        end if; 
    end process;

    i_2_fu_135_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv10_1));
    icmp_ln476_fu_129_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv10_240) else "0";
    icmp_ln487_1_fu_314_p2 <= "1" when (signed(sigmoid_1_fu_308_p2) > signed(ap_const_lv24_400)) else "0";
    icmp_ln487_2_fu_411_p2 <= "1" when (signed(sigmoid_2_fu_405_p2) > signed(ap_const_lv24_400)) else "0";
    icmp_ln487_3_fu_508_p2 <= "1" when (signed(sigmoid_3_fu_502_p2) > signed(ap_const_lv24_400)) else "0";
    icmp_ln487_4_fu_605_p2 <= "1" when (signed(sigmoid_4_fu_599_p2) > signed(ap_const_lv24_400)) else "0";
    icmp_ln487_5_fu_702_p2 <= "1" when (signed(sigmoid_5_fu_696_p2) > signed(ap_const_lv24_400)) else "0";
    icmp_ln487_fu_217_p2 <= "1" when (signed(sigmoid_fu_211_p2) > signed(ap_const_lv24_400)) else "0";
    icmp_ln491_1_fu_380_p2 <= "0" when (trunc_ln491_4_fu_376_p1 = ap_const_lv2_0) else "1";
    icmp_ln491_2_fu_477_p2 <= "0" when (trunc_ln491_7_fu_473_p1 = ap_const_lv2_0) else "1";
    icmp_ln491_3_fu_574_p2 <= "0" when (trunc_ln491_10_fu_570_p1 = ap_const_lv2_0) else "1";
    icmp_ln491_4_fu_671_p2 <= "0" when (trunc_ln491_12_fu_667_p1 = ap_const_lv2_0) else "1";
    icmp_ln491_5_fu_768_p2 <= "0" when (trunc_ln491_15_fu_764_p1 = ap_const_lv2_0) else "1";
    icmp_ln491_fu_283_p2 <= "0" when (trunc_ln491_1_fu_279_p1 = ap_const_lv2_0) else "1";

    layer2_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer2_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_out_blk_n <= layer2_out_empty_n;
        else 
            layer2_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer2_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_out_read <= ap_const_logic_1;
        else 
            layer2_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer4_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, layer4_out_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer4_out_blk_n <= layer4_out_full_n;
        else 
            layer4_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer4_out_din <= (((((select_ln491_11_fu_1644_p3 & out_data_4_fu_1499_p3) & out_data_3_fu_1354_p3) & out_data_2_fu_1209_p3) & out_data_1_fu_1064_p3) & out_data_fu_919_p3);

    layer4_out_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer4_out_write <= ap_const_logic_1;
        else 
            layer4_out_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln487_1_fu_328_p2 <= (tmp_51_fu_320_p3 or icmp_ln487_1_fu_314_p2);
    or_ln487_2_fu_425_p2 <= (tmp_57_fu_417_p3 or icmp_ln487_2_fu_411_p2);
    or_ln487_3_fu_522_p2 <= (tmp_63_fu_514_p3 or icmp_ln487_3_fu_508_p2);
    or_ln487_4_fu_619_p2 <= (tmp_69_fu_611_p3 or icmp_ln487_4_fu_605_p2);
    or_ln487_5_fu_716_p2 <= (tmp_75_fu_708_p3 or icmp_ln487_5_fu_702_p2);
    or_ln487_fu_231_p2 <= (tmp_fu_223_p3 or icmp_ln487_fu_217_p2);
    or_ln491_10_fu_1095_p2 <= (tmp_59_fu_1081_p3 or icmp_ln491_2_reg_1780);
    or_ln491_11_fu_1135_p2 <= (xor_ln491_13_fu_1130_p2 or tmp_62_fu_1116_p3);
    or_ln491_12_fu_1162_p2 <= (xor_ln491_15_fu_1156_p2 or tmp_62_fu_1116_p3);
    or_ln491_13_fu_1184_p2 <= (and_ln491_14_fu_1179_p2 or and_ln491_12_fu_1146_p2);
    or_ln491_14_fu_1203_p2 <= (xor_ln491_17_fu_1190_p2 or and_ln491_13_fu_1173_p2);
    or_ln491_15_fu_1240_p2 <= (tmp_65_fu_1226_p3 or icmp_ln491_3_reg_1807);
    or_ln491_16_fu_1280_p2 <= (xor_ln491_19_fu_1275_p2 or tmp_68_fu_1261_p3);
    or_ln491_17_fu_1307_p2 <= (xor_ln491_21_fu_1301_p2 or tmp_68_fu_1261_p3);
    or_ln491_18_fu_1329_p2 <= (and_ln491_19_fu_1324_p2 or and_ln491_17_fu_1291_p2);
    or_ln491_19_fu_1348_p2 <= (xor_ln491_23_fu_1335_p2 or and_ln491_18_fu_1318_p2);
    or_ln491_1_fu_845_p2 <= (xor_ln491_1_fu_840_p2 or tmp_50_fu_826_p3);
    or_ln491_20_fu_1385_p2 <= (tmp_71_fu_1371_p3 or icmp_ln491_4_reg_1834);
    or_ln491_21_fu_1425_p2 <= (xor_ln491_25_fu_1420_p2 or tmp_74_fu_1406_p3);
    or_ln491_22_fu_1452_p2 <= (xor_ln491_27_fu_1446_p2 or tmp_74_fu_1406_p3);
    or_ln491_23_fu_1474_p2 <= (and_ln491_24_fu_1469_p2 or and_ln491_22_fu_1436_p2);
    or_ln491_24_fu_1493_p2 <= (xor_ln491_29_fu_1480_p2 or and_ln491_23_fu_1463_p2);
    or_ln491_25_fu_1530_p2 <= (tmp_77_fu_1516_p3 or icmp_ln491_5_reg_1861);
    or_ln491_26_fu_1570_p2 <= (xor_ln491_31_fu_1565_p2 or tmp_80_fu_1551_p3);
    or_ln491_27_fu_1597_p2 <= (xor_ln491_33_fu_1591_p2 or tmp_80_fu_1551_p3);
    or_ln491_28_fu_1619_p2 <= (and_ln491_29_fu_1614_p2 or and_ln491_27_fu_1581_p2);
    or_ln491_29_fu_1638_p2 <= (xor_ln491_35_fu_1625_p2 or and_ln491_28_fu_1608_p2);
    or_ln491_2_fu_872_p2 <= (xor_ln491_3_fu_866_p2 or tmp_50_fu_826_p3);
    or_ln491_3_fu_894_p2 <= (and_ln491_4_fu_889_p2 or and_ln491_2_fu_856_p2);
    or_ln491_4_fu_913_p2 <= (xor_ln491_5_fu_900_p2 or and_ln491_3_fu_883_p2);
    or_ln491_5_fu_950_p2 <= (tmp_53_fu_936_p3 or icmp_ln491_1_reg_1753);
    or_ln491_6_fu_990_p2 <= (xor_ln491_7_fu_985_p2 or tmp_56_fu_971_p3);
    or_ln491_7_fu_1017_p2 <= (xor_ln491_9_fu_1011_p2 or tmp_56_fu_971_p3);
    or_ln491_8_fu_1039_p2 <= (and_ln491_9_fu_1034_p2 or and_ln491_7_fu_1001_p2);
    or_ln491_9_fu_1058_p2 <= (xor_ln491_11_fu_1045_p2 or and_ln491_8_fu_1028_p2);
    or_ln491_fu_805_p2 <= (tmp_46_fu_791_p3 or icmp_ln491_reg_1726);
    out_data_1_fu_1064_p3 <= 
        select_ln491_2_fu_1050_p3 when (or_ln491_9_fu_1058_p2(0) = '1') else 
        add_ln491_3_fu_965_p2;
    out_data_2_fu_1209_p3 <= 
        select_ln491_4_fu_1195_p3 when (or_ln491_14_fu_1203_p2(0) = '1') else 
        add_ln491_5_fu_1110_p2;
    out_data_3_fu_1354_p3 <= 
        select_ln491_6_fu_1340_p3 when (or_ln491_19_fu_1348_p2(0) = '1') else 
        add_ln491_7_fu_1255_p2;
    out_data_4_fu_1499_p3 <= 
        select_ln491_8_fu_1485_p3 when (or_ln491_24_fu_1493_p2(0) = '1') else 
        add_ln491_9_fu_1400_p2;
    out_data_fu_919_p3 <= 
        select_ln491_fu_905_p3 when (or_ln491_4_fu_913_p2(0) = '1') else 
        add_ln491_1_fu_820_p2;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln487_10_fu_722_p3 <= 
        ap_const_lv11_400 when (icmp_ln487_5_fu_702_p2(0) = '1') else 
        ap_const_lv11_0;
    select_ln487_11_fu_734_p3 <= 
        select_ln487_10_fu_722_p3 when (or_ln487_5_fu_716_p2(0) = '1') else 
        trunc_ln491_13_fu_730_p1;
    select_ln487_1_fu_249_p3 <= 
        select_ln487_fu_237_p3 when (or_ln487_fu_231_p2(0) = '1') else 
        trunc_ln491_fu_245_p1;
    select_ln487_2_fu_334_p3 <= 
        ap_const_lv11_400 when (icmp_ln487_1_fu_314_p2(0) = '1') else 
        ap_const_lv11_0;
    select_ln487_3_fu_346_p3 <= 
        select_ln487_2_fu_334_p3 when (or_ln487_1_fu_328_p2(0) = '1') else 
        trunc_ln491_2_fu_342_p1;
    select_ln487_4_fu_431_p3 <= 
        ap_const_lv11_400 when (icmp_ln487_2_fu_411_p2(0) = '1') else 
        ap_const_lv11_0;
    select_ln487_5_fu_443_p3 <= 
        select_ln487_4_fu_431_p3 when (or_ln487_2_fu_425_p2(0) = '1') else 
        trunc_ln491_5_fu_439_p1;
    select_ln487_6_fu_528_p3 <= 
        ap_const_lv11_400 when (icmp_ln487_3_fu_508_p2(0) = '1') else 
        ap_const_lv11_0;
    select_ln487_7_fu_540_p3 <= 
        select_ln487_6_fu_528_p3 when (or_ln487_3_fu_522_p2(0) = '1') else 
        trunc_ln491_8_fu_536_p1;
    select_ln487_8_fu_625_p3 <= 
        ap_const_lv11_400 when (icmp_ln487_4_fu_605_p2(0) = '1') else 
        ap_const_lv11_0;
    select_ln487_9_fu_637_p3 <= 
        select_ln487_8_fu_625_p3 when (or_ln487_4_fu_619_p2(0) = '1') else 
        trunc_ln491_11_fu_633_p1;
    select_ln487_fu_237_p3 <= 
        ap_const_lv11_400 when (icmp_ln487_fu_217_p2(0) = '1') else 
        ap_const_lv11_0;
    select_ln491_10_fu_1630_p3 <= 
        ap_const_lv8_7F when (and_ln491_28_fu_1608_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_11_fu_1644_p3 <= 
        select_ln491_10_fu_1630_p3 when (or_ln491_29_fu_1638_p2(0) = '1') else 
        add_ln491_11_fu_1545_p2;
    select_ln491_2_fu_1050_p3 <= 
        ap_const_lv8_7F when (and_ln491_8_fu_1028_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_4_fu_1195_p3 <= 
        ap_const_lv8_7F when (and_ln491_13_fu_1173_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_6_fu_1340_p3 <= 
        ap_const_lv8_7F when (and_ln491_18_fu_1318_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_8_fu_1485_p3 <= 
        ap_const_lv8_7F when (and_ln491_23_fu_1463_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_fu_905_p3 <= 
        ap_const_lv8_7F when (and_ln491_3_fu_883_p2(0) = '1') else 
        ap_const_lv8_80;
        sext_ln486_1_fu_304_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln_fu_297_p3),24));

        sext_ln486_2_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_s_fu_394_p3),24));

        sext_ln486_3_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_1_fu_491_p3),24));

        sext_ln486_4_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_2_fu_588_p3),24));

        sext_ln486_5_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_3_fu_685_p3),24));

        sext_ln486_fu_207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_200_p3),24));

    shl_ln1_fu_257_p3 <= (select_ln487_1_fu_249_p3 & ap_const_lv1_0);
    shl_ln491_1_fu_451_p3 <= (select_ln487_5_fu_443_p3 & ap_const_lv1_0);
    shl_ln491_2_fu_548_p3 <= (select_ln487_7_fu_540_p3 & ap_const_lv1_0);
    shl_ln491_3_fu_645_p3 <= (select_ln487_9_fu_637_p3 & ap_const_lv1_0);
    shl_ln491_4_fu_742_p3 <= (select_ln487_11_fu_734_p3 & ap_const_lv1_0);
    shl_ln491_s_fu_354_p3 <= (select_ln487_3_fu_346_p3 & ap_const_lv1_0);
    shl_ln_fu_200_p3 <= (trunc_ln486_reg_1680 & ap_const_lv1_0);
    sigmoid_1_fu_308_p2 <= std_logic_vector(signed(sext_ln486_1_fu_304_p1) + signed(ap_const_lv24_200));
    sigmoid_2_fu_405_p2 <= std_logic_vector(signed(sext_ln486_2_fu_401_p1) + signed(ap_const_lv24_200));
    sigmoid_3_fu_502_p2 <= std_logic_vector(signed(sext_ln486_3_fu_498_p1) + signed(ap_const_lv24_200));
    sigmoid_4_fu_599_p2 <= std_logic_vector(signed(sext_ln486_4_fu_595_p1) + signed(ap_const_lv24_200));
    sigmoid_5_fu_696_p2 <= std_logic_vector(signed(sext_ln486_5_fu_692_p1) + signed(ap_const_lv24_200));
    sigmoid_fu_211_p2 <= std_logic_vector(signed(sext_ln486_fu_207_p1) + signed(ap_const_lv24_200));
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_46_fu_791_p3 <= add_ln491_reg_1710(3 downto 3);
    tmp_48_fu_798_p3 <= add_ln491_reg_1710(2 downto 2);
    tmp_50_fu_826_p3 <= add_ln491_1_fu_820_p2(7 downto 7);
    tmp_51_fu_320_p3 <= sigmoid_1_fu_308_p2(23 downto 23);
    tmp_53_fu_936_p3 <= add_ln491_2_reg_1737(3 downto 3);
    tmp_54_fu_943_p3 <= add_ln491_2_reg_1737(2 downto 2);
    tmp_56_fu_971_p3 <= add_ln491_3_fu_965_p2(7 downto 7);
    tmp_57_fu_417_p3 <= sigmoid_2_fu_405_p2(23 downto 23);
    tmp_59_fu_1081_p3 <= add_ln491_4_reg_1764(3 downto 3);
    tmp_60_fu_1088_p3 <= add_ln491_4_reg_1764(2 downto 2);
    tmp_62_fu_1116_p3 <= add_ln491_5_fu_1110_p2(7 downto 7);
    tmp_63_fu_514_p3 <= sigmoid_3_fu_502_p2(23 downto 23);
    tmp_65_fu_1226_p3 <= add_ln491_6_reg_1791(3 downto 3);
    tmp_66_fu_1233_p3 <= add_ln491_6_reg_1791(2 downto 2);
    tmp_68_fu_1261_p3 <= add_ln491_7_fu_1255_p2(7 downto 7);
    tmp_69_fu_611_p3 <= sigmoid_4_fu_599_p2(23 downto 23);
    tmp_71_fu_1371_p3 <= add_ln491_8_reg_1818(3 downto 3);
    tmp_72_fu_1378_p3 <= add_ln491_8_reg_1818(2 downto 2);
    tmp_74_fu_1406_p3 <= add_ln491_9_fu_1400_p2(7 downto 7);
    tmp_75_fu_708_p3 <= sigmoid_5_fu_696_p2(23 downto 23);
    tmp_77_fu_1516_p3 <= add_ln491_10_reg_1845(3 downto 3);
    tmp_78_fu_1523_p3 <= add_ln491_10_reg_1845(2 downto 2);
    tmp_80_fu_1551_p3 <= add_ln491_11_fu_1545_p2(7 downto 7);
    tmp_fu_223_p3 <= sigmoid_fu_211_p2(23 downto 23);
    trunc_ln486_fu_146_p1 <= layer2_out_dout(22 - 1 downto 0);
    trunc_ln491_10_fu_570_p1 <= add_ln491_6_fu_556_p2(2 - 1 downto 0);
    trunc_ln491_11_fu_633_p1 <= sigmoid_4_fu_599_p2(11 - 1 downto 0);
    trunc_ln491_12_fu_667_p1 <= add_ln491_8_fu_653_p2(2 - 1 downto 0);
    trunc_ln491_13_fu_730_p1 <= sigmoid_5_fu_696_p2(11 - 1 downto 0);
    trunc_ln491_14_fu_1507_p4 <= add_ln491_10_reg_1845(10 downto 3);
    trunc_ln491_15_fu_764_p1 <= add_ln491_10_fu_750_p2(2 - 1 downto 0);
    trunc_ln491_1_fu_279_p1 <= add_ln491_fu_265_p2(2 - 1 downto 0);
    trunc_ln491_2_fu_342_p1 <= sigmoid_1_fu_308_p2(11 - 1 downto 0);
    trunc_ln491_3_fu_927_p4 <= add_ln491_2_reg_1737(10 downto 3);
    trunc_ln491_4_fu_376_p1 <= add_ln491_2_fu_362_p2(2 - 1 downto 0);
    trunc_ln491_5_fu_439_p1 <= sigmoid_2_fu_405_p2(11 - 1 downto 0);
    trunc_ln491_6_fu_1072_p4 <= add_ln491_4_reg_1764(10 downto 3);
    trunc_ln491_7_fu_473_p1 <= add_ln491_4_fu_459_p2(2 - 1 downto 0);
    trunc_ln491_8_fu_536_p1 <= sigmoid_3_fu_502_p2(11 - 1 downto 0);
    trunc_ln491_9_fu_1217_p4 <= add_ln491_6_reg_1791(10 downto 3);
    trunc_ln491_fu_245_p1 <= sigmoid_fu_211_p2(11 - 1 downto 0);
    trunc_ln491_s_fu_1362_p4 <= add_ln491_8_reg_1818(10 downto 3);
    trunc_ln_fu_782_p4 <= add_ln491_reg_1710(10 downto 3);
    xor_ln491_10_fu_1023_p2 <= (tmp_52_reg_1744 xor ap_const_lv1_1);
    xor_ln491_11_fu_1045_p2 <= (tmp_52_reg_1744 xor or_ln491_8_fu_1039_p2);
    xor_ln491_12_fu_1124_p2 <= (tmp_62_fu_1116_p3 xor ap_const_lv1_1);
    xor_ln491_13_fu_1130_p2 <= (tmp_61_reg_1785 xor ap_const_lv1_1);
    xor_ln491_14_fu_1151_p2 <= (tmp_58_reg_1771 xor or_ln491_11_fu_1135_p2);
    xor_ln491_15_fu_1156_p2 <= (xor_ln491_14_fu_1151_p2 xor ap_const_lv1_1);
    xor_ln491_16_fu_1168_p2 <= (tmp_58_reg_1771 xor ap_const_lv1_1);
    xor_ln491_17_fu_1190_p2 <= (tmp_58_reg_1771 xor or_ln491_13_fu_1184_p2);
    xor_ln491_18_fu_1269_p2 <= (tmp_68_fu_1261_p3 xor ap_const_lv1_1);
    xor_ln491_19_fu_1275_p2 <= (tmp_67_reg_1812 xor ap_const_lv1_1);
    xor_ln491_1_fu_840_p2 <= (tmp_49_reg_1731 xor ap_const_lv1_1);
    xor_ln491_20_fu_1296_p2 <= (tmp_64_reg_1798 xor or_ln491_16_fu_1280_p2);
    xor_ln491_21_fu_1301_p2 <= (xor_ln491_20_fu_1296_p2 xor ap_const_lv1_1);
    xor_ln491_22_fu_1313_p2 <= (tmp_64_reg_1798 xor ap_const_lv1_1);
    xor_ln491_23_fu_1335_p2 <= (tmp_64_reg_1798 xor or_ln491_18_fu_1329_p2);
    xor_ln491_24_fu_1414_p2 <= (tmp_74_fu_1406_p3 xor ap_const_lv1_1);
    xor_ln491_25_fu_1420_p2 <= (tmp_73_reg_1839 xor ap_const_lv1_1);
    xor_ln491_26_fu_1441_p2 <= (tmp_70_reg_1825 xor or_ln491_21_fu_1425_p2);
    xor_ln491_27_fu_1446_p2 <= (xor_ln491_26_fu_1441_p2 xor ap_const_lv1_1);
    xor_ln491_28_fu_1458_p2 <= (tmp_70_reg_1825 xor ap_const_lv1_1);
    xor_ln491_29_fu_1480_p2 <= (tmp_70_reg_1825 xor or_ln491_23_fu_1474_p2);
    xor_ln491_2_fu_861_p2 <= (tmp_44_reg_1717 xor or_ln491_1_fu_845_p2);
    xor_ln491_30_fu_1559_p2 <= (tmp_80_fu_1551_p3 xor ap_const_lv1_1);
    xor_ln491_31_fu_1565_p2 <= (tmp_79_reg_1866 xor ap_const_lv1_1);
    xor_ln491_32_fu_1586_p2 <= (tmp_76_reg_1852 xor or_ln491_26_fu_1570_p2);
    xor_ln491_33_fu_1591_p2 <= (xor_ln491_32_fu_1586_p2 xor ap_const_lv1_1);
    xor_ln491_34_fu_1603_p2 <= (tmp_76_reg_1852 xor ap_const_lv1_1);
    xor_ln491_35_fu_1625_p2 <= (tmp_76_reg_1852 xor or_ln491_28_fu_1619_p2);
    xor_ln491_3_fu_866_p2 <= (xor_ln491_2_fu_861_p2 xor ap_const_lv1_1);
    xor_ln491_4_fu_878_p2 <= (tmp_44_reg_1717 xor ap_const_lv1_1);
    xor_ln491_5_fu_900_p2 <= (tmp_44_reg_1717 xor or_ln491_3_fu_894_p2);
    xor_ln491_6_fu_979_p2 <= (tmp_56_fu_971_p3 xor ap_const_lv1_1);
    xor_ln491_7_fu_985_p2 <= (tmp_55_reg_1758 xor ap_const_lv1_1);
    xor_ln491_8_fu_1006_p2 <= (tmp_52_reg_1744 xor or_ln491_6_fu_990_p2);
    xor_ln491_9_fu_1011_p2 <= (xor_ln491_8_fu_1006_p2 xor ap_const_lv1_1);
    xor_ln491_fu_834_p2 <= (tmp_50_fu_826_p3 xor ap_const_lv1_1);
    zext_ln491_1_fu_961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_5_fu_955_p2),8));
    zext_ln491_2_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_10_fu_1100_p2),8));
    zext_ln491_3_fu_1251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_15_fu_1245_p2),8));
    zext_ln491_4_fu_1396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_20_fu_1390_p2),8));
    zext_ln491_5_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_25_fu_1535_p2),8));
    zext_ln491_fu_816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_fu_810_p2),8));
end behav;
