
---------- Begin Simulation Statistics ----------
final_tick                               70892824532500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52316                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792404                       # Number of bytes of host memory used
host_op_rate                                    83854                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   191.15                       # Real time elapsed on the host
host_tick_rate                               13682006                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002615                       # Number of seconds simulated
sim_ticks                                  2615256250                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           64                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       617909                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18767                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       858347                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       494808                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       617909                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       123101                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          936915                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           38927                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2116                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14091933                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7117878                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18794                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1276257                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1183551                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5062889                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.165852                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.141242                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       826919     16.33%     16.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1869119     36.92%     53.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       408766      8.07%     61.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       188885      3.73%     65.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       141802      2.80%     67.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       162097      3.20%     71.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       136004      2.69%     73.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        53040      1.05%     74.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1276257     25.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5062889                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.523049                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.523049                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2337877                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17542816                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           555988                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1513642                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          19012                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        794418                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3687431                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    73                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1408863                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    94                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              936915                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            843240                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4345974                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10906443                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           38024                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.179126                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       855766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       533735                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.085166                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5220943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.402544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.551718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2423537     46.42%     46.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           139146      2.67%     49.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           104413      2.00%     51.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           148447      2.84%     53.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           181891      3.48%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           337732      6.47%     63.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           168962      3.24%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           193340      3.70%     70.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1523475     29.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5220943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2734355                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1361985                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32484                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           776093                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.196862                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5090873                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1408863                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          139940                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3712901                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            5                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          279                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1422876                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17211945                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3682010                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        29878                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16721161                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             98                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         47698                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19012                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         48676                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          168                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       392580                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       103312                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        23777                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        27836                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26942257                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16705771                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497755                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13410633                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.193920                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16712224                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28976811                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13056343                       # number of integer regfile writes
system.switch_cpus.ipc                       1.911866                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.911866                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99777      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10366484     61.89%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85864      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34519      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341192      2.04%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128716      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159895      0.95%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63476      0.38%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138784      0.83%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           41      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175536      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23011      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12789      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3411162     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1409956      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278311      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          385      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16751040                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1576419                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3132810                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1539569                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1884368                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              195825                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011690                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          115557     59.01%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             55      0.03%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3399      1.74%     60.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            24      0.01%     60.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     60.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2547      1.30%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9979      5.10%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          59098     30.18%     97.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           900      0.46%     97.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         4265      2.18%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15270669                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35863435                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15166202                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16511353                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17211926                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16751040                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           19                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1183530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77398                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1716681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5220943                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.208432                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.260107                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       745722     14.28%     14.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       579437     11.10%     25.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       855838     16.39%     41.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       830193     15.90%     57.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       734243     14.06%     71.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       610679     11.70%     83.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       335003      6.42%     89.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       269661      5.16%     95.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       260167      4.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5220943                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.202574                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              843268                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       367482                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       256747                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3712901                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1422876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6711957                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5230492                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          218207                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         129608                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           870156                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         433833                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2864                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54788219                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17432552                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22406921                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1983628                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1300809                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          19012                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2129934                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1682277                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2997289                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29940364                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4161048                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             20998542                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34582501                       # The number of ROB writes
system.switch_cpus.timesIdled                     149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           77                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50245                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             77                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                711                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           51                       # Transaction distribution
system.membus.trans_dist::CleanEvict               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2346                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           711                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       198912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       198912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  198912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3057                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3057    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3057                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3972000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16252000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2615256250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          214                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4862                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19877                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           338                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5481                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2874560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2909888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             136                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25833                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002981                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054515                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25756     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     77      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25833                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44889500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38028000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            504499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          205                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22435                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22640                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          205                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22435                       # number of overall hits
system.l2.overall_hits::total                   22640                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          131                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2918                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3057                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          131                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2918                       # number of overall misses
system.l2.overall_misses::total                  3057                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    232069500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        242309500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10240000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    232069500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       242309500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25353                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25697                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25353                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25697                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.389881                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.115095                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118963                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.389881                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.115095                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118963                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78167.938931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79530.328992                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79263.820739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78167.938931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79530.328992                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79263.820739                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  51                       # number of writebacks
system.l2.writebacks::total                        51                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3049                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3049                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8930000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    202889500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    211819500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8930000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    202889500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    211819500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.389881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.115095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.118652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.389881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.115095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118652                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68167.938931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69530.328992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69471.794031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68167.938931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69530.328992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69471.794031                       # average overall mshr miss latency
system.l2.replacements                            136                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19557                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19557                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19557                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19557                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          214                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        17532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17532                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2344                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2346                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    183351500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     183351500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.117931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.118020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78221.629693                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78154.944587                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2344                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2344                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    159911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    159911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.117931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.117919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68221.629693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68221.629693                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10240000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10240000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.389881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.393491                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78167.938931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76992.481203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8930000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8930000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.389881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.387574                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68167.938931                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68167.938931                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4903                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4903                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     48718000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     48718000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.104802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.105455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84874.564460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84287.197232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     42978000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42978000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.104802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74874.564460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74874.564460                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2479.375044                       # Cycle average of tags in use
system.l2.tags.total_refs                         372                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       136                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.735294                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.555689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    92.010519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2374.808849                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.022464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.579787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.605316                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2938                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2812                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.717285                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    204054                       # Number of tag accesses
system.l2.tags.data_accesses                   204054                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       186752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             195648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           51                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 51                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             48944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            146831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3205804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     71408681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74810260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        48944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3205804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3254748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1248061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1248061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1248061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            48944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           146831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3205804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     71408681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             76058321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001508724500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6696                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         51                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3049                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       51                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30027500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                86708750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9933.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28683.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2184                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      15                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3049                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   51                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.144893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.290439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.668392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          291     34.56%     34.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          335     39.79%     74.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           55      6.53%     80.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           77      9.14%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      1.54%     91.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.71%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.36%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.83%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           55      6.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          842                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           2885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2885.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 193472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  195136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        73.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2543638500                       # Total gap between requests
system.mem_ctrls.avgGap                     820528.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       185088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3205804.402532256674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 70772414.749032720923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 440492.207981531450                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2918                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           51                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3536000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     83172750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8876678000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26992.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28503.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 174052509.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2234820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1187835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8260980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              26100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     205904400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        204045180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        832402080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1254061395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.517598                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2162110000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     87100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    366036250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3777060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2007555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13323240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              67860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     205904400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        405182220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        663024000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1293286335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.516105                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1720059500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     87100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    808086750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2615246250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       842858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           842871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       842858                       # number of overall hits
system.cpu.icache.overall_hits::total          842871                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          382                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            384                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          382                       # number of overall misses
system.cpu.icache.overall_misses::total           384                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     14818000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14818000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     14818000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14818000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       843240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       843255                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       843240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       843255                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000453                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000455                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000453                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000455                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 38790.575916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38588.541667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 38790.575916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38588.541667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          214                       # number of writebacks
system.cpu.icache.writebacks::total               214                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     12909500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12909500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     12909500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12909500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000398                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000398                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000398                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000398                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 38421.130952                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38421.130952                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 38421.130952                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38421.130952                       # average overall mshr miss latency
system.cpu.icache.replacements                    214                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       842858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          842871                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          382                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           384                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     14818000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14818000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       843240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       843255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000453                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000455                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 38790.575916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38588.541667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     12909500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12909500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 38421.130952                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38421.130952                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004318                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               45119                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               214                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            210.836449                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004244                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1686848                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1686848                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4667618                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4667619                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4667618                       # number of overall hits
system.cpu.dcache.overall_hits::total         4667619                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26233                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26233                       # number of overall misses
system.cpu.dcache.overall_misses::total         26239                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    549269995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    549269995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    549269995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    549269995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4693851                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4693858                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4693851                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4693858                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005590                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005589                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005590                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20938.131171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20933.343306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20938.131171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20933.343306                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2897                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               203                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.270936                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19557                       # number of writebacks
system.cpu.dcache.writebacks::total             19557                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          880                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          880                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          880                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          880                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25353                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    507685495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    507685495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    507685495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    507685495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005401                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005401                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005401                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005401                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 20024.671439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20024.671439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20024.671439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20024.671439                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24334                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3288432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3288433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    131593500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    131593500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3294784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3294789                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001929                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20716.860831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20703.823159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          875                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          875                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    109967000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    109967000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001662                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001662                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 20077.962388                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20077.962388                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    417676495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    417676495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21008.827272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21006.714027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19876                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19876                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    397718495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    397718495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20009.986667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20009.986667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70892824532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.036590                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2269469                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24334                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.263294                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.036476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9413074                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9413074                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70900569304000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69424                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796208                       # Number of bytes of host memory used
host_op_rate                                   111363                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   576.17                       # Real time elapsed on the host
host_tick_rate                               13441761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007745                       # Number of seconds simulated
sim_ticks                                  7744771500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2180                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5722                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1893914                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        58643                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2618253                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1534185                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1893914                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       359729                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2862871                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          120242                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6607                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42339219                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21546164                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        58643                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3847578                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4384649                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14893722                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.231974                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.141787                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2201589     14.78%     14.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5575502     37.44%     52.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1213339      8.15%     60.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       582671      3.91%     64.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       460450      3.09%     67.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       453145      3.04%     70.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       418354      2.81%     73.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       141094      0.95%     74.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3847578     25.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14893722                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.516318                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.516318                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6609537                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53778662                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1700693                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4748608                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          67898                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2351639                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11306446                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   195                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4532397                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   320                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2862871                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2621570                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12755452                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         11127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               33306799                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          135796                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.184826                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2655025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1654427                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.150276                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15478375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.539120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.560573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6862197     44.33%     44.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           451018      2.91%     47.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           302226      1.95%     49.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           453214      2.93%     52.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           560248      3.62%     55.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1018546      6.58%     62.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           501328      3.24%     65.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           613752      3.97%     69.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4715846     30.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15478375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8429600                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4301236                       # number of floating regfile writes
system.switch_cpus.idleCycles                   11168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99093                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2369024                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.303905                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15821877                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4532397                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          519459                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11384376                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           21                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1494                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4583050                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52678262                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11289480                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        99773                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51175985                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         94600                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          67898                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         95386                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          408                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1167293                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          776                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       565148                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       369009                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          776                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        82772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16321                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81188633                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              51023265                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500218                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40612004                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.294046                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51146318                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88364581                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39513632                       # number of integer regfile writes
system.switch_cpus.ipc                       1.936791                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.936791                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       402148      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31454907     61.34%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259776      0.51%     62.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104276      0.20%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023831      2.00%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       386927      0.75%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       481861      0.94%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189415      0.37%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419006      0.82%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          144      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       530287      1.03%     68.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69607      0.14%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38907      0.08%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10267993     20.03%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4331777      8.45%     97.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1044802      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206975      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51275763                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5226716                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10321701                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5043305                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6458035                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              696781                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013589                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          346916     49.79%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            322      0.05%     49.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10322      1.48%     51.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            66      0.01%     51.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     51.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         5375      0.77%     52.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29962      4.30%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     56.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         184559     26.49%     82.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         32375      4.65%     87.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        78228     11.23%     98.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8655      1.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46343680                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108634189                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45979960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50763129                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52678098                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51275763                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          164                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4542132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       229213                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          158                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5237240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15478375                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.312736                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.245763                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1913492     12.36%     12.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1708096     11.04%     23.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2562801     16.56%     39.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2489370     16.08%     56.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2204315     14.24%     70.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1907513     12.32%     82.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1058080      6.84%     89.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       807014      5.21%     94.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       827694      5.35%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15478375                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.310347                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2621570                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1031598                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       791579                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11384376                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4583050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20772551                       # number of misc regfile reads
system.switch_cpus.numCycles                 15489543                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          653610                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         377337                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2654633                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1174521                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8151                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166848830                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53355618                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68015986                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6107812                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3640158                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          67898                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5994422                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5823658                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9216879                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91350859                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12719348                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63455273                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105627903                       # The number of ROB writes
system.switch_cpus.timesIdled                     248                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          403                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160908                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            403                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7744771500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1688                       # Transaction distribution
system.membus.trans_dist::CleanEvict              492                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2483                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2483                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1059                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       334720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       334720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  334720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3542                       # Request fanout histogram
system.membus.reqLayer2.occupancy            13371000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18701750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7744771500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7744771500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7744771500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7744771500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67574                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          714                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14672                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61433                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           839                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18245                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        99392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9316096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9415488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2568                       # Total snoops (count)
system.tol2bus.snoopTraffic                    108032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83084                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004851                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.069477                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82681     99.51%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    403      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83084                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147054000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119517000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1260496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7744771500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          686                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        76288                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76974                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          686                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        76288                       # number of overall hits
system.l2.overall_hits::total                   76974                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          153                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3389                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3542                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          153                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3389                       # number of overall misses
system.l2.overall_misses::total                  3542                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     12843500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    261240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        274083500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     12843500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    261240000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       274083500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79677                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80516                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79677                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80516                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.182360                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.042534                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043991                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.182360                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.042534                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043991                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83944.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77084.685748                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77380.999435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83944.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77084.685748                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77380.999435                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1688                       # number of writebacks
system.l2.writebacks::total                      1688                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3542                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3542                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     11313500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    227350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    238663500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     11313500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    227350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    238663500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.182360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.042534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043991                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.182360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.042534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043991                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73944.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67084.685748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67380.999435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73944.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67084.685748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67380.999435                       # average overall mshr miss latency
system.l2.replacements                           2568                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65886                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65886                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          714                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              714                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          714                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          714                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        58949                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 58949                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2483                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2483                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    188878000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     188878000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.040419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.040419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76068.465566                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76068.465566                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2483                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2483                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    164048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    164048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.040419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.040419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66068.465566                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66068.465566                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     12843500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12843500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.182360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.182360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83944.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83944.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     11313500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     11313500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.182360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.182360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73944.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73944.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     72362000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     72362000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.049657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79869.757174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79869.757174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     63302000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     63302000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.049657                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049657                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69869.757174                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69869.757174                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7744771500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3309.849730                       # Cycle average of tags in use
system.l2.tags.total_refs                      210761                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6656                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.664814                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.521797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.588663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.584871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    54.966761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3230.187639                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.013420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.788620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.808069                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4088                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1021                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    647350                       # Number of tag accesses
system.l2.tags.data_accesses                   647350                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7744771500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         9792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       216896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             226688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         9792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       108032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          108032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         3389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1688                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1688                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1264337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     28005474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29269811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1264337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1264337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       13949024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13949024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       13949024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1264337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     28005474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             43218835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009127278500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           95                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           95                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10488                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1571                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3542                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1688                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3542                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1688                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    103                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              232                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     29802250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                94283500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8665.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27415.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2846                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1403                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3542                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1688                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.799531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   236.866262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.082075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          215     25.21%     25.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          238     27.90%     53.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           80      9.38%     62.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      5.86%     68.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           52      6.10%     74.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      3.75%     78.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      3.05%     81.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      3.17%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          133     15.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          853                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           95                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.526316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.898789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.566761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              5      5.26%      5.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            48     50.53%     55.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            13     13.68%     69.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             5      5.26%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             7      7.37%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             3      3.16%     85.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             2      2.11%     87.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1      1.05%     88.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      2.11%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      1.05%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      1.05%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      1.05%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      1.05%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      1.05%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      1.05%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      1.05%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      1.05%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      1.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            95                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           95                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.505263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.480017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.932552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               24     25.26%     25.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.16%     28.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               65     68.42%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.11%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            95                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 220096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  106432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  226688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               108032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        28.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7806573000                       # Total gap between requests
system.mem_ctrls.avgGap                    1492652.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         9792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       210304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       106432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1264336.849705636967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 27154319.530279234052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 13742432.555950811133                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         3389                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1688                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5027000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     89256500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207367733250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32856.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26337.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 122848183.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2356200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1252350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10767120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3058920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     611566800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        448579740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2596241280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3673822410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        474.361627                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6744953500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    258700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    741118000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3734220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1984785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13787340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5621940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     611566800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        577237290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2487898080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3701830455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        477.978008                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6461801000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    258700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1024270500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10360017750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70900569304000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3463484                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3463497                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3463484                       # number of overall hits
system.cpu.icache.overall_hits::total         3463497                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1326                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1326                       # number of overall misses
system.cpu.icache.overall_misses::total          1328                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     39445000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39445000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     39445000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39445000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3464810                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3464825                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3464810                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3464825                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000383                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000383                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000383                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000383                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 29747.360483                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29702.560241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 29747.360483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29702.560241                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          928                       # number of writebacks
system.cpu.icache.writebacks::total               928                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          151                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          151                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1175                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1175                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1175                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1175                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     34255500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34255500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     34255500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34255500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000339                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000339                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000339                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000339                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 29153.617021                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29153.617021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 29153.617021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29153.617021                       # average overall mshr miss latency
system.cpu.icache.replacements                    928                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3463484                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3463497                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1326                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1328                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     39445000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39445000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3464810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3464825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 29747.360483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29702.560241                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          151                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1175                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1175                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     34255500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34255500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 29153.617021                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29153.617021                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70900569304000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.020440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3464674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1177                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2943.648258                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000292                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020148                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           88                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.486328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6930827                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6930827                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70900569304000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900569304000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900569304000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70900569304000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900569304000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900569304000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70900569304000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18889032                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18889033                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18936906                       # number of overall hits
system.cpu.dcache.overall_hits::total        18936907                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       106442                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106448                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109948                       # number of overall misses
system.cpu.dcache.overall_misses::total        109954                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1795911991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1795911991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1795911991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1795911991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18995474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18995481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19046854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19046861                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005604                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005604                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005773                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005773                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16872.212012                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16871.261001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 16334.194265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16333.302936                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8372                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          426                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               723                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.579530                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    85.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        85443                       # number of writebacks
system.cpu.dcache.writebacks::total             85443                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3484                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3484                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3484                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3484                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105030                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105030                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1629475991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1629475991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1695858491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1695858491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15826.608821                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15826.608821                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16146.419985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16146.419985                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104012                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13357222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13357223                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        25112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    414970500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    414970500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13382334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13382339                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16524.788946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16522.157191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    330235000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    330235000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15253.348730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15253.348730                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1380941491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1380941491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014490                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 16979.484704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16979.067169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1299240991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1299240991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15979.251623                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15979.251623                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        47874                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         47874                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3506                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3506                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51380                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51380                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.068237                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.068237                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2072                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2072                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     66382500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     66382500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040327                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040327                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 32037.886100                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 32037.886100                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70900569304000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.148442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19041943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.289682                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000390                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.148052                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          522                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38198758                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38198758                       # Number of data accesses

---------- End Simulation Statistics   ----------
