ä»¥ä¸‹æ˜¯ä¸º `simple_8bit_adder` æ¨¡å—è®¾è®¡çš„å®Œæ•´ **Verilog æµ‹è¯•å° (testbench)**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šè¦æ±‚ï¼š

---

## âœ… 1. Testbench æ¨¡å—å£°æ˜

```verilog
module tb_simple_8bit_adder;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10.0ns;

    // ä¿¡å·å£°æ˜
    reg [7:0] a;
    reg [7:0] b;
    reg       cin;
    wire [7:0] sum;
    wire       cout;

    // è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    simple_8bit_adder uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );

    // æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ
    reg clk;

    initial begin
        clk = 0;
        forever # (CLK_PERIOD / 2) clk = ~clk; // 50%å ç©ºæ¯”
    end

    initial begin
        $monitor("Time: %t | a=0x%h, b=0x%h, cin=%b | sum=0x%h, cout=%b", 
                 $time, a, b, cin, sum, cout);

        // åˆå§‹åŒ–è¾“å…¥
        a = 8'b0;
        b = 8'b0;
        cin = 1'b0;

        // ç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ
        #CLK_PERIOD;

        // æµ‹è¯•åœºæ™¯ï¼šéå†æ‰€æœ‰å¯èƒ½çš„è¾“å…¥ç»„åˆï¼ˆ0åˆ°255ï¼‰
        for (integer i = 0; i < 256; i = i + 1) begin
            for (integer j = 0; j < 256; j = j + 1) begin
                for (integer k = 0; k < 2; k = k + 1) begin
                    a = i;
                    b = j;
                    cin = k;

                    #CLK_PERIOD;

                    // éªŒè¯ç»“æœ
                    $display("Testing a=0x%h, b=0x%h, cin=%b", a, b, cin);
                    $display("Expected sum: 0x%h, Expected cout: %b", (i + j + k), (i + j + k) > 255 ? 1 : 0);
                    $display("Actual sum: 0x%h, Actual cout: %b", sum, cout);
                    $display("--------------------------------------------------");

                    // æ£€æŸ¥è¾¹ç•Œæ¡ä»¶
                    if ((i == 255) && (j == 255) && (k == 1)) begin
                        $display("Boundary condition test: 255 + 255 + 1");
                        $display("Expected sum: 0x00, Expected cout: 1");
                        $display("Actual sum: 0x%h, Actual cout: %b", sum, cout);
                        $display("--------------------------------------------------");
                    end
                end
            end
        end

        // ç»“æŸä»¿çœŸ
        #CLK_PERIOD;
        $finish;
    end

endmodule
```

---

## âœ… 2. ä¿¡å·å£°æ˜

- `a`, `b`: 8ä½è¾“å…¥
- `cin`: è¿›ä½è¾“å…¥
- `sum`: 8ä½è¾“å‡º
- `cout`: è¿›ä½è¾“å‡º
- `clk`: æ—¶é’Ÿä¿¡å·
- `tb_simple_8bit_adder`: æµ‹è¯•å°æ¨¡å—å

---

## âœ… 3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ

- ä½¿ç”¨ `initial` å—ç”Ÿæˆä¸€ä¸ªå‘¨æœŸä¸º 10.0ns çš„æ—¶é’Ÿä¿¡å·ã€‚
- ä½¿ç”¨ `forever` å¾ªç¯å®ç°æŒç»­çš„æ—¶é’Ÿç¿»è½¬ã€‚

---

## âœ… 4. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–

- å®ä¾‹åŒ– `simple_8bit_adder` æ¨¡å—ï¼Œå¹¶è¿æ¥å…¶ç«¯å£ã€‚

---

## âœ… 5. æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ

- ä½¿ç”¨ä¸‰é‡åµŒå¥—å¾ªç¯éå†æ‰€æœ‰å¯èƒ½çš„ `a` å’Œ `b` è¾“å…¥ï¼ˆ0 åˆ° 255ï¼‰ï¼Œä»¥åŠ `cin` çš„ä¸¤ç§çŠ¶æ€ï¼ˆ0 å’Œ 1ï¼‰ã€‚
- æ¯ä¸ªæµ‹è¯•ç”¨ä¾‹åç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸä»¥ç¡®ä¿æ¨¡å—ç¨³å®šã€‚

---

## âœ… 6. ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º

- ä½¿ç”¨ `$display` æ˜¾ç¤ºæ¯ä¸ªæµ‹è¯•ç”¨ä¾‹çš„è¾“å…¥å’Œè¾“å‡ºã€‚
- ä½¿ç”¨ `$monitor` å®æ—¶ç›‘æ§å…³é”®ä¿¡å·çš„å˜åŒ–ã€‚
- å¯¹äºè¾¹ç•Œæ¡ä»¶ï¼ˆå¦‚ `255 + 255 + 1`ï¼‰ï¼Œå•ç‹¬è¿›è¡ŒéªŒè¯å¹¶è¾“å‡ºé¢„æœŸä¸å®é™…ç»“æœã€‚

---

## âœ… 7. é€‚å½“çš„ $display å’Œ $monitor è¯­å¥

- `$monitor` ç”¨äºå®æ—¶æ˜¾ç¤ºå½“å‰æ—¶é—´ã€è¾“å…¥å’Œè¾“å‡ºå€¼ã€‚
- `$display` ç”¨äºè¯¦ç»†å±•ç¤ºæ¯ä¸ªæµ‹è¯•ç”¨ä¾‹çš„ç»“æœã€‚

---

## ğŸ“Œ æ³¨æ„äº‹é¡¹

- è¯¥æµ‹è¯•å°ä½¿ç”¨äº† `reg` ç±»å‹çš„è¾“å…¥ä¿¡å·ï¼ˆ`a`, `b`, `cin`ï¼‰ï¼Œå› ä¸ºå®ƒä»¬éœ€è¦åœ¨æµ‹è¯•è¿‡ç¨‹ä¸­è¢«èµ‹å€¼ã€‚
- `sum` å’Œ `cout` æ˜¯ `wire` ç±»å‹ï¼Œç”±è¢«æµ‹æ¨¡å—é©±åŠ¨ã€‚
- ç”±äº `simple_8bit_adder` æ˜¯ç»„åˆé€»è¾‘æ¨¡å—ï¼Œä¸éœ€è¦åŒæ­¥æ—¶é’Ÿè§¦å‘ï¼Œä½†ä¸ºäº†æ¨¡æ‹Ÿæ—¶åºè¡Œä¸ºï¼Œæˆ‘ä»¬ä½¿ç”¨äº†ä¸€ä¸ªæ—¶é’Ÿä¿¡å·æ¥æ§åˆ¶æµ‹è¯•æ­¥è¿›ã€‚

---

## âœ… å¯é€‰ä¼˜åŒ–å»ºè®®

- å¦‚æœä½ å¸Œæœ›æ›´é«˜æ•ˆåœ°æµ‹è¯•æ‰€æœ‰ç»„åˆï¼Œå¯ä»¥è€ƒè™‘ä½¿ç”¨éšæœºæµ‹è¯•æˆ–è¦†ç›–æ‰€æœ‰å¯èƒ½çš„è¿›ä½è·¯å¾„ã€‚
- å¯ä»¥æ·»åŠ æ–­è¨€ï¼ˆ`assert`ï¼‰æ¥è‡ªåŠ¨éªŒè¯ç»“æœæ˜¯å¦ç¬¦åˆé¢„æœŸã€‚

---

å¦‚æœä½ éœ€è¦å°†æ­¤æµ‹è¯•å°é›†æˆåˆ°ä»¿çœŸå·¥å…·ä¸­ï¼ˆå¦‚ ModelSimã€Vivadoã€Verilator ç­‰ï¼‰ï¼Œåªéœ€å°†ä»£ç ä¿å­˜ä¸º `.v` æ–‡ä»¶å¹¶è¿è¡Œå³å¯ã€‚