INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/venur/OneDrive/Documents/GitHub/Single-Cycle-RISC-V-processor/RICS_V_Single_Cycle_Processor/RICS_V_Single_Cycle_Processor.srcs/sources_1/new/Register_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/venur/OneDrive/Documents/GitHub/Single-Cycle-RISC-V-processor/RICS_V_Single_Cycle_Processor/RICS_V_Single_Cycle_Processor.srcs/sim_1/new/Register_mem_Tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_Memory_Tb
