{
  "version"       : "ri5cyv2",
  "archi"         : "riscv",
  "implementation": "ri5cy",
  "gv_isa"        : ["--pulp", "--rv32m", "--pulpv2", "--pulp-perf-counters", "--pulp-hw-loop", "--itc-external-req", "--fpu", "--fpud", "--shared-fpu"],
  "isa"           : "rv32imfcXpulpv2Xf8Xf16XfvecXfauxXf16alt",
  "march"         : "imfcXpulpv2Xf8Xf16XfvecXfauxXf16alt",
  "priv_version"  : 1.9,
  "perf_counters" : true,
  "features"      : [ "misaligned", "perf"],
  "hal_files"     : [ "hal/riscv/riscv_v4.h", "hal/riscv/types.h" ],
  "archi_files"   : [ "archi/riscv/priv_1_9.h", "archi/riscv/builtins_v2.h", "archi/riscv/builtins_v2_emu.h", "archi/riscv/pcer_v1.h" ],
  "defines"       : [ "ARCHI_CORE_HAS_PULPV2",  "CORE_PULP_BUILTINS" ],
  "vp_class": "cpu/iss/iss",
  "bootaddr_offset": "0x80",
  "debug_binaries": [],
  "power_models": {
    "includes": [
      "power_models/core/riscy.json"
    ]
  },
  "iss_class": "iss_riscy"
}
