m255
K3
13
cModel Technology
Z0 d/home/sebsikora/altera/projects/mips/one_cycle/regfile/simulation/modelsim
Edecoder_5_to_32
Z1 w1456055182
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 d/home/sebsikora/altera/projects/mips/one_cycle/regfile/simulation/modelsim
Z5 8/home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd
Z6 F/home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd
l0
L5
VP_;8YCe5B`PXgFV@g<G@G3
Z7 OV;C;10.1d;51
31
Z8 !s108 1456059642.840545
Z9 !s90 -reportprogress|300|-93|-work|work|/home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd|
Z10 !s107 /home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 O1`E9A8gk8aYghFf?h;m=0
!i10b 1
Artl
R2
R3
DEx4 work 15 decoder_5_to_32 0 22 P_;8YCe5B`PXgFV@g<G@G3
l13
L11
VDaRFmS;dH75zhbWWL?KVX1
R7
31
R8
R9
R10
R11
R12
!s100 c8zmOjX;B:>Ug?:CJEXhB1
!i10b 1
Emux_32_to_1_by_32
Z13 w1456059406
R2
R3
R4
Z14 8/home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd
Z15 F/home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd
l0
L5
VSFVXn3dO:40Qd3C71ogVo2
R7
31
Z16 !s108 1456059642.808906
Z17 !s90 -reportprogress|300|-93|-work|work|/home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd|
Z18 !s107 /home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd|
R11
R12
!s100 A1eY7606dz^Q;keT2SG4L3
!i10b 1
Artl
R2
R3
DEx4 work 17 mux_32_to_1_by_32 0 22 SFVXn3dO:40Qd3C71ogVo2
l45
L43
VdL@PNF_;JdRgeFz=^@Wb40
R7
31
R16
R17
R18
R11
R12
!s100 AQP`K]1RVAgnF7[2Zf72[2
!i10b 1
Eregfile_32_by_32
Z19 w1456059547
R2
R3
R4
Z20 8/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd
Z21 F/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd
l0
L5
V`LVJP[:d;R8g3Z8P4Q>lK1
!s100 D[@GHoV:cO]`6ARVDWncR3
R7
31
!i10b 1
Z22 !s108 1456059642.868151
Z23 !s90 -reportprogress|300|-93|-work|work|/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd|
Z24 !s107 /home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd|
R11
R12
Artl
R2
R3
DEx4 work 16 regfile_32_by_32 0 22 `LVJP[:d;R8g3Z8P4Q>lK1
l140
L16
Vz?Nhh<m<U5Bi=zmLLZAVe2
!s100 gD6_H[NHh6e[Nf1mBh?Pf2
R7
31
!i10b 1
R22
R23
R24
R11
R12
Eregister_32
Z25 w1456057629
R2
R3
R4
Z26 8/home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd
Z27 F/home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd
l0
L5
VA5H;LNgAXU_XmFPf5@B3@2
R7
31
Z28 !s108 1456059642.777477
Z29 !s90 -reportprogress|300|-93|-work|work|/home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd|
Z30 !s107 /home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd|
R11
R12
!s100 n?VKb6E:D>d_NeE51_]Rf0
!i10b 1
Artl
R2
R3
DEx4 work 11 register_32 0 22 A5H;LNgAXU_XmFPf5@B3@2
l15
L13
Vdn13T1::eIT4d?8C7W0PW3
R7
31
R28
R29
R30
R11
R12
!s100 V6Ba9TQa0a>NZn^1Y<o]C3
!i10b 1
