Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\paul\Desktop\NIOS_II_System_391_For_Students_DE1\nios_system.qsys --block-symbol-file --output-directory=C:\Users\paul\Desktop\NIOS_II_System_391_For_Students_DE1\nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS_II_System_391_For_Students_DE1/nios_system.qsys
Progress: Reading input file
Progress: Adding HEX0_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX0_1
Progress: Adding HEX2_3 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX2_3
Progress: Adding HEX4_5 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX4_5
Progress: Adding PushButtons [altera_avalon_pio 15.0]
Progress: Parameterizing module PushButtons
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 15.0]
Progress: Parameterizing module lcd_16207_0
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_1
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 15.0]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\paul\Desktop\NIOS_II_System_391_For_Students_DE1\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\paul\Desktop\NIOS_II_System_391_For_Students_DE1\nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS_II_System_391_For_Students_DE1/nios_system.qsys
Progress: Reading input file
Progress: Adding HEX0_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX0_1
Progress: Adding HEX2_3 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX2_3
Progress: Adding HEX4_5 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX4_5
Progress: Adding PushButtons [altera_avalon_pio 15.0]
Progress: Parameterizing module PushButtons
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 15.0]
Progress: Parameterizing module lcd_16207_0
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_1
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 15.0]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4
Info: HEX0_1: Starting RTL generation for module 'nios_system_HEX0_1'
Info: HEX0_1:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_HEX0_1 --dir=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0001_HEX0_1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0001_HEX0_1_gen//nios_system_HEX0_1_component_configuration.pl  --do_build_sim=0  ]
Info: HEX0_1: Done RTL generation for module 'nios_system_HEX0_1'
Info: HEX0_1: "nios_system" instantiated altera_avalon_pio "HEX0_1"
Info: PushButtons: Starting RTL generation for module 'nios_system_PushButtons'
Info: PushButtons:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_PushButtons --dir=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0002_PushButtons_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0002_PushButtons_gen//nios_system_PushButtons_component_configuration.pl  --do_build_sim=0  ]
Info: PushButtons: Done RTL generation for module 'nios_system_PushButtons'
Info: PushButtons: "nios_system" instantiated altera_avalon_pio "PushButtons"
Info: clocks: "nios_system" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0003_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: lcd_16207_0: Starting RTL generation for module 'nios_system_lcd_16207_0'
Info: lcd_16207_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios_system_lcd_16207_0 --dir=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0004_lcd_16207_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0004_lcd_16207_0_gen//nios_system_lcd_16207_0_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_16207_0: Done RTL generation for module 'nios_system_lcd_16207_0'
Info: lcd_16207_0: "nios_system" instantiated altera_avalon_lcd_16207 "lcd_16207_0"
Info: leds: Starting RTL generation for module 'nios_system_leds'
Info: leds:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_leds --dir=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0005_leds_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0005_leds_gen//nios_system_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'nios_system_leds'
Info: leds: "nios_system" instantiated altera_avalon_pio "leds"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0006_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0006_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2016.08.18 17:29:52 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.08.18 17:29:52 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.08.18 17:29:54 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.08.18 17:29:54 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2016.08.18 17:29:57 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2016.08.18 17:29:57 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.08.18 17:29:57 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.08.18 17:29:58 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2016.08.18 17:29:59 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.08.18 17:30:01 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2016.08.18 17:30:01 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0007_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0007_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0008_switches_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0008_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'
Info: timer_0:   Generation command is [exec C:/Altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/Altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0009_timer_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/paul/AppData/Local/Temp/alt7032_4499465826824811120.dir/0009_timer_0_gen//nios_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_system_timer_0'
Info: timer_0: "nios_system" instantiated altera_avalon_timer "timer_0"
Info: to_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge
Info: to_external_bus_bridge_0: "nios_system" instantiated altera_up_avalon_to_external_bus_bridge "to_external_bus_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "nios_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_qsys_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_instruction_master_limiter"
Info: Reusing file C:/Users/paul/Desktop/NIOS_II_System_391_For_Students_DE1/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: to_external_bus_bridge_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "to_external_bus_bridge_0_avalon_slave_burst_adapter"
Info: Reusing file C:/Users/paul/Desktop/NIOS_II_System_391_For_Students_DE1/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/paul/Desktop/NIOS_II_System_391_For_Students_DE1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: to_external_bus_bridge_0_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "to_external_bus_bridge_0_avalon_slave_rsp_width_adapter"
Info: Reusing file C:/Users/paul/Desktop/NIOS_II_System_391_For_Students_DE1/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/paul/Desktop/NIOS_II_System_391_For_Students_DE1/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/paul/Desktop/NIOS_II_System_391_For_Students_DE1/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 39 modules, 67 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
