library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity testbench is
end testbench;

architecture test of testbench is

signal reset: std_logic := '1';
signal max: unsigned(7 downto 0) := 255;
signal clk: std_logic := '0';
signal contagem: unsigned(7 downto 0) := 0;
signal duty_cycle: unsigned(7 downto 0) := 0;
signal y: std_logic := '0';

component contador is
	generic(N: integer := 8);
	port(reset: in std_logic;
		  max: in unsigned(N-1 downto 0);
		  clk: in std_logic;
		  y: out unsigned(N-1 downto 0));
end component;

component comparador is
	generic(N: integer := 8);
	port(clk: in std_logic;
		  contagem: in unsigned(N-1 downto 0);
		  duty_cycle: in unsigned(N-1 downto 0);
		  y: out std_logic);
end component;

begin

	cont: contador port map(reset, max, clk, contagem);
	comp: comparador port map(clk, contagem, duty_cycle, y);
	
process(clk)
	
end process;

end test;