Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 40 ns : File "D:/Hossam/Digital_IC_Design/Verilog_Projects/project_5/project_5.srcs/sim_1/new/rca_nbit_tb.v" Line 42
