<?xml version="1.0" encoding="iso-8859-1" standalone="no" ?>
<?xml-stylesheet type="text/xsl" href="../../t32transform.xsl"?>
<TRACE32 file="D:\svn\demo\demo\coverage\multi_file_report\example_report\sieve\sieve\func-p-564-5bf.xml">
	<coverage>
		<COVerage.EXPORT.ListLine ts="1539005269" t32ver="S.2018.10.000101728" t32pv="ARM">
			<module>
				<addrFrom>P:0x4B0</addrFrom>
				<addrTo>P:0x167B</addrTo>
				<tree>\\sieve\sieve</tree>
				<cov>partial</cov>
				<exec>75.109%</exec>
				<branches>78.125%</branches>
				<ok>47</ok>
				<taken>4</taken>
				<nottaken>2</nottaken>
				<never>11</never>
				<bytes>4556</bytes>
				<bytesok>3422</bytesok>
				<function>
					<addrFrom>P:0x564</addrFrom>
					<addrTo>P:0x5BF</addrTo>
					<tree uid="p-564-5bf">\\sieve\sieve\func2a</tree>
					<cov>partial</cov>
					<exec>97.826%</exec>
					<branches>100.000%</branches>
					<ok>1</ok>
					<taken>0</taken>
					<nottaken>0</nottaken>
					<never>0</never>
					<bytes>92</bytes>
					<bytesok>90</bytesok>
					<line>
						<addrFrom>P:0x564</addrFrom>
						<addrTo>P:0x569</addrTo>
						<tree>sieve.c \178--180</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>6</bytes>
						<bytesok>6</bytesok>
					</line>
					<line>
						<addrFrom>P:0x56A</addrFrom>
						<addrTo>P:0x577</addrTo>
						<tree>sieve.c \181--184</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>14</bytes>
						<bytesok>14</bytesok>
					</line>
					<line>
						<addrFrom>P:0x578</addrFrom>
						<addrTo>P:0x581</addrTo>
						<tree>sieve.c \185--185</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>10</bytes>
						<bytesok>10</bytesok>
					</line>
					<line>
						<addrFrom>P:0x582</addrFrom>
						<addrTo>P:0x585</addrTo>
						<tree>sieve.c \186--187</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>4</bytes>
						<bytesok>4</bytesok>
					</line>
					<line>
						<addrFrom>P:0x586</addrFrom>
						<addrTo>P:0x5A1</addrTo>
						<tree>sieve.c \188--188</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>28</bytes>
						<bytesok>28</bytesok>
					</line>
					<line>
						<addrFrom>P:0x5A2</addrFrom>
						<addrTo>P:0x5AB</addrTo>
						<tree>sieve.c \186--187</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>100.000%</branches>
						<ok>1</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>0</never>
						<bytes>10</bytes>
						<bytesok>10</bytesok>
					</line>
					<line>
						<addrFrom>P:0x5AC</addrFrom>
						<addrTo>P:0x5BF</addrTo>
						<tree>sieve.c \189--189</tree>
						<srcpath>.\src</srcpath>
						<cov>partial</cov>
						<exec>90.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>20</bytes>
						<bytesok>18</bytesok>
					</line>
				</function>
			</module>
		<total>
			<cov>partial</cov>
			<exec>75.109%</exec>
			<branches>78.125%</branches>
			<ok>47</ok>
			<taken>4</taken>
			<nottaken>2</nottaken>
			<never>11</never>
			<bytes>4556</bytes>
			<bytesok>3422</bytesok>
		</total>
		</COVerage.EXPORT.ListLine>
	</coverage>
	<marker>
		<BookMark.EXPORT ts="1539005269" t32ver="S.2018.10.000101728" t32pv="ARM">
		</BookMark.EXPORT>
	</marker>
	<listing>
		<List.EXPORT ts="1539005269" t32ver="S.2018.10.000101728" t32pv="ARM" cpu="ARM922T">
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>178</line><src></src></hll>
				<hll><line>179</line><src>void func2a(void)</src></hll>
				<hll><cov>ok</cov><line>180</line><src>{</src></hll>
				<asm><cov>ok</cov><addr>ST:00000564</addr><code>B590</code><label>func2a:</label><mnemonic>push    {r4,r7,r14}</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000566</addr><code>B083</code><mnemonic>sub     sp,#0x0C</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000568</addr><code>AF00</code><mnemonic>add     r7,sp,#0x0</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>181</line><src>    char autovar;   /* char stack variable */</src></hll>
				<hll><line>182</line><src>    register char regvar;   /* char register variable */</src></hll>
				<hll><line>183</line><src></src></hll>
				<hll><cov>ok</cov><line>184</line><src>    autovar = regvar = (char) mstatic1;</src></hll>
				<asm><cov>ok</cov><addr>ST:0000056A</addr><code>4B13</code><mnemonic>ldr     r3,0x5B8</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000056C</addr><code>681B</code><mnemonic>ldr     r3,[r3]</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000056E</addr><code>061B</code><mnemonic>lsl     r3,r3,#0x18</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000570</addr><code>0E1C</code><mnemonic>lsr     r4,r3,#0x18</mnemonic><comment>regvar,r3,#24</comment></asm>
				<asm><cov>ok</cov><addr>ST:00000572</addr><code>1DFB</code><mnemonic>add     r3,r7,#0x7</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000574</addr><code>1C22</code><mnemonic>mov     r2,r4</mnemonic><comment>r2,regvar</comment></asm>
				<asm><cov>ok</cov><addr>ST:00000576</addr><code>701A</code><mnemonic>strb    r2,[r3]</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><cov>ok</cov><line>185</line><src>    autovar++;</src></hll>
				<asm><cov>ok</cov><addr>ST:00000578</addr><code>1DFB</code><mnemonic>add     r3,r7,#0x7</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000057A</addr><code>1DFA</code><mnemonic>add     r2,r7,#0x7</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000057C</addr><code>7812</code><mnemonic>ldrb    r2,[r2]</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000057E</addr><code>3201</code><mnemonic>add     r2,#0x1</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000580</addr><code>701A</code><mnemonic>strb    r2,[r3]</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>186</line><src></src></hll>
				<hll><cov>ok</cov><line>187</line><src>    for ( regvar = 0; regvar &lt; (char) 5 ; regvar++ )</src></hll>
				<asm><cov>ok</cov><addr>ST:00000582</addr><code>2400</code><mnemonic>mov     r4,#0x0</mnemonic><comment>regvar,#0</comment></asm>
				<asm><cov>ok</cov><addr>ST:00000584</addr><code>E010</code><mnemonic>b       0x5A8</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>186</line><src></src></hll>
				<hll><cov>ok</cov><line>187</line><src>    for ( regvar = 0; regvar &lt; (char) 5 ; regvar++ )</src></hll>
				<asm><cov>ok</cov><addr>ST:000005A2</addr><code>1C63</code><mnemonic>add     r3,r4,#0x1</mnemonic><comment>r3,regvar,#1</comment></asm>
				<asm><cov>ok</cov><addr>ST:000005A4</addr><code>061B</code><mnemonic>lsl     r3,r3,#0x18</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005A6</addr><code>0E1C</code><mnemonic>lsr     r4,r3,#0x18</mnemonic><comment>regvar,r3,#24</comment></asm>
				<asm><cov>ok</cov><addr>ST:000005A8</addr><code>2C04</code><mnemonic>cmp     r4,#0x4</mnemonic><comment>regvar,#4</comment></asm>
				<asm><cov>ok</cov><addr>ST:000005AA</addr><code>D9EC</code><mnemonic>bls     0x586</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><cov>ok</cov><line>188</line><src>        vchar += regvar*autovar;</src></hll>
				<asm><cov>ok</cov><addr>ST:00000586</addr><code>1DFB</code><mnemonic>add     r3,r7,#0x7</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000588</addr><code>781B</code><mnemonic>ldrb    r3,[r3]</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000058A</addr><code>1C1A</code><mnemonic>mov     r2,r3</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000058C</addr><code>1C13</code><mnemonic>mov     r3,r2</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000058E</addr><code>4363</code><mnemonic>mul     r3,r4</mnemonic><comment>r3,regvar</comment></asm>
				<asm><cov>ok</cov><addr>ST:00000590</addr><code>061B</code><mnemonic>lsl     r3,r3,#0x18</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000592</addr><code>0E1A</code><mnemonic>lsr     r2,r3,#0x18</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000594</addr><code>4B09</code><mnemonic>ldr     r3,0x5BC</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000596</addr><code>781B</code><mnemonic>ldrb    r3,[r3]</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000598</addr><code>18D3</code><mnemonic>add     r3,r2,r3</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000059A</addr><code>061B</code><mnemonic>lsl     r3,r3,#0x18</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000059C</addr><code>0E1A</code><mnemonic>lsr     r2,r3,#0x18</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000059E</addr><code>4B07</code><mnemonic>ldr     r3,0x5BC</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005A0</addr><code>701A</code><mnemonic>strb    r2,[r3]</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><cov>partial</cov><line>189</line><src>}</src></hll>
				<asm><cov>ok</cov><addr>ST:000005AC</addr><code>46BD</code><mnemonic>mov     r13,r7</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005AE</addr><code>B003</code><mnemonic>add     sp,#0x0C</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005B0</addr><code>BC90</code><mnemonic>pop     {r4,r7}</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005B2</addr><code>BC01</code><mnemonic>pop     {r0}</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000005B4</addr><code>4700</code><mnemonic>bx      r0</mnemonic></asm>
				<asm><cov>never</cov><addr>ST:000005B6</addr><code>46C0</code><mnemonic>nop     </mnemonic></asm>
				<asm><cov>read</cov><addr>SP:000005B8</addr><code>000046C0</code><mnemonic>dcd     0x46C0</mnemonic><comment>mstatic1</comment></asm>
				<asm><cov>read</cov><addr>SP:000005BC</addr><code>00005DB4</code><mnemonic>dcd     0x5DB4</mnemonic><comment>vchar</comment></asm>
			</mixed>
		</List.EXPORT>
	</listing>
</TRACE32>
