# hades.models.Design file
#  
[name] RUN1819_CPU
[components]
hades.models.Design timer -3000 -3600 @N 1001 ./timer.hds
hades.models.Design registerbank 19800 -6000 @N 1001 ./registerbank.hds
hades.models.rtlib.muxes.Mux21 i2 40800 -5400 @N 1001 32 UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU_B 1.0E-8
hades.models.Design instruction_decoder1 6600 -6000 @N 1001 ./instructiondecoder.hds
hades.models.rtlib.io.OpinVector DATABUS_OUT 45600 2400 @N 1001 32 1.0E-9 0
hades.models.rtlib.muxes.Mux21 i1 21600 -10800 @N 1001 32 UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i0 14400 -10800 @N 1001 32 UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU_B 1.0E-8
hades.models.rtlib.io.IpinVector DATABUS_IN -7200 -9000 @N 1001 32 UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU_B 1.0E-9 2
hades.models.io.Opin nRE 39000 7800 @N 1001 5.0E-9
hades.models.io.Opin nWE 39000 9000 @N 1001 5.0E-9
hades.models.Design Flag_Registerbank 27000 6600 @N 1001 ./flagregisterbank.hds
hades.models.io.Opin HALTED 35400 -8400 @N 1001 5.0E-9
hades.models.rtlib.io.OpinVector ADDRESSBUS 45600 1200 @N 1001 32 1.0E-9 0
hades.models.Design tester 31800 -6000 @N 1001 ./tester.hds
hades.models.io.Ipin CLOCK -7800 12600 @N 1001 null U
hades.models.Design ALU 18000 6000 @N 1001 ./ALU.hds
hades.models.io.Ipin nRESET -7800 13800 @N 1001 null U
[end components]
[signals]
hades.signals.SignalStdLogicVector n5_0 4 2 instruction_decoder1 CONDITION tester CONDITION 4 2 23400 1800 11400 1800 2 23400 1800 31200 1800 2 31200 1800 31200 -5400 2 31200 -5400 31800 -5400 0 
hades.signals.SignalStdLogic1164 n27_0 2 instruction_decoder1 C|REG i0 S 3 2 11400 -4800 13800 -4800 2 13800 -4800 13800 -9600 2 13800 -9600 14400 -9600 0 
hades.signals.SignalStdLogicVector n31 32 2 i2 Y ADDRESSBUS A 2 2 42600 -3600 42600 1200 2 42600 1200 45600 1200 0 
hades.signals.SignalStdLogicVector n30 32 2 i1 Y registerbank DATA 4 2 23400 -9000 23400 -7800 2 23400 -7800 19200 -7800 2 19200 -7800 19200 -5400 2 19200 -5400 19800 -5400 0 
hades.signals.SignalStdLogicVector n9 32 3 DATABUS_IN Y instruction_decoder1 INSTRUCTION i1 A0 7 2 -7200 -9000 600 -9000 2 600 -9000 600 -5400 2 600 -5400 6600 -5400 2 600 -9000 600 -12600 2 600 -12600 22800 -12600 2 22800 -12600 24000 -12600 2 24000 -12600 24000 -10800 1 600 -9000 
hades.signals.SignalStdLogic1164 n8 3 timer FETCH instruction_decoder1 FETCH i2 S 8 2 1800 -1800 3600 -1800 2 3600 -1800 3600 -4200 2 4800 -4200 6600 -4200 2 3600 -4200 4800 -4200 2 4800 -4200 4800 -13200 2 4800 -13200 39600 -13200 2 39600 -13200 39600 -4200 2 39600 -4200 40800 -4200 1 4800 -4200 
hades.signals.SignalStdLogic1164 n7 2 timer EXECUTE instruction_decoder1 EXECUTE 3 2 1800 -2400 3000 -2400 2 3000 -2400 3000 -4800 2 3000 -4800 6600 -4800 0 
hades.signals.SignalStdLogic1164 n6 5 timer nRESET_OUT instruction_decoder1 nRESET registerbank nRESET Flag_Registerbank nRESET tester nRESET 13 2 1800 -1200 4200 -1200 2 4200 -1200 4200 -3000 2 4200 -3000 6600 -3000 2 4200 -1200 4200 3600 2 4200 3600 16200 3600 2 16200 3600 16200 -1800 2 16200 -1800 19800 -1800 2 16200 3600 26400 3600 2 26400 3600 26400 10200 2 26400 10200 26400 10800 2 26400 10800 27000 10800 2 26400 3600 26400 -1800 2 26400 -1800 31800 -1800 3 4200 -1200 16200 3600 26400 3600 
hades.signals.SignalStdLogic1164 n5 2 Flag_Registerbank OVERFLOW_OUT tester OVERFLOW 5 2 31800 7200 32400 7200 2 32400 7200 32400 6000 2 32400 6000 30600 6000 2 30600 6000 30600 -3600 2 30600 -3600 31800 -3600 0 
hades.signals.SignalStdLogic1164 n19 2 Flag_Registerbank ZERO_OUT tester ZERO 5 2 31800 9000 34200 9000 2 34200 9000 34200 4200 2 34200 4200 29400 4200 2 29400 4200 29400 -4200 2 29400 -4200 31800 -4200 0 
hades.signals.SignalStdLogicVector n4 3 2 instruction_decoder1 OPCODE ALU opcode 3 2 11400 1200 14400 1200 2 14400 1200 14400 7800 2 14400 7800 18000 7800 0 
hades.signals.SignalStdLogicVector n30_0 32 3 ALU RESULT i2 A0 i1 A1 12 2 22800 6600 25200 6600 2 25200 6600 25200 5400 2 25200 5400 27000 5400 2 27000 -1200 27000 -12600 2 27000 5400 27000 600 2 27000 600 27000 -1200 2 27000 -12600 43200 -12600 2 43200 -12600 43200 -5400 2 27000 -12600 25200 -12600 2 25200 -12600 25200 -14400 2 25200 -14400 22800 -14400 2 22800 -14400 22800 -10800 1 27000 -12600 
hades.signals.SignalStdLogic1164 n18 2 Flag_Registerbank CARRY_OUT tester CARRY 5 2 31800 8400 33600 8400 2 33600 8400 33600 4800 2 33600 4800 28800 4800 2 28800 4800 28800 -4800 2 28800 -4800 31800 -4800 0 
hades.signals.SignalStdLogic1164 n3 2 timer HALTED HALTED A 3 2 35400 -8400 2400 -8400 2 2400 -8400 2400 -3000 2 2400 -3000 1800 -3000 0 
hades.signals.SignalStdLogic1164 n17 2 Flag_Registerbank NEGATIVE_OUT tester NEGATIVE 5 2 31800 7800 33000 7800 2 33000 7800 33000 5400 2 33000 5400 30000 5400 2 30000 5400 30000 -3000 2 30000 -3000 31800 -3000 0 
hades.signals.SignalStdLogic1164 n2 2 instruction_decoder1 HALT timer HALT 6 2 10800 -7200 -4200 -7200 2 -4200 -7200 -4200 -3000 2 -4200 -3000 -3000 -3000 2 10800 -7200 13200 -7200 2 13200 -7200 13200 -5400 2 13200 -5400 11400 -5400 0 
hades.signals.SignalStdLogic1164 n16 2 instruction_decoder1 SET_F Flag_Registerbank SET 7 2 11400 -3600 14400 -3600 2 14400 -3600 14400 600 2 14400 600 13200 600 2 13200 600 13200 10800 2 13200 10800 25200 10800 2 25200 10800 25200 9600 2 25200 9600 27000 9600 0 
hades.signals.SignalStdLogic1164 n1 2 nRESET Y timer nRESET_IN 3 2 -7800 13800 -3600 13800 2 -3600 13800 -3600 -1200 2 -3600 -1200 -3000 -1200 0 
hades.signals.SignalStdLogic1164 n15 2 ALU ZERO Flag_Registerbank ZERO_IN 1 2 22800 9000 27000 9000 0 
hades.signals.SignalStdLogic1164 n0 6 CLOCK Y timer CLOCK instruction_decoder1 CLOCK registerbank CLOCK Flag_Registerbank CLOCK tester CLOCK 17 2 -7800 12600 -6000 12600 2 -6000 12600 -6000 -1800 2 -6000 -1800 -3000 -1800 2 -6000 12600 6000 12600 2 6000 12600 6000 -3600 2 6000 -3600 6600 -3600 2 6000 12600 15600 12600 2 15600 12600 15600 -2400 2 15600 -2400 19800 -2400 2 15600 12600 25800 12600 2 25800 12600 25800 10200 2 25800 10200 27000 10200 2 25800 12600 34800 12600 2 34800 12600 34800 600 2 34800 600 28200 600 2 28200 600 28200 -2400 2 28200 -2400 31800 -2400 4 -6000 12600 6000 12600 15600 12600 25800 12600 
hades.signals.SignalStdLogic1164 n14 2 ALU CARRY Flag_Registerbank CARRY_IN 1 2 22800 8400 27000 8400 0 
hades.signals.SignalStdLogic1164 n13 2 ALU NEGATIVE Flag_Registerbank NEGATIVE_IN 1 2 22800 7800 27000 7800 0 
hades.signals.SignalStdLogic1164 n12 2 ALU OVERFLOW Flag_Registerbank OVERFLOW_IN 1 2 22800 7200 27000 7200 0 
hades.signals.SignalStdLogic1164 n11 2 instruction_decoder1 nRE nRE A 5 2 11400 -2400 13800 -2400 2 13800 -2400 13800 14400 2 13800 14400 37800 14400 2 37800 14400 37800 7800 2 37800 7800 39000 7800 0 
hades.signals.SignalStdLogic1164 n10 2 instruction_decoder1 nWE nWE A 5 2 11400 -1800 15000 -1800 2 15000 -1800 15000 13800 2 15000 13800 38400 13800 2 38400 13800 38400 9000 2 38400 9000 39000 9000 0 
hades.signals.SignalStdLogic1164 n29 2 instruction_decoder1 DATABUS|ALU i1 S 5 2 11400 -4200 15600 -4200 2 15600 -4200 15600 -7200 2 15600 -7200 20400 -7200 2 20400 -7200 20400 -9600 2 20400 -9600 21600 -9600 0 
hades.signals.SignalStdLogicVector n28 32 2 i0 Y ALU A 4 2 16200 -9000 16200 -6000 2 16200 -6000 16800 -6000 2 16800 -6000 16800 7200 2 16800 7200 18000 7200 0 
hades.signals.SignalStdLogicVector n27 32 2 instruction_decoder1 C32 i0 A1 4 2 11400 -1200 12600 -1200 2 12600 -1200 12600 -11400 2 12600 -11400 15600 -11400 2 15600 -11400 15600 -10800 0 
hades.signals.SignalStdLogicVector n26 32 3 registerbank REG_B ALU B i2 A1 8 2 24600 -5400 25800 -5400 2 25800 -5400 25800 3000 2 25800 3000 17400 3000 2 17400 3000 17400 6600 2 17400 6600 18000 6600 2 25800 -5400 25800 -7200 2 25800 -7200 42000 -7200 2 42000 -7200 42000 -5400 1 25800 -5400 
hades.signals.SignalStdLogicVector n25 32 3 registerbank REG_A DATABUS_OUT A i0 A0 6 2 24600 -4800 27600 -4800 2 27600 -4800 27600 2400 2 27600 2400 45600 2400 2 27600 -4800 27600 -11400 2 27600 -11400 16800 -11400 2 16800 -11400 16800 -10800 1 27600 -4800 
hades.signals.SignalStdLogicVector n24 4 2 instruction_decoder1 ADDR_A registerbank ADDR_A 3 2 11400 600 17400 600 2 17400 600 17400 -3000 2 17400 -3000 19800 -3000 0 
hades.signals.SignalStdLogicVector n23 4 2 instruction_decoder1 ADDR_B registerbank ADDR_B 3 2 11400 0 18000 0 2 18000 0 18000 -3600 2 18000 -3600 19800 -3600 0 
hades.signals.SignalStdLogicVector n22 4 2 instruction_decoder1 ADDR_DEST registerbank ADDR_DEST 3 2 11400 -600 18600 -600 2 18600 -600 18600 -4200 2 18600 -4200 19800 -4200 0 
hades.signals.SignalStdLogic1164 n21 2 tester TEST_SUCCEEDS timer TEST_SUCCEEDS 5 2 36600 -5400 37800 -5400 2 37800 -5400 37800 -6600 2 37800 -6600 -6000 -6600 2 -6000 -6600 -6000 -2400 2 -6000 -2400 -3000 -2400 0 
hades.signals.SignalStdLogic1164 n20 2 instruction_decoder1 POP registerbank POP 3 2 11400 -3000 16200 -3000 2 16200 -3000 16200 -4800 2 16200 -4800 19800 -4800 0 
[end signals]
[end]
