Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 22 16:03:24 2023
| Host         : GdF-intercettazioni running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 400
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 6          |
| TIMING-18 | Warning  | Missing input or output delay  | 3          |
| TIMING-20 | Warning  | Non-clocked latch              | 390        |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#136 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#137 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#138 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#139 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#140 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#141 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#142 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#143 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#144 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#145 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#146 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#147 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#148 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#149 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#150 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#151 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#152 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#153 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#154 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#155 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#156 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#157 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#158 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#159 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#160 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#161 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#162 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#163 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#164 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#165 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#166 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#167 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#168 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#169 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#170 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#171 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#172 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#173 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#174 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#175 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#176 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#177 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#178 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#179 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#180 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#181 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#182 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#183 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#184 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#185 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#186 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#187 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#188 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#189 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#190 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#191 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#192 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#193 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#194 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#195 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#196 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#197 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#198 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#199 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#200 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#201 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#202 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#203 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#204 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#205 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#206 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#207 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#208 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#209 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#210 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#211 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#212 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#213 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#214 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#215 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#216 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#217 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#218 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#219 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#220 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#221 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#222 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#223 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#224 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#225 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#226 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#227 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#228 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#229 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#230 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#231 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#232 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#233 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#234 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#235 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#236 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#237 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#238 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#239 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#240 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#241 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#242 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#243 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#244 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#245 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#246 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#247 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#248 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#249 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#250 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#251 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#252 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#253 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#254 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#255 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#256 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#257 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#258 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#259 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#260 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#261 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#262 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#263 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#264 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#265 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#266 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#267 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#268 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#269 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#270 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#271 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#272 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#273 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#274 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#275 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#276 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#277 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#278 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#279 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#280 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#281 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#282 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#283 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#284 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#285 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#286 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#287 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#288 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#289 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#290 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#291 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#292 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#293 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#294 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#295 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#296 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#297 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#298 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#299 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#300 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#301 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#302 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#303 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#304 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#305 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#306 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#307 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#308 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#309 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#310 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#311 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#312 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#313 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#314 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#315 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#316 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#317 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#318 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#319 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#320 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#321 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#322 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#323 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#324 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#325 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#326 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#327 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#328 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#329 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#330 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#331 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#332 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#333 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#334 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#335 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#336 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#337 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#338 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#339 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#340 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#341 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#342 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#343 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#344 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#345 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#346 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#347 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#348 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#349 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#350 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#351 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#352 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#353 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#354 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#355 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#356 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#357 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#358 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#359 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#360 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#361 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#362 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#363 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#364 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#365 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#366 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#367 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#368 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#369 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#370 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#371 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#372 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#373 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#374 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#375 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#376 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#377 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#378 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#379 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#380 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#381 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#382 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#383 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#384 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#385 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#386 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#387 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#388 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#389 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/InDec_FIFOMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#390 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 390 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


