{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653994402227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653994402227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 11:53:22 2022 " "Processing started: Tue May 31 11:53:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653994402227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994402227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLights -c TrafficLights " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLights -c TrafficLights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994402228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653994402588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653994402588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightsfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlightsfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrafficLightsFSM-Behavioral " "Found design unit 1: TrafficLightsFSM-Behavioral" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653994410665 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrafficLightsFSM " "Found entity 1: TrafficLightsFSM" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653994410665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightstop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlightstop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrafficLightsTop-Shell " "Found design unit 1: TrafficLightsTop-Shell" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653994410666 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrafficLightsTop " "Found entity 1: TrafficLightsTop" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653994410666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TimerAuxFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653994410668 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TimerAuxFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653994410668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653994410669 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653994410669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLightsTop " "Elaborating entity \"TrafficLightsTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653994410705 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[14..3\] TrafficLightsTop.vhd(8) " "Using initial value X (don't care) for net \"LEDR\[14..3\]\" at TrafficLightsTop.vhd(8)" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410707 "|TrafficLightsTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:clk_div_1hz A:rtl " "Elaborating entity \"ClkDividerN\" using architecture \"A:rtl\" for hierarchy \"ClkDividerN:clk_div_1hz\"" {  } { { "TrafficLightsTop.vhd" "clk_div_1hz" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653994410711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TrafficLightsFSM TrafficLightsFSM:main_fsm A:behavioral " "Elaborating entity \"TrafficLightsFSM\" using architecture \"A:behavioral\" for hierarchy \"TrafficLightsFSM:main_fsm\"" {  } { { "TrafficLightsTop.vhd" "main_fsm" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653994410713 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_nextState TrafficLightsFSM.vhd(58) " "VHDL Process Statement warning at TrafficLightsFSM.vhd(58): inferring latch(es) for signal or variable \"s_nextState\", which holds its previous value in one or more paths through the process" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653994410713 "|TrafficLightsTop|TrafficLightsFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TYellow_per TrafficLightsFSM.vhd(58) " "Inferred latch for \"s_nextState.TYellow_per\" at TrafficLightsFSM.vhd(58)" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410714 "|TrafficLightsTop|TrafficLightsFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TGreen2 TrafficLightsFSM.vhd(58) " "Inferred latch for \"s_nextState.TGreen2\" at TrafficLightsFSM.vhd(58)" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410714 "|TrafficLightsTop|TrafficLightsFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TYellow2 TrafficLightsFSM.vhd(58) " "Inferred latch for \"s_nextState.TYellow2\" at TrafficLightsFSM.vhd(58)" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410714 "|TrafficLightsTop|TrafficLightsFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TRed2 TrafficLightsFSM.vhd(58) " "Inferred latch for \"s_nextState.TRed2\" at TrafficLightsFSM.vhd(58)" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410714 "|TrafficLightsTop|TrafficLightsFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TGreen1 TrafficLightsFSM.vhd(58) " "Inferred latch for \"s_nextState.TGreen1\" at TrafficLightsFSM.vhd(58)" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410714 "|TrafficLightsTop|TrafficLightsFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TYellow1 TrafficLightsFSM.vhd(58) " "Inferred latch for \"s_nextState.TYellow1\" at TrafficLightsFSM.vhd(58)" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410714 "|TrafficLightsTop|TrafficLightsFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TRed1 TrafficLightsFSM.vhd(58) " "Inferred latch for \"s_nextState.TRed1\" at TrafficLightsFSM.vhd(58)" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410715 "|TrafficLightsTop|TrafficLightsFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TIntermit TrafficLightsFSM.vhd(58) " "Inferred latch for \"s_nextState.TIntermit\" at TrafficLightsFSM.vhd(58)" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410715 "|TrafficLightsTop|TrafficLightsFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TInit TrafficLightsFSM.vhd(58) " "Inferred latch for \"s_nextState.TInit\" at TrafficLightsFSM.vhd(58)" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994410715 "|TrafficLightsTop|TrafficLightsFSM:main_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerAuxFSM TimerAuxFSM:timer_fsm A:behavioral " "Elaborating entity \"TimerAuxFSM\" using architecture \"A:behavioral\" for hierarchy \"TimerAuxFSM:timer_fsm\"" {  } { { "TrafficLightsTop.vhd" "timer_fsm" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653994410720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TrafficLightsFSM:main_fsm\|s_nextState.TIntermit_321 " "LATCH primitive \"TrafficLightsFSM:main_fsm\|s_nextState.TIntermit_321\" is permanently enabled" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653994410918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TrafficLightsFSM:main_fsm\|s_nextState.TRed1_307 " "LATCH primitive \"TrafficLightsFSM:main_fsm\|s_nextState.TRed1_307\" is permanently enabled" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653994410918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TrafficLightsFSM:main_fsm\|s_nextState.TYellow1_293 " "LATCH primitive \"TrafficLightsFSM:main_fsm\|s_nextState.TYellow1_293\" is permanently enabled" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653994410918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TrafficLightsFSM:main_fsm\|s_nextState.TGreen1_279 " "LATCH primitive \"TrafficLightsFSM:main_fsm\|s_nextState.TGreen1_279\" is permanently enabled" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653994410918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TrafficLightsFSM:main_fsm\|s_nextState.TRed2_265 " "LATCH primitive \"TrafficLightsFSM:main_fsm\|s_nextState.TRed2_265\" is permanently enabled" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653994410918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TrafficLightsFSM:main_fsm\|s_nextState.TYellow2_251 " "LATCH primitive \"TrafficLightsFSM:main_fsm\|s_nextState.TYellow2_251\" is permanently enabled" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653994410918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TrafficLightsFSM:main_fsm\|s_nextState.TGreen2_237 " "LATCH primitive \"TrafficLightsFSM:main_fsm\|s_nextState.TGreen2_237\" is permanently enabled" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653994410918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TrafficLightsFSM:main_fsm\|s_nextState.TYellow_per_223 " "LATCH primitive \"TrafficLightsFSM:main_fsm\|s_nextState.TYellow_per_223\" is permanently enabled" {  } { { "TrafficLightsFSM.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsFSM.vhd" 58 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653994410918 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "TrafficLightsTop.vhd" "" { Text "C:/Users/joaog/LSD/Aula9/Parte2/TrafficLights_Resolução/TrafficLightsTop.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653994411141 "|TrafficLightsTop|LEDR[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653994411141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653994411199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653994411622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653994411622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653994411653 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653994411653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653994411653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653994411653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653994411668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 11:53:31 2022 " "Processing ended: Tue May 31 11:53:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653994411668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653994411668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653994411668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653994411668 ""}
