Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\altera\Designs\CCSOC_UART\uart.qsys --block-symbol-file --output-directory=C:\altera\Designs\CCSOC_UART\uart --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading CCSOC_UART/uart.qsys
Progress: Reading input file
Progress: Adding CLK_50 [clock_source 16.1]
Progress: Parameterizing module CLK_50
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding LED [altera_avalon_pio 16.1]
Progress: Parameterizing module LED
Progress: Adding NIOS2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module NIOS2
Progress: Adding OCRAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module OCRAM
Progress: Adding UART_0 [altera_avalon_uart 16.1]
Progress: Parameterizing module UART_0
Progress: Adding UART_1 [altera_avalon_uart 16.1]
Progress: Parameterizing module UART_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\altera\Designs\CCSOC_UART\uart.qsys --synthesis=VERILOG --output-directory=C:\altera\Designs\CCSOC_UART\uart\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading CCSOC_UART/uart.qsys
Progress: Reading input file
Progress: Adding CLK_50 [clock_source 16.1]
Progress: Parameterizing module CLK_50
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding LED [altera_avalon_pio 16.1]
Progress: Parameterizing module LED
Progress: Adding NIOS2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module NIOS2
Progress: Adding OCRAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module OCRAM
Progress: Adding UART_0 [altera_avalon_uart 16.1]
Progress: Parameterizing module UART_0
Progress: Adding UART_1 [altera_avalon_uart 16.1]
Progress: Parameterizing module UART_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: uart: Generating uart "uart" for QUARTUS_SYNTH
Info: JTAG_UART: Starting RTL generation for module 'uart_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=uart_JTAG_UART --dir=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0001_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0001_JTAG_UART_gen//uart_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'uart_JTAG_UART'
Info: JTAG_UART: "uart" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: LED: Starting RTL generation for module 'uart_LED'
Info: LED:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=uart_LED --dir=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0002_LED_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0002_LED_gen//uart_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'uart_LED'
Info: LED: "uart" instantiated altera_avalon_pio "LED"
Info: NIOS2: "uart" instantiated altera_nios2_gen2 "NIOS2"
Info: OCRAM: Starting RTL generation for module 'uart_OCRAM'
Info: OCRAM:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=uart_OCRAM --dir=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0003_OCRAM_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0003_OCRAM_gen//uart_OCRAM_component_configuration.pl  --do_build_sim=0  ]
Info: OCRAM: Done RTL generation for module 'uart_OCRAM'
Info: OCRAM: "uart" instantiated altera_avalon_onchip_memory2 "OCRAM"
Info: UART_0: Starting RTL generation for module 'uart_UART_0'
Info: UART_0:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=uart_UART_0 --dir=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0004_UART_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0004_UART_0_gen//uart_UART_0_component_configuration.pl  --do_build_sim=0  ]
Info: UART_0: Done RTL generation for module 'uart_UART_0'
Info: UART_0: "uart" instantiated altera_avalon_uart "UART_0"
Info: UART_1: Starting RTL generation for module 'uart_UART_1'
Info: UART_1:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=uart_UART_1 --dir=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0005_UART_1_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0005_UART_1_gen//uart_UART_1_component_configuration.pl  --do_build_sim=0  ]
Info: UART_1: Done RTL generation for module 'uart_UART_1'
Info: UART_1: "uart" instantiated altera_avalon_uart "UART_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "uart" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "uart" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "uart" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'uart_NIOS2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=uart_NIOS2_cpu --dir=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/fjumaah/AppData/Local/Temp/alt7158_5466836093939988731.dir/0008_cpu_gen//uart_NIOS2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.12.23 18:04:58 (*) Starting Nios II generation
Info: cpu: # 2016.12.23 18:04:58 (*)   Checking for plaintext license.
Info: cpu: # 2016.12.23 18:04:59 (*)   Plaintext license not found.
Info: cpu: # 2016.12.23 18:04:59 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.12.23 18:04:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.12.23 18:04:59 (*)   Creating all objects for CPU
Info: cpu: # 2016.12.23 18:05:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.12.23 18:05:00 (*)   Creating plain-text RTL
Info: cpu: # 2016.12.23 18:05:01 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'uart_NIOS2_cpu'
Info: cpu: "NIOS2" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS2_data_master_translator"
Info: JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info: NIOS2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS2_data_master_agent"
Info: JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info: JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/altera/Designs/CCSOC_UART/uart/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/altera/Designs/CCSOC_UART/uart/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/altera/Designs/CCSOC_UART/uart/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: uart: Done "uart" with 29 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
