--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

Design file:              dragonv5_main.ncd
Physical constraint file: dragonv5_main.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TL/I
  Logical resource: BUFIO2_ADC_TL/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TR/I
  Logical resource: BUFIO2_ADC_TR/I
  Location pin: BUFIO2_X4Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_INV_TL/I
  Logical resource: BUFIO2_ADC_INV_TL/I
  Location pin: BUFIO2_X2Y29.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Logical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2236 paths analyzed, 1097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.925ns.
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X45Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_SELECT (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Requirement:          0.500ns
  Data Path Delay:      0.675ns (Levels of Logic = 0)
  Clock Path Skew:      0.681ns (-0.227 - -0.908)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.501ns

  Clock Uncertainty:          0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.257ns

  Maximum Data Path at Fast Process Corner: RX_SELECT to SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.AMUX    Tshcko                0.259   Maccum_RX_COUNT_lut<0>
                                                       RX_SELECT
    SLICE_X45Y50.AX      net (fanout=19)       0.346   RX_SELECT
    SLICE_X45Y50.CLK     Tdick                 0.070   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.329ns logic, 0.346ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (SLICE_X19Y32.C1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.264 - 0.268)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.DQ      Tcko                  0.447   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24
    SLICE_X6Y58.D6       net (fanout=9)        3.101   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
    SLICE_X6Y58.D        Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1
    SLICE_X19Y32.C1      net (fanout=7)        2.711   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<0>
    SLICE_X19Y32.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    -------------------------------------------------  ---------------------------
    Total                                      6.786ns (0.974ns logic, 5.812ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.094ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.736 - 0.803)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.408   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7
    SLICE_X6Y58.D3       net (fanout=9)        0.448   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
    SLICE_X6Y58.D        Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1
    SLICE_X19Y32.C1      net (fanout=7)        2.711   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<0>
    SLICE_X19Y32.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (0.935ns logic, 3.159ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7 (SLICE_X16Y34.A4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.620ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.267 - 0.268)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.DQ      Tcko                  0.447   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24
    SLICE_X6Y58.D6       net (fanout=9)        3.101   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
    SLICE_X6Y58.D        Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1
    SLICE_X16Y34.A4      net (fanout=7)        2.578   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<0>
    SLICE_X16Y34.CLK     Tas                   0.289   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<9>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
    -------------------------------------------------  ---------------------------
    Total                                      6.620ns (0.941ns logic, 5.679ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.739 - 0.803)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.408   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7
    SLICE_X6Y58.D3       net (fanout=9)        0.448   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
    SLICE_X6Y58.D        Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1
    SLICE_X16Y34.A4      net (fanout=7)        2.578   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<0>
    SLICE_X16Y34.CLK     Tas                   0.289   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<9>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (0.902ns logic, 3.026ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (SLICE_X12Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.CQ      Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X12Y53.SR      net (fanout=5)        0.120   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X12Y53.CLK     Tcksr       (-Th)    -0.018   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.252ns logic, 0.120ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (SLICE_X12Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.CQ      Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X12Y53.SR      net (fanout=5)        0.120   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X12Y53.CLK     Tcksr       (-Th)    -0.027   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.261ns logic, 0.120ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4 (SLICE_X12Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.CQ      Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X12Y53.SR      net (fanout=5)        0.120   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X12Y53.CLK     Tcksr       (-Th)    -0.028   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.262ns logic, 0.120ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Location pin: RAMB16_X0Y32.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Location pin: RAMB16_X0Y30.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Location pin: RAMB16_X1Y36.CLKA
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 
0.533333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 126140 paths analyzed, 16901 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.784ns.
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[7].drs_read_i/drs_rdaddr_0 (SLICE_X56Y151.CX), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9CData_0 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/drs_rdaddr_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.913ns (Levels of Logic = 3)
  Clock Path Skew:      -0.230ns (1.550 - 1.780)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9CData_0 to DRS_READ_GEN[7].drs_read_i/drs_rdaddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y118.AQ     Tcko                  0.391   rbcp_reg/regX9CData<3>
                                                       rbcp_reg/regX9CData_0
    SLICE_X48Y119.D2     net (fanout=10)       1.464   rbcp_reg/regX9CData<0>
    SLICE_X48Y119.DMUX   Tilo                  0.261   drs_state_drs_state[3]_rDRS_SRIN_Select_293_o2121
                                                       drs_state_drs_state[3]_rDRS_SRIN_Select_293_o11
    SLICE_X59Y148.D4     net (fanout=13)       3.692   DRS_READ_GEN[0].drs_read_i/Mmux__n0430111
    SLICE_X59Y148.D      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/Mmux__n04301
                                                       DRS_READ_GEN[7].drs_read_i/Mmux__n043011
    SLICE_X56Y151.CX     net (fanout=1)        0.614   DRS_READ_GEN[7].drs_read_i/Mmux__n04301
    SLICE_X56Y151.CLK    Tdick                 0.232   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<0>
                                                       DRS_READ_GEN[7].drs_read_i/Mmux__n043013
                                                       DRS_READ_GEN[7].drs_read_i/drs_rdaddr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.913ns (1.143ns logic, 5.770ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9CData_3 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/drs_rdaddr_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.694ns (Levels of Logic = 3)
  Clock Path Skew:      -0.230ns (1.550 - 1.780)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9CData_3 to DRS_READ_GEN[7].drs_read_i/drs_rdaddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y118.DQ     Tcko                  0.391   rbcp_reg/regX9CData<3>
                                                       rbcp_reg/regX9CData_3
    SLICE_X48Y119.D4     net (fanout=18)       1.245   rbcp_reg/regX9CData<3>
    SLICE_X48Y119.DMUX   Tilo                  0.261   drs_state_drs_state[3]_rDRS_SRIN_Select_293_o2121
                                                       drs_state_drs_state[3]_rDRS_SRIN_Select_293_o11
    SLICE_X59Y148.D4     net (fanout=13)       3.692   DRS_READ_GEN[0].drs_read_i/Mmux__n0430111
    SLICE_X59Y148.D      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/Mmux__n04301
                                                       DRS_READ_GEN[7].drs_read_i/Mmux__n043011
    SLICE_X56Y151.CX     net (fanout=1)        0.614   DRS_READ_GEN[7].drs_read_i/Mmux__n04301
    SLICE_X56Y151.CLK    Tdick                 0.232   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<0>
                                                       DRS_READ_GEN[7].drs_read_i/Mmux__n043013
                                                       DRS_READ_GEN[7].drs_read_i/drs_rdaddr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.694ns (1.143ns logic, 5.551ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9CData_2 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/drs_rdaddr_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.691ns (Levels of Logic = 3)
  Clock Path Skew:      -0.230ns (1.550 - 1.780)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9CData_2 to DRS_READ_GEN[7].drs_read_i/drs_rdaddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y118.CQ     Tcko                  0.391   rbcp_reg/regX9CData<3>
                                                       rbcp_reg/regX9CData_2
    SLICE_X48Y119.D3     net (fanout=10)       1.242   rbcp_reg/regX9CData<2>
    SLICE_X48Y119.DMUX   Tilo                  0.261   drs_state_drs_state[3]_rDRS_SRIN_Select_293_o2121
                                                       drs_state_drs_state[3]_rDRS_SRIN_Select_293_o11
    SLICE_X59Y148.D4     net (fanout=13)       3.692   DRS_READ_GEN[0].drs_read_i/Mmux__n0430111
    SLICE_X59Y148.D      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/Mmux__n04301
                                                       DRS_READ_GEN[7].drs_read_i/Mmux__n043011
    SLICE_X56Y151.CX     net (fanout=1)        0.614   DRS_READ_GEN[7].drs_read_i/Mmux__n04301
    SLICE_X56Y151.CLK    Tdick                 0.232   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<0>
                                                       DRS_READ_GEN[7].drs_read_i/Mmux__n043013
                                                       DRS_READ_GEN[7].drs_read_i/drs_rdaddr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.691ns (1.143ns logic, 5.548ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point sram/rSRAM_ZZ (OLOGIC_X0Y38.D1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX72Data_1 (FF)
  Destination:          sram/rSRAM_ZZ (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.295ns (Levels of Logic = 2)
  Clock Path Skew:      0.211ns (2.078 - 1.867)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX72Data_1 to sram/rSRAM_ZZ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y81.CQ      Tcko                  0.391   rbcp_reg/regX72Data<1>
                                                       rbcp_reg/regX72Data_1
    SLICE_X36Y81.D4      net (fanout=2)        1.098   rbcp_reg/regX72Data<1>
    SLICE_X36Y81.D       Tilo                  0.203   rbcp_reg/regX72Data<7>
                                                       command_sramzz<7>_SW0
    SLICE_X36Y81.C6      net (fanout=1)        0.118   N20
    SLICE_X36Y81.C       Tilo                  0.204   rbcp_reg/regX72Data<7>
                                                       command_sramzz<7>
    OLOGIC_X0Y38.D1      net (fanout=1)        4.478   command_sramzz
    OLOGIC_X0Y38.CLK0    Todck                 0.803   sram/rSRAM_ZZ
                                                       sram/rSRAM_ZZ
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (1.601ns logic, 5.694ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX72Data_4 (FF)
  Destination:          sram/rSRAM_ZZ (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.015ns (Levels of Logic = 2)
  Clock Path Skew:      0.211ns (2.078 - 1.867)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX72Data_4 to sram/rSRAM_ZZ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y81.AQ      Tcko                  0.447   rbcp_reg/regX72Data<7>
                                                       rbcp_reg/regX72Data_4
    SLICE_X36Y81.D5      net (fanout=2)        0.762   rbcp_reg/regX72Data<4>
    SLICE_X36Y81.D       Tilo                  0.203   rbcp_reg/regX72Data<7>
                                                       command_sramzz<7>_SW0
    SLICE_X36Y81.C6      net (fanout=1)        0.118   N20
    SLICE_X36Y81.C       Tilo                  0.204   rbcp_reg/regX72Data<7>
                                                       command_sramzz<7>
    OLOGIC_X0Y38.D1      net (fanout=1)        4.478   command_sramzz
    OLOGIC_X0Y38.CLK0    Todck                 0.803   sram/rSRAM_ZZ
                                                       sram/rSRAM_ZZ
    -------------------------------------------------  ---------------------------
    Total                                      7.015ns (1.657ns logic, 5.358ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX72Data_0 (FF)
  Destination:          sram/rSRAM_ZZ (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.720ns (Levels of Logic = 2)
  Clock Path Skew:      0.211ns (2.078 - 1.867)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX72Data_0 to sram/rSRAM_ZZ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y81.CQ      Tcko                  0.447   rbcp_reg/regX72Data<7>
                                                       rbcp_reg/regX72Data_0
    SLICE_X36Y81.D3      net (fanout=2)        0.467   rbcp_reg/regX72Data<0>
    SLICE_X36Y81.D       Tilo                  0.203   rbcp_reg/regX72Data<7>
                                                       command_sramzz<7>_SW0
    SLICE_X36Y81.C6      net (fanout=1)        0.118   N20
    SLICE_X36Y81.C       Tilo                  0.204   rbcp_reg/regX72Data<7>
                                                       command_sramzz<7>
    OLOGIC_X0Y38.D1      net (fanout=1)        4.478   command_sramzz
    OLOGIC_X0Y38.CLK0    Todck                 0.803   sram/rSRAM_ZZ
                                                       sram/rSRAM_ZZ
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (1.657ns logic, 5.063ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[7].drs_read_i/rDRS_A_0 (SLICE_X51Y156.A6), 188 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_4 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/rDRS_A_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.844ns (Levels of Logic = 5)
  Clock Path Skew:      -0.218ns (1.572 - 1.790)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_4 to DRS_READ_GEN[7].drs_read_i/rDRS_A_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y122.AQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_4
    SLICE_X56Y129.A4     net (fanout=22)       1.613   rbcp_reg/regX91Data<4>
    SLICE_X56Y129.AMUX   Tilo                  0.251   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4
    SLICE_X56Y129.B4     net (fanout=2)        0.312   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4
    SLICE_X56Y129.COUT   Topcyb                0.375   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>5
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X56Y130.CIN    net (fanout=1)        0.003   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X56Y130.CMUX   Tcinc                 0.272   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y144.A5     net (fanout=3)        1.351   DRS_READ_GEN[7].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X56Y144.A      Tilo                  0.205   DRS_READ_GEN[7].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X51Y156.A6     net (fanout=8)        1.749   DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X51Y156.CLK    Tas                   0.322   DRS_READ_GEN[7].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[7].drs_read_i/rDRS_A_0_rstpot
                                                       DRS_READ_GEN[7].drs_read_i/rDRS_A_0
    -------------------------------------------------  ---------------------------
    Total                                      6.844ns (1.816ns logic, 5.028ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_2 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/rDRS_A_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.739ns (Levels of Logic = 6)
  Clock Path Skew:      -0.218ns (1.572 - 1.790)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_2 to DRS_READ_GEN[7].drs_read_i/rDRS_A_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y122.CQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_2
    SLICE_X56Y128.C3     net (fanout=31)       1.468   rbcp_reg/regX91Data<2>
    SLICE_X56Y128.CMUX   Tilo                  0.251   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT2
    SLICE_X56Y128.DX     net (fanout=2)        0.551   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT2
    SLICE_X56Y128.COUT   Tdxcy                 0.097   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_2
    SLICE_X56Y129.CIN    net (fanout=1)        0.003   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
    SLICE_X56Y129.COUT   Tbyp                  0.076   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X56Y130.CIN    net (fanout=1)        0.003   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X56Y130.CMUX   Tcinc                 0.272   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y144.A5     net (fanout=3)        1.351   DRS_READ_GEN[7].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X56Y144.A      Tilo                  0.205   DRS_READ_GEN[7].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X51Y156.A6     net (fanout=8)        1.749   DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X51Y156.CLK    Tas                   0.322   DRS_READ_GEN[7].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[7].drs_read_i/rDRS_A_0_rstpot
                                                       DRS_READ_GEN[7].drs_read_i/rDRS_A_0
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (1.614ns logic, 5.125ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_4 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/rDRS_A_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.738ns (Levels of Logic = 6)
  Clock Path Skew:      -0.218ns (1.572 - 1.790)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_4 to DRS_READ_GEN[7].drs_read_i/rDRS_A_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y122.AQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_4
    SLICE_X56Y129.A4     net (fanout=22)       1.613   rbcp_reg/regX91Data<4>
    SLICE_X56Y129.AMUX   Tilo                  0.251   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4
    SLICE_X56Y129.B4     net (fanout=2)        0.312   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4
    SLICE_X56Y129.COUT   Topcyb                0.375   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>5
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X56Y130.CIN    net (fanout=1)        0.003   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X56Y130.COUT   Tbyp                  0.076   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y131.CIN    net (fanout=1)        0.003   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X56Y131.AMUX   Tcina                 0.177   DRS_READ_GEN[7].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X56Y144.A4     net (fanout=3)        1.261   DRS_READ_GEN[7].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X56Y144.A      Tilo                  0.205   DRS_READ_GEN[7].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X51Y156.A6     net (fanout=8)        1.749   DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X51Y156.CLK    Tas                   0.322   DRS_READ_GEN[7].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[7].drs_read_i/rDRS_A_0_rstpot
                                                       DRS_READ_GEN[7].drs_read_i/rDRS_A_0
    -------------------------------------------------  ---------------------------
    Total                                      6.738ns (1.797ns logic, 4.941ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X68Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.904 - 0.715)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y83.CQ      Tcko                  0.198   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X68Y84.BX      net (fanout=1)        0.194   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>
    SLICE_X68Y84.CLK     Tckdi       (-Th)    -0.048   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.246ns logic, 0.194ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point analog_trigger/l1_sc_reg_start_14 (SLICE_X42Y62.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX57Data_6 (FF)
  Destination:          analog_trigger/l1_sc_reg_start_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.999 - 0.808)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX57Data_6 to analog_trigger/l1_sc_reg_start_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y62.CQ      Tcko                  0.198   rbcp_reg/regX57Data<7>
                                                       rbcp_reg/regX57Data_6
    SLICE_X42Y62.B4      net (fanout=2)        0.125   rbcp_reg/regX57Data<6>
    SLICE_X42Y62.CLK     Tah         (-Th)    -0.121   analog_trigger/l1_sc_reg_start<17>
                                                       analog_trigger/Mmux_GND_18_o_GND_18_o_mux_180_OUT61
                                                       analog_trigger/l1_sc_reg_start_14
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.319ns logic, 0.125ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13 (SLICE_X80Y144.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.950 - 0.758)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13 to DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y145.DQ     Tcko                  0.200   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13
    SLICE_X80Y144.AX     net (fanout=1)        0.198   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
    SLICE_X80Y144.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<13>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y48.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y54.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y62.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 
0.266666667 PHASE         7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.158ns.
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X43Y137.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.794ns (Levels of Logic = 0)
  Clock Path Skew:      -0.230ns (1.623 - 1.853)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X43Y137.SR     net (fanout=914)      5.136   rst_sync
    SLICE_X43Y137.CLK    Trck                  0.267   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      5.794ns (0.658ns logic, 5.136ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X43Y137.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          30.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 7.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y137.AQ     Tcko                  0.391   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X43Y137.A6     net (fanout=2)        0.125   int_clk_33m_90
    SLICE_X43Y137.CLK    Tas                   0.322   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.713ns logic, 0.125ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X43Y137.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 37.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y137.AQ     Tcko                  0.198   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X43Y137.A6     net (fanout=2)        0.023   int_clk_33m_90
    SLICE_X43Y137.CLK    Tah         (-Th)    -0.215   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X43Y137.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      3.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.987 - 0.792)
  Source Clock:         clk rising at 15.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X43Y137.SR     net (fanout=914)      3.126   rst_sync
    SLICE_X43Y137.CLK    Tremck      (-Th)    -0.146   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (0.344ns logic, 3.126ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_v5/clkout3_buf/I0
  Logical resource: dcm_v5/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: dcm_v5/clkout2
--------------------------------------------------------------------------------
Slack: 28.361ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: adc_clk/CLK0
  Logical resource: ODDR2_AD9222_CLK/CK0
  Location pin: OLOGIC_X8Y175.CLK0
  Clock network: clk_33m_90
--------------------------------------------------------------------------------
Slack: 28.597ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: adc_clk/CLK1
  Logical resource: ODDR2_AD9222_CLK/CK1
  Location pin: OLOGIC_X8Y175.CLK1
  Clock network: clk_33m_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 
1.06666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 144066 paths analyzed, 27815 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.481ns.
--------------------------------------------------------------------------------

Paths for end point drs_clock_counter_tmp_9 (SLICE_X88Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_clock_counter_tmp_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.035ns (Levels of Logic = 0)
  Clock Path Skew:      -0.197ns (1.616 - 1.813)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_clock_counter_tmp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X88Y66.SR      net (fanout=607)      6.401   rst_read_sync
    SLICE_X88Y66.CLK     Trck                  0.243   drs_clock_counter_tmp<11>
                                                       drs_clock_counter_tmp_9
    -------------------------------------------------  ---------------------------
    Total                                      7.035ns (0.634ns logic, 6.401ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_clock_counter_tmp_41 (SLICE_X88Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_clock_counter_tmp_41 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.018ns (Levels of Logic = 0)
  Clock Path Skew:      -0.204ns (1.609 - 1.813)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_clock_counter_tmp_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X88Y74.SR      net (fanout=607)      6.384   rst_read_sync
    SLICE_X88Y74.CLK     Trck                  0.243   drs_clock_counter_tmp<43>
                                                       drs_clock_counter_tmp_41
    -------------------------------------------------  ---------------------------
    Total                                      7.018ns (0.634ns logic, 6.384ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_clock_counter_tmp_8 (SLICE_X88Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_clock_counter_tmp_8 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.024ns (Levels of Logic = 0)
  Clock Path Skew:      -0.197ns (1.616 - 1.813)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_clock_counter_tmp_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X88Y66.SR      net (fanout=607)      6.401   rst_read_sync
    SLICE_X88Y66.CLK     Trck                  0.232   drs_clock_counter_tmp<11>
                                                       drs_clock_counter_tmp_8
    -------------------------------------------------  ---------------------------
    Total                                      7.024ns (0.623ns logic, 6.401ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (SLICE_X89Y130.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.186ns (0.979 - 0.793)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y130.AMUX   Tshcko                0.238   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X89Y130.DX     net (fanout=1)        0.140   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
    SLICE_X89Y130.CLK    Tckdi       (-Th)    -0.059   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.297ns logic, 0.140ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (SLICE_X84Y92.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12 (FF)
  Destination:          DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.967 - 0.772)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12 to DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y90.DQ      Tcko                  0.198   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12
    SLICE_X84Y92.DX      net (fanout=1)        0.202   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
    SLICE_X84Y92.CLK     Tckdi       (-Th)    -0.048   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.246ns logic, 0.202ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X85Y93.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.190ns (0.969 - 0.779)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y94.BQ      Tcko                  0.198   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X85Y93.DX      net (fanout=1)        0.187   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X85Y93.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.257ns logic, 0.187ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Location pin: RAMB16_X0Y52.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Location pin: RAMB16_X0Y50.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Location pin: RAMB16_X0Y32.CLKA
  Clock network: clk_133m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK0
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X11Y175.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK0
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X10Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK0
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X9Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK0
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X18Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK0
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X14Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK0
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X16Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK1
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X18Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK1
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X14Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK1
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X16Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK1
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X11Y175.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK1
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X10Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK1
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X9Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 1646 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.669ns.
--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_5 (SLICE_X41Y188.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[5].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.010ns (Levels of Logic = 0)
  Clock Path Skew:      0.376ns (2.555 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[5].IDDR2_AD9222 to adc_ddrout0_ir_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y173.Q4    Tickq                 1.220   adc_ddrout1<5>
                                                       ADC_IF_GEN_TL[5].IDDR2_AD9222
    SLICE_X41Y188.BX     net (fanout=1)        4.727   adc_ddrout0<5>
    SLICE_X41Y188.CLK    Tdick                 0.063   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_5
    -------------------------------------------------  ---------------------------
    Total                                      6.010ns (1.283ns logic, 4.727ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_6 (SLICE_X41Y188.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[6].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.976ns (Levels of Logic = 0)
  Clock Path Skew:      0.376ns (2.555 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[6].IDDR2_AD9222 to adc_ddrout0_ir_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y173.Q4     Tickq                 1.220   adc_ddrout1<6>
                                                       ADC_IF_GEN_TL[6].IDDR2_AD9222
    SLICE_X41Y188.CX     net (fanout=1)        4.693   adc_ddrout0<6>
    SLICE_X41Y188.CLK    Tdick                 0.063   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_6
    -------------------------------------------------  ---------------------------
    Total                                      5.976ns (1.283ns logic, 4.693ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_7 (SLICE_X41Y188.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.376ns (2.555 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout0_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q4    Tickq                 1.220   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X41Y188.DX     net (fanout=1)        4.545   adc_ddrout0<7>
    SLICE_X41Y188.CLK    Tdick                 0.063   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.283ns logic, 4.545ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_4 (SLICE_X41Y188.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[4].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Clock Path Skew:      0.842ns (1.730 - 0.888)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TL[4].IDDR2_AD9222 to adc_ddrout0_ir_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y175.Q4    Tickq                 0.591   adc_ddrout1<4>
                                                       ADC_IF_GEN_TL[4].IDDR2_AD9222
    SLICE_X41Y188.AX     net (fanout=1)        0.293   adc_ddrout0<4>
    SLICE_X41Y188.CLK    Tckdi       (-Th)    -0.059   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_4
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.650ns logic, 0.293ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_3 (SLICE_X72Y186.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TR[3].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.751ns (1.269 - 0.518)
  Source Clock:         adc_ioclk rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TR[3].IDDR2_AD9222 to adc_ddrout1_ir_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X17Y173.Q3    Tickq                 0.420   adc_ddrout1<3>
                                                       ADC_IF_GEN_TR[3].IDDR2_AD9222
    SLICE_X72Y186.DX     net (fanout=1)        0.385   adc_ddrout1<3>
    SLICE_X72Y186.CLK    Tckdi       (-Th)    -0.048   adc_ddrout1_ir<3>
                                                       adc_ddrout1_ir_3
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.468ns logic, 0.385ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_4 (SLICE_X41Y183.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[4].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 0)
  Clock Path Skew:      1.548ns (2.955 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TL[4].IDDR2_AD9222 to adc_ddrout1_ir_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y175.Q3    Tickq                 0.685   adc_ddrout1<4>
                                                       ADC_IF_GEN_TL[4].IDDR2_AD9222
    SLICE_X41Y183.AX     net (fanout=1)        0.940   adc_ddrout1<4>
    SLICE_X41Y183.CLK    Tckdi       (-Th)    -0.048   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_4
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.733ns logic, 0.940ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: adc_dco_bufg/I0
  Logical resource: adc_dco_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adc_divclk
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<53>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA/CLK
  Location pin: SLICE_X24Y165.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<53>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA_D1/CLK
  Location pin: SLICE_X24Y165.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" 
TS_BP_EXTCLK / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" TS_BP_EXTCLK / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout2_buf/I0
  Logical resource: dcm_extclk/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_h/CLK0
  Logical resource: ODDR2_DRS_TAG_H/CK0
  Location pin: OLOGIC_X4Y173.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_l/CLK0
  Logical resource: ODDR2_DRS_TAG_L/CK0
  Location pin: OLOGIC_X2Y175.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" 
TS_BP_EXTCLK PHASE         50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41266 paths analyzed, 692 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.123ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_C_4 (SLICE_X58Y106.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_1_C_1 (FF)
  Destination:          drs_sampfreq_TenMreg_4_C_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_1_C_1 to drs_sampfreq_TenMreg_4_C_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y109.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_1_C_1
    SLICE_X58Y109.A3     net (fanout=1)        0.837   drs_sampfreq_TenMreg_1_C_1
    SLICE_X58Y109.A      Tilo                  0.203   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_11
    SLICE_X67Y106.B6     net (fanout=1)        0.848   drs_sampfreq_TenMreg_1
    SLICE_X67Y106.B      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X67Y106.A5     net (fanout=4)        0.206   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X67Y106.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X58Y106.A4     net (fanout=15)       1.821   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X58Y106.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X58Y106.AX     net (fanout=2)        0.696   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X58Y106.CLK    Tdick                 0.086   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    -------------------------------------------------  ---------------------------
    Total                                      5.923ns (1.515ns logic, 4.408ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_C_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.929ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_4_C_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y106.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X58Y106.A1     net (fanout=1)        0.857   drs_sampfreq_TenMreg_4_C_4
    SLICE_X58Y106.A      Tilo                  0.203   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X67Y107.A6     net (fanout=1)        0.596   drs_sampfreq_TenMreg_4
    SLICE_X67Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X67Y106.A4     net (fanout=4)        0.444   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X67Y106.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X58Y106.A4     net (fanout=15)       1.821   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X58Y106.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X58Y106.AX     net (fanout=2)        0.696   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X58Y106.CLK    Tdick                 0.086   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    -------------------------------------------------  ---------------------------
    Total                                      5.929ns (1.515ns logic, 4.414ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_4_C_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.903ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (0.256 - 0.250)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_4_C_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y106.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X66Y106.A5     net (fanout=1)        0.829   drs_sampfreq_TenMreg_5_C_5
    SLICE_X66Y106.A      Tilo                  0.203   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X67Y107.A2     net (fanout=1)        0.598   drs_sampfreq_TenMreg_5
    SLICE_X67Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X67Y106.A4     net (fanout=4)        0.444   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X67Y106.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X58Y106.A4     net (fanout=15)       1.821   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X58Y106.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X58Y106.AX     net (fanout=2)        0.696   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X58Y106.CLK    Tdick                 0.086   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    -------------------------------------------------  ---------------------------
    Total                                      5.903ns (1.515ns logic, 4.388ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X54Y105.D2), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.265 - 0.270)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y106.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X58Y106.A1     net (fanout=1)        0.857   drs_sampfreq_TenMreg_4_C_4
    SLICE_X58Y106.A      Tilo                  0.203   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X67Y107.A6     net (fanout=1)        0.596   drs_sampfreq_TenMreg_4
    SLICE_X67Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X67Y106.A4     net (fanout=4)        0.444   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X67Y106.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X54Y105.D2     net (fanout=15)       2.433   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X54Y105.CLK    Tas                   0.341   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (1.509ns logic, 4.330ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_1_C_1 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.833ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.265 - 0.276)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_1_C_1 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y109.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_1_C_1
    SLICE_X58Y109.A3     net (fanout=1)        0.837   drs_sampfreq_TenMreg_1_C_1
    SLICE_X58Y109.A      Tilo                  0.203   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_11
    SLICE_X67Y106.B6     net (fanout=1)        0.848   drs_sampfreq_TenMreg_1
    SLICE_X67Y106.B      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X67Y106.A5     net (fanout=4)        0.206   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X67Y106.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X54Y105.D2     net (fanout=15)       2.433   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X54Y105.CLK    Tas                   0.341   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (1.509ns logic, 4.324ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.813ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (0.265 - 0.250)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y106.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X66Y106.A5     net (fanout=1)        0.829   drs_sampfreq_TenMreg_5_C_5
    SLICE_X66Y106.A      Tilo                  0.203   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X67Y107.A2     net (fanout=1)        0.598   drs_sampfreq_TenMreg_5
    SLICE_X67Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X67Y106.A4     net (fanout=4)        0.444   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X67Y106.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X54Y105.D2     net (fanout=15)       2.433   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X54Y105.CLK    Tas                   0.341   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (1.509ns logic, 4.304ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_P_4 (SLICE_X59Y106.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_P_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.633ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_4_P_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y106.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X58Y106.A1     net (fanout=1)        0.857   drs_sampfreq_TenMreg_4_C_4
    SLICE_X58Y106.A      Tilo                  0.203   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X67Y107.A6     net (fanout=1)        0.596   drs_sampfreq_TenMreg_4
    SLICE_X67Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X67Y106.A4     net (fanout=4)        0.444   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X67Y106.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X58Y106.A4     net (fanout=15)       1.821   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X58Y106.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X59Y106.AX     net (fanout=2)        0.423   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X59Y106.CLK    Tdick                 0.063   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    -------------------------------------------------  ---------------------------
    Total                                      5.633ns (1.492ns logic, 4.141ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_1_C_1 (FF)
  Destination:          drs_sampfreq_TenMreg_4_P_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_1_C_1 to drs_sampfreq_TenMreg_4_P_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y109.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_1_C_1
    SLICE_X58Y109.A3     net (fanout=1)        0.837   drs_sampfreq_TenMreg_1_C_1
    SLICE_X58Y109.A      Tilo                  0.203   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_11
    SLICE_X67Y106.B6     net (fanout=1)        0.848   drs_sampfreq_TenMreg_1
    SLICE_X67Y106.B      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X67Y106.A5     net (fanout=4)        0.206   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X67Y106.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X58Y106.A4     net (fanout=15)       1.821   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X58Y106.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X59Y106.AX     net (fanout=2)        0.423   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X59Y106.CLK    Tdick                 0.063   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    -------------------------------------------------  ---------------------------
    Total                                      5.627ns (1.492ns logic, 4.135ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_4_P_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (0.256 - 0.250)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_4_P_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y106.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X66Y106.A5     net (fanout=1)        0.829   drs_sampfreq_TenMreg_5_C_5
    SLICE_X66Y106.A      Tilo                  0.203   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X67Y107.A2     net (fanout=1)        0.598   drs_sampfreq_TenMreg_5
    SLICE_X67Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X67Y106.A4     net (fanout=4)        0.444   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X67Y106.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X58Y106.A4     net (fanout=15)       1.821   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X58Y106.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X59Y106.AX     net (fanout=2)        0.423   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X59Y106.CLK    Tdick                 0.063   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.492ns logic, 4.115ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X54Y105.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y105.DQ     Tcko                  0.200   drs_refclkTenM
                                                       drs_refclkTenM
    SLICE_X54Y105.D6     net (fanout=2)        0.023   drs_refclkTenM
    SLICE_X54Y105.CLK    Tah         (-Th)    -0.190   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point TenMHz_counter_tmp_31 (SLICE_X76Y65.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TenMHz_counter_tmp_31 (FF)
  Destination:          TenMHz_counter_tmp_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TenMHz_counter_tmp_31 to TenMHz_counter_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y65.DQ      Tcko                  0.200   TenMHz_counter_tmp<31>
                                                       TenMHz_counter_tmp_31
    SLICE_X76Y65.D6      net (fanout=2)        0.026   TenMHz_counter_tmp<31>
    SLICE_X76Y65.CLK     Tah         (-Th)    -0.237   TenMHz_counter_tmp<31>
                                                       Mcount_TenMHz_counter_tmp_lut<31>
                                                       Mcount_TenMHz_counter_tmp_xor<31>
                                                       TenMHz_counter_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_freq_c_29 (SLICE_X60Y98.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scb/scb_tpext_freq_c_29 (FF)
  Destination:          scb/scb_tpext_freq_c_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scb/scb_tpext_freq_c_29 to scb/scb_tpext_freq_c_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y98.AQ      Tcko                  0.200   scb/scb_tpext_freq_c<29>
                                                       scb/scb_tpext_freq_c_29
    SLICE_X60Y98.A6      net (fanout=2)        0.025   scb/scb_tpext_freq_c<29>
    SLICE_X60Y98.CLK     Tah         (-Th)    -0.238   scb/scb_tpext_freq_c<29>
                                                       scb/Mcount_scb_tpext_freq_c_lut<29>
                                                       scb/Mcount_scb_tpext_freq_c_xor<29>
                                                       scb/scb_tpext_freq_c_29
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.438ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout1_buf/I0
  Logical resource: dcm_extclk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: dcm_extclk/clk180
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: TenMHz_counter_tmp<3>/CLK
  Logical resource: TenMHz_counter_tmp_0/CK
  Location pin: SLICE_X76Y58.CLK
  Clock network: clk_ext10m
--------------------------------------------------------------------------------
Slack: 99.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: TenMHz_counter_tmp<3>/SR
  Logical resource: TenMHz_counter_tmp_0/SR
  Location pin: SLICE_X76Y58.SR
  Clock network: rst_read_sync
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.585ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X73Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y84.C5      net (fanout=607)      3.815   rst_read_sync
    SLICE_X72Y84.CMUX    Tilo                  0.251   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X73Y84.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X73Y84.CLK     Trck                  0.280   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (0.922ns logic, 4.663ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.999ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X72Y84.C3      net (fanout=4)        1.229   rbcp_reg/regXCDData<6>
    SLICE_X72Y84.CMUX    Tilo                  0.251   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X73Y84.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X73Y84.CLK     Trck                  0.280   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.922ns logic, 2.077ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X73Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.614ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.885ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y84.C5      net (fanout=607)      3.815   rst_read_sync
    SLICE_X72Y84.C       Tilo                  0.205   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X73Y84.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      4.885ns (0.596ns logic, 4.289ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.200ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.299ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X72Y84.C3      net (fanout=4)        1.229   rbcp_reg/regXCDData<6>
    SLICE_X72Y84.C       Tilo                  0.205   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X73Y84.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.596ns logic, 1.703ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X73Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.718ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X72Y84.C3      net (fanout=4)        0.746   rbcp_reg/regXCDData<6>
    SLICE_X72Y84.CMUX    Tilo                  0.183   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X73Y84.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X73Y84.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.718ns (0.536ns logic, 1.182ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.331ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y84.C5      net (fanout=607)      2.359   rst_read_sync
    SLICE_X72Y84.CMUX    Tilo                  0.183   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X73Y84.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X73Y84.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (0.536ns logic, 2.795ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X73Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.377ns (data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      1.377ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X72Y84.C3      net (fanout=4)        0.746   rbcp_reg/regXCDData<6>
    SLICE_X72Y84.C       Tilo                  0.142   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X73Y84.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      1.377ns (0.340ns logic, 1.037ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X73Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.990ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      2.990ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y84.C5      net (fanout=607)      2.359   rst_read_sync
    SLICE_X72Y84.C       Tilo                  0.142   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X73Y84.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (0.340ns logic, 2.650ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.839ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X79Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y85.B5      net (fanout=607)      4.396   rst_read_sync
    SLICE_X80Y85.BMUX    Tilo                  0.251   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X79Y85.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X79Y85.CLK     Trck                  0.280   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (0.922ns logic, 4.917ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X80Y85.B3      net (fanout=4)        1.823   rbcp_reg/regXCDData<3>
    SLICE_X80Y85.BMUX    Tilo                  0.251   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X79Y85.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X79Y85.CLK     Trck                  0.280   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (0.922ns logic, 2.344ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X79Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.196ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.303ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y85.B5      net (fanout=607)      4.396   rst_read_sync
    SLICE_X80Y85.B       Tilo                  0.205   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X79Y85.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      5.303ns (0.596ns logic, 4.707ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.769ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.730ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X80Y85.B3      net (fanout=4)        1.823   rbcp_reg/regXCDData<3>
    SLICE_X80Y85.B       Tilo                  0.205   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X79Y85.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      2.730ns (0.596ns logic, 2.134ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X79Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X80Y85.B3      net (fanout=4)        1.108   rbcp_reg/regXCDData<3>
    SLICE_X80Y85.BMUX    Tilo                  0.183   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X79Y85.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X79Y85.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.536ns logic, 1.387ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.587ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y85.B5      net (fanout=607)      2.772   rst_read_sync
    SLICE_X80Y85.BMUX    Tilo                  0.183   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X79Y85.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X79Y85.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (0.536ns logic, 3.051ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X79Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.572ns (data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      1.572ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X80Y85.B3      net (fanout=4)        1.108   rbcp_reg/regXCDData<3>
    SLICE_X80Y85.B       Tilo                  0.142   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X79Y85.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (0.340ns logic, 1.232ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X79Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.236ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      3.236ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y85.B5      net (fanout=607)      2.772   rst_read_sync
    SLICE_X80Y85.B       Tilo                  0.142   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X79Y85.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (0.340ns logic, 2.896ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.912ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y78.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.912ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y78.C5      net (fanout=607)      5.142   rst_read_sync
    SLICE_X76Y78.CMUX    Tilo                  0.251   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X77Y78.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X77Y78.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.912ns (0.922ns logic, 5.990ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.914ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X76Y78.C4      net (fanout=4)        2.144   rbcp_reg/regXCDData<5>
    SLICE_X76Y78.CMUX    Tilo                  0.251   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X77Y78.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X77Y78.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.914ns (0.922ns logic, 2.992ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.287ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.212ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y78.C5      net (fanout=607)      5.142   rst_read_sync
    SLICE_X76Y78.C       Tilo                  0.205   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X77Y78.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      6.212ns (0.596ns logic, 5.616ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.285ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.214ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X76Y78.C4      net (fanout=4)        2.144   rbcp_reg/regXCDData<5>
    SLICE_X76Y78.C       Tilo                  0.205   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X77Y78.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (0.596ns logic, 2.618ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y78.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.256ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X76Y78.C4      net (fanout=4)        1.284   rbcp_reg/regXCDData<5>
    SLICE_X76Y78.CMUX    Tilo                  0.183   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X77Y78.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X77Y78.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (0.536ns logic, 1.720ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.191ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y78.C5      net (fanout=607)      3.219   rst_read_sync
    SLICE_X76Y78.CMUX    Tilo                  0.183   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X77Y78.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X77Y78.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.191ns (0.536ns logic, 3.655ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.915ns (data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      1.915ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X76Y78.C4      net (fanout=4)        1.284   rbcp_reg/regXCDData<5>
    SLICE_X76Y78.C       Tilo                  0.142   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X77Y78.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (0.340ns logic, 1.575ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.850ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      3.850ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y78.C5      net (fanout=607)      3.219   rst_read_sync
    SLICE_X76Y78.C       Tilo                  0.142   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X77Y78.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (0.340ns logic, 3.510ns route)
                                                       (8.8% logic, 91.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.467ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X80Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y79.B3      net (fanout=607)      5.231   rst_read_sync
    SLICE_X81Y79.BMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X80Y79.SR      net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X80Y79.CLK     Trck                  0.230   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.467ns (0.934ns logic, 5.533ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.570ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X81Y79.B1      net (fanout=4)        2.334   rbcp_reg/regXCDData<4>
    SLICE_X81Y79.BMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X80Y79.SR      net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X80Y79.CLK     Trck                  0.230   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (0.934ns logic, 2.636ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X80Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.308ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.191ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y79.B3      net (fanout=607)      5.231   rst_read_sync
    SLICE_X81Y79.B       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X80Y79.CLK     net (fanout=2)        0.310   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      6.191ns (0.650ns logic, 5.541ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.205ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.294ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X81Y79.B1      net (fanout=4)        2.334   rbcp_reg/regXCDData<4>
    SLICE_X81Y79.B       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X80Y79.CLK     net (fanout=2)        0.310   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.650ns logic, 2.644ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X80Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.162ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X81Y79.B1      net (fanout=4)        1.495   rbcp_reg/regXCDData<4>
    SLICE_X81Y79.BMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X80Y79.SR      net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X80Y79.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.162ns (0.508ns logic, 1.654ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y79.B3      net (fanout=607)      3.289   rst_read_sync
    SLICE_X81Y79.BMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X80Y79.SR      net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X80Y79.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (0.508ns logic, 3.448ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X80Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.014ns (data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      2.014ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X81Y79.B1      net (fanout=4)        1.495   rbcp_reg/regXCDData<4>
    SLICE_X81Y79.B       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X80Y79.CLK     net (fanout=2)        0.165   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      2.014ns (0.354ns logic, 1.660ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X80Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.808ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      3.808ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y79.B3      net (fanout=607)      3.289   rst_read_sync
    SLICE_X81Y79.B       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X80Y79.CLK     net (fanout=2)        0.165   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (0.354ns logic, 3.454ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.094ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y80.C5      net (fanout=607)      4.341   rst_read_sync
    SLICE_X73Y80.CMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X72Y80.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X72Y80.CLK     Trck                  0.230   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (0.934ns logic, 5.160ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X73Y80.C3      net (fanout=4)        1.014   rbcp_reg/regXCDData<0>
    SLICE_X73Y80.CMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X72Y80.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X72Y80.CLK     Trck                  0.230   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.934ns logic, 1.833ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.201ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.298ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y80.C5      net (fanout=607)      4.341   rst_read_sync
    SLICE_X73Y80.C       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X72Y80.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      5.298ns (0.650ns logic, 4.648ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.528ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.971ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X73Y80.C3      net (fanout=4)        1.014   rbcp_reg/regXCDData<0>
    SLICE_X73Y80.C       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X72Y80.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.650ns logic, 1.321ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.529ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X73Y80.C3      net (fanout=4)        0.594   rbcp_reg/regXCDData<0>
    SLICE_X73Y80.CMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X72Y80.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X72Y80.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.508ns logic, 1.021ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.645ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y80.C5      net (fanout=607)      2.710   rst_read_sync
    SLICE_X73Y80.CMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X72Y80.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X72Y80.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (0.508ns logic, 3.137ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.110ns (data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X73Y80.C3      net (fanout=4)        0.594   rbcp_reg/regXCDData<0>
    SLICE_X73Y80.C       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X72Y80.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.354ns logic, 0.756ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.226ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      3.226ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y80.C5      net (fanout=607)      2.710   rst_read_sync
    SLICE_X73Y80.C       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X72Y80.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (0.354ns logic, 2.872ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.925ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X74Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.925ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y89.B4      net (fanout=607)      3.562   rst_read_sync
    SLICE_X74Y89.BMUX    Tilo                  0.261   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X74Y90.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X74Y90.CLK     Trck                  0.215   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.925ns (0.867ns logic, 4.058ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X74Y89.B3      net (fanout=4)        2.016   rbcp_reg/regXCDData<2>
    SLICE_X74Y89.BMUX    Tilo                  0.261   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X74Y90.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X74Y90.CLK     Trck                  0.215   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.867ns logic, 2.512ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X74Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.822ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.677ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y89.B4      net (fanout=607)      3.562   rst_read_sync
    SLICE_X74Y89.B       Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X74Y90.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (0.594ns logic, 4.083ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.368ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.131ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X74Y89.B3      net (fanout=4)        2.016   rbcp_reg/regXCDData<2>
    SLICE_X74Y89.B       Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X74Y90.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (0.594ns logic, 2.537ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X74Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.962ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X74Y89.B3      net (fanout=4)        1.219   rbcp_reg/regXCDData<2>
    SLICE_X74Y89.BMUX    Tilo                  0.191   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X74Y90.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X74Y90.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.474ns logic, 1.488ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.993ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y89.B4      net (fanout=607)      2.250   rst_read_sync
    SLICE_X74Y89.BMUX    Tilo                  0.191   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X74Y90.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X74Y90.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (0.474ns logic, 2.519ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X74Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.831ns (data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      1.831ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X74Y89.B3      net (fanout=4)        1.219   rbcp_reg/regXCDData<2>
    SLICE_X74Y89.B       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X74Y90.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (0.354ns logic, 1.477ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X74Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.862ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      2.862ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y89.B4      net (fanout=607)      2.250   rst_read_sync
    SLICE_X74Y89.B       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X74Y90.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (0.354ns logic, 2.508ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.234ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X80Y81.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.234ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y81.B4      net (fanout=607)      4.820   rst_read_sync
    SLICE_X78Y81.BMUX    Tilo                  0.261   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X80Y81.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X80Y81.CLK     Trck                  0.241   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.234ns (0.893ns logic, 5.341ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X78Y81.B5      net (fanout=4)        1.385   rbcp_reg/regXCDData<1>
    SLICE_X78Y81.BMUX    Tilo                  0.261   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X80Y81.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X80Y81.CLK     Trck                  0.241   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (0.893ns logic, 1.906ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X80Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.592ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.907ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y81.B4      net (fanout=607)      4.820   rst_read_sync
    SLICE_X78Y81.B       Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X80Y81.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (0.594ns logic, 5.313ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.027ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.472ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X78Y81.B5      net (fanout=4)        1.385   rbcp_reg/regXCDData<1>
    SLICE_X78Y81.B       Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X80Y81.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.594ns logic, 1.878ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X80Y81.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.620ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X78Y81.B5      net (fanout=4)        0.824   rbcp_reg/regXCDData<1>
    SLICE_X78Y81.BMUX    Tilo                  0.191   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X80Y81.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X80Y81.CLK     Tremck      (-Th)    -0.128   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.620ns (0.517ns logic, 1.103ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.816ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y81.B4      net (fanout=607)      3.020   rst_read_sync
    SLICE_X78Y81.BMUX    Tilo                  0.191   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X80Y81.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X80Y81.CLK     Tremck      (-Th)    -0.128   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.816ns (0.517ns logic, 3.299ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X80Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.447ns (data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      1.447ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X78Y81.B5      net (fanout=4)        0.824   rbcp_reg/regXCDData<1>
    SLICE_X78Y81.B       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X80Y81.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.354ns logic, 1.093ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X80Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.643ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      3.643ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y81.B4      net (fanout=607)      3.020   rst_read_sync
    SLICE_X78Y81.B       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X80Y81.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (0.354ns logic, 3.289ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.605ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X73Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y82.B4      net (fanout=607)      4.150   rst_read_sync
    SLICE_X73Y82.BMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X73Y83.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X73Y83.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.605ns (0.984ns logic, 4.621ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.755ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.BQ      Tcko                  0.408   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X73Y82.B5      net (fanout=4)        1.283   rbcp_reg/regXCEData<5>
    SLICE_X73Y82.BMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X73Y83.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X73Y83.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (1.001ns logic, 1.754ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X73Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.179ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.320ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y82.B4      net (fanout=607)      4.150   rst_read_sync
    SLICE_X73Y82.B       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X73Y83.CLK     net (fanout=2)        0.520   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (0.650ns logic, 4.670ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.029ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.470ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.BQ      Tcko                  0.408   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X73Y82.B5      net (fanout=4)        1.283   rbcp_reg/regXCEData<5>
    SLICE_X73Y82.B       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X73Y83.CLK     net (fanout=2)        0.520   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (0.667ns logic, 1.803ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X73Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.BQ      Tcko                  0.200   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X73Y82.B5      net (fanout=4)        0.755   rbcp_reg/regXCEData<5>
    SLICE_X73Y82.BMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X73Y83.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X73Y83.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.558ns logic, 1.019ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y82.B4      net (fanout=607)      2.524   rst_read_sync
    SLICE_X73Y82.BMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X73Y83.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X73Y83.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (0.556ns logic, 2.788ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X73Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.368ns (data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.368ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.BQ      Tcko                  0.200   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X73Y82.B5      net (fanout=4)        0.755   rbcp_reg/regXCEData<5>
    SLICE_X73Y82.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X73Y83.CLK     net (fanout=2)        0.257   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      1.368ns (0.356ns logic, 1.012ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X73Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.135ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      3.135ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y82.B4      net (fanout=607)      2.524   rst_read_sync
    SLICE_X73Y82.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X73Y83.CLK     net (fanout=2)        0.257   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      3.135ns (0.354ns logic, 2.781ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.339ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X74Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y85.D5      net (fanout=607)      3.944   rst_read_sync
    SLICE_X75Y85.DMUX    Tilo                  0.313   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X74Y85.SR      net (fanout=2)        0.462   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X74Y85.CLK     Trck                  0.229   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.339ns (0.933ns logic, 4.406ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.925ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.DQ      Tcko                  0.408   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X75Y85.D4      net (fanout=4)        1.513   rbcp_reg/regXCEData<7>
    SLICE_X75Y85.DMUX    Tilo                  0.313   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X74Y85.SR      net (fanout=2)        0.462   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X74Y85.CLK     Trck                  0.229   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.950ns logic, 1.975ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X74Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.428ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.071ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y85.D5      net (fanout=607)      3.944   rst_read_sync
    SLICE_X75Y85.D       Tilo                  0.259   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X74Y85.CLK     net (fanout=2)        0.477   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      5.071ns (0.650ns logic, 4.421ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.842ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.657ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.DQ      Tcko                  0.408   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X75Y85.D4      net (fanout=4)        1.513   rbcp_reg/regXCEData<7>
    SLICE_X75Y85.D       Tilo                  0.259   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X74Y85.CLK     net (fanout=2)        0.477   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (0.667ns logic, 1.990ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X74Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.670ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.DQ      Tcko                  0.200   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X75Y85.D4      net (fanout=4)        0.918   rbcp_reg/regXCEData<7>
    SLICE_X75Y85.DMUX    Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X74Y85.SR      net (fanout=2)        0.255   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X74Y85.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (0.497ns logic, 1.173ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.208ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y85.D5      net (fanout=607)      2.458   rst_read_sync
    SLICE_X75Y85.DMUX    Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X74Y85.SR      net (fanout=2)        0.255   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X74Y85.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.208ns (0.495ns logic, 2.713ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X74Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.568ns (data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      1.568ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.DQ      Tcko                  0.200   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X75Y85.D4      net (fanout=4)        0.918   rbcp_reg/regXCEData<7>
    SLICE_X75Y85.D       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X74Y85.CLK     net (fanout=2)        0.294   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      1.568ns (0.356ns logic, 1.212ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X74Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.106ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y85.D5      net (fanout=607)      2.458   rst_read_sync
    SLICE_X75Y85.D       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X74Y85.CLK     net (fanout=2)        0.294   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.354ns logic, 2.752ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.535ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X75Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y83.B4      net (fanout=607)      4.249   rst_read_sync
    SLICE_X75Y83.BMUX    Tilo                  0.313   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X75Y83.SR      net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X75Y83.CLK     Trck                  0.280   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (0.984ns logic, 4.551ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.790ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.CQ      Tcko                  0.408   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X75Y83.B2      net (fanout=4)        1.487   rbcp_reg/regXCEData<6>
    SLICE_X75Y83.BMUX    Tilo                  0.313   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X75Y83.SR      net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X75Y83.CLK     Trck                  0.280   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (1.001ns logic, 1.789ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X75Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.293ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.206ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y83.B4      net (fanout=607)      4.249   rst_read_sync
    SLICE_X75Y83.B       Tilo                  0.259   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X75Y83.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      5.206ns (0.650ns logic, 4.556ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.038ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.461ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.CQ      Tcko                  0.408   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X75Y83.B2      net (fanout=4)        1.487   rbcp_reg/regXCEData<6>
    SLICE_X75Y83.B       Tilo                  0.259   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X75Y83.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      2.461ns (0.667ns logic, 1.794ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X75Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.666ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.CQ      Tcko                  0.200   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X75Y83.B2      net (fanout=4)        0.949   rbcp_reg/regXCEData<6>
    SLICE_X75Y83.BMUX    Tilo                  0.203   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X75Y83.SR      net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X75Y83.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (0.558ns logic, 1.108ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y83.B4      net (fanout=607)      2.618   rst_read_sync
    SLICE_X75Y83.BMUX    Tilo                  0.203   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X75Y83.SR      net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X75Y83.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.556ns logic, 2.777ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X75Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.467ns (data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      1.467ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.CQ      Tcko                  0.200   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X75Y83.B2      net (fanout=4)        0.949   rbcp_reg/regXCEData<6>
    SLICE_X75Y83.B       Tilo                  0.156   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X75Y83.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.356ns logic, 1.111ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X75Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.134ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y83.B4      net (fanout=607)      2.618   rst_read_sync
    SLICE_X75Y83.B       Tilo                  0.156   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X75Y83.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (0.354ns logic, 2.780ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.200ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X70Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.200ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y85.B4      net (fanout=607)      3.785   rst_read_sync
    SLICE_X73Y85.BMUX    Tilo                  0.313   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X70Y85.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X70Y85.CLK     Trck                  0.215   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (0.919ns logic, 4.281ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.AQ      Tcko                  0.408   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X73Y85.B2      net (fanout=4)        1.347   rbcp_reg/regXCEData<4>
    SLICE_X73Y85.BMUX    Tilo                  0.313   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X70Y85.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X70Y85.CLK     Trck                  0.215   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.936ns logic, 1.843ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X70Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.753ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.746ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y85.B4      net (fanout=607)      3.785   rst_read_sync
    SLICE_X73Y85.B       Tilo                  0.259   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X70Y85.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      4.746ns (0.650ns logic, 4.096ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.174ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.325ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.AQ      Tcko                  0.408   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X73Y85.B2      net (fanout=4)        1.347   rbcp_reg/regXCEData<4>
    SLICE_X73Y85.B       Tilo                  0.259   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X70Y85.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (0.667ns logic, 1.658ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X70Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.596ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.AQ      Tcko                  0.200   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X73Y85.B2      net (fanout=4)        0.834   rbcp_reg/regXCEData<4>
    SLICE_X73Y85.BMUX    Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X70Y85.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X70Y85.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.596ns (0.488ns logic, 1.108ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.059ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y85.B4      net (fanout=607)      2.299   rst_read_sync
    SLICE_X73Y85.BMUX    Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X70Y85.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X70Y85.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (0.486ns logic, 2.573ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X70Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.314ns (data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y81.AQ      Tcko                  0.200   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X73Y85.B2      net (fanout=4)        0.834   rbcp_reg/regXCEData<4>
    SLICE_X73Y85.B       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X70Y85.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.356ns logic, 0.958ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X70Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.777ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      2.777ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y85.B4      net (fanout=607)      2.299   rst_read_sync
    SLICE_X73Y85.B       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X70Y85.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (0.354ns logic, 2.423ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.326ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y87.A4      net (fanout=607)      3.539   rst_read_sync
    SLICE_X73Y87.AMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X76Y87.SR      net (fanout=2)        0.890   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X76Y87.CLK     Trck                  0.193   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.326ns (0.897ns logic, 4.429ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X73Y87.A3      net (fanout=4)        1.275   rbcp_reg/regXCEData<3>
    SLICE_X73Y87.AMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X76Y87.SR      net (fanout=2)        0.890   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X76Y87.CLK     Trck                  0.193   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.897ns logic, 2.165ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.599ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.900ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y87.A4      net (fanout=607)      3.539   rst_read_sync
    SLICE_X73Y87.A       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X76Y87.CLK     net (fanout=2)        0.711   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (0.650ns logic, 4.250ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.863ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.636ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X73Y87.A3      net (fanout=4)        1.275   rbcp_reg/regXCEData<3>
    SLICE_X73Y87.A       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X76Y87.CLK     net (fanout=2)        0.711   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      2.636ns (0.650ns logic, 1.986ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.838ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X73Y87.A3      net (fanout=4)        0.771   rbcp_reg/regXCEData<3>
    SLICE_X73Y87.AMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X76Y87.SR      net (fanout=2)        0.583   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X76Y87.CLK     Tremck      (-Th)    -0.083   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.484ns logic, 1.354ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.251ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y87.A4      net (fanout=607)      2.184   rst_read_sync
    SLICE_X73Y87.AMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X76Y87.SR      net (fanout=2)        0.583   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X76Y87.CLK     Tremck      (-Th)    -0.083   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (0.484ns logic, 2.767ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.549ns (data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      1.549ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X73Y87.A3      net (fanout=4)        0.771   rbcp_reg/regXCEData<3>
    SLICE_X73Y87.A       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X76Y87.CLK     net (fanout=2)        0.424   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.354ns logic, 1.195ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.962ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      2.962ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y87.A4      net (fanout=607)      2.184   rst_read_sync
    SLICE_X73Y87.A       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X76Y87.CLK     net (fanout=2)        0.424   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.354ns logic, 2.608ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.756ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X73Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y88.A1      net (fanout=607)      3.520   rst_read_sync
    SLICE_X72Y88.AMUX    Tilo                  0.251   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X73Y89.SR      net (fanout=2)        0.314   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X73Y89.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (0.922ns logic, 3.834ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X72Y88.A2      net (fanout=4)        1.578   rbcp_reg/regXCEData<2>
    SLICE_X72Y88.AMUX    Tilo                  0.251   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X73Y89.SR      net (fanout=2)        0.314   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X73Y89.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (0.922ns logic, 1.892ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X73Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.915ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.584ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y88.A1      net (fanout=607)      3.520   rst_read_sync
    SLICE_X72Y88.A       Tilo                  0.205   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X73Y89.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (0.596ns logic, 3.988ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.857ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.642ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X72Y88.A2      net (fanout=4)        1.578   rbcp_reg/regXCEData<2>
    SLICE_X72Y88.A       Tilo                  0.205   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X73Y89.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (0.596ns logic, 2.046ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X73Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.638ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X72Y88.A2      net (fanout=4)        0.978   rbcp_reg/regXCEData<2>
    SLICE_X72Y88.AMUX    Tilo                  0.183   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X73Y89.SR      net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X73Y89.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.536ns logic, 1.102ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y88.A1      net (fanout=607)      2.195   rst_read_sync
    SLICE_X72Y88.AMUX    Tilo                  0.183   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X73Y89.SR      net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X73Y89.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (0.536ns logic, 2.319ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X73Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.577ns (data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X72Y88.A2      net (fanout=4)        0.978   rbcp_reg/regXCEData<2>
    SLICE_X72Y88.A       Tilo                  0.142   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X73Y89.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.340ns logic, 1.237ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X73Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.794ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      2.794ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y88.A1      net (fanout=607)      2.195   rst_read_sync
    SLICE_X72Y88.A       Tilo                  0.142   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X73Y89.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.340ns logic, 2.454ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.540ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X68Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y89.A4      net (fanout=607)      3.137   rst_read_sync
    SLICE_X69Y89.AMUX    Tilo                  0.313   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X68Y89.SR      net (fanout=2)        0.469   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X68Y89.CLK     Trck                  0.230   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.540ns (0.934ns logic, 3.606ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.557ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X69Y89.A5      net (fanout=4)        1.154   rbcp_reg/regXCEData<1>
    SLICE_X69Y89.AMUX    Tilo                  0.313   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X68Y89.SR      net (fanout=2)        0.469   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X68Y89.CLK     Trck                  0.230   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.934ns logic, 1.623ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X68Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.031ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.468ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y89.A4      net (fanout=607)      3.137   rst_read_sync
    SLICE_X69Y89.A       Tilo                  0.259   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X68Y89.CLK     net (fanout=2)        0.681   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (0.650ns logic, 3.818ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.014ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.485ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X69Y89.A5      net (fanout=4)        1.154   rbcp_reg/regXCEData<1>
    SLICE_X69Y89.A       Tilo                  0.259   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X68Y89.CLK     net (fanout=2)        0.681   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.650ns logic, 1.835ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X68Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.475ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X69Y89.A5      net (fanout=4)        0.679   rbcp_reg/regXCEData<1>
    SLICE_X69Y89.AMUX    Tilo                  0.203   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X68Y89.SR      net (fanout=2)        0.288   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X68Y89.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.508ns logic, 0.967ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.739ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y89.A4      net (fanout=607)      1.943   rst_read_sync
    SLICE_X69Y89.AMUX    Tilo                  0.203   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X68Y89.SR      net (fanout=2)        0.288   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X68Y89.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.739ns (0.508ns logic, 2.231ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X68Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.387ns (data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X69Y89.A5      net (fanout=4)        0.679   rbcp_reg/regXCEData<1>
    SLICE_X69Y89.A       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X68Y89.CLK     net (fanout=2)        0.354   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.354ns logic, 1.033ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X68Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.651ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      2.651ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y89.A4      net (fanout=607)      1.943   rst_read_sync
    SLICE_X69Y89.A       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X68Y89.CLK     net (fanout=2)        0.354   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (0.354ns logic, 2.297ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.490ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X63Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X63Y107.B3     net (fanout=914)      4.035   rst_sync
    SLICE_X63Y107.BMUX   Tilo                  0.313   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X63Y108.SR     net (fanout=2)        0.471   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X63Y108.CLK    Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (0.984ns logic, 4.506ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X63Y107.B2     net (fanout=5)        1.211   rbcp_reg/regX94Data<7>
    SLICE_X63Y107.BMUX   Tilo                  0.313   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X63Y108.SR     net (fanout=2)        0.471   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X63Y108.CLK    Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (0.984ns logic, 1.682ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X63Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.794ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.206ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X63Y107.B3     net (fanout=914)      4.035   rst_sync
    SLICE_X63Y107.B      Tilo                  0.259   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X63Y108.CLK    net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      5.206ns (0.650ns logic, 4.556ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.618ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.382ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X63Y107.B2     net (fanout=5)        1.211   rbcp_reg/regX94Data<7>
    SLICE_X63Y107.B      Tilo                  0.259   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X63Y108.CLK    net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.650ns logic, 1.732ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X63Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.595ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X63Y107.B2     net (fanout=5)        0.775   rbcp_reg/regX94Data<7>
    SLICE_X63Y107.BMUX   Tilo                  0.203   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X63Y108.SR     net (fanout=2)        0.264   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X63Y108.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.556ns logic, 1.039ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X63Y107.B3     net (fanout=914)      2.596   rst_sync
    SLICE_X63Y107.BMUX   Tilo                  0.203   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X63Y108.SR     net (fanout=2)        0.264   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X63Y108.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (0.556ns logic, 2.860ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X63Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.387ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X63Y107.B2     net (fanout=5)        0.775   rbcp_reg/regX94Data<7>
    SLICE_X63Y107.B      Tilo                  0.156   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X63Y108.CLK    net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.354ns logic, 1.033ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X63Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.208ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      3.208ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X63Y107.B3     net (fanout=914)      2.596   rst_sync
    SLICE_X63Y107.B      Tilo                  0.156   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X63Y108.CLK    net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      3.208ns (0.354ns logic, 2.854ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.326ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X61Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X58Y107.B3     net (fanout=914)      3.873   rst_sync
    SLICE_X58Y107.BMUX   Tilo                  0.261   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X61Y107.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X61Y107.CLK    Trck                  0.280   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.326ns (0.932ns logic, 4.394ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X58Y107.B4     net (fanout=5)        0.952   rbcp_reg/regX94Data<6>
    SLICE_X58Y107.BMUX   Tilo                  0.261   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X61Y107.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X61Y107.CLK    Trck                  0.280   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (0.932ns logic, 1.473ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X61Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.040ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.960ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X58Y107.B3     net (fanout=914)      3.873   rst_sync
    SLICE_X58Y107.B      Tilo                  0.203   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X61Y107.CLK    net (fanout=2)        0.493   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      4.960ns (0.594ns logic, 4.366ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.961ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X58Y107.B4     net (fanout=5)        0.952   rbcp_reg/regX94Data<6>
    SLICE_X58Y107.B      Tilo                  0.203   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X61Y107.CLK    net (fanout=2)        0.493   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (0.594ns logic, 1.445ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X61Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.377ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X58Y107.B4     net (fanout=5)        0.554   rbcp_reg/regX94Data<6>
    SLICE_X58Y107.BMUX   Tilo                  0.191   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X61Y107.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X61Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.377ns (0.544ns logic, 0.833ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.291ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X58Y107.B3     net (fanout=914)      2.468   rst_sync
    SLICE_X58Y107.BMUX   Tilo                  0.191   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X61Y107.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X61Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (0.544ns logic, 2.747ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X61Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.177ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.177ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X58Y107.B4     net (fanout=5)        0.554   rbcp_reg/regX94Data<6>
    SLICE_X58Y107.B      Tilo                  0.156   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X61Y107.CLK    net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.354ns logic, 0.823ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X61Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.091ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      3.091ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X58Y107.B3     net (fanout=914)      2.468   rst_sync
    SLICE_X58Y107.B      Tilo                  0.156   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X61Y107.CLK    net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (0.354ns logic, 2.737ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.546ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X60Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X58Y108.A1     net (fanout=914)      4.143   rst_sync
    SLICE_X58Y108.AMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X60Y108.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X60Y108.CLK    Trck                  0.230   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.546ns (0.882ns logic, 4.664ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X58Y108.A3     net (fanout=5)        0.831   rbcp_reg/regX94Data<3>
    SLICE_X58Y108.AMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X60Y108.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X60Y108.CLK    Trck                  0.230   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.938ns logic, 1.352ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X60Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.952ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.048ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X58Y108.A1     net (fanout=914)      4.143   rst_sync
    SLICE_X58Y108.A      Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X60Y108.CLK    net (fanout=2)        0.311   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (0.594ns logic, 4.454ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.208ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.792ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X58Y108.A3     net (fanout=5)        0.831   rbcp_reg/regX94Data<3>
    SLICE_X58Y108.A      Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X60Y108.CLK    net (fanout=2)        0.311   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (0.650ns logic, 1.142ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X60Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.309ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X58Y108.A3     net (fanout=5)        0.498   rbcp_reg/regX94Data<3>
    SLICE_X58Y108.AMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X60Y108.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X60Y108.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.309ns (0.532ns logic, 0.777ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X58Y108.A1     net (fanout=914)      2.660   rst_sync
    SLICE_X58Y108.AMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X60Y108.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X60Y108.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (0.496ns logic, 2.939ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X60Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.012ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.012ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X58Y108.A3     net (fanout=5)        0.498   rbcp_reg/regX94Data<3>
    SLICE_X58Y108.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X60Y108.CLK    net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.390ns logic, 0.622ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X60Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.138ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      3.138ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X58Y108.A1     net (fanout=914)      2.660   rst_sync
    SLICE_X58Y108.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X60Y108.CLK    net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.354ns logic, 2.784ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.219ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X59Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.219ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X58Y105.A4     net (fanout=914)      3.556   rst_sync
    SLICE_X58Y105.AMUX   Tilo                  0.261   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X59Y104.SR     net (fanout=2)        0.731   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X59Y104.CLK    Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.219ns (0.932ns logic, 4.287ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X58Y105.A2     net (fanout=5)        1.090   rbcp_reg/regX94Data<5>
    SLICE_X58Y105.AMUX   Tilo                  0.261   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X59Y104.SR     net (fanout=2)        0.731   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X59Y104.CLK    Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.932ns logic, 1.821ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X59Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.565ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X58Y105.A4     net (fanout=914)      3.556   rst_sync
    SLICE_X58Y105.A      Tilo                  0.203   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X59Y104.CLK    net (fanout=2)        0.285   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (0.594ns logic, 3.841ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.031ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.969ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X58Y105.A2     net (fanout=5)        1.090   rbcp_reg/regX94Data<5>
    SLICE_X58Y105.A      Tilo                  0.203   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X59Y104.CLK    net (fanout=2)        0.285   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (0.594ns logic, 1.375ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X59Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.645ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X58Y105.A2     net (fanout=5)        0.688   rbcp_reg/regX94Data<5>
    SLICE_X58Y105.AMUX   Tilo                  0.191   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X59Y104.SR     net (fanout=2)        0.413   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X59Y104.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.544ns logic, 1.101ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X58Y105.A4     net (fanout=914)      2.279   rst_sync
    SLICE_X58Y105.AMUX   Tilo                  0.191   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X59Y104.SR     net (fanout=2)        0.413   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X59Y104.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (0.544ns logic, 2.692ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X59Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.155ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.155ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X58Y105.A2     net (fanout=5)        0.688   rbcp_reg/regX94Data<5>
    SLICE_X58Y105.A      Tilo                  0.156   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X59Y104.CLK    net (fanout=2)        0.113   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.354ns logic, 0.801ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X59Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.746ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      2.746ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X58Y105.A4     net (fanout=914)      2.279   rst_sync
    SLICE_X58Y105.A      Tilo                  0.156   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X59Y104.CLK    net (fanout=2)        0.113   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.354ns logic, 2.392ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.940ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X57Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X56Y107.D5     net (fanout=914)      3.680   rst_sync
    SLICE_X56Y107.DMUX   Tilo                  0.251   rst_DRS_SAMP_FREQ[4]_AND_788_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X57Y107.SR     net (fanout=2)        0.338   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X57Y107.CLK    Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (0.922ns logic, 4.018ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X56Y107.D3     net (fanout=5)        1.017   rbcp_reg/regX94Data<4>
    SLICE_X56Y107.DMUX   Tilo                  0.251   rst_DRS_SAMP_FREQ[4]_AND_788_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X57Y107.SR     net (fanout=2)        0.338   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X57Y107.CLK    Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.922ns logic, 1.355ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X57Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.250ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.750ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X56Y107.D5     net (fanout=914)      3.680   rst_sync
    SLICE_X56Y107.D      Tilo                  0.205   rst_DRS_SAMP_FREQ[4]_AND_788_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X57Y107.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (0.596ns logic, 4.154ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.913ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X56Y107.D3     net (fanout=5)        1.017   rbcp_reg/regX94Data<4>
    SLICE_X56Y107.D      Tilo                  0.205   rst_DRS_SAMP_FREQ[4]_AND_788_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X57Y107.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (0.596ns logic, 1.491ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X57Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.336ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X56Y107.D3     net (fanout=5)        0.625   rbcp_reg/regX94Data<4>
    SLICE_X56Y107.DMUX   Tilo                  0.183   rst_DRS_SAMP_FREQ[4]_AND_788_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X57Y107.SR     net (fanout=2)        0.175   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X57Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (0.536ns logic, 0.800ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.051ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X56Y107.D5     net (fanout=914)      2.340   rst_sync
    SLICE_X56Y107.DMUX   Tilo                  0.183   rst_DRS_SAMP_FREQ[4]_AND_788_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X57Y107.SR     net (fanout=2)        0.175   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X57Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (0.536ns logic, 2.515ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X57Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.256ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.256ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X56Y107.D3     net (fanout=5)        0.625   rbcp_reg/regX94Data<4>
    SLICE_X56Y107.D      Tilo                  0.142   rst_DRS_SAMP_FREQ[4]_AND_788_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X57Y107.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.340ns logic, 0.916ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X57Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.971ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      2.971ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X56Y107.D5     net (fanout=914)      2.340   rst_sync
    SLICE_X56Y107.D      Tilo                  0.142   rst_DRS_SAMP_FREQ[4]_AND_788_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X57Y107.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.340ns logic, 2.631ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.327ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X63Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X60Y110.A4     net (fanout=914)      3.884   rst_sync
    SLICE_X60Y110.AMUX   Tilo                  0.251   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X63Y110.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X63Y110.CLK    Trck                  0.280   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (0.922ns logic, 4.405ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X60Y110.A2     net (fanout=5)        1.341   rbcp_reg/regX94Data<0>
    SLICE_X60Y110.AMUX   Tilo                  0.251   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X63Y110.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X63Y110.CLK    Trck                  0.280   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (0.978ns logic, 1.862ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X63Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.210ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X60Y110.A4     net (fanout=914)      3.884   rst_sync
    SLICE_X60Y110.A      Tilo                  0.205   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X63Y110.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (0.596ns logic, 4.194ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.697ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X60Y110.A2     net (fanout=5)        1.341   rbcp_reg/regX94Data<0>
    SLICE_X60Y110.A      Tilo                  0.205   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X63Y110.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.652ns logic, 1.651ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X63Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.686ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X60Y110.A2     net (fanout=5)        0.835   rbcp_reg/regX94Data<0>
    SLICE_X60Y110.AMUX   Tilo                  0.183   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X63Y110.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X63Y110.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.686ns (0.572ns logic, 1.114ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X60Y110.A4     net (fanout=914)      2.483   rst_sync
    SLICE_X60Y110.AMUX   Tilo                  0.183   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X63Y110.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X63Y110.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.536ns logic, 2.762ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X63Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.334ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      1.334ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X60Y110.A2     net (fanout=5)        0.835   rbcp_reg/regX94Data<0>
    SLICE_X60Y110.A      Tilo                  0.142   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X63Y110.CLK    net (fanout=2)        0.123   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.376ns logic, 0.958ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X63Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.946ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      2.946ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X60Y110.A4     net (fanout=914)      2.483   rst_sync
    SLICE_X60Y110.A      Tilo                  0.142   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X63Y110.CLK    net (fanout=2)        0.123   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.340ns logic, 2.606ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.837ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X61Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X60Y106.B3     net (fanout=914)      3.585   rst_sync
    SLICE_X60Y106.BMUX   Tilo                  0.251   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X61Y106.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X61Y106.CLK    Trck                  0.280   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (0.922ns logic, 3.915ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X60Y106.B4     net (fanout=5)        1.154   rbcp_reg/regX94Data<2>
    SLICE_X60Y106.BMUX   Tilo                  0.251   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X61Y106.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X61Y106.CLK    Trck                  0.280   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (0.978ns logic, 1.484ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X61Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.345ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X60Y106.B3     net (fanout=914)      3.585   rst_sync
    SLICE_X60Y106.B      Tilo                  0.205   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X61Y106.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (0.596ns logic, 4.059ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.720ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.280ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X60Y106.B4     net (fanout=5)        1.154   rbcp_reg/regX94Data<2>
    SLICE_X60Y106.B      Tilo                  0.205   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X61Y106.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      2.280ns (0.652ns logic, 1.628ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X61Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.435ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X60Y106.B4     net (fanout=5)        0.696   rbcp_reg/regX94Data<2>
    SLICE_X60Y106.BMUX   Tilo                  0.183   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X61Y106.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X61Y106.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.435ns (0.572ns logic, 0.863ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.015ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X60Y106.B3     net (fanout=914)      2.312   rst_sync
    SLICE_X60Y106.BMUX   Tilo                  0.183   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X61Y106.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X61Y106.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (0.536ns logic, 2.479ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X61Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.363ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      1.363ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X60Y106.B4     net (fanout=5)        0.696   rbcp_reg/regX94Data<2>
    SLICE_X60Y106.B      Tilo                  0.142   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X61Y106.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.376ns logic, 0.987ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X61Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.943ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      2.943ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X60Y106.B3     net (fanout=914)      2.312   rst_sync
    SLICE_X60Y106.B      Tilo                  0.142   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X61Y106.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (0.340ns logic, 2.603ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.757ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X55Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X54Y107.B5     net (fanout=914)      3.505   rst_sync
    SLICE_X54Y107.BMUX   Tilo                  0.251   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X55Y107.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X55Y107.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.922ns logic, 3.835ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X54Y107.B4     net (fanout=5)        0.489   rbcp_reg/regX94Data<1>
    SLICE_X54Y107.BMUX   Tilo                  0.251   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X55Y107.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X55Y107.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.797ns (0.978ns logic, 0.819ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X55Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.422ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X54Y107.B5     net (fanout=914)      3.505   rst_sync
    SLICE_X54Y107.B      Tilo                  0.205   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X55Y107.CLK    net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (0.596ns logic, 3.982ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.382ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.618ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X54Y107.B4     net (fanout=5)        0.489   rbcp_reg/regX94Data<1>
    SLICE_X54Y107.B      Tilo                  0.205   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X55Y107.CLK    net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (0.652ns logic, 0.966ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X55Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.990ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.990ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X54Y107.B4     net (fanout=5)        0.251   rbcp_reg/regX94Data<1>
    SLICE_X54Y107.BMUX   Tilo                  0.183   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X55Y107.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X55Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.572ns logic, 0.418ns route)
                                                       (57.8% logic, 42.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.951ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X54Y107.B5     net (fanout=914)      2.248   rst_sync
    SLICE_X54Y107.BMUX   Tilo                  0.183   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X55Y107.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X55Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.536ns logic, 2.415ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X55Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.921ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X54Y107.B4     net (fanout=5)        0.251   rbcp_reg/regX94Data<1>
    SLICE_X54Y107.B      Tilo                  0.142   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X55Y107.CLK    net (fanout=2)        0.294   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.376ns logic, 0.545ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X55Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.882ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      2.882ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X54Y107.B5     net (fanout=914)      2.248   rst_sync
    SLICE_X54Y107.B      Tilo                  0.142   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X55Y107.CLK    net (fanout=2)        0.294   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (0.340ns logic, 2.542ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.602ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X67Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X66Y105.D3     net (fanout=5)        1.332   rbcp_reg/regX94Data<7>
    SLICE_X66Y105.DMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X67Y105.SR     net (fanout=2)        0.338   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X67Y105.CLK    Trck                  0.280   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.932ns logic, 1.670ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.D2     net (fanout=12)       1.264   rst_refclk
    SLICE_X66Y105.DMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X67Y105.SR     net (fanout=2)        0.338   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X67Y105.CLK    Trck                  0.280   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.590ns (0.988ns logic, 1.602ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X67Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.600ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X66Y105.D3     net (fanout=5)        1.332   rbcp_reg/regX94Data<7>
    SLICE_X66Y105.D      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X67Y105.CLK    net (fanout=2)        0.474   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (0.594ns logic, 1.806ns route)
                                                       (24.8% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.612ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.388ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.D2     net (fanout=12)       1.264   rst_refclk
    SLICE_X66Y105.D      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X67Y105.CLK    net (fanout=2)        0.474   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (0.650ns logic, 1.738ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X67Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.472ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.D2     net (fanout=12)       0.717   rst_refclk
    SLICE_X66Y105.DMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X67Y105.SR     net (fanout=2)        0.175   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X67Y105.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.580ns logic, 0.892ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.549ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X66Y105.D3     net (fanout=5)        0.830   rbcp_reg/regX94Data<7>
    SLICE_X66Y105.DMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X67Y105.SR     net (fanout=2)        0.175   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X67Y105.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.544ns logic, 1.005ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X67Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.398ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.398ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.D2     net (fanout=12)       0.717   rst_refclk
    SLICE_X66Y105.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X67Y105.CLK    net (fanout=2)        0.291   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.390ns logic, 1.008ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X67Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.475ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.475ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X66Y105.D3     net (fanout=5)        0.830   rbcp_reg/regX94Data<7>
    SLICE_X66Y105.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X67Y105.CLK    net (fanout=2)        0.291   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.354ns logic, 1.121ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.484ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X56Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X56Y106.A2     net (fanout=5)        1.110   rbcp_reg/regX94Data<4>
    SLICE_X56Y106.AMUX   Tilo                  0.251   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X56Y106.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X56Y106.CLK    Trck                  0.230   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (0.872ns logic, 1.612ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X56Y106.A4     net (fanout=12)       1.009   rst_refclk
    SLICE_X56Y106.AMUX   Tilo                  0.251   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X56Y106.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X56Y106.CLK    Trck                  0.230   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.439ns (0.928ns logic, 1.511ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X56Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.677ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X56Y106.A2     net (fanout=5)        1.110   rbcp_reg/regX94Data<4>
    SLICE_X56Y106.A      Tilo                  0.205   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X56Y106.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (0.596ns logic, 1.727ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.722ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.278ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X56Y106.A4     net (fanout=12)       1.009   rst_refclk
    SLICE_X56Y106.A      Tilo                  0.205   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X56Y106.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (0.652ns logic, 1.626ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X56Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.388ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X56Y106.A4     net (fanout=12)       0.563   rst_refclk
    SLICE_X56Y106.AMUX   Tilo                  0.183   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X56Y106.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X56Y106.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (0.524ns logic, 0.864ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.482ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X56Y106.A2     net (fanout=5)        0.693   rbcp_reg/regX94Data<4>
    SLICE_X56Y106.AMUX   Tilo                  0.183   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X56Y106.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X56Y106.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (0.488ns logic, 0.994ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X56Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.269ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.269ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X56Y106.A4     net (fanout=12)       0.563   rst_refclk
    SLICE_X56Y106.A      Tilo                  0.142   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X56Y106.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.376ns logic, 0.893ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X56Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.363ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.363ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X56Y106.A2     net (fanout=5)        0.693   rbcp_reg/regX94Data<4>
    SLICE_X56Y106.A      Tilo                  0.142   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X56Y106.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.340ns logic, 1.023ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.725ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X66Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X66Y105.C4     net (fanout=5)        1.082   rbcp_reg/regX94Data<6>
    SLICE_X66Y105.CMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X66Y104.SR     net (fanout=2)        0.776   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X66Y104.CLK    Trck                  0.215   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (0.867ns logic, 1.858ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.042ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.C3     net (fanout=12)       0.343   rst_refclk
    SLICE_X66Y105.CMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X66Y104.SR     net (fanout=2)        0.776   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X66Y104.CLK    Trck                  0.215   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (0.923ns logic, 1.119ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X66Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.855ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X66Y105.C4     net (fanout=5)        1.082   rbcp_reg/regX94Data<6>
    SLICE_X66Y105.C      Tilo                  0.204   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X66Y104.CLK    net (fanout=2)        0.468   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (0.595ns logic, 1.550ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.538ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.462ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.C3     net (fanout=12)       0.343   rst_refclk
    SLICE_X66Y105.C      Tilo                  0.204   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X66Y104.CLK    net (fanout=2)        0.468   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.651ns logic, 0.811ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X66Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.172ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.C3     net (fanout=12)       0.204   rst_refclk
    SLICE_X66Y105.CMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X66Y104.SR     net (fanout=2)        0.458   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X66Y104.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.510ns logic, 0.662ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X66Y105.C4     net (fanout=5)        0.682   rbcp_reg/regX94Data<6>
    SLICE_X66Y105.CMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X66Y104.SR     net (fanout=2)        0.458   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X66Y104.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.474ns logic, 1.140ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X66Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.853ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      0.853ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.C3     net (fanout=12)       0.204   rst_refclk
    SLICE_X66Y105.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X66Y104.CLK    net (fanout=2)        0.259   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.390ns logic, 0.463ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X66Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.295ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.295ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X66Y105.C4     net (fanout=5)        0.682   rbcp_reg/regX94Data<6>
    SLICE_X66Y105.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X66Y104.CLK    net (fanout=2)        0.259   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.354ns logic, 0.941ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.889ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X69Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X66Y105.A4     net (fanout=5)        1.412   rbcp_reg/regX94Data<5>
    SLICE_X66Y105.AMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X69Y106.SR     net (fanout=2)        0.545   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X69Y106.CLK    Trck                  0.280   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (0.932ns logic, 1.957ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.A3     net (fanout=12)       0.885   rst_refclk
    SLICE_X66Y105.AMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X69Y106.SR     net (fanout=2)        0.545   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X69Y106.CLK    Trck                  0.280   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.988ns logic, 1.430ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X69Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.285ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.715ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X66Y105.A4     net (fanout=5)        1.412   rbcp_reg/regX94Data<5>
    SLICE_X66Y105.A      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X69Y106.CLK    net (fanout=2)        0.709   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      2.715ns (0.594ns logic, 2.121ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.756ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.A3     net (fanout=12)       0.885   rst_refclk
    SLICE_X66Y105.A      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X69Y106.CLK    net (fanout=2)        0.709   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (0.650ns logic, 1.594ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X69Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.392ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.A3     net (fanout=12)       0.506   rst_refclk
    SLICE_X66Y105.AMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X69Y106.SR     net (fanout=2)        0.306   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X69Y106.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (0.580ns logic, 0.812ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.706ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X66Y105.A4     net (fanout=5)        0.856   rbcp_reg/regX94Data<5>
    SLICE_X66Y105.AMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X69Y106.SR     net (fanout=2)        0.306   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X69Y106.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.706ns (0.544ns logic, 1.162ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X69Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.263ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.263ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.A3     net (fanout=12)       0.506   rst_refclk
    SLICE_X66Y105.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X69Y106.CLK    net (fanout=2)        0.367   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.390ns logic, 0.873ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X69Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.577ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X66Y105.A4     net (fanout=5)        0.856   rbcp_reg/regX94Data<5>
    SLICE_X66Y105.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X69Y106.CLK    net (fanout=2)        0.367   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.354ns logic, 1.223ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.812ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X69Y107.A3     net (fanout=5)        1.295   rbcp_reg/regX94Data<3>
    SLICE_X69Y107.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X69Y107.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X69Y107.CLK    Trck                  0.280   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (1.040ns logic, 1.772ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X69Y107.A5     net (fanout=12)       0.649   rst_refclk
    SLICE_X69Y107.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X69Y107.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X69Y107.CLK    Trck                  0.280   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (1.040ns logic, 1.126ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.437ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.563ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X69Y107.A3     net (fanout=5)        1.295   rbcp_reg/regX94Data<3>
    SLICE_X69Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X69Y107.CLK    net (fanout=2)        0.562   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (0.706ns logic, 1.857ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.083ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.917ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X69Y107.A5     net (fanout=12)       0.649   rst_refclk
    SLICE_X69Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X69Y107.CLK    net (fanout=2)        0.562   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (0.706ns logic, 1.211ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.258ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X69Y107.A5     net (fanout=12)       0.370   rst_refclk
    SLICE_X69Y107.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X69Y107.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X69Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.592ns logic, 0.666ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.697ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X69Y107.A3     net (fanout=5)        0.809   rbcp_reg/regX94Data<3>
    SLICE_X69Y107.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X69Y107.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X69Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.697ns (0.592ns logic, 1.105ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.967ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      0.967ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X69Y107.A5     net (fanout=12)       0.370   rst_refclk
    SLICE_X69Y107.A      Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X69Y107.CLK    net (fanout=2)        0.207   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.390ns logic, 0.577ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.406ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.406ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X69Y107.A3     net (fanout=5)        0.809   rbcp_reg/regX94Data<3>
    SLICE_X69Y107.A      Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X69Y107.CLK    net (fanout=2)        0.207   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.390ns logic, 1.016ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.519ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X63Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X66Y105.B3     net (fanout=5)        1.734   rbcp_reg/regX94Data<2>
    SLICE_X66Y105.BMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X63Y105.SR     net (fanout=2)        0.797   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X63Y105.CLK    Trck                  0.280   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.519ns (0.988ns logic, 2.531ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.B2     net (fanout=12)       0.489   rst_refclk
    SLICE_X66Y105.BMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X63Y105.SR     net (fanout=2)        0.797   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X63Y105.CLK    Trck                  0.280   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.988ns logic, 1.286ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X63Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.793ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.207ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X66Y105.B3     net (fanout=5)        1.734   rbcp_reg/regX94Data<2>
    SLICE_X66Y105.B      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X63Y105.CLK    net (fanout=2)        0.823   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      3.207ns (0.650ns logic, 2.557ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.038ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.B2     net (fanout=12)       0.489   rst_refclk
    SLICE_X66Y105.B      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X63Y105.CLK    net (fanout=2)        0.823   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.650ns logic, 1.312ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X63Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.296ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.B2     net (fanout=12)       0.261   rst_refclk
    SLICE_X66Y105.BMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X63Y105.SR     net (fanout=2)        0.455   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X63Y105.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.580ns logic, 0.716ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.069ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X66Y105.B3     net (fanout=5)        1.034   rbcp_reg/regX94Data<2>
    SLICE_X66Y105.BMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X63Y105.SR     net (fanout=2)        0.455   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X63Y105.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (0.580ns logic, 1.489ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X63Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.065ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.065ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X66Y105.B2     net (fanout=12)       0.261   rst_refclk
    SLICE_X66Y105.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X63Y105.CLK    net (fanout=2)        0.414   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.390ns logic, 0.675ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X63Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.838ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.838ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X66Y105.B3     net (fanout=5)        1.034   rbcp_reg/regX94Data<2>
    SLICE_X66Y105.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X63Y105.CLK    net (fanout=2)        0.414   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.390ns logic, 1.448ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.060ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.060ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X58Y110.A3     net (fanout=12)       1.632   rst_refclk
    SLICE_X58Y110.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X58Y110.SR     net (fanout=2)        0.505   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X58Y110.CLK    Trck                  0.215   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (0.923ns logic, 2.137ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X58Y110.A2     net (fanout=5)        1.140   rbcp_reg/regX94Data<1>
    SLICE_X58Y110.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X58Y110.SR     net (fanout=2)        0.505   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X58Y110.CLK    Trck                  0.215   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (0.923ns logic, 1.645ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.101ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.899ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X58Y110.A3     net (fanout=12)       1.632   rst_refclk
    SLICE_X58Y110.A      Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X58Y110.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (0.650ns logic, 2.249ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.593ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.407ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X58Y110.A2     net (fanout=5)        1.140   rbcp_reg/regX94Data<1>
    SLICE_X58Y110.A      Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X58Y110.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (0.650ns logic, 1.757ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.513ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X58Y110.A2     net (fanout=5)        0.699   rbcp_reg/regX94Data<1>
    SLICE_X58Y110.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X58Y110.SR     net (fanout=2)        0.304   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X58Y110.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.513ns (0.510ns logic, 1.003ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X58Y110.A3     net (fanout=12)       0.955   rst_refclk
    SLICE_X58Y110.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X58Y110.SR     net (fanout=2)        0.304   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X58Y110.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.510ns logic, 1.259ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.419ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X58Y110.A2     net (fanout=5)        0.699   rbcp_reg/regX94Data<1>
    SLICE_X58Y110.A      Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X58Y110.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.390ns logic, 1.029ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.675ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.675ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X58Y110.A3     net (fanout=12)       0.955   rst_refclk
    SLICE_X58Y110.A      Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X58Y110.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (0.390ns logic, 1.285ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.181ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X68Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X68Y108.A1     net (fanout=5)        1.748   rbcp_reg/regX94Data<0>
    SLICE_X68Y108.AMUX   Tilo                  0.251   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X68Y108.SR     net (fanout=2)        0.505   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X68Y108.CLK    Trck                  0.230   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (0.928ns logic, 2.253ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X68Y108.A3     net (fanout=12)       1.007   rst_refclk
    SLICE_X68Y108.AMUX   Tilo                  0.251   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X68Y108.SR     net (fanout=2)        0.505   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X68Y108.CLK    Trck                  0.230   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (0.928ns logic, 1.512ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X68Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.919ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.081ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X68Y108.A1     net (fanout=5)        1.748   rbcp_reg/regX94Data<0>
    SLICE_X68Y108.A      Tilo                  0.205   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X68Y108.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (0.652ns logic, 2.429ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.660ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.340ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X68Y108.A3     net (fanout=12)       1.007   rst_refclk
    SLICE_X68Y108.A      Tilo                  0.205   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X68Y108.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.652ns logic, 1.688ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X68Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X68Y108.A3     net (fanout=12)       0.583   rst_refclk
    SLICE_X68Y108.AMUX   Tilo                  0.183   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X68Y108.SR     net (fanout=2)        0.304   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X68Y108.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.524ns logic, 0.887ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.882ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X68Y108.A1     net (fanout=5)        1.054   rbcp_reg/regX94Data<0>
    SLICE_X68Y108.AMUX   Tilo                  0.183   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X68Y108.SR     net (fanout=2)        0.304   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X68Y108.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.524ns logic, 1.358ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X68Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.313ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.313ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X68Y108.A3     net (fanout=12)       0.583   rst_refclk
    SLICE_X68Y108.A      Tilo                  0.142   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X68Y108.CLK    net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.376ns logic, 0.937ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X68Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.784ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.784ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X68Y108.A1     net (fanout=5)        1.054   rbcp_reg/regX94Data<0>
    SLICE_X68Y108.A      Tilo                  0.142   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X68Y108.CLK    net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.376ns logic, 1.408ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.092ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X76Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y90.C5      net (fanout=607)      3.724   rst_read_sync
    SLICE_X76Y90.CMUX    Tilo                  0.251   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X76Y91.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X76Y91.CLK     Trck                  0.230   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (0.872ns logic, 4.220ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X76Y90.C4      net (fanout=4)        2.074   rbcp_reg/regXCEData<0>
    SLICE_X76Y90.CMUX    Tilo                  0.251   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X76Y91.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X76Y91.CLK     Trck                  0.230   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (0.872ns logic, 2.570ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X76Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.893ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.606ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y90.C5      net (fanout=607)      3.724   rst_read_sync
    SLICE_X76Y90.C       Tilo                  0.205   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X76Y91.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (0.596ns logic, 4.010ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.543ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.956ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X76Y90.C4      net (fanout=4)        2.074   rbcp_reg/regXCEData<0>
    SLICE_X76Y90.C       Tilo                  0.205   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X76Y91.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.596ns logic, 2.360ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X76Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.964ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X76Y90.C4      net (fanout=4)        1.207   rbcp_reg/regXCEData<0>
    SLICE_X76Y90.CMUX    Tilo                  0.183   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X76Y91.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X76Y91.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.964ns (0.488ns logic, 1.476ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y90.C5      net (fanout=607)      2.339   rst_read_sync
    SLICE_X76Y90.CMUX    Tilo                  0.183   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X76Y91.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X76Y91.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (0.488ns logic, 2.608ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X76Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.661ns (data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      1.661ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X76Y90.C4      net (fanout=4)        1.207   rbcp_reg/regXCEData<0>
    SLICE_X76Y90.C       Tilo                  0.142   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X76Y91.CLK     net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (0.340ns logic, 1.321ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X76Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.793ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      2.793ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y90.C5      net (fanout=607)      2.339   rst_read_sync
    SLICE_X76Y90.C       Tilo                  0.142   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X76Y91.CLK     net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.340ns logic, 2.453ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP        
 "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.091ns.
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X81Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y106.D2     net (fanout=607)      3.839   rst_read_sync
    SLICE_X80Y106.DMUX   Tilo                  0.251   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X81Y106.SR     net (fanout=2)        0.330   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X81Y106.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (0.922ns logic, 4.169ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y100.CQ     Tcko                  0.447   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X80Y106.D5     net (fanout=4)        1.337   cfifo_progfull
    SLICE_X80Y106.DMUX   Tilo                  0.251   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X81Y106.SR     net (fanout=2)        0.330   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X81Y106.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.645ns (0.978ns logic, 1.667ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X81Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.091ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.909ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y106.D2     net (fanout=607)      3.839   rst_read_sync
    SLICE_X80Y106.D      Tilo                  0.205   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X81Y106.CLK    net (fanout=2)        0.474   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      4.909ns (0.596ns logic, 4.313ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.537ns (requirement - data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.463ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y100.CQ     Tcko                  0.447   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X80Y106.D5     net (fanout=4)        1.337   cfifo_progfull
    SLICE_X80Y106.D      Tilo                  0.205   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X81Y106.CLK    net (fanout=2)        0.474   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (0.652ns logic, 1.811ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X81Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.546ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y100.CQ     Tcko                  0.234   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X80Y106.D5     net (fanout=4)        0.807   cfifo_progfull
    SLICE_X80Y106.DMUX   Tilo                  0.183   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X81Y106.SR     net (fanout=2)        0.167   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X81Y106.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.546ns (0.572ns logic, 0.974ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y106.D2     net (fanout=607)      2.409   rst_read_sync
    SLICE_X80Y106.DMUX   Tilo                  0.183   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X81Y106.SR     net (fanout=2)        0.167   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X81Y106.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (0.536ns logic, 2.576ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X81Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.474ns (data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      1.474ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y100.CQ     Tcko                  0.234   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X80Y106.D5     net (fanout=4)        0.807   cfifo_progfull
    SLICE_X80Y106.D      Tilo                  0.142   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X81Y106.CLK    net (fanout=2)        0.291   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.376ns logic, 1.098ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X81Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.040ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      3.040ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y106.D2     net (fanout=607)      2.409   rst_read_sync
    SLICE_X80Y106.D      Tilo                  0.142   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X81Y106.CLK    net (fanout=2)        0.291   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (0.340ns logic, 2.700ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.472ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X70Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y112.B5     net (fanout=607)      2.251   rst_read_sync
    SLICE_X71Y112.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X70Y112.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X70Y112.CLK    Trck                  0.215   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (0.919ns logic, 2.553ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.355ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y117.AQ     Tcko                  0.408   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y112.B1     net (fanout=4)        1.117   dfifo_progfull<0>
    SLICE_X71Y112.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X70Y112.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X70Y112.CLK    Trck                  0.215   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.936ns logic, 1.419ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X70Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.792ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.208ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y112.B5     net (fanout=607)      2.251   rst_read_sync
    SLICE_X71Y112.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X70Y112.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      3.208ns (0.650ns logic, 2.558ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.909ns (requirement - data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y117.AQ     Tcko                  0.408   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y112.B1     net (fanout=4)        1.117   dfifo_progfull<0>
    SLICE_X71Y112.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X70Y112.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (0.667ns logic, 1.424ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X70Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.335ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y117.AQ     Tcko                  0.200   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y112.B1     net (fanout=4)        0.688   dfifo_progfull<0>
    SLICE_X71Y112.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X70Y112.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X70Y112.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (0.488ns logic, 0.847ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.045ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y112.B5     net (fanout=607)      1.400   rst_read_sync
    SLICE_X71Y112.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X70Y112.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X70Y112.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (0.486ns logic, 1.559ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X70Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.206ns (data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y117.AQ     Tcko                  0.200   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y112.B1     net (fanout=4)        0.688   dfifo_progfull<0>
    SLICE_X71Y112.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X70Y112.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.356ns logic, 0.850ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X70Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.916ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      1.916ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y112.B5     net (fanout=607)      1.400   rst_read_sync
    SLICE_X71Y112.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X70Y112.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (0.354ns logic, 1.562ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.418ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y113.C3     net (fanout=607)      1.648   rst_read_sync
    SLICE_X64Y113.CMUX   Tilo                  0.251   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X65Y113.SR     net (fanout=2)        0.848   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X65Y113.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (0.922ns logic, 2.496ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y117.AQ     Tcko                  0.447   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y113.C4     net (fanout=4)        0.960   dfifo_progfull<3>
    SLICE_X64Y113.CMUX   Tilo                  0.251   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X65Y113.SR     net (fanout=2)        0.848   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X65Y113.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.978ns logic, 1.808ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.197ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.803ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y113.C3     net (fanout=607)      1.648   rst_read_sync
    SLICE_X64Y113.C      Tilo                  0.205   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X65Y113.CLK    net (fanout=2)        0.559   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (0.596ns logic, 2.207ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.829ns (requirement - data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.171ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y117.AQ     Tcko                  0.447   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y113.C4     net (fanout=4)        0.960   dfifo_progfull<3>
    SLICE_X64Y113.C      Tilo                  0.205   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X65Y113.CLK    net (fanout=2)        0.559   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.652ns logic, 1.519ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y117.AQ     Tcko                  0.234   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y113.C4     net (fanout=4)        0.483   dfifo_progfull<3>
    SLICE_X64Y113.CMUX   Tilo                  0.183   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X65Y113.SR     net (fanout=2)        0.436   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X65Y113.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.572ns logic, 0.919ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.019ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y113.C3     net (fanout=607)      1.047   rst_read_sync
    SLICE_X64Y113.CMUX   Tilo                  0.183   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X65Y113.SR     net (fanout=2)        0.436   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X65Y113.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (0.536ns logic, 1.483ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.063ns (data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.063ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y117.AQ     Tcko                  0.234   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y113.C4     net (fanout=4)        0.483   dfifo_progfull<3>
    SLICE_X64Y113.C      Tilo                  0.142   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X65Y113.CLK    net (fanout=2)        0.204   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.376ns logic, 0.687ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.591ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.591ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y113.C3     net (fanout=607)      1.047   rst_read_sync
    SLICE_X64Y113.C      Tilo                  0.142   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X65Y113.CLK    net (fanout=2)        0.204   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (0.340ns logic, 1.251ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.413ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X68Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y109.B3     net (fanout=607)      1.983   rst_read_sync
    SLICE_X67Y109.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X68Y109.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X68Y109.CLK    Trck                  0.230   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (0.934ns logic, 2.479ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y112.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y109.B5     net (fanout=4)        0.810   dfifo_progfull<1>
    SLICE_X67Y109.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X68Y109.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X68Y109.CLK    Trck                  0.230   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (0.951ns logic, 1.306ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X68Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.874ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.126ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y109.B3     net (fanout=607)      1.983   rst_read_sync
    SLICE_X67Y109.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X68Y109.CLK    net (fanout=2)        0.493   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.650ns logic, 2.476ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.030ns (requirement - data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.970ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y112.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y109.B5     net (fanout=4)        0.810   dfifo_progfull<1>
    SLICE_X67Y109.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X68Y109.CLK    net (fanout=2)        0.493   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (0.667ns logic, 1.303ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X68Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y112.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y109.B5     net (fanout=4)        0.481   dfifo_progfull<1>
    SLICE_X67Y109.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X68Y109.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X68Y109.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.510ns logic, 0.755ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.997ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y109.B3     net (fanout=607)      1.215   rst_read_sync
    SLICE_X67Y109.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X68Y109.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X68Y109.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.508ns logic, 1.489ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X68Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.106ns (data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.106ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y112.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y109.B5     net (fanout=4)        0.481   dfifo_progfull<1>
    SLICE_X67Y109.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X68Y109.CLK    net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.356ns logic, 0.750ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X68Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.838ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.838ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y109.B3     net (fanout=607)      1.215   rst_read_sync
    SLICE_X67Y109.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X68Y109.CLK    net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.354ns logic, 1.484ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.256ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X67Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.256ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y112.D5     net (fanout=607)      1.994   rst_read_sync
    SLICE_X66Y112.DMUX   Tilo                  0.261   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X67Y112.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X67Y112.CLK    Trck                  0.280   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (0.932ns logic, 2.324ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y115.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X66Y112.D2     net (fanout=4)        1.277   dfifo_progfull<2>
    SLICE_X66Y112.DMUX   Tilo                  0.261   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X67Y112.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X67Y112.CLK    Trck                  0.280   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (0.949ns logic, 1.607ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X67Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.938ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y112.D5     net (fanout=607)      1.994   rst_read_sync
    SLICE_X66Y112.D      Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X67Y112.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.594ns logic, 2.468ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.638ns (requirement - data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.362ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y115.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X66Y112.D2     net (fanout=4)        1.277   dfifo_progfull<2>
    SLICE_X66Y112.D      Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X67Y112.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (0.611ns logic, 1.751ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X67Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y115.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X66Y112.D2     net (fanout=4)        0.798   dfifo_progfull<2>
    SLICE_X66Y112.DMUX   Tilo                  0.191   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X67Y112.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X67Y112.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (0.546ns logic, 0.965ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.953ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y112.D5     net (fanout=607)      1.242   rst_read_sync
    SLICE_X66Y112.DMUX   Tilo                  0.191   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X67Y112.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X67Y112.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.544ns logic, 1.409ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X67Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.445ns (data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y115.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X66Y112.D2     net (fanout=4)        0.798   dfifo_progfull<2>
    SLICE_X66Y112.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X67Y112.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.356ns logic, 1.089ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X67Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.887ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.887ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y112.D5     net (fanout=607)      1.242   rst_read_sync
    SLICE_X66Y112.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X67Y112.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (0.354ns logic, 1.533ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.633ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X69Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y111.A5     net (fanout=607)      2.153   rst_read_sync
    SLICE_X67Y111.AMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X69Y111.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X69Y111.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (0.984ns logic, 2.649ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y121.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y111.A2     net (fanout=4)        1.645   dfifo_progfull<6>
    SLICE_X67Y111.AMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X69Y111.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X69Y111.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.001ns logic, 2.141ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X69Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.384ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y111.A5     net (fanout=607)      2.153   rst_read_sync
    SLICE_X67Y111.A      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X69Y111.CLK    net (fanout=2)        0.813   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (0.650ns logic, 2.966ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.875ns (requirement - data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.125ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y121.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y111.A2     net (fanout=4)        1.645   dfifo_progfull<6>
    SLICE_X67Y111.A      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X69Y111.CLK    net (fanout=2)        0.813   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      3.125ns (0.667ns logic, 2.458ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X69Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.850ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y121.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y111.A2     net (fanout=4)        1.018   dfifo_progfull<6>
    SLICE_X67Y111.AMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X69Y111.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X69Y111.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.558ns logic, 1.292ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y111.A5     net (fanout=607)      1.343   rst_read_sync
    SLICE_X67Y111.AMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X69Y111.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X69Y111.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (0.556ns logic, 1.617ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X69Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.835ns (data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      1.835ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y121.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y111.A2     net (fanout=4)        1.018   dfifo_progfull<6>
    SLICE_X67Y111.A      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X69Y111.CLK    net (fanout=2)        0.461   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      1.835ns (0.356ns logic, 1.479ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X69Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.158ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      2.158ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y111.A5     net (fanout=607)      1.343   rst_read_sync
    SLICE_X67Y111.A      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X69Y111.CLK    net (fanout=2)        0.461   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (0.354ns logic, 1.804ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.003ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X60Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y116.B1     net (fanout=607)      1.767   rst_read_sync
    SLICE_X61Y116.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X60Y116.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X60Y116.CLK    Trck                  0.230   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (0.934ns logic, 2.069ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.672ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y119.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X61Y116.B2     net (fanout=4)        1.419   dfifo_progfull<4>
    SLICE_X61Y116.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X60Y116.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X60Y116.CLK    Trck                  0.230   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (0.951ns logic, 1.721ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X60Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.276ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.724ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y116.B1     net (fanout=607)      1.767   rst_read_sync
    SLICE_X61Y116.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X60Y116.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.650ns logic, 2.074ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.607ns (requirement - data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.393ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y119.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X61Y116.B2     net (fanout=4)        1.419   dfifo_progfull<4>
    SLICE_X61Y116.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X60Y116.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (0.667ns logic, 1.726ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X60Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.492ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y119.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X61Y116.B2     net (fanout=4)        0.823   dfifo_progfull<4>
    SLICE_X61Y116.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X60Y116.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X60Y116.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.492ns (0.510ns logic, 0.982ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.826ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y116.B1     net (fanout=607)      1.159   rst_read_sync
    SLICE_X61Y116.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X60Y116.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X60Y116.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.826ns (0.508ns logic, 1.318ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X60Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.341ns (data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.341ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y119.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X61Y116.B2     net (fanout=4)        0.823   dfifo_progfull<4>
    SLICE_X61Y116.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X60Y116.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.356ns logic, 0.985ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X60Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.675ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.675ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y116.B1     net (fanout=607)      1.159   rst_read_sync
    SLICE_X61Y116.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X60Y116.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (0.354ns logic, 1.321ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.712ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X67Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y131.AQ     Tcko                  0.447   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X66Y114.B2     net (fanout=4)        2.394   dfifo_progfull<5>
    SLICE_X66Y114.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X67Y114.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X67Y114.CLK    Trck                  0.280   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (0.988ns logic, 2.724ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y114.B4     net (fanout=607)      2.203   rst_read_sync
    SLICE_X66Y114.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X67Y114.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X67Y114.CLK    Trck                  0.280   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.465ns (0.932ns logic, 2.533ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X67Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.479ns (requirement - data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.521ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y131.AQ     Tcko                  0.447   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X66Y114.B2     net (fanout=4)        2.394   dfifo_progfull<5>
    SLICE_X66Y114.B      Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X67Y114.CLK    net (fanout=2)        0.477   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (0.650ns logic, 2.871ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.726ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.274ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y114.B4     net (fanout=607)      2.203   rst_read_sync
    SLICE_X66Y114.B      Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X67Y114.CLK    net (fanout=2)        0.477   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (0.594ns logic, 2.680ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X67Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.074ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y114.B4     net (fanout=607)      1.363   rst_read_sync
    SLICE_X66Y114.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X67Y114.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X67Y114.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.544ns logic, 1.530ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y131.AQ     Tcko                  0.234   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X66Y114.B2     net (fanout=4)        1.443   dfifo_progfull<5>
    SLICE_X66Y114.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X67Y114.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X67Y114.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (0.580ns logic, 1.610ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X67Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.011ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      2.011ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y114.B4     net (fanout=607)      1.363   rst_read_sync
    SLICE_X66Y114.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X67Y114.CLK    net (fanout=2)        0.294   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (0.354ns logic, 1.657ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X67Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.127ns (data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y131.AQ     Tcko                  0.234   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X66Y114.B2     net (fanout=4)        1.443   dfifo_progfull<5>
    SLICE_X66Y114.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X67Y114.CLK    net (fanout=2)        0.294   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (0.390ns logic, 1.737ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.731ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X71Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y113.B2     net (fanout=607)      2.469   rst_read_sync
    SLICE_X70Y113.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X71Y113.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X71Y113.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (0.932ns logic, 2.799ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y117.AQ     Tcko                  0.447   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y113.B1     net (fanout=4)        1.212   dfifo_progfull<7>
    SLICE_X70Y113.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X71Y113.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X71Y113.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.988ns logic, 1.542ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X71Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.463ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y113.B2     net (fanout=607)      2.469   rst_read_sync
    SLICE_X70Y113.B      Tilo                  0.203   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X71Y113.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (0.594ns logic, 2.943ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.664ns (requirement - data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.336ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y117.AQ     Tcko                  0.447   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y113.B1     net (fanout=4)        1.212   dfifo_progfull<7>
    SLICE_X70Y113.B      Tilo                  0.203   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X71Y113.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.650ns logic, 1.686ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X71Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.429ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y117.AQ     Tcko                  0.234   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y113.B1     net (fanout=4)        0.682   dfifo_progfull<7>
    SLICE_X70Y113.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X71Y113.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X71Y113.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.580ns logic, 0.849ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y113.B2     net (fanout=607)      1.523   rst_read_sync
    SLICE_X70Y113.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X71Y113.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X71Y113.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (0.544ns logic, 1.690ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X71Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.363ns (data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.363ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y117.AQ     Tcko                  0.234   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y113.B1     net (fanout=4)        0.682   dfifo_progfull<7>
    SLICE_X70Y113.B      Tilo                  0.156   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X71Y113.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.390ns logic, 0.973ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X71Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.168ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      2.168ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y113.B2     net (fanout=607)      1.523   rst_read_sync
    SLICE_X70Y113.B      Tilo                  0.156   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X71Y113.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (0.354ns logic, 1.814ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.980ns|            0|            0|            0|       272572|
| TS_dcm_gmii_clk0              |      8.000ns|      6.925ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.784ns|      5.546ns|            0|            0|       126140|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      5.490ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      5.326ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      5.546ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      5.219ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      4.940ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      5.327ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      4.837ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      4.757ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      5.091ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      3.472ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      3.418ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      3.413ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      3.256ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      3.633ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      3.003ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      3.712ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      3.731ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
| TS_dcm_v5_clkout2             |     30.000ns|     25.158ns|          N/A|            0|            0|            2|            0|
| TS_dcm_v5_clkout0             |      7.500ns|      7.481ns|      6.912ns|            0|            0|       144066|           60|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      5.585ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      5.839ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      6.912ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      6.467ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      6.094ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      4.925ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      6.234ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      5.605ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      5.339ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      5.535ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      5.200ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      5.326ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      4.756ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      4.540ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      5.092ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      5.669ns|            0|            3|            0|         1808|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_divclk                 |      5.000ns|      5.669ns|          N/A|            3|            0|         1808|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      6.920ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_dcm_extclk_clk180          |    100.000ns|      6.123ns|      3.519ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      2.602ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      2.484ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      2.725ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      2.889ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      2.812ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      3.519ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      3.060ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      3.181ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AD9222_DCO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    5.669|         |         |         |
AD9222_DCO_P   |    5.669|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9222_DCO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    5.669|         |         |         |
AD9222_DCO_P   |    5.669|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    6.123|         |         |         |
BP_EXTCLK_P    |    6.123|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    6.123|         |         |         |
BP_EXTCLK_P    |    6.123|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.925|         |         |         |
OSC            |    6.925|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.925|         |         |         |
OSC            |   12.326|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3  Score: 1791  (Setup/Max: 1791, Hold: 0)

Constraints cover 315678 paths, 0 nets, and 52117 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)
   Maximum path delay from/to any node:   6.912ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed WED 7 FEB 0:41:43 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 649 MB



