Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 22 19:20:40 2021
| Host         : DESKTOP-RD2OQRJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_DAW_wrapper_timing_summary_routed.rpt -pb bd_DAW_wrapper_timing_summary_routed.pb -rpx bd_DAW_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_DAW_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btnD (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnU (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.144        0.000                      0                 1691        0.080        0.000                      0                 1647        3.000        0.000                       0                   804  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
sys_clock                      {0.000 5.000}      10.000          100.000         
  clk_out1_bd_DAW_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clk_out2_bd_DAW_clk_wiz_0_0  {0.000 7.778}      15.556          64.286          
  clkfbout_bd_DAW_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_bd_DAW_clk_wiz_0_0        3.144        0.000                      0                 1031        0.080        0.000                      0                 1031        4.020        0.000                       0                   523  
  clk_out2_bd_DAW_clk_wiz_0_0       10.678        0.000                      0                  525        0.098        0.000                      0                  525        6.798        0.000                       0                   277  
  clkfbout_bd_DAW_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_bd_DAW_clk_wiz_0_0  clk_out1_bd_DAW_clk_wiz_0_0       14.104        0.000                      0                   22                                                                        
clk_out1_bd_DAW_clk_wiz_0_0  clk_out2_bd_DAW_clk_wiz_0_0        8.663        0.000                      0                   22                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_bd_DAW_clk_wiz_0_0  clk_out1_bd_DAW_clk_wiz_0_0        5.680        0.000                      0                   70        0.484        0.000                      0                   70  
**async_default**            clk_out2_bd_DAW_clk_wiz_0_0  clk_out2_bd_DAW_clk_wiz_0_0       12.343        0.000                      0                   21        0.907        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.830ns (30.107%)  route 4.248ns (69.893%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.537    -2.482    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X11Y74         FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/Q
                         net (fo=17, routed)          1.269    -0.757    bd_DAW_i/volume_controller_0/U0/tdata_int_reg_n_0_[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124    -0.633 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    -0.218    bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    -0.094 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0/O
                         net (fo=1, routed)           0.433     0.339    bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     0.463 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622     1.084    bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.604 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.604    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.761 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.794     2.555    bd_DAW_i/volume_controller_0/U0/amplified_data10_in
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.325     2.880 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.716     3.596    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.490     7.976    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[0]/C
                         clock pessimism             -0.427     7.549    
                         clock uncertainty           -0.077     7.472    
    SLICE_X6Y74          FDSE (Setup_fdse_C_S)       -0.731     6.741    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.830ns (30.107%)  route 4.248ns (69.893%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.537    -2.482    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X11Y74         FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/Q
                         net (fo=17, routed)          1.269    -0.757    bd_DAW_i/volume_controller_0/U0/tdata_int_reg_n_0_[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124    -0.633 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    -0.218    bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    -0.094 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0/O
                         net (fo=1, routed)           0.433     0.339    bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     0.463 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622     1.084    bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.604 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.604    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.761 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.794     2.555    bd_DAW_i/volume_controller_0/U0/amplified_data10_in
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.325     2.880 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.716     3.596    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.490     7.976    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[10]/C
                         clock pessimism             -0.427     7.549    
                         clock uncertainty           -0.077     7.472    
    SLICE_X6Y74          FDSE (Setup_fdse_C_S)       -0.731     6.741    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.830ns (30.107%)  route 4.248ns (69.893%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.537    -2.482    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X11Y74         FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/Q
                         net (fo=17, routed)          1.269    -0.757    bd_DAW_i/volume_controller_0/U0/tdata_int_reg_n_0_[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124    -0.633 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    -0.218    bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    -0.094 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0/O
                         net (fo=1, routed)           0.433     0.339    bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     0.463 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622     1.084    bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.604 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.604    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.761 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.794     2.555    bd_DAW_i/volume_controller_0/U0/amplified_data10_in
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.325     2.880 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.716     3.596    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.490     7.976    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[13]/C
                         clock pessimism             -0.427     7.549    
                         clock uncertainty           -0.077     7.472    
    SLICE_X6Y74          FDSE (Setup_fdse_C_S)       -0.731     6.741    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.830ns (30.107%)  route 4.248ns (69.893%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.537    -2.482    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X11Y74         FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/Q
                         net (fo=17, routed)          1.269    -0.757    bd_DAW_i/volume_controller_0/U0/tdata_int_reg_n_0_[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124    -0.633 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    -0.218    bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    -0.094 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0/O
                         net (fo=1, routed)           0.433     0.339    bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     0.463 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622     1.084    bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.604 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.604    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.761 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.794     2.555    bd_DAW_i/volume_controller_0/U0/amplified_data10_in
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.325     2.880 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.716     3.596    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.490     7.976    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[3]/C
                         clock pessimism             -0.427     7.549    
                         clock uncertainty           -0.077     7.472    
    SLICE_X6Y74          FDSE (Setup_fdse_C_S)       -0.731     6.741    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 1.830ns (30.217%)  route 4.226ns (69.783%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.537    -2.482    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X11Y74         FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/Q
                         net (fo=17, routed)          1.269    -0.757    bd_DAW_i/volume_controller_0/U0/tdata_int_reg_n_0_[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124    -0.633 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    -0.218    bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    -0.094 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0/O
                         net (fo=1, routed)           0.433     0.339    bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     0.463 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622     1.084    bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.604 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.604    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.761 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.794     2.555    bd_DAW_i/volume_controller_0/U0/amplified_data10_in
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.325     2.880 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.694     3.574    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y75          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.490     7.976    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y75          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[11]/C
                         clock pessimism             -0.427     7.549    
                         clock uncertainty           -0.077     7.472    
    SLICE_X6Y75          FDSE (Setup_fdse_C_S)       -0.731     6.741    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 1.830ns (30.217%)  route 4.226ns (69.783%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.537    -2.482    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X11Y74         FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/Q
                         net (fo=17, routed)          1.269    -0.757    bd_DAW_i/volume_controller_0/U0/tdata_int_reg_n_0_[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124    -0.633 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    -0.218    bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    -0.094 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0/O
                         net (fo=1, routed)           0.433     0.339    bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     0.463 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622     1.084    bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.604 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.604    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.761 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.794     2.555    bd_DAW_i/volume_controller_0/U0/amplified_data10_in
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.325     2.880 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.694     3.574    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y75          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.490     7.976    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y75          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[12]/C
                         clock pessimism             -0.427     7.549    
                         clock uncertainty           -0.077     7.472    
    SLICE_X6Y75          FDSE (Setup_fdse_C_S)       -0.731     6.741    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.830ns (30.789%)  route 4.114ns (69.211%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 7.911 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.537    -2.482    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X11Y74         FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/Q
                         net (fo=17, routed)          1.269    -0.757    bd_DAW_i/volume_controller_0/U0/tdata_int_reg_n_0_[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124    -0.633 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    -0.218    bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    -0.094 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0/O
                         net (fo=1, routed)           0.433     0.339    bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     0.463 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622     1.084    bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.604 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.604    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.761 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.794     2.555    bd_DAW_i/volume_controller_0/U0/amplified_data10_in
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.325     2.880 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.582     3.462    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X8Y73          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.425     7.911    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X8Y73          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]/C
                         clock pessimism             -0.427     7.484    
                         clock uncertainty           -0.077     7.407    
    SLICE_X8Y73          FDSE (Setup_fdse_C_S)       -0.731     6.676    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          6.676    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.830ns (30.107%)  route 4.248ns (69.893%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.537    -2.482    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X11Y74         FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/Q
                         net (fo=17, routed)          1.269    -0.757    bd_DAW_i/volume_controller_0/U0/tdata_int_reg_n_0_[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124    -0.633 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    -0.218    bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    -0.094 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0/O
                         net (fo=1, routed)           0.433     0.339    bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     0.463 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622     1.084    bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.604 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.604    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.761 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.794     2.555    bd_DAW_i/volume_controller_0/U0/amplified_data10_in
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.325     2.880 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.716     3.596    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X7Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.490     7.976    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X7Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[5]/C
                         clock pessimism             -0.427     7.549    
                         clock uncertainty           -0.077     7.472    
    SLICE_X7Y74          FDSE (Setup_fdse_C_S)       -0.636     6.836    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          6.836    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.830ns (30.107%)  route 4.248ns (69.893%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.537    -2.482    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X11Y74         FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/Q
                         net (fo=17, routed)          1.269    -0.757    bd_DAW_i/volume_controller_0/U0/tdata_int_reg_n_0_[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124    -0.633 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    -0.218    bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    -0.094 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0/O
                         net (fo=1, routed)           0.433     0.339    bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     0.463 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622     1.084    bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.604 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.604    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.761 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.794     2.555    bd_DAW_i/volume_controller_0/U0/amplified_data10_in
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.325     2.880 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.716     3.596    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X7Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.490     7.976    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X7Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[8]/C
                         clock pessimism             -0.427     7.549    
                         clock uncertainty           -0.077     7.472    
    SLICE_X7Y74          FDSE (Setup_fdse_C_S)       -0.636     6.836    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                          6.836    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.830ns (30.107%)  route 4.248ns (69.893%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.537    -2.482    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X11Y74         FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[10]/Q
                         net (fo=17, routed)          1.269    -0.757    bd_DAW_i/volume_controller_0/U0/tdata_int_reg_n_0_[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124    -0.633 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    -0.218    bd_DAW_i/volume_controller_0/U0/i__carry_i_25__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    -0.094 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0/O
                         net (fo=1, routed)           0.433     0.339    bd_DAW_i/volume_controller_0/U0/i__carry_i_13__0_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     0.463 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622     1.084    bd_DAW_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.604 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.604    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.761 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.794     2.555    bd_DAW_i/volume_controller_0/U0/amplified_data10_in
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.325     2.880 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=15, routed)          0.716     3.596    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X7Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.490     7.976    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X7Y74          FDSE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[9]/C
                         clock pessimism             -0.427     7.549    
                         clock uncertainty           -0.077     7.472    
    SLICE_X7Y74          FDSE (Setup_fdse_C_S)       -0.636     6.836    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          6.836    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  3.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][9]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.183%)  route 0.113ns (40.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.556    -0.573    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X12Y69         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][9]/Q
                         net (fo=2, routed)           0.113    -0.296    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][9]
    SLICE_X14Y69         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][9]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.823    -0.345    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X14Y69         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][9]_srl30/CLK
                         clock pessimism             -0.214    -0.559    
    SLICE_X14Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.376    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][9]_srl30
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.557    -0.572    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X13Y68         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][0]/Q
                         net (fo=1, routed)           0.099    -0.332    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][0]
    SLICE_X14Y67         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.825    -0.343    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X14Y67         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK
                         clock pessimism             -0.214    -0.557    
    SLICE_X14Y67         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.440    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][3]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.557    -0.572    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X13Y68         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][3]/Q
                         net (fo=1, routed)           0.102    -0.329    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][3]
    SLICE_X14Y69         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][3]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.823    -0.345    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X14Y69         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][3]_srl30/CLK
                         clock pessimism             -0.214    -0.559    
    SLICE_X14Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.444    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][3]_srl30
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.558    -0.571    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.374    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X9Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.825    -0.343    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.228    -0.571    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.076    -0.495    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.585    -0.544    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.347    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X5Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.854    -0.315    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.229    -0.544    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.076    -0.468    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][11]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.557    -0.572    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X15Y68         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][11]/Q
                         net (fo=1, routed)           0.110    -0.321    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][11]
    SLICE_X14Y67         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][11]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.825    -0.343    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X14Y67         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][11]_srl30/CLK
                         clock pessimism             -0.214    -0.557    
    SLICE_X14Y67         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.442    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][11]_srl30
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.558    -0.571    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.374    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X9Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.825    -0.343    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.228    -0.571    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.075    -0.496    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.585    -0.544    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.347    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X7Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.854    -0.315    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.229    -0.544    
    SLICE_X7Y67          FDRE (Hold_fdre_C_D)         0.075    -0.469    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.585    -0.544    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.347    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X5Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.854    -0.315    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.229    -0.544    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.075    -0.469    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.560    -0.569    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y65         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.372    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X11Y65         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.827    -0.341    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y65         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.228    -0.569    
    SLICE_X11Y65         FDRE (Hold_fdre_C_D)         0.075    -0.494    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   bd_DAW_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y64     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y64     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y67     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y67     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y63    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y67     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y80     bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y67    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y67    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y69    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][10]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y67    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][11]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y67    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][11]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y67    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][12]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y67    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][12]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y70    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][13]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y70    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][15]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y67    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y69    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][10]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y67    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][11]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y67    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][12]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y70    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][13]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y70    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][13]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y68    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][14]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y70    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][15]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y70    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][15]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y70    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][1]_srl30/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.798ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.149ns (23.713%)  route 3.696ns (76.287%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 13.482 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.871     0.874    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.323     1.197 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           0.825     2.023    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i__0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.348     2.371 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     2.371    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X10Y58         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.440    13.482    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X10Y58         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism             -0.427    13.055    
                         clock uncertainty           -0.083    12.971    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)        0.077    13.048    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             11.030ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.580ns (14.837%)  route 3.329ns (85.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 13.514 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.552    -2.467    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y63         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/Q
                         net (fo=5, routed)           1.149    -0.862    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X9Y60          LUT4 (Prop_lut4_I0_O)        0.124    -0.738 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          2.180     1.442    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.472    13.514    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.427    13.087    
                         clock uncertainty           -0.083    13.004    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.472    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 11.030    

Slack (MET) :             11.039ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.897ns (20.220%)  route 3.539ns (79.780%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 13.482 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.883     0.886    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X8Y56          LUT6 (Prop_lut6_I2_O)        0.295     1.181 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           0.656     1.837    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.124     1.961 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.961    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X9Y56          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.440    13.482    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X9Y56          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism             -0.427    13.055    
                         clock uncertainty           -0.083    12.971    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)        0.029    13.000    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 11.039    

Slack (MET) :             11.317ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.580ns (15.631%)  route 3.131ns (84.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 13.514 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.552    -2.467    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y63         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/Q
                         net (fo=5, routed)           1.149    -0.862    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X9Y60          LUT4 (Prop_lut4_I0_O)        0.124    -0.738 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.981     1.244    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.472    13.514    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.427    13.087    
                         clock uncertainty           -0.083    13.004    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.561    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 11.317    

Slack (MET) :             11.401ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.773ns (19.409%)  route 3.210ns (80.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 13.481 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.871     0.874    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X10Y57         LUT3 (Prop_lut3_I1_O)        0.295     1.169 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1/O
                         net (fo=1, routed)           0.338     1.508    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1_n_0
    SLICE_X9Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.439    13.481    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X9Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/C
                         clock pessimism             -0.427    13.054    
                         clock uncertainty           -0.083    12.970    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)       -0.062    12.908    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                 11.401    

Slack (MET) :             11.632ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.298ns (33.312%)  route 2.599ns (66.688%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.546 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.555    -2.464    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X8Y60          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/Q
                         net (fo=2, routed)           1.487    -0.459    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg_n_0_[0]
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124    -0.335 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11/O
                         net (fo=1, routed)           0.000    -0.335    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.197 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3/CO[3]
                         net (fo=1, routed)           1.111     1.309    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/leaving_full
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     1.433 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     1.433    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/ram_full_i0
    SLICE_X7Y61          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.504    13.546    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X7Y61          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
                         clock pessimism             -0.427    13.119    
                         clock uncertainty           -0.083    13.035    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.029    13.064    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -1.433    
  -------------------------------------------------------------------
                         slack                                 11.632    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.440%)  route 2.948ns (83.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 13.475 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.552    -2.467    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y63         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/Q
                         net (fo=5, routed)           1.149    -0.862    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X9Y60          LUT4 (Prop_lut4_I0_O)        0.124    -0.738 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.798     1.061    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X8Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.433    13.475    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism             -0.427    13.048    
                         clock uncertainty           -0.083    12.964    
    SLICE_X8Y66          FDRE (Setup_fdre_C_CE)      -0.169    12.795    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.440%)  route 2.948ns (83.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 13.475 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.552    -2.467    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y63         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/Q
                         net (fo=5, routed)           1.149    -0.862    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X9Y60          LUT4 (Prop_lut4_I0_O)        0.124    -0.738 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.798     1.061    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X8Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.433    13.475    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
                         clock pessimism             -0.427    13.048    
                         clock uncertainty           -0.083    12.964    
    SLICE_X8Y66          FDRE (Setup_fdre_C_CE)      -0.169    12.795    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.440%)  route 2.948ns (83.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 13.475 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.552    -2.467    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y63         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/Q
                         net (fo=5, routed)           1.149    -0.862    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X9Y60          LUT4 (Prop_lut4_I0_O)        0.124    -0.738 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.798     1.061    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X8Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.433    13.475    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.427    13.048    
                         clock uncertainty           -0.083    12.964    
    SLICE_X8Y66          FDRE (Setup_fdre_C_CE)      -0.169    12.795    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.440%)  route 2.948ns (83.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 13.475 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.552    -2.467    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y63         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/Q
                         net (fo=5, routed)           1.149    -0.862    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X9Y60          LUT4 (Prop_lut4_I0_O)        0.124    -0.738 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.798     1.061    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X8Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.433    13.475    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism             -0.427    13.048    
                         clock uncertainty           -0.083    12.964    
    SLICE_X8Y66          FDRE (Setup_fdre_C_CE)      -0.169    12.795    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 11.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.088%)  route 0.170ns (50.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y65          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/Q
                         net (fo=4, routed)           0.170    -0.235    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[7]
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.867    -0.301    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.214    -0.516    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.333    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.554    -0.575    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X13Y78         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.368    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_1_in4_in
    SLICE_X12Y78         LUT5 (Prop_lut5_I1_O)        0.045    -0.323 r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.323    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X12Y78         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.822    -0.347    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X12Y78         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.121    -0.441    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.554    -0.575    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.378    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.822    -0.347    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.078    -0.497    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.377    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.822    -0.346    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.228    -0.574    
    SLICE_X9Y70          FDRE (Hold_fdre_C_D)         0.076    -0.498    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.554    -0.575    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.378    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.822    -0.347    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.076    -0.499    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.554    -0.575    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.378    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.822    -0.347    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.075    -0.500    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.377    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.822    -0.346    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.228    -0.574    
    SLICE_X9Y70          FDRE (Hold_fdre_C_D)         0.075    -0.499    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.554    -0.575    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.378    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.822    -0.347    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.071    -0.504    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.377    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.822    -0.346    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.228    -0.574    
    SLICE_X9Y70          FDRE (Hold_fdre_C_D)         0.071    -0.503    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.559    -0.570    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X15Y66         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.362    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_counter
    SLICE_X15Y66         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.826    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X15Y66         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/C
                         clock pessimism             -0.228    -0.570    
    SLICE_X15Y66         FDRE (Hold_fdre_C_D)         0.075    -0.495    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 7.778 }
Period(ns):         15.556
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.556      12.980     RAMB18_X0Y26    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.556      12.980     RAMB18_X0Y28    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.556      13.400     BUFGCTRL_X0Y1   bd_DAW_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         15.556      14.307     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X10Y60    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X10Y62    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X10Y60    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X8Y61     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X8Y61     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X10Y60    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       15.556      144.444    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.778       6.798      SLICE_X14Y79    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.778       6.798      SLICE_X14Y79    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y62    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X8Y61     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X8Y61     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X8Y61     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X8Y61     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.778       6.798      SLICE_X14Y79    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.778       6.798      SLICE_X14Y79    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y60    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y60    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y62    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y60    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y60    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X8Y61     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X8Y61     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X8Y61     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_DAW_clk_wiz_0_0
  To Clock:  clkfbout_bd_DAW_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   bd_DAW_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.104ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.104ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.357ns  (logic 0.456ns (33.602%)  route 0.901ns (66.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.901     1.357    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X5Y68          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X5Y68          FDRE (Setup_fdre_C_D)       -0.095    15.461    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.461    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                 14.104    

Slack (MET) :             14.126ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.210ns  (logic 0.478ns (39.495%)  route 0.732ns (60.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.732     1.210    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X6Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)       -0.220    15.336    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                 14.126    

Slack (MET) :             14.237ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.826%)  route 0.633ns (60.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.633     1.052    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X5Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)       -0.267    15.289    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 14.237    

Slack (MET) :             14.239ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.053ns  (logic 0.478ns (45.409%)  route 0.575ns (54.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.575     1.053    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X9Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)       -0.264    15.292    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 14.239    

Slack (MET) :             14.271ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.064%)  route 0.601ns (58.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.601     1.020    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X11Y65         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)       -0.265    15.291    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 14.271    

Slack (MET) :             14.273ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.191%)  route 0.598ns (58.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.598     1.017    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X5Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)       -0.266    15.290    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                 14.273    

Slack (MET) :             14.275ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.820%)  route 0.782ns (63.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.782     1.238    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X10Y63         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X10Y63         FDRE (Setup_fdre_C_D)       -0.043    15.513    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.513    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                 14.275    

Slack (MET) :             14.317ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.126%)  route 0.600ns (58.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.600     1.019    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)       -0.220    15.336    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 14.317    

Slack (MET) :             14.355ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.588     1.106    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X9Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)       -0.095    15.461    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         15.461    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 14.355    

Slack (MET) :             14.362ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.101ns  (logic 0.518ns (47.061%)  route 0.583ns (52.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.583     1.101    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X9Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)       -0.093    15.463    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 14.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.663ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.244ns  (logic 0.518ns (41.625%)  route 0.726ns (58.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.726     1.244    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)       -0.093     9.907    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.195%)  route 0.580ns (54.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.580     1.058    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)       -0.263     9.737    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.737    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.095%)  route 0.606ns (55.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.606     1.084    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X10Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y61         FDRE (Setup_fdre_C_D)       -0.219     9.781    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.060%)  route 0.607ns (53.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.607     1.125    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X9Y71          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)       -0.095     9.905    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.782ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.952ns  (logic 0.478ns (50.221%)  route 0.474ns (49.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.474     0.952    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)       -0.266     9.734    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  8.782    

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.152ns  (logic 0.518ns (44.972%)  route 0.634ns (55.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.634     1.152    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X8Y61          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y61          FDRE (Setup_fdre_C_D)       -0.047     9.953    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.806%)  route 0.445ns (48.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.445     0.923    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)       -0.270     9.730    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.972ns  (logic 0.478ns (49.183%)  route 0.494ns (50.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.494     0.972    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X10Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y61         FDRE (Setup_fdre_C_D)       -0.218     9.782    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.839ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.947ns  (logic 0.478ns (50.499%)  route 0.469ns (49.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.469     0.947    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y60         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y60         FDRE (Setup_fdre_C_D)       -0.214     9.786    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  8.839    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.112ns  (logic 0.518ns (46.575%)  route 0.594ns (53.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.594     1.112    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X8Y61          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y61          FDRE (Setup_fdre_C_D)       -0.045     9.955    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  8.843    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.668ns (18.555%)  route 2.932ns (81.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.605    -2.414    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    -1.896 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          2.138     0.242    bd_DAW_i/depacketizer_0/U0/aresetn
    SLICE_X12Y69         LUT1 (Prop_lut1_I0_O)        0.150     0.392 f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.795     1.186    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X12Y65         FDCE                                         f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.434     7.920    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X12Y65         FDCE                                         r  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.427     7.493    
                         clock uncertainty           -0.077     7.416    
    SLICE_X12Y65         FDCE (Recov_fdce_C_CLR)     -0.550     6.866    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.668ns (19.311%)  route 2.791ns (80.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.605    -2.414    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    -1.896 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          2.138     0.242    bd_DAW_i/depacketizer_0/U0/aresetn
    SLICE_X12Y69         LUT1 (Prop_lut1_I0_O)        0.150     0.392 f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.654     1.045    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X12Y66         FDCE                                         f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.433     7.919    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X12Y66         FDCE                                         r  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.427     7.492    
                         clock uncertainty           -0.077     7.415    
    SLICE_X12Y66         FDCE (Recov_fdce_C_CLR)     -0.550     6.865    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.668ns (20.191%)  route 2.640ns (79.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.605    -2.414    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    -1.896 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          2.138     0.242    bd_DAW_i/depacketizer_0/U0/aresetn
    SLICE_X12Y69         LUT1 (Prop_lut1_I0_O)        0.150     0.392 f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.503     0.895    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X12Y67         FDCE                                         f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.432     7.918    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X12Y67         FDCE                                         r  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.427     7.491    
                         clock uncertainty           -0.077     7.414    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.550     6.864    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.864    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.668ns (27.013%)  route 1.805ns (72.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.605    -2.414    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    -1.896 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          1.225    -0.671    bd_DAW_i/moving_average_filter_0/U0/aresetn
    SLICE_X10Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.521 f  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.580     0.059    bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state[1]_i_2_n_0
    SLICE_X10Y72         FDPE                                         f  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.427     7.913    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X10Y72         FDPE                                         r  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.409    
    SLICE_X10Y72         FDPE (Recov_fdpe_C_PRE)     -0.543     6.866    bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.668ns (27.013%)  route 1.805ns (72.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.605    -2.414    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    -1.896 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          1.225    -0.671    bd_DAW_i/moving_average_filter_0/U0/aresetn
    SLICE_X10Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.521 f  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.580     0.059    bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state[1]_i_2_n_0
    SLICE_X10Y72         FDCE                                         f  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.427     7.913    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X10Y72         FDCE                                         r  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.409    
    SLICE_X10Y72         FDCE (Recov_fdce_C_CLR)     -0.543     6.866    bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.668ns (27.013%)  route 1.805ns (72.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.605    -2.414    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    -1.896 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          1.225    -0.671    bd_DAW_i/moving_average_filter_0/U0/aresetn
    SLICE_X10Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.521 f  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.580     0.059    bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state[1]_i_2_n_0
    SLICE_X10Y72         FDCE                                         f  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.427     7.913    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X10Y72         FDCE                                         r  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.409    
    SLICE_X10Y72         FDCE (Recov_fdce_C_CLR)     -0.543     6.866    bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.668ns (27.013%)  route 1.805ns (72.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.605    -2.414    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    -1.896 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          1.225    -0.671    bd_DAW_i/moving_average_filter_0/U0/aresetn
    SLICE_X10Y72         LUT1 (Prop_lut1_I0_O)        0.150    -0.521 f  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.580     0.059    bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state[1]_i_2_n_0
    SLICE_X10Y72         FDCE                                         f  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.427     7.913    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X10Y72         FDCE                                         r  bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.409    
    SLICE_X10Y72         FDCE (Recov_fdce_C_CLR)     -0.543     6.866    bd_DAW_i/moving_average_filter_0/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.637ns (26.420%)  route 1.774ns (73.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 7.983 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.605    -2.414    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    -1.896 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          1.241    -0.655    bd_DAW_i/mute_controller_0/U0/aresetn
    SLICE_X1Y71          LUT1 (Prop_lut1_I0_O)        0.119    -0.536 f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.533    -0.003    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2_n_0
    SLICE_X1Y71          FDCE                                         f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.497     7.983    bd_DAW_i/mute_controller_0/U0/aclk
    SLICE_X1Y71          FDCE                                         r  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.427     7.556    
                         clock uncertainty           -0.077     7.479    
    SLICE_X1Y71          FDCE (Recov_fdce_C_CLR)     -0.613     6.866    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.637ns (26.420%)  route 1.774ns (73.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 7.983 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.605    -2.414    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    -1.896 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          1.241    -0.655    bd_DAW_i/mute_controller_0/U0/aresetn
    SLICE_X1Y71          LUT1 (Prop_lut1_I0_O)        0.119    -0.536 f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.533    -0.003    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2_n_0
    SLICE_X1Y71          FDCE                                         f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.497     7.983    bd_DAW_i/mute_controller_0/U0/aclk
    SLICE_X1Y71          FDCE                                         r  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.427     7.556    
                         clock uncertainty           -0.077     7.479    
    SLICE_X1Y71          FDCE (Recov_fdce_C_CLR)     -0.613     6.866    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.637ns (26.420%)  route 1.774ns (73.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 7.983 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.605    -2.414    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    -1.896 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          1.241    -0.655    bd_DAW_i/mute_controller_0/U0/aresetn
    SLICE_X1Y71          LUT1 (Prop_lut1_I0_O)        0.119    -0.536 f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.533    -0.003    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state[1]_i_2_n_0
    SLICE_X1Y71          FDCE                                         f  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         1.497     7.983    bd_DAW_i/mute_controller_0/U0/aclk
    SLICE_X1Y71          FDCE                                         r  bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.427     7.556    
                         clock uncertainty           -0.077     7.479    
    SLICE_X1Y71          FDCE (Recov_fdce_C_CLR)     -0.613     6.866    bd_DAW_i/mute_controller_0/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  6.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/edge_detector_0/U0/edge_detected_reg/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.116%)  route 0.312ns (68.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.579    -0.550    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.312    -0.097    bd_DAW_i/edge_detector_0/U0/reset
    SLICE_X2Y76          FDCE                                         f  bd_DAW_i/edge_detector_0/U0/edge_detected_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.848    -0.320    bd_DAW_i/edge_detector_0/U0/clk
    SLICE_X2Y76          FDCE                                         r  bd_DAW_i/edge_detector_0/U0/edge_detected_reg/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X2Y76          FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    bd_DAW_i/edge_detector_0/U0/edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/edge_detector_0/U0/input_signal_previous_reg/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.116%)  route 0.312ns (68.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.579    -0.550    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.312    -0.097    bd_DAW_i/edge_detector_0/U0/reset
    SLICE_X2Y76          FDCE                                         f  bd_DAW_i/edge_detector_0/U0/input_signal_previous_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.848    -0.320    bd_DAW_i/edge_detector_0/U0/clk
    SLICE_X2Y76          FDCE                                         r  bd_DAW_i/edge_detector_0/U0/input_signal_previous_reg/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X2Y76          FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    bd_DAW_i/edge_detector_0/U0/input_signal_previous_reg
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/edge_detector_1/U0/edge_detected_reg/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.116%)  route 0.312ns (68.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.579    -0.550    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.312    -0.097    bd_DAW_i/edge_detector_1/U0/reset
    SLICE_X2Y76          FDCE                                         f  bd_DAW_i/edge_detector_1/U0/edge_detected_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.848    -0.320    bd_DAW_i/edge_detector_1/U0/clk
    SLICE_X2Y76          FDCE                                         r  bd_DAW_i/edge_detector_1/U0/edge_detected_reg/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X2Y76          FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    bd_DAW_i/edge_detector_1/U0/edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/edge_detector_1/U0/input_signal_previous_reg/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.116%)  route 0.312ns (68.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.579    -0.550    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.312    -0.097    bd_DAW_i/edge_detector_1/U0/reset
    SLICE_X2Y76          FDCE                                         f  bd_DAW_i/edge_detector_1/U0/input_signal_previous_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.848    -0.320    bd_DAW_i/edge_detector_1/U0/clk
    SLICE_X2Y76          FDCE                                         r  bd_DAW_i/edge_detector_1/U0/input_signal_previous_reg/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X2Y76          FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    bd_DAW_i/edge_detector_1/U0/input_signal_previous_reg
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.226%)  route 0.377ns (72.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.579    -0.550    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.377    -0.032    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X2Y77          FDCE                                         f  bd_DAW_i/debouncer_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.850    -0.318    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X2Y77          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[0]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X2Y77          FDCE (Remov_fdce_C_CLR)     -0.067    -0.579    bd_DAW_i/debouncer_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.226%)  route 0.377ns (72.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.579    -0.550    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.377    -0.032    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X2Y77          FDCE                                         f  bd_DAW_i/debouncer_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.850    -0.318    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X2Y77          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[1]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X2Y77          FDCE (Remov_fdce_C_CLR)     -0.067    -0.579    bd_DAW_i/debouncer_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.226%)  route 0.377ns (72.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.579    -0.550    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.377    -0.032    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X2Y77          FDCE                                         f  bd_DAW_i/debouncer_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.850    -0.318    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X2Y77          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[2]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X2Y77          FDCE (Remov_fdce_C_CLR)     -0.067    -0.579    bd_DAW_i/debouncer_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.226%)  route 0.377ns (72.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.579    -0.550    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.377    -0.032    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X2Y77          FDCE                                         f  bd_DAW_i/debouncer_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.850    -0.318    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X2Y77          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[3]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X2Y77          FDCE (Remov_fdce_C_CLR)     -0.067    -0.579    bd_DAW_i/debouncer_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.226%)  route 0.377ns (72.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.579    -0.550    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.377    -0.032    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X2Y77          FDCE                                         f  bd_DAW_i/debouncer_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.850    -0.318    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X2Y77          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X2Y77          FDCE (Remov_fdce_C_CLR)     -0.067    -0.579    bd_DAW_i/debouncer_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.226%)  route 0.377ns (72.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.579    -0.550    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.377    -0.032    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X2Y77          FDCE                                         f  bd_DAW_i/debouncer_0/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=521, routed)         0.850    -0.318    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X2Y77          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[7]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X2Y77          FDCE (Remov_fdce_C_CLR)     -0.067    -0.579    bd_DAW_i/debouncer_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.907ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.343ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.478ns (18.947%)  route 2.045ns (81.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 13.478 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          2.045     0.048    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X11Y63         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.436    13.478    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X11Y63         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism             -0.427    13.051    
                         clock uncertainty           -0.083    12.967    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.576    12.391    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                 12.343    

Slack (MET) :             12.684ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.478ns (21.487%)  route 1.747ns (78.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 13.476 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.747    -0.250    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.434    13.476    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism             -0.427    13.049    
                         clock uncertainty           -0.083    12.965    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.532    12.433    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                 12.684    

Slack (MET) :             12.684ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.478ns (21.487%)  route 1.747ns (78.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 13.476 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.747    -0.250    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.434    13.476    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism             -0.427    13.049    
                         clock uncertainty           -0.083    12.965    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.532    12.433    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                 12.684    

Slack (MET) :             12.684ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.478ns (21.487%)  route 1.747ns (78.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 13.476 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.747    -0.250    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.434    13.476    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism             -0.427    13.049    
                         clock uncertainty           -0.083    12.965    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.532    12.433    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                 12.684    

Slack (MET) :             12.684ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.478ns (21.487%)  route 1.747ns (78.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 13.476 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.747    -0.250    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.434    13.476    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism             -0.427    13.049    
                         clock uncertainty           -0.083    12.965    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.532    12.433    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                 12.684    

Slack (MET) :             12.726ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.478ns (21.487%)  route 1.747ns (78.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 13.476 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.747    -0.250    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.434    13.476    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism             -0.427    13.049    
                         clock uncertainty           -0.083    12.965    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.490    12.475    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                 12.726    

Slack (MET) :             12.726ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.478ns (21.487%)  route 1.747ns (78.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 13.476 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.747    -0.250    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.434    13.476    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism             -0.427    13.049    
                         clock uncertainty           -0.083    12.965    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.490    12.475    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                 12.726    

Slack (MET) :             12.726ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.478ns (21.487%)  route 1.747ns (78.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 13.476 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.747    -0.250    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.434    13.476    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism             -0.427    13.049    
                         clock uncertainty           -0.083    12.965    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.490    12.475    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                 12.726    

Slack (MET) :             12.726ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.478ns (21.487%)  route 1.747ns (78.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 13.476 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.747    -0.250    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y66         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.434    13.476    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y66         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism             -0.427    13.049    
                         clock uncertainty           -0.083    12.965    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.490    12.475    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                 12.726    

Slack (MET) :             12.741ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.478ns (21.452%)  route 1.750ns (78.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 13.537 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.544    -2.475    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -1.997 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.750    -0.247    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y71          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.495    13.537    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y71          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism             -0.427    13.110    
                         clock uncertainty           -0.083    13.026    
    SLICE_X6Y71          FDCE (Recov_fdce_C_CLR)     -0.532    12.494    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                 12.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.148ns (17.984%)  route 0.675ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.675     0.249    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y71          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.850    -0.319    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y71          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X5Y71          FDCE (Remov_fdce_C_CLR)     -0.145    -0.658    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.148ns (17.984%)  route 0.675ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.675     0.249    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y71          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.850    -0.319    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y71          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X5Y71          FDCE (Remov_fdce_C_CLR)     -0.145    -0.658    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.148ns (17.984%)  route 0.675ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.675     0.249    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y71          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.850    -0.319    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y71          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X5Y71          FDCE (Remov_fdce_C_CLR)     -0.145    -0.658    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.148ns (17.984%)  route 0.675ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.675     0.249    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y71          FDPE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.850    -0.319    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y71          FDPE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X5Y71          FDPE (Remov_fdpe_C_PRE)     -0.148    -0.661    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.148ns (15.996%)  route 0.777ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.777     0.351    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y71          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.850    -0.319    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y71          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X6Y71          FDCE (Remov_fdce_C_CLR)     -0.120    -0.633    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.148ns (15.996%)  route 0.777ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.777     0.351    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y71          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.850    -0.319    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y71          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X6Y71          FDCE (Remov_fdce_C_CLR)     -0.120    -0.633    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.148ns (15.996%)  route 0.777ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.777     0.351    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y71          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.850    -0.319    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y71          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X6Y71          FDCE (Remov_fdce_C_CLR)     -0.120    -0.633    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.148ns (15.996%)  route 0.777ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.777     0.351    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y71          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.850    -0.319    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y71          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X6Y71          FDCE (Remov_fdce_C_CLR)     -0.120    -0.633    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.148ns (15.996%)  route 0.777ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.777     0.351    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y71          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.850    -0.319    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y71          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X6Y71          FDCE (Remov_fdce_C_CLR)     -0.120    -0.633    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.148ns (15.996%)  route 0.777ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.555    -0.574    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X12Y79         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.777     0.351    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y71          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.850    -0.319    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y71          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X6Y71          FDCE (Remov_fdce_C_CLR)     -0.120    -0.633    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.984    





