# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.5

# Delete rule output on recipe failure.
.DELETE_ON_ERROR:


#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:


# Remove some rules from gmake that .SUFFIXES does not remove.
SUFFIXES =

.SUFFIXES: .hpux_make_needs_suffix_list


# Suppress display of executed commands.
$(VERBOSE).SILENT:


# A target that is always out of date.
cmake_force:

.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /usr/bin/cmake

# The command to remove a file.
RM = /usr/bin/cmake -E remove -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/gpli/llvm-2.9

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/gpli/llvm-2.9-build

# Utility rule file for CellSPUCodeGenTable_gen.

# Include the progress variables for this target.
include lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen.dir/progress.make

lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenInstrNames.inc
lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenRegisterNames.inc
lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenAsmWriter.inc
lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenCodeEmitter.inc
lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenRegisterInfo.h.inc
lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenRegisterInfo.inc
lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenInstrInfo.inc
lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenDAGISel.inc
lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenSubtarget.inc
lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenCallingConv.inc


lib/Target/CellSPU/SPUGenInstrNames.inc: lib/Target/CellSPU/SPUGenInstrNames.inc.tmp
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && /usr/bin/cmake -E copy_if_different /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenInstrNames.inc.tmp /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenInstrNames.inc

lib/Target/CellSPU/SPUGenRegisterNames.inc: lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && /usr/bin/cmake -E copy_if_different /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenRegisterNames.inc

lib/Target/CellSPU/SPUGenAsmWriter.inc: lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && /usr/bin/cmake -E copy_if_different /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenAsmWriter.inc

lib/Target/CellSPU/SPUGenCodeEmitter.inc: lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && /usr/bin/cmake -E copy_if_different /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenCodeEmitter.inc

lib/Target/CellSPU/SPUGenRegisterInfo.h.inc: lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && /usr/bin/cmake -E copy_if_different /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenRegisterInfo.h.inc

lib/Target/CellSPU/SPUGenRegisterInfo.inc: lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && /usr/bin/cmake -E copy_if_different /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenRegisterInfo.inc

lib/Target/CellSPU/SPUGenInstrInfo.inc: lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && /usr/bin/cmake -E copy_if_different /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenInstrInfo.inc

lib/Target/CellSPU/SPUGenDAGISel.inc: lib/Target/CellSPU/SPUGenDAGISel.inc.tmp
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && /usr/bin/cmake -E copy_if_different /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenDAGISel.inc.tmp /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenDAGISel.inc

lib/Target/CellSPU/SPUGenSubtarget.inc: lib/Target/CellSPU/SPUGenSubtarget.inc.tmp
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && /usr/bin/cmake -E copy_if_different /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenSubtarget.inc.tmp /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenSubtarget.inc

lib/Target/CellSPU/SPUGenCallingConv.inc: lib/Target/CellSPU/SPUGenCallingConv.inc.tmp
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && /usr/bin/cmake -E copy_if_different /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenCallingConv.inc.tmp /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenCallingConv.inc

lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: bin/tblgen
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPURegisterInfo.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUOperands.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUSchedule.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrFormats.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUCallingConv.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrInfo.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUNodes.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUMathInstr.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU64InstrInfo.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU128InstrInfo.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/CellSDKIntrinsics.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPowerPC.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CodeGen/ValueTypes.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsAlpha.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsARM.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPTX.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsXCore.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsCellSPU.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CompilerDriver/Common.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/Target.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSchedule.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetCallingConv.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSelectionDAG.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Intrinsics.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsX86.td
lib/Target/CellSPU/SPUGenInstrNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/gpli/llvm-2.9-build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building SPUGenInstrNames.inc..."
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && ../../../bin/tblgen -gen-instr-enums -I /home/gpli/llvm-2.9/lib/Target/CellSPU -I /home/gpli/llvm-2.9/lib/Target -I /home/gpli/llvm-2.9/include /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td -o /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenInstrNames.inc.tmp

lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: bin/tblgen
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPURegisterInfo.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUOperands.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUSchedule.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrFormats.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUCallingConv.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrInfo.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUNodes.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUMathInstr.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU64InstrInfo.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU128InstrInfo.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/CellSDKIntrinsics.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPowerPC.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CodeGen/ValueTypes.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsAlpha.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsARM.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPTX.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsXCore.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsCellSPU.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CompilerDriver/Common.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/Target.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSchedule.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetCallingConv.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSelectionDAG.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Intrinsics.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsX86.td
lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/gpli/llvm-2.9-build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Building SPUGenRegisterNames.inc..."
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && ../../../bin/tblgen -gen-register-enums -I /home/gpli/llvm-2.9/lib/Target/CellSPU -I /home/gpli/llvm-2.9/lib/Target -I /home/gpli/llvm-2.9/include /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td -o /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp

lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: bin/tblgen
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPURegisterInfo.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUOperands.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUSchedule.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrFormats.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUCallingConv.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrInfo.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUNodes.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUMathInstr.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU64InstrInfo.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU128InstrInfo.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/CellSDKIntrinsics.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPowerPC.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CodeGen/ValueTypes.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsAlpha.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsARM.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPTX.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsXCore.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsCellSPU.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CompilerDriver/Common.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/Target.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSchedule.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetCallingConv.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSelectionDAG.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Intrinsics.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsX86.td
lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/gpli/llvm-2.9-build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Building SPUGenAsmWriter.inc..."
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && ../../../bin/tblgen -gen-asm-writer -I /home/gpli/llvm-2.9/lib/Target/CellSPU -I /home/gpli/llvm-2.9/lib/Target -I /home/gpli/llvm-2.9/include /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td -o /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp

lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: bin/tblgen
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPURegisterInfo.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUOperands.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUSchedule.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrFormats.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUCallingConv.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrInfo.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUNodes.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUMathInstr.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU64InstrInfo.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU128InstrInfo.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/CellSDKIntrinsics.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPowerPC.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CodeGen/ValueTypes.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsAlpha.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsARM.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPTX.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsXCore.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsCellSPU.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CompilerDriver/Common.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/Target.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSchedule.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetCallingConv.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSelectionDAG.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Intrinsics.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsX86.td
lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/gpli/llvm-2.9-build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Building SPUGenCodeEmitter.inc..."
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && ../../../bin/tblgen -gen-emitter -I /home/gpli/llvm-2.9/lib/Target/CellSPU -I /home/gpli/llvm-2.9/lib/Target -I /home/gpli/llvm-2.9/include /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td -o /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp

lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: bin/tblgen
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPURegisterInfo.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUOperands.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUSchedule.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrFormats.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUCallingConv.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrInfo.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUNodes.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUMathInstr.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU64InstrInfo.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU128InstrInfo.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/CellSDKIntrinsics.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPowerPC.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CodeGen/ValueTypes.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsAlpha.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsARM.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPTX.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsXCore.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsCellSPU.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CompilerDriver/Common.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/Target.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSchedule.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetCallingConv.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSelectionDAG.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Intrinsics.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsX86.td
lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/gpli/llvm-2.9-build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_5) "Building SPUGenRegisterInfo.h.inc..."
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && ../../../bin/tblgen -gen-register-desc-header -I /home/gpli/llvm-2.9/lib/Target/CellSPU -I /home/gpli/llvm-2.9/lib/Target -I /home/gpli/llvm-2.9/include /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td -o /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp

lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: bin/tblgen
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPURegisterInfo.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUOperands.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUSchedule.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrFormats.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUCallingConv.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrInfo.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUNodes.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUMathInstr.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU64InstrInfo.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU128InstrInfo.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/CellSDKIntrinsics.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPowerPC.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CodeGen/ValueTypes.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsAlpha.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsARM.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPTX.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsXCore.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsCellSPU.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CompilerDriver/Common.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/Target.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSchedule.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetCallingConv.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSelectionDAG.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Intrinsics.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsX86.td
lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/gpli/llvm-2.9-build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_6) "Building SPUGenRegisterInfo.inc..."
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && ../../../bin/tblgen -gen-register-desc -I /home/gpli/llvm-2.9/lib/Target/CellSPU -I /home/gpli/llvm-2.9/lib/Target -I /home/gpli/llvm-2.9/include /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td -o /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp

lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: bin/tblgen
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPURegisterInfo.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUOperands.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUSchedule.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrFormats.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUCallingConv.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrInfo.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUNodes.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUMathInstr.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU64InstrInfo.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU128InstrInfo.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/CellSDKIntrinsics.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPowerPC.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CodeGen/ValueTypes.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsAlpha.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsARM.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPTX.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsXCore.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsCellSPU.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CompilerDriver/Common.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/Target.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSchedule.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetCallingConv.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSelectionDAG.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Intrinsics.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsX86.td
lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/gpli/llvm-2.9-build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_7) "Building SPUGenInstrInfo.inc..."
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && ../../../bin/tblgen -gen-instr-desc -I /home/gpli/llvm-2.9/lib/Target/CellSPU -I /home/gpli/llvm-2.9/lib/Target -I /home/gpli/llvm-2.9/include /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td -o /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp

lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: bin/tblgen
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPURegisterInfo.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUOperands.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUSchedule.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrFormats.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUCallingConv.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrInfo.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUNodes.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUMathInstr.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU64InstrInfo.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU128InstrInfo.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/CellSDKIntrinsics.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPowerPC.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CodeGen/ValueTypes.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsAlpha.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsARM.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPTX.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsXCore.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsCellSPU.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CompilerDriver/Common.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/Target.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSchedule.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetCallingConv.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSelectionDAG.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Intrinsics.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsX86.td
lib/Target/CellSPU/SPUGenDAGISel.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/gpli/llvm-2.9-build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_8) "Building SPUGenDAGISel.inc..."
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && ../../../bin/tblgen -gen-dag-isel -I /home/gpli/llvm-2.9/lib/Target/CellSPU -I /home/gpli/llvm-2.9/lib/Target -I /home/gpli/llvm-2.9/include /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td -o /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenDAGISel.inc.tmp

lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: bin/tblgen
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPURegisterInfo.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUOperands.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUSchedule.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrFormats.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUCallingConv.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrInfo.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUNodes.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUMathInstr.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU64InstrInfo.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU128InstrInfo.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/CellSDKIntrinsics.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPowerPC.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CodeGen/ValueTypes.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsAlpha.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsARM.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPTX.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsXCore.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsCellSPU.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CompilerDriver/Common.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/Target.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSchedule.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetCallingConv.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSelectionDAG.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Intrinsics.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsX86.td
lib/Target/CellSPU/SPUGenSubtarget.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/gpli/llvm-2.9-build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_9) "Building SPUGenSubtarget.inc..."
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && ../../../bin/tblgen -gen-subtarget -I /home/gpli/llvm-2.9/lib/Target/CellSPU -I /home/gpli/llvm-2.9/lib/Target -I /home/gpli/llvm-2.9/include /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td -o /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenSubtarget.inc.tmp

lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: bin/tblgen
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPURegisterInfo.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUOperands.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUSchedule.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrFormats.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUCallingConv.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUInstrInfo.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUNodes.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPUMathInstr.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU64InstrInfo.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU128InstrInfo.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/CellSDKIntrinsics.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPowerPC.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CodeGen/ValueTypes.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsAlpha.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsARM.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsPTX.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsXCore.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsCellSPU.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/CompilerDriver/Common.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/Target.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSchedule.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetCallingConv.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Target/TargetSelectionDAG.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/Intrinsics.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/include/llvm/IntrinsicsX86.td
lib/Target/CellSPU/SPUGenCallingConv.inc.tmp: /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/gpli/llvm-2.9-build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_10) "Building SPUGenCallingConv.inc..."
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && ../../../bin/tblgen -gen-callingconv -I /home/gpli/llvm-2.9/lib/Target/CellSPU -I /home/gpli/llvm-2.9/lib/Target -I /home/gpli/llvm-2.9/include /home/gpli/llvm-2.9/lib/Target/CellSPU/SPU.td -o /home/gpli/llvm-2.9-build/lib/Target/CellSPU/SPUGenCallingConv.inc.tmp

CellSPUCodeGenTable_gen: lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenInstrNames.inc
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenRegisterNames.inc
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenAsmWriter.inc
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenCodeEmitter.inc
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenRegisterInfo.h.inc
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenRegisterInfo.inc
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenInstrInfo.inc
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenDAGISel.inc
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenSubtarget.inc
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenCallingConv.inc
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenInstrNames.inc.tmp
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenRegisterNames.inc.tmp
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenAsmWriter.inc.tmp
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenCodeEmitter.inc.tmp
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenRegisterInfo.h.inc.tmp
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenRegisterInfo.inc.tmp
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenInstrInfo.inc.tmp
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenDAGISel.inc.tmp
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenSubtarget.inc.tmp
CellSPUCodeGenTable_gen: lib/Target/CellSPU/SPUGenCallingConv.inc.tmp
CellSPUCodeGenTable_gen: lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen.dir/build.make

.PHONY : CellSPUCodeGenTable_gen

# Rule to build all files generated by this target.
lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen.dir/build: CellSPUCodeGenTable_gen

.PHONY : lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen.dir/build

lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen.dir/clean:
	cd /home/gpli/llvm-2.9-build/lib/Target/CellSPU && $(CMAKE_COMMAND) -P CMakeFiles/CellSPUCodeGenTable_gen.dir/cmake_clean.cmake
.PHONY : lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen.dir/clean

lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen.dir/depend:
	cd /home/gpli/llvm-2.9-build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/gpli/llvm-2.9 /home/gpli/llvm-2.9/lib/Target/CellSPU /home/gpli/llvm-2.9-build /home/gpli/llvm-2.9-build/lib/Target/CellSPU /home/gpli/llvm-2.9-build/lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen.dir/DependInfo.cmake --color=$(COLOR)
.PHONY : lib/Target/CellSPU/CMakeFiles/CellSPUCodeGenTable_gen.dir/depend

