{"vcs1":{"timestamp_begin":1747640127.702190220, "rt":8.02, "ut":7.22, "st":0.64}}
{"vcselab":{"timestamp_begin":1747640135.792845016, "rt":0.65, "ut":0.21, "st":0.14}}
{"link":{"timestamp_begin":1747640136.495545629, "rt":0.56, "ut":0.15, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747640127.061558706}
{"VCS_COMP_START_TIME": 1747640127.061558706}
{"VCS_COMP_END_TIME": 1747640137.225765587}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486932}}
{"vcselab": {"peak_mem": 183884}}
