"/home/rohit/Downloads/frame_fpga/source/impl_1/simple_bayer.sv=verilog,work"
"/home/rohit/Downloads/frame_fpga/sim/simple_bayer/tb_top.sv=verilog,work"
