INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:53:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            load3/data_tehb/dataReg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 1.883ns (22.038%)  route 6.661ns (77.962%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=3 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1457, unset)         0.508     0.508    mem_controller2/read_arbiter/data/clk
    SLICE_X20Y82         FDRE                                         r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y82         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=125, routed)         0.765     1.527    mem_controller2/read_arbiter/data/sel_prev_reg[0]_0
    SLICE_X17Y75         LUT5 (Prop_lut5_I2_O)        0.048     1.575 f  mem_controller2/read_arbiter/data/data_tehb/expSum_c1[2]_i_1/O
                         net (fo=6, routed)           0.564     2.139    mem_controller2/read_arbiter/data/A_loadData[31]_0[1]
    SLICE_X20Y78         LUT4 (Prop_lut4_I0_O)        0.129     2.268 f  mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0/O
                         net (fo=2, routed)           0.459     2.727    mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0_n_0
    SLICE_X20Y78         LUT5 (Prop_lut5_I4_O)        0.134     2.861 r  mem_controller2/read_arbiter/data/g0_b2_i_13/O
                         net (fo=1, routed)           0.307     3.168    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/eqOp1_in
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.132     3.300 r  mem_controller2/read_arbiter/data/g0_b2_i_7/O
                         net (fo=23, routed)          0.417     3.717    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/sfracX1__0
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.051     3.768 f  mem_controller2/read_arbiter/data/g0_b2__18_i_1/O
                         net (fo=58, routed)          0.545     4.313    mem_controller2/read_arbiter/data/A_loadData_1_sn_1
    SLICE_X19Y75         LUT3 (Prop_lut3_I0_O)        0.132     4.445 r  mem_controller2/read_arbiter/data/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     4.445    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0_0[0]
    SLICE_X19Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.696 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.696    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.745 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.745    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.852 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__1/CO[2]
                         net (fo=1, routed)           0.193     5.045    mem_controller2/read_arbiter/data/dataReg_reg[0][0]
    SLICE_X18Y77         LUT6 (Prop_lut6_I0_O)        0.123     5.168 r  mem_controller2/read_arbiter/data/A_storeData[0]_INST_0_i_5/O
                         net (fo=13, routed)          0.318     5.486    control_merge2/tehb/control/cmpf0_result
    SLICE_X20Y82         LUT6 (Prop_lut6_I0_O)        0.043     5.529 f  control_merge2/tehb/control/A_storeData[0]_INST_0_i_2/O
                         net (fo=39, routed)          0.270     5.799    control_merge2/tehb/control/dataReg_reg[0]
    SLICE_X20Y82         LUT3 (Prop_lut3_I0_O)        0.043     5.842 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__1/O
                         net (fo=156, routed)         0.347     6.189    control_merge2/tehb/control/oehb_ready_2
    SLICE_X21Y82         LUT4 (Prop_lut4_I0_O)        0.043     6.232 f  control_merge2/tehb/control/sticky_c3_i_1__0/O
                         net (fo=297, routed)         0.264     6.496    control_merge2/tehb/control/mulf2_result_ready
    SLICE_X22Y83         LUT2 (Prop_lut2_I0_O)        0.043     6.539 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__0/O
                         net (fo=156, routed)         0.310     6.849    control_merge2/tehb/control/oehb_ready_1
    SLICE_X25Y84         LUT4 (Prop_lut4_I0_O)        0.043     6.892 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1/O
                         net (fo=157, routed)         0.267     7.159    mulf0/oehb/oehb_ready
    SLICE_X24Y84         LUT5 (Prop_lut5_I3_O)        0.043     7.202 f  mulf0/oehb/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__2/O
                         net (fo=153, routed)         0.306     7.508    fork7/control/generateBlocks[2].regblock/transmitValue_reg_6
    SLICE_X23Y84         LUT6 (Prop_lut6_I4_O)        0.043     7.551 f  fork7/control/generateBlocks[2].regblock/transmitValue_i_2__8/O
                         net (fo=8, routed)           0.180     7.731    mem_controller2/read_arbiter/data/transmitValue_reg_11
    SLICE_X21Y84         LUT6 (Prop_lut6_I0_O)        0.043     7.774 r  mem_controller2/read_arbiter/data/transmitValue_i_2__5/O
                         net (fo=2, routed)           0.260     8.034    mem_controller2/read_arbiter/data/transmitValue_i_2__5_n_0
    SLICE_X17Y84         LUT6 (Prop_lut6_I2_O)        0.043     8.077 f  mem_controller2/read_arbiter/data/transmitValue_i_2__2/O
                         net (fo=7, routed)           0.178     8.256    mem_controller2/read_arbiter/data/cmpf0_result_ready
    SLICE_X18Y84         LUT5 (Prop_lut5_I0_O)        0.043     8.299 f  mem_controller2/read_arbiter/data/fullReg_i_3__0/O
                         net (fo=4, routed)           0.215     8.514    mem_controller2/read_arbiter/data/fullReg_i_3__0_n_0
    SLICE_X19Y84         LUT4 (Prop_lut4_I0_O)        0.043     8.557 r  mem_controller2/read_arbiter/data/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.496     9.052    load3/data_tehb/dataReg_reg[31]_0[0]
    SLICE_X17Y74         FDRE                                         r  load3/data_tehb/dataReg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=1457, unset)         0.483    11.183    load3/data_tehb/clk
    SLICE_X17Y74         FDRE                                         r  load3/data_tehb/dataReg_reg[23]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.194    10.953    load3/data_tehb/dataReg_reg[23]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  1.901    




