#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021328ae2500 .scope module, "tb_riscv_core" "tb_riscv_core" 2 3;
 .timescale -9 -12;
v0000021328b94400_0 .var "clk", 0 0;
v0000021328b94720_0 .net "gpio_pins_tb", 7 0, L_0000021328bef260;  1 drivers
v0000021328b93f00_0 .var "rst", 0 0;
v0000021328b945e0_0 .net "timer_interrupt", 0 0, L_0000021328b4d7e0;  1 drivers
S_0000021328ae2690 .scope module, "uut" "riscv_core" 2 14, 3 1 0, S_0000021328ae2500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "timer_interrupt";
    .port_info 3 /INOUT 8 "gpio_pins";
L_0000021328b086e0 .functor AND 1, L_0000021328b93640, L_0000021328b94040, C4<1>, C4<1>;
L_0000021328b08520 .functor AND 1, L_0000021328b94c20, L_0000021328b93820, C4<1>, C4<1>;
L_0000021328b09240 .functor OR 1, L_0000021328b086e0, L_0000021328b08520, C4<0>, C4<0>;
L_0000021328b09160 .functor AND 1, v0000021328b2b5c0_0, L_0000021328b935a0, C4<1>, C4<1>;
L_0000021328b08980 .functor AND 1, v0000021328b2b660_0, L_0000021328b935a0, C4<1>, C4<1>;
L_0000021328b08ad0 .functor AND 1, v0000021328b2b5c0_0, L_0000021328b086e0, C4<1>, C4<1>;
L_0000021328b08b40 .functor AND 1, v0000021328b2b660_0, L_0000021328b086e0, C4<1>, C4<1>;
L_0000021328b091d0 .functor AND 1, v0000021328b2b5c0_0, L_0000021328b08520, C4<1>, C4<1>;
L_0000021328b08c90 .functor AND 1, v0000021328b2b660_0, L_0000021328b08520, C4<1>, C4<1>;
L_0000021328b08600 .functor BUFZ 32, v0000021328b29c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021328b08e50 .functor AND 1, L_0000021328bee4a0, L_0000021328b94540, C4<1>, C4<1>;
L_0000021328b087c0 .functor NOT 1, L_0000021328b94540, C4<0>, C4<0>, C4<0>;
L_0000021328adc8d0 .functor AND 1, L_0000021328befb20, L_0000021328b087c0, C4<1>, C4<1>;
L_0000021328bf0190 .functor OR 1, L_0000021328b08e50, L_0000021328adc8d0, C4<0>, C4<0>;
L_0000021328bf0740 .functor AND 1, L_0000021328beeea0, L_0000021328bee540, C4<1>, C4<1>;
L_0000021328bf0ba0 .functor OR 1, L_0000021328bf0190, L_0000021328bf0740, C4<0>, C4<0>;
L_0000021328bf0430 .functor NOT 1, L_0000021328bee5e0, C4<0>, C4<0>, C4<0>;
L_0000021328bf03c0 .functor AND 1, L_0000021328befe40, L_0000021328bf0430, C4<1>, C4<1>;
L_0000021328bf0580 .functor OR 1, L_0000021328bf0ba0, L_0000021328bf03c0, C4<0>, C4<0>;
L_0000021328bf0f90 .functor AND 1, L_0000021328beefe0, L_0000021328bee9a0, C4<1>, C4<1>;
L_0000021328bf0f20 .functor OR 1, L_0000021328bf0580, L_0000021328bf0f90, C4<0>, C4<0>;
L_0000021328bf04a0 .functor NOT 1, L_0000021328befc60, C4<0>, C4<0>, C4<0>;
L_0000021328bf06d0 .functor AND 1, L_0000021328beef40, L_0000021328bf04a0, C4<1>, C4<1>;
L_0000021328bf1000 .functor OR 1, L_0000021328bf0f20, L_0000021328bf06d0, C4<0>, C4<0>;
L_0000021328bf0eb0 .functor AND 1, v0000021328b2a8a0_0, L_0000021328bf1000, C4<1>, C4<1>;
L_0000021328b958a0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0000021328b90de0_0 .net/2u *"_ivl_100", 2 0, L_0000021328b958a0;  1 drivers
v0000021328b8fee0_0 .net *"_ivl_102", 0 0, L_0000021328beefe0;  1 drivers
v0000021328b90e80_0 .net *"_ivl_105", 0 0, L_0000021328bee9a0;  1 drivers
v0000021328b90660_0 .net *"_ivl_106", 0 0, L_0000021328bf0f90;  1 drivers
v0000021328b90fc0_0 .net *"_ivl_108", 0 0, L_0000021328bf0f20;  1 drivers
L_0000021328b958e8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000021328b90980_0 .net/2u *"_ivl_110", 2 0, L_0000021328b958e8;  1 drivers
v0000021328b90480_0 .net *"_ivl_112", 0 0, L_0000021328beef40;  1 drivers
v0000021328b8fd00_0 .net *"_ivl_115", 0 0, L_0000021328befc60;  1 drivers
v0000021328b8f1c0_0 .net *"_ivl_116", 0 0, L_0000021328bf04a0;  1 drivers
v0000021328b8fb20_0 .net *"_ivl_118", 0 0, L_0000021328bf06d0;  1 drivers
L_0000021328b95108 .functor BUFT 1, C4<11111111111111110000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021328b907a0_0 .net/2u *"_ivl_12", 31 0, L_0000021328b95108;  1 drivers
v0000021328b8f3a0_0 .net *"_ivl_120", 0 0, L_0000021328bf1000;  1 drivers
L_0000021328b95930 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000021328b8f440_0 .net/2u *"_ivl_124", 6 0, L_0000021328b95930;  1 drivers
v0000021328b908e0_0 .net *"_ivl_126", 0 0, L_0000021328bee680;  1 drivers
L_0000021328b95978 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000021328b90840_0 .net/2u *"_ivl_128", 6 0, L_0000021328b95978;  1 drivers
v0000021328b8f4e0_0 .net *"_ivl_130", 0 0, L_0000021328bef6c0;  1 drivers
v0000021328b8fda0_0 .net *"_ivl_132", 31 0, L_0000021328bef080;  1 drivers
v0000021328b8f580_0 .net *"_ivl_134", 31 0, L_0000021328bee900;  1 drivers
v0000021328b8f620_0 .net *"_ivl_138", 31 0, L_0000021328bef760;  1 drivers
v0000021328b8f6c0_0 .net *"_ivl_14", 0 0, L_0000021328b93640;  1 drivers
L_0000021328b95150 .functor BUFT 1, C4<11111111111111110000000000001111>, C4<0>, C4<0>, C4<0>;
v0000021328b8f760_0 .net/2u *"_ivl_16", 31 0, L_0000021328b95150;  1 drivers
v0000021328b90160_0 .net *"_ivl_18", 0 0, L_0000021328b94040;  1 drivers
L_0000021328b95198 .functor BUFT 1, C4<11111111111111110000000000010000>, C4<0>, C4<0>, C4<0>;
v0000021328b8f800_0 .net/2u *"_ivl_22", 31 0, L_0000021328b95198;  1 drivers
v0000021328b8fe40_0 .net *"_ivl_24", 0 0, L_0000021328b94c20;  1 drivers
L_0000021328b951e0 .functor BUFT 1, C4<11111111111111110000000000011111>, C4<0>, C4<0>, C4<0>;
v0000021328b90020_0 .net/2u *"_ivl_26", 31 0, L_0000021328b951e0;  1 drivers
v0000021328b92030_0 .net *"_ivl_28", 0 0, L_0000021328b93820;  1 drivers
v0000021328b91130_0 .net *"_ivl_33", 0 0, L_0000021328b09240;  1 drivers
v0000021328b92710_0 .net *"_ivl_50", 31 0, L_0000021328beecc0;  1 drivers
L_0000021328b95738 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021328b92df0_0 .net/2u *"_ivl_54", 31 0, L_0000021328b95738;  1 drivers
L_0000021328b95780 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021328b92c10_0 .net/2u *"_ivl_62", 2 0, L_0000021328b95780;  1 drivers
v0000021328b927b0_0 .net *"_ivl_64", 0 0, L_0000021328bee4a0;  1 drivers
v0000021328b91590_0 .net *"_ivl_66", 0 0, L_0000021328b08e50;  1 drivers
L_0000021328b957c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000021328b911d0_0 .net/2u *"_ivl_68", 2 0, L_0000021328b957c8;  1 drivers
v0000021328b92210_0 .net *"_ivl_70", 0 0, L_0000021328befb20;  1 drivers
v0000021328b91310_0 .net *"_ivl_72", 0 0, L_0000021328b087c0;  1 drivers
v0000021328b919f0_0 .net *"_ivl_74", 0 0, L_0000021328adc8d0;  1 drivers
v0000021328b92f30_0 .net *"_ivl_76", 0 0, L_0000021328bf0190;  1 drivers
L_0000021328b95810 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021328b91270_0 .net/2u *"_ivl_78", 2 0, L_0000021328b95810;  1 drivers
v0000021328b91db0_0 .net *"_ivl_80", 0 0, L_0000021328beeea0;  1 drivers
v0000021328b92990_0 .net *"_ivl_83", 0 0, L_0000021328bee540;  1 drivers
v0000021328b913b0_0 .net *"_ivl_84", 0 0, L_0000021328bf0740;  1 drivers
v0000021328b92670_0 .net *"_ivl_86", 0 0, L_0000021328bf0ba0;  1 drivers
L_0000021328b95858 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000021328b91810_0 .net/2u *"_ivl_88", 2 0, L_0000021328b95858;  1 drivers
v0000021328b92ad0_0 .net *"_ivl_90", 0 0, L_0000021328befe40;  1 drivers
v0000021328b923f0_0 .net *"_ivl_93", 0 0, L_0000021328bee5e0;  1 drivers
v0000021328b91950_0 .net *"_ivl_94", 0 0, L_0000021328bf0430;  1 drivers
v0000021328b92490_0 .net *"_ivl_96", 0 0, L_0000021328bf03c0;  1 drivers
v0000021328b922b0_0 .net *"_ivl_98", 0 0, L_0000021328bf0580;  1 drivers
v0000021328b91ef0_0 .net "alu_control_signal", 3 0, v0000021328b2b0c0_0;  1 drivers
v0000021328b925d0_0 .net "alu_op", 1 0, v0000021328b2a9e0_0;  1 drivers
v0000021328b91450_0 .net "alu_operand2", 31 0, L_0000021328b944a0;  1 drivers
v0000021328b92850_0 .net "alu_result", 31 0, v0000021328b29c20_0;  1 drivers
v0000021328b91c70_0 .net "alu_src", 0 0, v0000021328b2aee0_0;  1 drivers
v0000021328b928f0_0 .net "alu_zero_flag", 0 0, L_0000021328b94540;  1 drivers
v0000021328b914f0_0 .net "branch", 0 0, v0000021328b2a8a0_0;  1 drivers
v0000021328b91630_0 .net "clk", 0 0, v0000021328b94400_0;  1 drivers
v0000021328b92350_0 .net "data_mem_read_enable", 0 0, L_0000021328b09160;  1 drivers
v0000021328b92a30_0 .net "data_mem_write_enable", 0 0, L_0000021328b08980;  1 drivers
v0000021328b91a90_0 .net "funct3", 2 0, L_0000021328b93500;  1 drivers
v0000021328b92530_0 .net "funct7_bit5", 0 0, L_0000021328b94860;  1 drivers
v0000021328b91770_0 .net "gpio_pins", 7 0, L_0000021328bef260;  alias, 1 drivers
v0000021328b92b70_0 .net "gpio_read_data", 31 0, L_0000021328bee860;  1 drivers
v0000021328b920d0_0 .net "gpio_read_enable", 0 0, L_0000021328b091d0;  1 drivers
v0000021328b916d0_0 .net "gpio_write_enable", 0 0, L_0000021328b08c90;  1 drivers
v0000021328b91d10_0 .net "imm_extended", 31 0, v0000021328b4be10_0;  1 drivers
v0000021328b92cb0_0 .net "instruction", 31 0, L_0000021328b084b0;  1 drivers
v0000021328b92170_0 .net "is_data_mem_access", 0 0, L_0000021328b935a0;  1 drivers
v0000021328b92e90_0 .net "is_gpio_access", 0 0, L_0000021328b08520;  1 drivers
v0000021328b92d50_0 .net "is_timer_access", 0 0, L_0000021328b086e0;  1 drivers
v0000021328b91f90_0 .net "jump", 0 0, v0000021328b29b80_0;  1 drivers
v0000021328b92fd0_0 .net "mem_read", 0 0, v0000021328b2b5c0_0;  1 drivers
v0000021328b918b0_0 .net "mem_read_data", 31 0, L_0000021328bee720;  1 drivers
v0000021328b91b30_0 .net "mem_read_data_from_data_mem", 31 0, L_0000021328b08590;  1 drivers
v0000021328b91e50_0 .net "mem_to_reg", 0 0, v0000021328b29ae0_0;  1 drivers
v0000021328b91bd0_0 .net "mem_write", 0 0, v0000021328b2b660_0;  1 drivers
v0000021328b93140_0 .net "opcode", 6 0, L_0000021328b93c80;  1 drivers
v0000021328b94cc0_0 .net "pc_current", 31 0, v0000021328b4bb90_0;  1 drivers
v0000021328b94d60_0 .net "pc_next", 31 0, L_0000021328befa80;  1 drivers
v0000021328b94680_0 .net "pc_plus_4", 31 0, L_0000021328bef300;  1 drivers
v0000021328b94e00_0 .net "pc_target_imm", 31 0, L_0000021328bee360;  1 drivers
v0000021328b93be0_0 .net "pc_target_jalr", 31 0, L_0000021328b08600;  1 drivers
v0000021328b94ea0_0 .net "rd", 4 0, L_0000021328b93780;  1 drivers
v0000021328b93280_0 .net "reg_read_data1", 31 0, L_0000021328b93dc0;  1 drivers
v0000021328b93960_0 .net "reg_read_data2", 31 0, L_0000021328b942c0;  1 drivers
v0000021328b94f40_0 .net "reg_write", 0 0, v0000021328b2a4e0_0;  1 drivers
v0000021328b93fa0_0 .net "rs1", 4 0, L_0000021328b93460;  1 drivers
v0000021328b93320_0 .net "rs2", 4 0, L_0000021328b93d20;  1 drivers
v0000021328b947c0_0 .net "rst", 0 0, v0000021328b93f00_0;  1 drivers
v0000021328b94fe0_0 .net "take_branch", 0 0, L_0000021328bf0eb0;  1 drivers
v0000021328b931e0_0 .net "timer_interrupt", 0 0, L_0000021328b4d7e0;  alias, 1 drivers
v0000021328b933c0_0 .net "timer_read_data", 31 0, L_0000021328b4dd80;  1 drivers
v0000021328b94ae0_0 .net "timer_read_enable", 0 0, L_0000021328b08ad0;  1 drivers
v0000021328b93b40_0 .net "timer_write_enable", 0 0, L_0000021328b08b40;  1 drivers
v0000021328b94b80_0 .net "write_back_data", 31 0, L_0000021328bef940;  1 drivers
L_0000021328b93c80 .part L_0000021328b084b0, 0, 7;
L_0000021328b93460 .part L_0000021328b084b0, 15, 5;
L_0000021328b93d20 .part L_0000021328b084b0, 20, 5;
L_0000021328b93780 .part L_0000021328b084b0, 7, 5;
L_0000021328b93500 .part L_0000021328b084b0, 12, 3;
L_0000021328b94860 .part L_0000021328b084b0, 30, 1;
L_0000021328b93640 .cmp/ge 32, v0000021328b29c20_0, L_0000021328b95108;
L_0000021328b94040 .cmp/ge 32, L_0000021328b95150, v0000021328b29c20_0;
L_0000021328b94c20 .cmp/ge 32, v0000021328b29c20_0, L_0000021328b95198;
L_0000021328b93820 .cmp/ge 32, L_0000021328b951e0, v0000021328b29c20_0;
L_0000021328b935a0 .reduce/nor L_0000021328b09240;
L_0000021328b944a0 .functor MUXZ 32, L_0000021328b942c0, v0000021328b4be10_0, v0000021328b2aee0_0, C4<>;
L_0000021328beecc0 .functor MUXZ 32, L_0000021328b08590, L_0000021328bee860, L_0000021328b08520, C4<>;
L_0000021328bee720 .functor MUXZ 32, L_0000021328beecc0, L_0000021328b4dd80, L_0000021328b086e0, C4<>;
L_0000021328bef300 .arith/sum 32, v0000021328b4bb90_0, L_0000021328b95738;
L_0000021328bee360 .arith/sum 32, v0000021328b4bb90_0, v0000021328b4be10_0;
L_0000021328bee4a0 .cmp/eq 3, L_0000021328b93500, L_0000021328b95780;
L_0000021328befb20 .cmp/eq 3, L_0000021328b93500, L_0000021328b957c8;
L_0000021328beeea0 .cmp/eq 3, L_0000021328b93500, L_0000021328b95810;
L_0000021328bee540 .part v0000021328b29c20_0, 0, 1;
L_0000021328befe40 .cmp/eq 3, L_0000021328b93500, L_0000021328b95858;
L_0000021328bee5e0 .part v0000021328b29c20_0, 0, 1;
L_0000021328beefe0 .cmp/eq 3, L_0000021328b93500, L_0000021328b958a0;
L_0000021328bee9a0 .part v0000021328b29c20_0, 0, 1;
L_0000021328beef40 .cmp/eq 3, L_0000021328b93500, L_0000021328b958e8;
L_0000021328befc60 .part v0000021328b29c20_0, 0, 1;
L_0000021328bee680 .cmp/eq 7, L_0000021328b93c80, L_0000021328b95930;
L_0000021328bef6c0 .cmp/eq 7, L_0000021328b93c80, L_0000021328b95978;
L_0000021328bef080 .functor MUXZ 32, L_0000021328bef300, L_0000021328bee360, L_0000021328bf0eb0, C4<>;
L_0000021328bee900 .functor MUXZ 32, L_0000021328bef080, L_0000021328b08600, L_0000021328bef6c0, C4<>;
L_0000021328befa80 .functor MUXZ 32, L_0000021328bee900, L_0000021328bee360, L_0000021328bee680, C4<>;
L_0000021328bef760 .functor MUXZ 32, v0000021328b29c20_0, L_0000021328bee720, v0000021328b29ae0_0, C4<>;
L_0000021328bef940 .functor MUXZ 32, L_0000021328bef760, L_0000021328bef300, v0000021328b29b80_0, C4<>;
S_00000213287d69a0 .scope module, "alu_ctrl" "alu_control_unit" 3 104, 4 1 0, S_0000021328ae2690;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_bit5";
    .port_info 3 /OUTPUT 4 "alu_control";
P_00000213287d6b30 .param/l "ALU_ADD" 1 4 11, C4<0010>;
P_00000213287d6b68 .param/l "ALU_AND" 1 4 9, C4<0000>;
P_00000213287d6ba0 .param/l "ALU_OR" 1 4 10, C4<0001>;
P_00000213287d6bd8 .param/l "ALU_SLL" 1 4 12, C4<0011>;
P_00000213287d6c10 .param/l "ALU_SLT" 1 4 16, C4<0111>;
P_00000213287d6c48 .param/l "ALU_SLTU" 1 4 17, C4<1000>;
P_00000213287d6c80 .param/l "ALU_SRA" 1 4 14, C4<0101>;
P_00000213287d6cb8 .param/l "ALU_SRL" 1 4 13, C4<0100>;
P_00000213287d6cf0 .param/l "ALU_SUB" 1 4 15, C4<0110>;
P_00000213287d6d28 .param/l "ALU_XOR" 1 4 18, C4<1001>;
v0000021328b2b0c0_0 .var "alu_control", 3 0;
v0000021328b2b480_0 .net "alu_op", 1 0, v0000021328b2a9e0_0;  alias, 1 drivers
v0000021328b2a6c0_0 .net "funct3", 2 0, L_0000021328b93500;  alias, 1 drivers
v0000021328b2b2a0_0 .net "funct7_bit5", 0 0, L_0000021328b94860;  alias, 1 drivers
E_0000021328b21240 .event anyedge, v0000021328b2b480_0, v0000021328b2a6c0_0, v0000021328b2b2a0_0;
S_0000021328acb820 .scope module, "alu_inst" "alu" 3 113, 5 1 0, S_0000021328ae2690;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000021328b95420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021328b2abc0_0 .net/2u *"_ivl_0", 31 0, L_0000021328b95420;  1 drivers
v0000021328b2a080_0 .net "alu_control", 3 0, v0000021328b2b0c0_0;  alias, 1 drivers
v0000021328b2a940_0 .net "operand1", 31 0, L_0000021328b93dc0;  alias, 1 drivers
v0000021328b2b520_0 .net "operand2", 31 0, L_0000021328b944a0;  alias, 1 drivers
v0000021328b29c20_0 .var "result", 31 0;
v0000021328b2a120_0 .net "zero", 0 0, L_0000021328b94540;  alias, 1 drivers
E_0000021328b21940 .event anyedge, v0000021328b2b0c0_0, v0000021328b2a940_0, v0000021328b2b520_0;
L_0000021328b94540 .cmp/eq 32, v0000021328b29c20_0, L_0000021328b95420;
S_0000021328acb9b0 .scope module, "ctrl_unit" "control_unit" 3 73, 6 1 0, S_0000021328ae2690;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "alu_src";
    .port_info 2 /OUTPUT 2 "alu_op";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "jump";
P_0000021328ac5300 .param/l "OPCODE_AUIPC" 1 6 24, C4<0010111>;
P_0000021328ac5338 .param/l "OPCODE_B_TYPE" 1 6 20, C4<1100011>;
P_0000021328ac5370 .param/l "OPCODE_I_TYPE_ARITH" 1 6 17, C4<0010011>;
P_0000021328ac53a8 .param/l "OPCODE_I_TYPE_LOAD" 1 6 18, C4<0000011>;
P_0000021328ac53e0 .param/l "OPCODE_JAL" 1 6 21, C4<1101111>;
P_0000021328ac5418 .param/l "OPCODE_JALR" 1 6 22, C4<1100111>;
P_0000021328ac5450 .param/l "OPCODE_LUI" 1 6 23, C4<0110111>;
P_0000021328ac5488 .param/l "OPCODE_R_TYPE" 1 6 16, C4<0110011>;
P_0000021328ac54c0 .param/l "OPCODE_S_TYPE" 1 6 19, C4<0100011>;
v0000021328b2a9e0_0 .var "alu_op", 1 0;
v0000021328b2aee0_0 .var "alu_src", 0 0;
v0000021328b2a8a0_0 .var "branch", 0 0;
v0000021328b29b80_0 .var "jump", 0 0;
v0000021328b2b5c0_0 .var "mem_read", 0 0;
v0000021328b29ae0_0 .var "mem_to_reg", 0 0;
v0000021328b2b660_0 .var "mem_write", 0 0;
v0000021328b29cc0_0 .net "opcode", 6 0, L_0000021328b93c80;  alias, 1 drivers
v0000021328b2a4e0_0 .var "reg_write", 0 0;
E_0000021328b20bc0 .event anyedge, v0000021328b29cc0_0;
S_0000021328ac5500 .scope module, "data_mem" "data_memory" 3 122, 7 1 0, S_0000021328ae2690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 32 "read_data";
L_0000021328b08590 .functor BUFZ 32, L_0000021328b949a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021328b29e00_0 .net *"_ivl_0", 31 0, L_0000021328b949a0;  1 drivers
v0000021328b2aa80_0 .net *"_ivl_3", 9 0, L_0000021328b94a40;  1 drivers
v0000021328b2af80_0 .net *"_ivl_4", 11 0, L_0000021328b4d9c0;  1 drivers
L_0000021328b95468 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021328b2a1c0_0 .net *"_ivl_7", 1 0, L_0000021328b95468;  1 drivers
v0000021328b2b700_0 .net "address", 31 0, v0000021328b29c20_0;  alias, 1 drivers
v0000021328b2a300_0 .net "clk", 0 0, v0000021328b94400_0;  alias, 1 drivers
v0000021328b2a260 .array "mem", 1023 0, 31 0;
v0000021328b29d60_0 .net "read_data", 31 0, L_0000021328b08590;  alias, 1 drivers
v0000021328b2ac60_0 .net "write_data", 31 0, L_0000021328b942c0;  alias, 1 drivers
v0000021328b2b340_0 .net "write_enable", 0 0, L_0000021328b08980;  alias, 1 drivers
E_0000021328b20d40 .event posedge, v0000021328b2a300_0;
L_0000021328b949a0 .array/port v0000021328b2a260, L_0000021328b4d9c0;
L_0000021328b94a40 .part v0000021328b29c20_0, 2, 10;
L_0000021328b4d9c0 .concat [ 10 2 0 0], L_0000021328b94a40, L_0000021328b95468;
S_0000021328ac3dc0 .scope module, "gpio_inst" "gpio" 3 142, 8 1 0, S_0000021328ae2690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "read_data";
    .port_info 6 /INOUT 8 "gpio_pins";
L_0000021328b95618 .functor BUFT 1, C4<11111111111111110000000000010000>, C4<0>, C4<0>, C4<0>;
v0000021328af3980_0 .net/2u *"_ivl_33", 31 0, L_0000021328b95618;  1 drivers
v0000021328af3b60_0 .net *"_ivl_35", 0 0, L_0000021328befda0;  1 drivers
L_0000021328b95660 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021328b4ba50_0 .net/2u *"_ivl_37", 23 0, L_0000021328b95660;  1 drivers
v0000021328b4c950_0 .net *"_ivl_39", 31 0, L_0000021328bef3a0;  1 drivers
L_0000021328b956a8 .functor BUFT 1, C4<11111111111111110000000000010100>, C4<0>, C4<0>, C4<0>;
v0000021328b4c9f0_0 .net/2u *"_ivl_41", 31 0, L_0000021328b956a8;  1 drivers
v0000021328b4c130_0 .net *"_ivl_43", 0 0, L_0000021328bee7c0;  1 drivers
L_0000021328b956f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000021328b4bc30_0 .net *"_ivl_45", 31 0, L_0000021328b956f0;  1 drivers
v0000021328b4b410_0 .net *"_ivl_47", 31 0, L_0000021328bee2c0;  1 drivers
v0000021328b4bcd0_0 .net "address", 31 0, v0000021328b29c20_0;  alias, 1 drivers
v0000021328b4c6d0_0 .net "clk", 0 0, v0000021328b94400_0;  alias, 1 drivers
v0000021328b4b5f0_0 .var "gpio_data_reg", 31 0;
v0000021328b4c770_0 .var "gpio_dir_reg", 31 0;
v0000021328b4b7d0_0 .net "gpio_pins", 7 0, L_0000021328bef260;  alias, 1 drivers
v0000021328b4b9b0_0 .net "read_data", 31 0, L_0000021328bee860;  alias, 1 drivers
v0000021328b4b4b0_0 .net "rst", 0 0, v0000021328b93f00_0;  alias, 1 drivers
v0000021328b4baf0_0 .net "write_data", 31 0, L_0000021328b942c0;  alias, 1 drivers
v0000021328b4ca90_0 .net "write_enable", 0 0, L_0000021328b08c90;  alias, 1 drivers
E_0000021328b20f40 .event posedge, v0000021328b4b4b0_0, v0000021328b2a300_0;
L_0000021328b4d920 .part v0000021328b4c770_0, 0, 1;
L_0000021328b4dec0 .part v0000021328b4b5f0_0, 0, 1;
L_0000021328b4d420 .part v0000021328b4c770_0, 1, 1;
L_0000021328b4d4c0 .part v0000021328b4b5f0_0, 1, 1;
L_0000021328b4d560 .part v0000021328b4c770_0, 2, 1;
L_0000021328b4d600 .part v0000021328b4b5f0_0, 2, 1;
L_0000021328b4d740 .part v0000021328b4c770_0, 3, 1;
L_0000021328b4d880 .part v0000021328b4b5f0_0, 3, 1;
L_0000021328bef9e0 .part v0000021328b4c770_0, 4, 1;
L_0000021328bee400 .part v0000021328b4b5f0_0, 4, 1;
L_0000021328beeae0 .part v0000021328b4c770_0, 5, 1;
L_0000021328bee220 .part v0000021328b4b5f0_0, 5, 1;
L_0000021328beed60 .part v0000021328b4c770_0, 6, 1;
L_0000021328bef620 .part v0000021328b4b5f0_0, 6, 1;
LS_0000021328bef260_0_0 .concat8 [ 1 1 1 1], L_0000021328b4d100, L_0000021328b4d380, L_0000021328b4d6a0, L_0000021328bef440;
LS_0000021328bef260_0_4 .concat8 [ 1 1 1 1], L_0000021328beec20, L_0000021328bef1c0, L_0000021328befd00, L_0000021328beee00;
L_0000021328bef260 .concat8 [ 4 4 0 0], LS_0000021328bef260_0_0, LS_0000021328bef260_0_4;
L_0000021328bef120 .part v0000021328b4c770_0, 7, 1;
L_0000021328bee180 .part v0000021328b4b5f0_0, 7, 1;
L_0000021328befda0 .cmp/eq 32, v0000021328b29c20_0, L_0000021328b95618;
L_0000021328bef3a0 .concat [ 8 24 0 0], L_0000021328bef260, L_0000021328b95660;
L_0000021328bee7c0 .cmp/eq 32, v0000021328b29c20_0, L_0000021328b956a8;
L_0000021328bee2c0 .functor MUXZ 32, L_0000021328b956f0, v0000021328b4c770_0, L_0000021328bee7c0, C4<>;
L_0000021328bee860 .functor MUXZ 32, L_0000021328bee2c0, L_0000021328bef3a0, L_0000021328befda0, C4<>;
S_0000021328ac3f50 .scope generate, "gpio_pin_control[0]" "gpio_pin_control[0]" 8 40, 8 40 0, S_0000021328ac3dc0;
 .timescale -9 -12;
P_0000021328b21800 .param/l "i" 0 8 40, +C4<00>;
v0000021328b2ad00_0 .net *"_ivl_0", 0 0, L_0000021328b4d920;  1 drivers
v0000021328b2b840_0 .net *"_ivl_1", 0 0, L_0000021328b4dec0;  1 drivers
o0000021328b509e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000021328b2ab20_0 name=_ivl_2
v0000021328b2ada0_0 .net *"_ivl_4", 0 0, L_0000021328b4d100;  1 drivers
L_0000021328b4d100 .functor MUXZ 1, o0000021328b509e8, L_0000021328b4dec0, L_0000021328b4d920, C4<>;
S_0000021328abebb0 .scope generate, "gpio_pin_control[1]" "gpio_pin_control[1]" 8 40, 8 40 0, S_0000021328ac3dc0;
 .timescale -9 -12;
P_0000021328b21840 .param/l "i" 0 8 40, +C4<01>;
v0000021328b2a580_0 .net *"_ivl_0", 0 0, L_0000021328b4d420;  1 drivers
v0000021328b29a40_0 .net *"_ivl_1", 0 0, L_0000021328b4d4c0;  1 drivers
o0000021328b50aa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000021328b2ae40_0 name=_ivl_2
v0000021328b2b7a0_0 .net *"_ivl_4", 0 0, L_0000021328b4d380;  1 drivers
L_0000021328b4d380 .functor MUXZ 1, o0000021328b50aa8, L_0000021328b4d4c0, L_0000021328b4d420, C4<>;
S_0000021328abed40 .scope generate, "gpio_pin_control[2]" "gpio_pin_control[2]" 8 40, 8 40 0, S_0000021328ac3dc0;
 .timescale -9 -12;
P_0000021328b21280 .param/l "i" 0 8 40, +C4<010>;
v0000021328b2a3a0_0 .net *"_ivl_0", 0 0, L_0000021328b4d560;  1 drivers
v0000021328b2a760_0 .net *"_ivl_1", 0 0, L_0000021328b4d600;  1 drivers
o0000021328b50b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000021328b2a440_0 name=_ivl_2
v0000021328b2b020_0 .net *"_ivl_4", 0 0, L_0000021328b4d6a0;  1 drivers
L_0000021328b4d6a0 .functor MUXZ 1, o0000021328b50b68, L_0000021328b4d600, L_0000021328b4d560, C4<>;
S_0000021328ab8520 .scope generate, "gpio_pin_control[3]" "gpio_pin_control[3]" 8 40, 8 40 0, S_0000021328ac3dc0;
 .timescale -9 -12;
P_0000021328b21340 .param/l "i" 0 8 40, +C4<011>;
v0000021328b2b200_0 .net *"_ivl_0", 0 0, L_0000021328b4d740;  1 drivers
v0000021328b299a0_0 .net *"_ivl_1", 0 0, L_0000021328b4d880;  1 drivers
o0000021328b50c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000021328b2b3e0_0 name=_ivl_2
v0000021328b29f40_0 .net *"_ivl_4", 0 0, L_0000021328bef440;  1 drivers
L_0000021328bef440 .functor MUXZ 1, o0000021328b50c28, L_0000021328b4d880, L_0000021328b4d740, C4<>;
S_0000021328ab86b0 .scope generate, "gpio_pin_control[4]" "gpio_pin_control[4]" 8 40, 8 40 0, S_0000021328ac3dc0;
 .timescale -9 -12;
P_0000021328b209c0 .param/l "i" 0 8 40, +C4<0100>;
v0000021328b29fe0_0 .net *"_ivl_0", 0 0, L_0000021328bef9e0;  1 drivers
v0000021328b2a620_0 .net *"_ivl_1", 0 0, L_0000021328bee400;  1 drivers
o0000021328b50ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000021328b2a800_0 name=_ivl_2
v0000021328b04320_0 .net *"_ivl_4", 0 0, L_0000021328beec20;  1 drivers
L_0000021328beec20 .functor MUXZ 1, o0000021328b50ce8, L_0000021328bee400, L_0000021328bef9e0, C4<>;
S_0000021328ab3f30 .scope generate, "gpio_pin_control[5]" "gpio_pin_control[5]" 8 40, 8 40 0, S_0000021328ac3dc0;
 .timescale -9 -12;
P_0000021328b21300 .param/l "i" 0 8 40, +C4<0101>;
v0000021328b04dc0_0 .net *"_ivl_0", 0 0, L_0000021328beeae0;  1 drivers
v0000021328b057c0_0 .net *"_ivl_1", 0 0, L_0000021328bee220;  1 drivers
o0000021328b50da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000021328b04780_0 name=_ivl_2
v0000021328b05a40_0 .net *"_ivl_4", 0 0, L_0000021328bef1c0;  1 drivers
L_0000021328bef1c0 .functor MUXZ 1, o0000021328b50da8, L_0000021328bee220, L_0000021328beeae0, C4<>;
S_0000021328ab40c0 .scope generate, "gpio_pin_control[6]" "gpio_pin_control[6]" 8 40, 8 40 0, S_0000021328ac3dc0;
 .timescale -9 -12;
P_0000021328b20ac0 .param/l "i" 0 8 40, +C4<0110>;
v0000021328b05b80_0 .net *"_ivl_0", 0 0, L_0000021328beed60;  1 drivers
v0000021328b05040_0 .net *"_ivl_1", 0 0, L_0000021328bef620;  1 drivers
o0000021328b50e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000021328b050e0_0 name=_ivl_2
v0000021328b14fc0_0 .net *"_ivl_4", 0 0, L_0000021328befd00;  1 drivers
L_0000021328befd00 .functor MUXZ 1, o0000021328b50e68, L_0000021328bef620, L_0000021328beed60, C4<>;
S_0000021328aa9fb0 .scope generate, "gpio_pin_control[7]" "gpio_pin_control[7]" 8 40, 8 40 0, S_0000021328ac3dc0;
 .timescale -9 -12;
P_0000021328b21480 .param/l "i" 0 8 40, +C4<0111>;
v0000021328b15b00_0 .net *"_ivl_0", 0 0, L_0000021328bef120;  1 drivers
v0000021328b15c40_0 .net *"_ivl_1", 0 0, L_0000021328bee180;  1 drivers
o0000021328b50f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000021328b160a0_0 name=_ivl_2
v0000021328af42e0_0 .net *"_ivl_4", 0 0, L_0000021328beee00;  1 drivers
L_0000021328beee00 .functor MUXZ 1, o0000021328b50f28, L_0000021328bee180, L_0000021328bef120, C4<>;
S_0000021328aaa140 .scope module, "imm_gen" "immediate_generator" 3 98, 9 1 0, S_0000021328ae2690;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_extended";
P_0000021328aa1640 .param/l "OPCODE_AUIPC" 1 9 16, C4<0010111>;
P_0000021328aa1678 .param/l "OPCODE_B_TYPE" 1 9 14, C4<1100011>;
P_0000021328aa16b0 .param/l "OPCODE_I_TYPE_ARITH" 1 9 10, C4<0010011>;
P_0000021328aa16e8 .param/l "OPCODE_I_TYPE_LOAD" 1 9 11, C4<0000011>;
P_0000021328aa1720 .param/l "OPCODE_JAL" 1 9 17, C4<1101111>;
P_0000021328aa1758 .param/l "OPCODE_JALR" 1 9 12, C4<1100111>;
P_0000021328aa1790 .param/l "OPCODE_LUI" 1 9 15, C4<0110111>;
P_0000021328aa17c8 .param/l "OPCODE_S_TYPE" 1 9 13, C4<0100011>;
v0000021328b4be10_0 .var "imm_extended", 31 0;
v0000021328b4bff0_0 .net "instruction", 31 0, L_0000021328b084b0;  alias, 1 drivers
v0000021328b4cef0_0 .net "opcode", 6 0, L_0000021328b94360;  1 drivers
E_0000021328b20b80 .event anyedge, v0000021328b4cef0_0, v0000021328b4bff0_0;
L_0000021328b94360 .part L_0000021328b084b0, 0, 7;
S_0000021328aa1810 .scope module, "instr_mem" "instruction_memory" 3 67, 10 1 0, S_0000021328ae2690;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000021328b084b0 .functor BUFZ 32, L_0000021328b93a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021328b4bd70_0 .net *"_ivl_0", 31 0, L_0000021328b93a00;  1 drivers
v0000021328b4bf50_0 .net *"_ivl_3", 9 0, L_0000021328b936e0;  1 drivers
v0000021328b4cbd0_0 .net *"_ivl_4", 11 0, L_0000021328b94900;  1 drivers
L_0000021328b95228 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021328b4cc70_0 .net *"_ivl_7", 1 0, L_0000021328b95228;  1 drivers
v0000021328b4c4f0_0 .net "address", 31 0, v0000021328b4bb90_0;  alias, 1 drivers
v0000021328b4beb0_0 .net "instruction", 31 0, L_0000021328b084b0;  alias, 1 drivers
v0000021328b4b0f0 .array "mem", 1023 0, 31 0;
L_0000021328b93a00 .array/port v0000021328b4b0f0, L_0000021328b94900;
L_0000021328b936e0 .part v0000021328b4bb90_0, 2, 10;
L_0000021328b94900 .concat [ 10 2 0 0], L_0000021328b936e0, L_0000021328b95228;
S_0000021328b8e8e0 .scope module, "pc_reg" "pc_register" 3 59, 11 1 0, S_0000021328ae2690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0000021328b4cf90_0 .net "clk", 0 0, v0000021328b94400_0;  alias, 1 drivers
v0000021328b4c1d0_0 .net "pc_in", 31 0, L_0000021328befa80;  alias, 1 drivers
v0000021328b4bb90_0 .var "pc_out", 31 0;
v0000021328b4c3b0_0 .net "rst", 0 0, v0000021328b93f00_0;  alias, 1 drivers
S_0000021328b8e430 .scope module, "reg_file" "register_file" 3 86, 12 1 0, S_0000021328ae2690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "read_reg2";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000021328b95270 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021328b4cdb0_0 .net/2u *"_ivl_0", 4 0, L_0000021328b95270;  1 drivers
L_0000021328b95300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021328b4c090_0 .net *"_ivl_11", 1 0, L_0000021328b95300;  1 drivers
L_0000021328b95348 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021328b4b550_0 .net/2u *"_ivl_14", 4 0, L_0000021328b95348;  1 drivers
v0000021328b4b690_0 .net *"_ivl_16", 0 0, L_0000021328b93e60;  1 drivers
L_0000021328b95390 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021328b4c270_0 .net/2u *"_ivl_18", 31 0, L_0000021328b95390;  1 drivers
v0000021328b4b730_0 .net *"_ivl_2", 0 0, L_0000021328b94180;  1 drivers
v0000021328b4b190_0 .net *"_ivl_20", 31 0, L_0000021328b940e0;  1 drivers
v0000021328b4c810_0 .net *"_ivl_22", 6 0, L_0000021328b94220;  1 drivers
L_0000021328b953d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021328b4cb30_0 .net *"_ivl_25", 1 0, L_0000021328b953d8;  1 drivers
L_0000021328b952b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021328b4c8b0_0 .net/2u *"_ivl_4", 31 0, L_0000021328b952b8;  1 drivers
v0000021328b4b230_0 .net *"_ivl_6", 31 0, L_0000021328b938c0;  1 drivers
v0000021328b4c590_0 .net *"_ivl_8", 6 0, L_0000021328b93aa0;  1 drivers
v0000021328b4b870_0 .net "clk", 0 0, v0000021328b94400_0;  alias, 1 drivers
v0000021328b4c310_0 .net "read_data1", 31 0, L_0000021328b93dc0;  alias, 1 drivers
v0000021328b4b910_0 .net "read_data2", 31 0, L_0000021328b942c0;  alias, 1 drivers
v0000021328b4cd10_0 .net "read_reg1", 4 0, L_0000021328b93460;  alias, 1 drivers
v0000021328b4c450_0 .net "read_reg2", 4 0, L_0000021328b93d20;  alias, 1 drivers
v0000021328b4c630 .array "registers", 31 0, 31 0;
v0000021328b4ce50_0 .net "write_data", 31 0, L_0000021328bef940;  alias, 1 drivers
v0000021328b4b2d0_0 .net "write_enable", 0 0, v0000021328b2a4e0_0;  alias, 1 drivers
v0000021328b4b370_0 .net "write_reg", 4 0, L_0000021328b93780;  alias, 1 drivers
L_0000021328b94180 .cmp/eq 5, L_0000021328b93460, L_0000021328b95270;
L_0000021328b938c0 .array/port v0000021328b4c630, L_0000021328b93aa0;
L_0000021328b93aa0 .concat [ 5 2 0 0], L_0000021328b93460, L_0000021328b95300;
L_0000021328b93dc0 .functor MUXZ 32, L_0000021328b938c0, L_0000021328b952b8, L_0000021328b94180, C4<>;
L_0000021328b93e60 .cmp/eq 5, L_0000021328b93d20, L_0000021328b95348;
L_0000021328b940e0 .array/port v0000021328b4c630, L_0000021328b94220;
L_0000021328b94220 .concat [ 5 2 0 0], L_0000021328b93d20, L_0000021328b953d8;
L_0000021328b942c0 .functor MUXZ 32, L_0000021328b940e0, L_0000021328b95390, L_0000021328b93e60, C4<>;
S_0000021328b8ef20 .scope module, "timer_inst" "timer" 3 131, 13 1 0, S_0000021328ae2690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "read_data";
    .port_info 6 /OUTPUT 1 "interrupt";
L_0000021328b954b0 .functor BUFT 1, C4<11111111111111110000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021328b90340_0 .net/2u *"_ivl_0", 31 0, L_0000021328b954b0;  1 drivers
v0000021328b90520_0 .net *"_ivl_11", 31 0, L_0000021328b4d240;  1 drivers
L_0000021328b95540 .functor BUFT 1, C4<11111111111111110000000000001000>, C4<0>, C4<0>, C4<0>;
v0000021328b900c0_0 .net/2u *"_ivl_12", 31 0, L_0000021328b95540;  1 drivers
v0000021328b8f120_0 .net *"_ivl_14", 0 0, L_0000021328b4de20;  1 drivers
v0000021328b8f8a0_0 .net *"_ivl_17", 31 0, L_0000021328b4da60;  1 drivers
L_0000021328b95588 .functor BUFT 1, C4<11111111111111110000000000001100>, C4<0>, C4<0>, C4<0>;
v0000021328b8ff80_0 .net/2u *"_ivl_18", 31 0, L_0000021328b95588;  1 drivers
v0000021328b90200_0 .net *"_ivl_2", 0 0, L_0000021328b4dba0;  1 drivers
v0000021328b8f9e0_0 .net *"_ivl_20", 0 0, L_0000021328b4dc40;  1 drivers
v0000021328b90700_0 .net *"_ivl_23", 31 0, L_0000021328b4e000;  1 drivers
L_0000021328b955d0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000021328b8f940_0 .net *"_ivl_24", 31 0, L_0000021328b955d0;  1 drivers
v0000021328b90ca0_0 .net *"_ivl_26", 31 0, L_0000021328b4dce0;  1 drivers
v0000021328b8f300_0 .net *"_ivl_28", 31 0, L_0000021328b4df60;  1 drivers
v0000021328b8fa80_0 .net *"_ivl_30", 31 0, L_0000021328b4db00;  1 drivers
v0000021328b903e0_0 .net *"_ivl_5", 31 0, L_0000021328b4d1a0;  1 drivers
L_0000021328b954f8 .functor BUFT 1, C4<11111111111111110000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021328b8fbc0_0 .net/2u *"_ivl_6", 31 0, L_0000021328b954f8;  1 drivers
v0000021328b90b60_0 .net *"_ivl_8", 0 0, L_0000021328b4d2e0;  1 drivers
v0000021328b90a20_0 .net "address", 31 0, v0000021328b29c20_0;  alias, 1 drivers
v0000021328b90d40_0 .net "clk", 0 0, v0000021328b94400_0;  alias, 1 drivers
v0000021328b8f260_0 .net "interrupt", 0 0, L_0000021328b4d7e0;  alias, 1 drivers
v0000021328b90c00_0 .var "mtime_reg", 63 0;
v0000021328b902a0_0 .var "mtimecmp_reg", 63 0;
v0000021328b90f20_0 .net "read_data", 31 0, L_0000021328b4dd80;  alias, 1 drivers
v0000021328b905c0_0 .net "rst", 0 0, v0000021328b93f00_0;  alias, 1 drivers
v0000021328b8fc60_0 .net "write_data", 31 0, L_0000021328b942c0;  alias, 1 drivers
v0000021328b90ac0_0 .net "write_enable", 0 0, L_0000021328b08b40;  alias, 1 drivers
L_0000021328b4dba0 .cmp/eq 32, v0000021328b29c20_0, L_0000021328b954b0;
L_0000021328b4d1a0 .part v0000021328b90c00_0, 0, 32;
L_0000021328b4d2e0 .cmp/eq 32, v0000021328b29c20_0, L_0000021328b954f8;
L_0000021328b4d240 .part v0000021328b90c00_0, 32, 32;
L_0000021328b4de20 .cmp/eq 32, v0000021328b29c20_0, L_0000021328b95540;
L_0000021328b4da60 .part v0000021328b902a0_0, 0, 32;
L_0000021328b4dc40 .cmp/eq 32, v0000021328b29c20_0, L_0000021328b95588;
L_0000021328b4e000 .part v0000021328b902a0_0, 32, 32;
L_0000021328b4dce0 .functor MUXZ 32, L_0000021328b955d0, L_0000021328b4e000, L_0000021328b4dc40, C4<>;
L_0000021328b4df60 .functor MUXZ 32, L_0000021328b4dce0, L_0000021328b4da60, L_0000021328b4de20, C4<>;
L_0000021328b4db00 .functor MUXZ 32, L_0000021328b4df60, L_0000021328b4d240, L_0000021328b4d2e0, C4<>;
L_0000021328b4dd80 .functor MUXZ 32, L_0000021328b4db00, L_0000021328b4d1a0, L_0000021328b4dba0, C4<>;
L_0000021328b4d7e0 .cmp/ge 64, v0000021328b90c00_0, v0000021328b902a0_0;
    .scope S_0000021328b8e8e0;
T_0 ;
    %wait E_0000021328b20f40;
    %load/vec4 v0000021328b4c3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021328b4bb90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021328b4c1d0_0;
    %assign/vec4 v0000021328b4bb90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021328aa1810;
T_1 ;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021328b4b0f0, 4, 0;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021328b4b0f0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021328b4b0f0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021328b4b0f0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000021328acb9b0;
T_2 ;
    %wait E_0000021328b20bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021328b2aee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021328b2a9e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021328b29ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021328b2a4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021328b2b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021328b2b660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021328b2a8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021328b29b80_0, 0, 1;
    %load/vec4 v0000021328b29cc0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2a4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021328b2aee0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021328b2a9e0_0, 0, 2;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2a4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2aee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021328b2a9e0_0, 0, 2;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2a4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2aee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2b5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b29ae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021328b2a9e0_0, 0, 2;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2aee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2b660_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021328b2a9e0_0, 0, 2;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2a8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021328b2aee0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021328b2a9e0_0, 0, 2;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2a4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b29b80_0, 0, 1;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2a4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b29b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2aee0_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2a4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2aee0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000021328b2a9e0_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2a4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b2aee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021328b2a9e0_0, 0, 2;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021328b8e430;
T_3 ;
    %wait E_0000021328b20d40;
    %load/vec4 v0000021328b4b2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000021328b4b370_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000021328b4ce50_0;
    %load/vec4 v0000021328b4b370_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021328b4c630, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021328aaa140;
T_4 ;
    %wait E_0000021328b20b80;
    %load/vec4 v0000021328b4cef0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000021328b4be10_0, 0, 32;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021328b4be10_0, 0, 32;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021328b4be10_0, 0, 32;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021328b4be10_0, 0, 32;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021328b4be10_0, 0, 32;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021328b4be10_0, 0, 32;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000021328b4be10_0, 0, 32;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000021328b4be10_0, 0, 32;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021328b4bff0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021328b4be10_0, 0, 32;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000213287d69a0;
T_5 ;
    %wait E_0000021328b21240;
    %load/vec4 v0000021328b2b480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0000021328b2a6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.12;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0000021328b2a6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.22;
T_5.13 ;
    %load/vec4 v0000021328b2b2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.22;
T_5.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.22;
T_5.15 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.22;
T_5.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.22;
T_5.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.22;
T_5.18 ;
    %load/vec4 v0000021328b2b2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.22;
T_5.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.22;
T_5.20 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.22;
T_5.22 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021328b2b0c0_0, 0, 4;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000021328acb820;
T_6 ;
    %wait E_0000021328b21940;
    %load/vec4 v0000021328b2a080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000021328b29c20_0, 0, 32;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000021328b2a940_0;
    %load/vec4 v0000021328b2b520_0;
    %and;
    %store/vec4 v0000021328b29c20_0, 0, 32;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000021328b2a940_0;
    %load/vec4 v0000021328b2b520_0;
    %or;
    %store/vec4 v0000021328b29c20_0, 0, 32;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000021328b2a940_0;
    %load/vec4 v0000021328b2b520_0;
    %add;
    %store/vec4 v0000021328b29c20_0, 0, 32;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000021328b2a940_0;
    %load/vec4 v0000021328b2b520_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000021328b29c20_0, 0, 32;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000021328b2a940_0;
    %load/vec4 v0000021328b2b520_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000021328b29c20_0, 0, 32;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000021328b2a940_0;
    %load/vec4 v0000021328b2b520_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000021328b29c20_0, 0, 32;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000021328b2a940_0;
    %load/vec4 v0000021328b2b520_0;
    %sub;
    %store/vec4 v0000021328b29c20_0, 0, 32;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000021328b2a940_0;
    %load/vec4 v0000021328b2b520_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %store/vec4 v0000021328b29c20_0, 0, 32;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000021328b2a940_0;
    %load/vec4 v0000021328b2b520_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0000021328b29c20_0, 0, 32;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000021328b2a940_0;
    %load/vec4 v0000021328b2b520_0;
    %xor;
    %store/vec4 v0000021328b29c20_0, 0, 32;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021328ac5500;
T_7 ;
    %wait E_0000021328b20d40;
    %load/vec4 v0000021328b2b340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021328b2ac60_0;
    %load/vec4 v0000021328b2b700_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021328b2a260, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021328b8ef20;
T_8 ;
    %wait E_0000021328b20f40;
    %load/vec4 v0000021328b905c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000021328b90c00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021328b90c00_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000021328b90c00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021328b8ef20;
T_9 ;
    %wait E_0000021328b20d40;
    %load/vec4 v0000021328b90ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000021328b90a20_0;
    %dup/vec4;
    %pushi/vec4 4294901768, 0, 32;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4294901772, 0, 32;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0000021328b8fc60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021328b902a0_0, 4, 5;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000021328b8fc60_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021328b902a0_0, 4, 5;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021328ac3dc0;
T_10 ;
    %wait E_0000021328b20f40;
    %load/vec4 v0000021328b4b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021328b4b5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021328b4c770_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021328ac3dc0;
T_11 ;
    %wait E_0000021328b20d40;
    %load/vec4 v0000021328b4ca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000021328b4bcd0_0;
    %dup/vec4;
    %pushi/vec4 4294901776, 0, 32;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4294901780, 0, 32;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0000021328b4baf0_0;
    %assign/vec4 v0000021328b4b5f0_0, 0;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0000021328b4baf0_0;
    %assign/vec4 v0000021328b4c770_0, 0;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021328ae2500;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021328b94400_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0000021328b94400_0;
    %inv;
    %store/vec4 v0000021328b94400_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0000021328ae2500;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021328b93f00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021328b93f00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4294901768, 0, 32;
    %force/vec4 v0000021328b92850_0;
    %pushi/vec4 100, 0, 32;
    %force/vec4 v0000021328b93960_0;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v0000021328b91bd0_0;
    %delay 10000, 0;
    %release/net v0000021328b92850_0, 0, 32;
    %release/net v0000021328b93960_0, 0, 32;
    %release/net v0000021328b91bd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4294901772, 0, 32;
    %force/vec4 v0000021328b92850_0;
    %pushi/vec4 0, 0, 32;
    %force/vec4 v0000021328b93960_0;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v0000021328b91bd0_0;
    %delay 10000, 0;
    %release/net v0000021328b92850_0, 0, 32;
    %release/net v0000021328b93960_0, 0, 32;
    %release/net v0000021328b91bd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4294901760, 0, 32;
    %force/vec4 v0000021328b92850_0;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v0000021328b92fd0_0;
    %delay 10000, 0;
    %release/net v0000021328b92850_0, 0, 32;
    %release/net v0000021328b92fd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4294901764, 0, 32;
    %force/vec4 v0000021328b92850_0;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v0000021328b92fd0_0;
    %delay 10000, 0;
    %release/net v0000021328b92850_0, 0, 32;
    %release/net v0000021328b92fd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4294901780, 0, 32;
    %force/vec4 v0000021328b92850_0;
    %pushi/vec4 3, 0, 32;
    %force/vec4 v0000021328b93960_0;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v0000021328b91bd0_0;
    %delay 10000, 0;
    %release/net v0000021328b92850_0, 0, 32;
    %release/net v0000021328b93960_0, 0, 32;
    %release/net v0000021328b91bd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4294901776, 0, 32;
    %force/vec4 v0000021328b92850_0;
    %pushi/vec4 1, 0, 32;
    %force/vec4 v0000021328b93960_0;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v0000021328b91bd0_0;
    %delay 10000, 0;
    %release/net v0000021328b92850_0, 0, 32;
    %release/net v0000021328b93960_0, 0, 32;
    %release/net v0000021328b91bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %force/vec4/off v0000021328b94720_0, 4;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 4294901776, 0, 32;
    %force/vec4 v0000021328b92850_0;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v0000021328b92fd0_0;
    %delay 10000, 0;
    %release/net v0000021328b92850_0, 0, 32;
    %release/net v0000021328b92fd0_0, 0, 1;
    %release/net v0000021328b94720_0, 2, 1;
    %delay 200000, 0;
    %vpi_call 2 107 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000021328ae2500;
T_14 ;
    %wait E_0000021328b20d40;
    %load/vec4 v0000021328b93f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 2 113 "$strobe", "Time=%0t PC=%h, Instruction=%h, Reg_x1=%h, Timer_Int=%b, GPIO_Pins=%h, Mem_Read_Data=%h", $time, v0000021328b94cc0_0, v0000021328b92cb0_0, &A<v0000021328b4c630, 1>, v0000021328b945e0_0, v0000021328b94720_0, v0000021328b918b0_0 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "sim/tb_riscv_core.v";
    "rtl/riscv_core.v";
    "rtl/alu_control_unit.v";
    "rtl/alu.v";
    "rtl/control_unit.v";
    "rtl/data_memory.v";
    "rtl/gpio.v";
    "rtl/immediate_generator.v";
    "rtl/instruction_memory.v";
    "rtl/pc_register.v";
    "rtl/register_file.v";
    "rtl/timer.v";
