Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Oct  1 10:50:59 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1092)
6. checking no_output_delay (814)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1092)
---------------------------------
 There are 1092 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (814)
---------------------------------
 There are 814 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.796        0.000                      0                28913        0.055        0.000                      0                28913        4.238        0.000                       0                 11975  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.796        0.000                      0                28913        0.055        0.000                      0                28913        4.238        0.000                       0                 11975  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 0.621ns (9.120%)  route 6.188ns (90.880%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.775     2.931    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y17         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     3.157 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_201/O
                         net (fo=1, routed)           0.012     3.169    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[9]
    SLICE_X27Y17         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     3.264 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_78/O
                         net (fo=1, routed)           1.224     4.488    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[9]
    SLICE_X50Y40         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.186     4.674 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_14/O
                         net (fo=32, routed)          2.177     6.851    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/DINBDIN[9]
    RAMB18_X1Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ap_clk
    RAMB18_X1Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X1Y69         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[9])
                                                     -0.365     9.648    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 0.531ns (7.889%)  route 6.200ns (92.111%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.837     2.993    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y18         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.185     3.178 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_256/O
                         net (fo=1, routed)           0.013     3.191    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_0[2]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     3.286 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_106/O
                         net (fo=1, routed)           1.181     4.467    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[2]
    SLICE_X50Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     4.604 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_21/O
                         net (fo=32, routed)          2.169     6.773    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/DINBDIN[2]
    RAMB18_X1Y71         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ap_clk
    RAMB18_X1Y71         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X1Y71         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[2])
                                                     -0.396     9.617    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.621ns (9.278%)  route 6.072ns (90.722%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.775     2.931    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y17         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     3.157 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_201/O
                         net (fo=1, routed)           0.012     3.169    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[9]
    SLICE_X27Y17         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     3.264 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_78/O
                         net (fo=1, routed)           1.224     4.488    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[9]
    SLICE_X50Y40         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.186     4.674 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_14/O
                         net (fo=32, routed)          2.062     6.735    bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/DINBDIN[9]
    RAMB18_X1Y68         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ap_clk
    RAMB18_X1Y68         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X1Y68         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[9])
                                                     -0.378     9.636    bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/ram_reg_bram_0/DINBDIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.490ns (7.398%)  route 6.133ns (92.602%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.829     2.985    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y17         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.223     3.208 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_209/O
                         net (fo=1, routed)           0.011     3.219    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[8]
    SLICE_X27Y17         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.095     3.314 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_82/O
                         net (fo=1, routed)           0.939     4.253    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[8]
    SLICE_X47Y37         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058     4.311 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_15/O
                         net (fo=32, routed)          2.354     6.665    bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/DINBDIN[8]
    RAMB18_X2Y68         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/ram_reg_bram_0/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/ap_clk
    RAMB18_X2Y68         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X2Y68         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[8])
                                                     -0.446     9.568    bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.568    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.531ns (7.991%)  route 6.114ns (92.009%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.837     2.993    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y18         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.185     3.178 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_256/O
                         net (fo=1, routed)           0.013     3.191    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_0[2]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     3.286 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_106/O
                         net (fo=1, routed)           1.181     4.467    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[2]
    SLICE_X50Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     4.604 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_21/O
                         net (fo=32, routed)          2.083     6.687    bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/DINBDIN[2]
    RAMB18_X1Y66         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/ap_clk
    RAMB18_X1Y66         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X1Y66         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[2])
                                                     -0.408     9.606    bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.531ns (8.009%)  route 6.099ns (91.991%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.837     2.993    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y18         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.185     3.178 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_256/O
                         net (fo=1, routed)           0.013     3.191    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_0[2]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     3.286 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_106/O
                         net (fo=1, routed)           1.181     4.467    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[2]
    SLICE_X50Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     4.604 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_21/O
                         net (fo=32, routed)          2.068     6.672    bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/DINBDIN[2]
    RAMB18_X1Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/ap_clk
    RAMB18_X1Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X1Y70         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[2])
                                                     -0.408     9.606    bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 0.531ns (8.002%)  route 6.105ns (91.998%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.837     2.993    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y18         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.185     3.178 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_256/O
                         net (fo=1, routed)           0.013     3.191    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_0[2]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     3.286 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_106/O
                         net (fo=1, routed)           1.181     4.467    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[2]
    SLICE_X50Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     4.604 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_21/O
                         net (fo=32, routed)          2.074     6.678    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/DINBDIN[2]
    RAMB18_X1Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ap_clk
    RAMB18_X1Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X1Y69         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[2])
                                                     -0.396     9.617    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/DINBDIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.487ns (7.381%)  route 6.111ns (92.619%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.838     2.994    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y17         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.221     3.215 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_273/O
                         net (fo=1, routed)           0.015     3.230    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[0]
    SLICE_X27Y17         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     3.326 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_114/O
                         net (fo=1, routed)           0.873     4.199    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[0]
    SLICE_X47Y37         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.056     4.255 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_23/O
                         net (fo=32, routed)          2.386     6.640    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/DINBDIN[0]
    RAMB18_X2Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ap_clk
    RAMB18_X2Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y69         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[0])
                                                     -0.414     9.599    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/ram_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.621ns (9.345%)  route 6.024ns (90.655%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.775     2.931    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y17         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     3.157 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_201/O
                         net (fo=1, routed)           0.012     3.169    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[9]
    SLICE_X27Y17         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     3.264 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_78/O
                         net (fo=1, routed)           1.224     4.488    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[9]
    SLICE_X50Y40         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.186     4.674 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_14/O
                         net (fo=32, routed)          2.013     6.687    bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/DINBDIN[9]
    RAMB18_X1Y67         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/ram_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/ap_clk
    RAMB18_X1Y67         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X1Y67         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[9])
                                                     -0.365     9.648    bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/DINBDIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 0.549ns (8.292%)  route 6.072ns (91.708%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.735     2.891    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y19         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.187     3.078 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.015     3.093    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[4]
    SLICE_X27Y19         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     3.189 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_98/O
                         net (fo=1, routed)           0.870     4.059    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[4]
    SLICE_X47Y38         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.152     4.211 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_19/O
                         net (fo=32, routed)          2.452     6.663    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/DINBDIN[4]
    RAMB18_X2Y71         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ap_clk
    RAMB18_X2Y71         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y71         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[4])
                                                     -0.388     9.625    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  2.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/t0_reg_1467_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/t0_reg_1467_pp0_iter8_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.029     0.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/ap_clk
    SLICE_X36Y192        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/t0_reg_1467_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y192        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/t0_reg_1467_reg[16]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/t0_reg_1467[16]
    SLICE_X36Y192        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/t0_reg_1467_pp0_iter8_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/ap_clk
    SLICE_X36Y192        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/t0_reg_1467_pp0_iter8_reg_reg[16]/C
                         clock pessimism              0.000     0.042    
    SLICE_X36Y192        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/t0_reg_1467_pp0_iter8_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.029     0.029    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X52Y213        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y213        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[32]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq_n_43
    SLICE_X52Y213        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/ap_clk
    SLICE_X52Y213        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[38]/C
                         clock pessimism              0.000     0.042    
    SLICE_X52Y213        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X44Y223        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y223        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[41]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq_n_34
    SLICE_X44Y223        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/ap_clk
    SLICE_X44Y223        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[47]/C
                         clock pessimism              0.000     0.042    
    SLICE_X44Y223        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_out_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_r_c_U/U_activation_accelerator_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.083ns (52.439%)  route 0.075ns (47.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y217        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_out_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y217        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_out_r_reg[21]/Q
                         net (fo=3, routed)           0.075     0.172    bd_0_i/hls_inst/inst/out_r_c_U/U_activation_accelerator_fifo_w64_d4_S_ShiftReg/in[15]
    SLICE_X43Y221        SRL16E                                       r  bd_0_i/hls_inst/inst/out_r_c_U/U_activation_accelerator_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.057     0.057    bd_0_i/hls_inst/inst/out_r_c_U/U_activation_accelerator_fifo_w64_d4_S_ShiftReg/ap_clk
    SLICE_X43Y221        SRL16E                                       r  bd_0_i/hls_inst/inst/out_r_c_U/U_activation_accelerator_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X43Y221        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.057     0.114    bd_0_i/hls_inst/inst/out_r_c_U/U_activation_accelerator_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop2_fu_1029_ap_enable_reg_pp0_iter21_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.084ns (63.158%)  route 0.049ns (36.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_clk
    SLICE_X59Y179        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y179        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=1, routed)           0.049     0.147    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1
    SLICE_X58Y178        SRLC32E                                      r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop2_fu_1029_ap_enable_reg_pp0_iter21_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.057     0.057    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_clk
    SLICE_X58Y178        SRLC32E                                      r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop2_fu_1029_ap_enable_reg_pp0_iter21_reg_r/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X58Y178        SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.031     0.088    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop2_fu_1029_ap_enable_reg_pp0_iter21_reg_r
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.112ns (64.000%)  route 0.063ns (36.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.029     0.029    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X42Y227        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[9]/Q
                         net (fo=1, routed)           0.063     0.204    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq_n_68
    SLICE_X42Y227        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/ap_clk
    SLICE_X42Y227        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[15]/C
                         clock pessimism              0.000     0.042    
    SLICE_X42Y227        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.112ns (64.368%)  route 0.062ns (35.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.029     0.029    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X51Y203        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y203        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[10]/Q
                         net (fo=1, routed)           0.062     0.203    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq_n_65
    SLICE_X51Y203        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.041     0.041    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/ap_clk
    SLICE_X51Y203        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[16]/C
                         clock pessimism              0.000     0.041    
    SLICE_X51Y203        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     0.144    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.082ns (57.489%)  route 0.061ns (42.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X40Y235        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[62]/Q
                         net (fo=2, routed)           0.061     0.157    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[56]
    SLICE_X40Y234        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.057     0.057    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X40Y234        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X40Y234        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.039     0.096    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.083ns (57.385%)  route 0.062ns (42.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X38Y230        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y230        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[14]/Q
                         net (fo=3, routed)           0.062     0.159    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[8]
    SLICE_X38Y231        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.057     0.057    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X38Y231        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X38Y231        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.039     0.096    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.112ns (62.921%)  route 0.066ns (37.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.029     0.029    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X48Y233        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y233        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[57]/Q
                         net (fo=1, routed)           0.066     0.207    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq_n_20
    SLICE_X48Y233        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/ap_clk
    SLICE_X48Y233        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[63]/C
                         clock pessimism              0.000     0.042    
    SLICE_X48Y233        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     0.144    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y12   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_32_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y0    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_33_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y6    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_34_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y6    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_35_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y7    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_36_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y14   bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_37_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y8    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_38_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y7    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_39_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X2Y3    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X2Y4    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_41_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y125  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y125  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y121  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y121  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y125  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y125  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y121  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X45Y121  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y161  bd_0_i/hls_inst/inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           814 Endpoints
Min Delay           814 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.520ns (47.387%)  route 0.577ns (52.613%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X35Y230        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y230        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[3]/Q
                         net (fo=5, routed)           0.329     0.486    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt_reg[5][3]
    SLICE_X35Y230        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     0.675 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem2_WVALID_INST_0_i_1/O
                         net (fo=5, routed)           0.216     0.891    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/data_en__4
    SLICE_X36Y230        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.217     1.108 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_gmem2_WVALID_INST_0/O
                         net (fo=0)                   0.032     1.140    m_axi_gmem2_wvalid
                                                                      r  m_axi_gmem2_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[102]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X54Y189        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[102]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[102]
                                                                      r  m_axi_gmem2_wdata[102] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[105]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X53Y186        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y186        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[105]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[105]
                                                                      r  m_axi_gmem2_wdata[105] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[117]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X54Y190        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y190        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[117]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[117]
                                                                      r  m_axi_gmem2_wdata[117] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[126]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X58Y187        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y187        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[126]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[126]
                                                                      r  m_axi_gmem2_wdata[126] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[141]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X54Y189        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[141]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[141]
                                                                      r  m_axi_gmem2_wdata[141] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[145]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X53Y200        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y200        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[145]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[145]
                                                                      r  m_axi_gmem2_wdata[145] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[161]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[161]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X54Y202        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y202        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[161]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[161]
                                                                      r  m_axi_gmem2_wdata[161] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[162]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X45Y198        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y198        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[162]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[162]
                                                                      r  m_axi_gmem2_wdata[162] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[169]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[169]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X43Y206        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y206        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[169]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[169]
                                                                      r  m_axi_gmem2_wdata[169] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y234        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[27]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[27]
                                                                      r  m_axi_gmem2_awaddr[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y235        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y235        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[30]
                                                                      r  m_axi_gmem2_awaddr[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y234        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[31]
                                                                      r  m_axi_gmem2_awaddr[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y233        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y233        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[32]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[32]
                                                                      r  m_axi_gmem2_awaddr[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y235        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y235        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[33]
                                                                      r  m_axi_gmem2_awaddr[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y234        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[36]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[36]
                                                                      r  m_axi_gmem2_awaddr[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y234        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[37]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[37]
                                                                      r  m_axi_gmem2_awaddr[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y231        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y231        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[48]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[48]
                                                                      r  m_axi_gmem2_awaddr[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y231        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y231        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[49]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[49]
                                                                      r  m_axi_gmem2_awaddr[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X38Y235        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y235        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[52]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[52]
                                                                      r  m_axi_gmem2_awaddr[52] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay         10621 Endpoints
Min Delay         10621 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.702ns  (logic 2.934ns (62.398%)  route 1.768ns (37.602%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y73       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X12Y73       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X12Y73       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y73       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.768     4.702    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/LEAD16_DELAY/i_pipe/lead16_zero
    SLICE_X43Y181        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.030     0.030    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/LEAD16_DELAY/i_pipe/aclk
    SLICE_X43Y181        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/LEAD16_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.617ns  (logic 3.159ns (68.419%)  route 1.458ns (31.581%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y73       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X12Y73       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X12Y73       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y73       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.377     4.311    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/lead16_zero
    SLICE_X45Y182        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.536 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/opt_has_pipe.first_q[22]_i_1/O
                         net (fo=1, routed)           0.081     4.617    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/shifted_16_lzd[6]
    SLICE_X45Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.030     0.030    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X45Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 3.383ns (73.743%)  route 1.205ns (26.257%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y73       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X12Y73       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X12Y73       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y73       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.134     4.068    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X44Y182        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     4.289 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[3].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     4.302    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X44Y182        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.228     4.530 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.058     4.588    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_8
    SLICE_X44Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.029     0.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X44Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.578ns  (logic 3.120ns (68.150%)  route 1.458ns (31.850%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y73       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X12Y73       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X12Y73       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y73       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.363     4.297    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/lead16_zero
    SLICE_X45Y182        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     4.483 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/opt_has_pipe.first_q[20]_i_1/O
                         net (fo=1, routed)           0.095     4.578    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/shifted_16_lzd[4]
    SLICE_X45Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.030     0.030    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X45Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.578ns  (logic 3.163ns (69.089%)  route 1.415ns (30.911%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y73       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X12Y73       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X12Y73       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y73       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.377     4.311    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/lead16_zero
    SLICE_X45Y182        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     4.540 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/opt_has_pipe.first_q[23]_i_1/O
                         net (fo=1, routed)           0.038     4.578    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/shifted_16_lzd[7]
    SLICE_X45Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.030     0.030    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X45Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[23]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.569ns  (logic 3.014ns (65.971%)  route 1.555ns (34.029%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y73       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X12Y73       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X12Y73       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y73       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.459     4.393    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/lead16_zero
    SLICE_X45Y182        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     4.473 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/opt_has_pipe.first_q[18]_i_1/O
                         net (fo=1, routed)           0.096     4.569    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/shifted_16_lzd[2]
    SLICE_X45Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.030     0.030    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X45Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.569ns  (logic 3.387ns (74.137%)  route 1.182ns (25.863%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y73       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X12Y73       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X12Y73       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y73       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.134     4.068    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X44Y182        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     4.289 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[3].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     4.302    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X44Y182        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[6])
                                                      0.232     4.534 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[6]
                         net (fo=1, routed)           0.035     4.569    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_7
    SLICE_X44Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.029     0.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X44Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].REG.CARRY_FD/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.560ns  (logic 3.381ns (74.151%)  route 1.179ns (25.849%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y73       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X12Y73       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X12Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X12Y73       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y73       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.134     4.068    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X44Y182        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     4.289 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[3].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     4.302    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X44Y182        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     4.528 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=1, routed)           0.032     4.560    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
    SLICE_X44Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.029     0.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X44Y182        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].REG.CARRY_FD/C

Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[385]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 0.138ns (3.027%)  route 4.421ns (96.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X44Y89         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.138     0.138 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1[512]_i_1__0/O
                         net (fo=513, routed)         4.421     4.559    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X47Y119        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[385]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y119        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[385]/C

Slack:                    inf
  Source:                 m_axi_gmem1_rvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[405]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 0.138ns (3.027%)  route 4.421ns (96.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem1_rvalid (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/m_axi_gmem1_RVALID
    SLICE_X44Y89         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.138     0.138 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1[512]_i_1__0/O
                         net (fo=513, routed)         4.421     4.559    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X47Y119        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[405]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y119        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[405]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_gmem0_rdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[0] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[0]
    SLICE_X28Y10         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.021     0.021    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X28Y10         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[100]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[100] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[100]
    SLICE_X27Y26         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y26         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[101]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[101] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[101]
    SLICE_X27Y29         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y29         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[102]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[102] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[102]
    SLICE_X29Y27         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.021     0.021    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X29Y27         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[103]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[103] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[103]
    SLICE_X27Y30         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y30         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[104]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[104] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[104]
    SLICE_X27Y25         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y25         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[107]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[107] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[107]
    SLICE_X27Y29         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y29         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[107]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[108]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[108] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[108]
    SLICE_X29Y25         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.021     0.021    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X29Y25         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[108]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[109]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[109] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[109]
    SLICE_X27Y29         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y29         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[109]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[10] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[10]
    SLICE_X27Y11         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y11         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/C





