Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 31 21:47:13 2020
| Host         : DESKTOP-GKRBQNH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Camera_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: key[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: key[1] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Clk_Div/clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/iicwr_req_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: state1/All_Key1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.566     -657.082                     56                 2486        0.122        0.000                      0                 2486        0.264        0.000                       0                  1258  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
Driver_MIPI0/clk_11/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                   {0.000 5.000}        10.000          100.000         
    Driver_HDMI0/rgb2dvi/U0/SerialClk  {0.000 1.000}        2.000           500.000         
  clk_out2_clk_wiz_1                   {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_1                   {0.000 5.000}        10.000          100.000         
clk_10/inst/clk_in1                    {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                   {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                   {0.000 2.500}        5.000           200.000         
  clk_out4_clk_wiz_0                   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0                   {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p                        {0.000 2.380}        4.761           210.040         
  pclk                                 {0.000 9.522}        19.044          52.510          
sys_clk_pin                            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Driver_MIPI0/clk_11/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                       -19.566     -635.479                     54                 1729        0.122        0.000                      0                 1729        4.020        0.000                       0                   791  
    Driver_HDMI0/rgb2dvi/U0/SerialClk                                                                                                                                                    0.333        0.000                       0                     8  
  clk_out2_clk_wiz_1                                                                                                                                                                     0.345        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                                     7.845        0.000                       0                     3  
clk_10/inst/clk_in1                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                         3.949        0.000                      0                   22        0.199        0.000                      0                   22        4.500        0.000                       0                    24  
  clk_out2_clk_wiz_0                         0.006        0.000                      0                  237        0.154        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out4_clk_wiz_0                        95.973        0.000                      0                   13        0.242        0.000                      0                   13       49.500        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                                     7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                                          2.606        0.000                       0                     9  
  pclk                                       7.945        0.000                      0                  450        0.151        0.000                      0                  450        9.022        0.000                       0                   265  
sys_clk_pin                                  5.725        0.000                      0                   32        0.275        0.000                      0                   32        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk                clk_out1_clk_wiz_1      -10.792      -10.792                      1                    1        2.684        0.000                      0                    1  
clk_out4_clk_wiz_0  clk_out1_clk_wiz_0        7.473        0.000                      0                    1        0.267        0.000                      0                    1  
pclk                clk_out2_clk_wiz_0      -10.810      -10.810                      1                    1        2.687        0.000                      0                    1  
clk_out1_clk_wiz_0  clk_out4_clk_wiz_0        5.855        0.000                      0                    9        0.272        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Driver_MIPI0/clk_11/inst/clk_in1
  To Clock:  Driver_MIPI0/clk_11/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Driver_MIPI0/clk_11/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Driver_MIPI0/clk_11/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           54  Failing Endpoints,  Worst Slack      -19.566ns,  Total Violation     -635.479ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.566ns  (required time - arrival time)
  Source:                 hsv/s_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsv/Saturation_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.394ns  (logic 18.511ns (62.976%)  route 10.883ns (37.024%))
  Logic Levels:           61  (CARRY4=48 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.611     1.611    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.715     1.715    hsv/clk_100MHz_out
    DSP48_X0Y0           DSP48E1                                      r  hsv/s_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     2.149 r  hsv/s_dividend_reg/P[16]
                         net (fo=6, routed)           0.798     2.947    hsv/s_dividend_reg_n_89
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.071 r  hsv/Saturation[7]_i_118/O
                         net (fo=13, routed)          0.209     3.280    hsv/Saturation[7]_i_118_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.124     3.404 r  hsv/Saturation[7]_i_110/O
                         net (fo=4, routed)           0.848     4.252    hsv/Saturation[7]_i_110_n_0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  hsv/Saturation[7]_i_114/O
                         net (fo=1, routed)           0.000     4.376    hsv/Saturation[7]_i_114_n_0
    SLICE_X27Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.777 r  hsv/Saturation_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.777    hsv/Saturation_reg[7]_i_92_n_0
    SLICE_X27Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  hsv/Saturation_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000     4.891    hsv/Saturation_reg[7]_i_89_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.162 r  hsv/Saturation_reg[7]_i_88/CO[0]
                         net (fo=11, routed)          0.486     5.648    hsv/Saturation_reg[7]_i_88_n_3
    SLICE_X26Y3          LUT3 (Prop_lut3_I0_O)        0.373     6.021 r  hsv/Saturation[7]_i_99/O
                         net (fo=1, routed)           0.000     6.021    hsv/Saturation[7]_i_99_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.554 r  hsv/Saturation_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.554    hsv/Saturation_reg[7]_i_80_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  hsv/Saturation_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.671    hsv/Saturation_reg[7]_i_77_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.828 r  hsv/Saturation_reg[7]_i_76/CO[1]
                         net (fo=11, routed)          0.511     7.339    hsv/Saturation_reg[7]_i_76_n_2
    SLICE_X25Y4          LUT3 (Prop_lut3_I0_O)        0.332     7.671 r  hsv/Saturation[7]_i_87/O
                         net (fo=1, routed)           0.000     7.671    hsv/Saturation[7]_i_87_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.221 r  hsv/Saturation_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.221    hsv/Saturation_reg[7]_i_68_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  hsv/Saturation_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     8.335    hsv/Saturation_reg[7]_i_65_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.492 r  hsv/Saturation_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.545     9.037    hsv/Saturation_reg[7]_i_64_n_2
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.329     9.366 r  hsv/Saturation[7]_i_75/O
                         net (fo=1, routed)           0.000     9.366    hsv/Saturation[7]_i_75_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.899 r  hsv/Saturation_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.899    hsv/Saturation_reg[7]_i_56_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  hsv/Saturation_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.016    hsv/Saturation_reg[7]_i_53_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.173 r  hsv/Saturation_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.655    10.828    hsv/Saturation_reg[7]_i_52_n_2
    SLICE_X27Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.616 r  hsv/Saturation_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.616    hsv/Saturation_reg[7]_i_44_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  hsv/Saturation_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.730    hsv/Saturation_reg[7]_i_41_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.887 r  hsv/Saturation_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.607    12.495    hsv/Saturation_reg[7]_i_40_n_2
    SLICE_X26Y6          LUT3 (Prop_lut3_I0_O)        0.329    12.824 r  hsv/Saturation[7]_i_49/O
                         net (fo=1, routed)           0.000    12.824    hsv/Saturation[7]_i_49_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.200 r  hsv/Saturation_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.200    hsv/Saturation_reg[7]_i_32_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.317 r  hsv/Saturation_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.317    hsv/Saturation_reg[7]_i_29_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.474 r  hsv/Saturation_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.550    14.024    hsv/Saturation_reg[7]_i_28_n_2
    SLICE_X27Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.356 r  hsv/Saturation[7]_i_39/O
                         net (fo=1, routed)           0.000    14.356    hsv/Saturation[7]_i_39_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.906 r  hsv/Saturation_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.906    hsv/Saturation_reg[7]_i_17_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  hsv/Saturation_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.020    hsv/Saturation_reg[7]_i_14_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.177 r  hsv/Saturation_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.686    15.862    hsv/Saturation_reg[7]_i_13_n_2
    SLICE_X27Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.647 r  hsv/Saturation_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.647    hsv/Saturation_reg[7]_i_8_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  hsv/Saturation_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.761    hsv/Saturation_reg[7]_i_4_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.918 r  hsv/Saturation_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.664    17.582    hsv/Saturation_reg[7]_i_3_n_2
    SLICE_X26Y9          LUT3 (Prop_lut3_I0_O)        0.329    17.911 r  hsv/Saturation[7]_i_24/O
                         net (fo=1, routed)           0.000    17.911    hsv/Saturation[7]_i_24_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.444 r  hsv/Saturation_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.444    hsv/Saturation_reg[7]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.561 r  hsv/Saturation_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.561    hsv/Saturation_reg[7]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.740 r  hsv/Saturation_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.683    19.423    hsv/s_quotient[7]
    SLICE_X24Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.755 r  hsv/Saturation[6]_i_12/O
                         net (fo=1, routed)           0.000    19.755    hsv/Saturation[6]_i_12_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.288 r  hsv/Saturation_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.288    hsv/Saturation_reg[6]_i_5_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.405 r  hsv/Saturation_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.405    hsv/Saturation_reg[6]_i_2_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.584 r  hsv/Saturation_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.585    21.168    hsv/s_quotient[6]
    SLICE_X24Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    21.971 r  hsv/Saturation_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.971    hsv/Saturation_reg[5]_i_5_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.088 r  hsv/Saturation_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.088    hsv/Saturation_reg[5]_i_2_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.267 r  hsv/Saturation_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.545    22.812    hsv/s_quotient[5]
    SLICE_X23Y12         LUT3 (Prop_lut3_I0_O)        0.332    23.144 r  hsv/Saturation[4]_i_12/O
                         net (fo=1, routed)           0.000    23.144    hsv/Saturation[4]_i_12_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.694 r  hsv/Saturation_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.694    hsv/Saturation_reg[4]_i_5_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.808 r  hsv/Saturation_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.808    hsv/Saturation_reg[4]_i_2_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.986 r  hsv/Saturation_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.844    24.830    hsv/s_quotient[4]
    SLICE_X23Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.615 r  hsv/Saturation_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.615    hsv/Saturation_reg[3]_i_5_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.729 r  hsv/Saturation_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.729    hsv/Saturation_reg[3]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.907 r  hsv/Saturation_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.526    26.433    hsv/s_quotient[3]
    SLICE_X25Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.762 r  hsv/Saturation[2]_i_12/O
                         net (fo=1, routed)           0.000    26.762    hsv/Saturation[2]_i_12_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.312 r  hsv/Saturation_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.312    hsv/Saturation_reg[2]_i_5_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.426 r  hsv/Saturation_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.426    hsv/Saturation_reg[2]_i_2_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.604 r  hsv/Saturation_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.516    28.120    hsv/s_quotient[2]
    SLICE_X26Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.920 r  hsv/Saturation_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.920    hsv/Saturation_reg[1]_i_5_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.037 r  hsv/Saturation_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.037    hsv/Saturation_reg[1]_i_2_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.216 r  hsv/Saturation_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.625    29.841    hsv/s_quotient[1]
    SLICE_X25Y13         LUT3 (Prop_lut3_I0_O)        0.332    30.173 r  hsv/Saturation[0]_i_11/O
                         net (fo=1, routed)           0.000    30.173    hsv/Saturation[0]_i_11_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.723 r  hsv/Saturation_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.723    hsv/Saturation_reg[0]_i_4_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.837 r  hsv/Saturation_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.837    hsv/Saturation_reg[0]_i_2_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.108 r  hsv/Saturation_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    31.108    hsv/s_quotient[0]
    SLICE_X25Y15         FDRE                                         r  hsv/Saturation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.491    11.491    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.497    11.497    hsv/clk_100MHz_out
    SLICE_X25Y15         FDRE                                         r  hsv/Saturation_reg[0]/C
                         clock pessimism              0.080    11.577    
                         clock uncertainty           -0.081    11.497    
    SLICE_X25Y15         FDRE (Setup_fdre_C_D)        0.046    11.543    hsv/Saturation_reg[0]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -31.108    
  -------------------------------------------------------------------
                         slack                                -19.566    

Slack (VIOLATED) :        -19.467ns  (required time - arrival time)
  Source:                 hsv/h_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsv/Hue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.371ns  (logic 17.706ns (60.284%)  route 11.665ns (39.716%))
  Logic Levels:           57  (CARRY4=44 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.611     1.611    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.624     1.624    hsv/clk_100MHz_out
    SLICE_X29Y5          FDRE                                         r  hsv/h_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  hsv/h_divisor_reg[1]/Q
                         net (fo=20, routed)          0.834     2.914    hsv/h_divisor[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.038 r  hsv/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.396    hsv/Hue[7]_i_100_n_0
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hsv/Hue[7]_i_92/O
                         net (fo=4, routed)           0.636     4.156    hsv/Hue[7]_i_92_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.280 r  hsv/Hue[7]_i_96/O
                         net (fo=1, routed)           0.000     4.280    hsv/Hue[7]_i_96_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.656 r  hsv/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.656    hsv/Hue_reg[7]_i_74_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  hsv/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.773    hsv/Hue_reg[7]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.027 r  hsv/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.565     5.592    hsv/Hue_reg[7]_1[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     6.415 r  hsv/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.415    hsv/Hue_reg[7]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  hsv/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.529    hsv/Hue_reg[7]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.686 r  hsv/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.514     7.200    hsv/Hue_reg[7]_2[0]
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.329     7.529 r  hsv/Hue[7]_i_69/O
                         net (fo=1, routed)           0.000     7.529    hsv/Hue[7]_i_69_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  hsv/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.079    hsv/Hue_reg[7]_i_50_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  hsv/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.193    hsv/Hue_reg[7]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.350 r  hsv/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.554     8.904    hsv/Hue_reg[7]_4[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329     9.233 r  hsv/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.233    hsv/Hue[7]_i_57_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.766 r  hsv/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.766    hsv/Hue_reg[7]_i_32_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  hsv/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.883    hsv/Hue_reg[7]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.040 r  hsv/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.725    10.766    hsv/Hue_reg[7]_6[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.554 r  hsv/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.554    hsv/Hue_reg[7]_i_23_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  hsv/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.668    hsv/Hue_reg[7]_i_14_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.825 r  hsv/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.561    12.386    hsv/Hue_reg[7]_8[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    12.715 r  hsv/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    12.715    hsv/Hue[7]_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.248 r  hsv/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.248    hsv/Hue_reg[7]_i_18_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.365 r  hsv/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.365    hsv/Hue_reg[7]_i_10_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.522 r  hsv/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.782    14.304    hsv/Hue_reg[7]_10[0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.636 r  hsv/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    14.636    hsv/Hue[7]_i_39_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.186 r  hsv/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.186    hsv/Hue_reg[7]_i_17_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.300 r  hsv/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.300    hsv/Hue_reg[7]_i_9_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.457 r  hsv/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.690    16.147    hsv/Hue_reg[7]_12[0]
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.329    16.476 r  hsv/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.476    hsv/Hue[5]_i_29_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  hsv/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.026    hsv/Hue_reg[5]_i_18_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.140 r  hsv/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.140    hsv/Hue_reg[5]_i_10_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.297 r  hsv/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.525    17.822    hsv/Hue_reg[5]_1[0]
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.329    18.151 r  hsv/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.151    hsv/Hue[2]_i_38_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.684 r  hsv/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.684    hsv/Hue_reg[2]_i_20_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  hsv/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.801    hsv/Hue_reg[5]_i_13_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.958 r  hsv/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.635    19.593    hsv/Hue_reg[5]_3[0]
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.396 r  hsv/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.396    hsv/Hue_reg[2]_i_15_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.513 r  hsv/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.513    hsv/Hue_reg[2]_i_9_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.670 r  hsv/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.818    21.488    hsv/Hue_reg[5]_i_5_n_2
    SLICE_X21Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.276 r  hsv/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.276    hsv/Hue_reg[2]_i_14_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  hsv/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.390    hsv/Hue_reg[2]_i_8_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.547 r  hsv/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.858    23.405    hsv/Hue_reg[2]_i_3_n_2
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.734 r  hsv/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.734    hsv/Hue[1]_i_13_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.267 r  hsv/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.267    hsv/Hue_reg[1]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.384 r  hsv/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.384    hsv/Hue_reg[1]_i_3_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.541 r  hsv/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.680    25.221    hsv/Hue_reg[1]_i_2_n_2
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.332    25.553 r  hsv/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.553    hsv/Hue[0]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.086 r  hsv/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.086    hsv/Hue_reg[0]_i_6_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  hsv/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.203    hsv/Hue_reg[0]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.360 r  hsv/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.631    26.991    hsv/Hue_reg[0]_i_2_n_2
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.323 r  hsv/Hue[2]_i_41/O
                         net (fo=1, routed)           0.000    27.323    hsv/Hue[2]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.873 r  hsv/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.873    hsv/Hue_reg[2]_i_25_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.987 r  hsv/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.987    hsv/Hue_reg[2]_i_12_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.321 r  hsv/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.719    29.040    hsv/p_1_out[0]
    SLICE_X27Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.875 r  hsv/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.875    hsv/Hue_reg[2]_i_2_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.114 r  hsv/Hue_reg[6]_i_2/O[2]
                         net (fo=1, routed)           0.580    30.693    hsv/Hue_reg[6]_i_2_n_5
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.302    30.995 r  hsv/Hue[5]_i_1/O
                         net (fo=1, routed)           0.000    30.995    hsv/Hue[5]_i_1_n_0
    SLICE_X27Y16         FDRE                                         r  hsv/Hue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.491    11.491    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.496    11.496    hsv/clk_100MHz_out
    SLICE_X27Y16         FDRE                                         r  hsv/Hue_reg[5]/C
                         clock pessimism              0.080    11.576    
                         clock uncertainty           -0.081    11.496    
    SLICE_X27Y16         FDRE (Setup_fdre_C_D)        0.032    11.528    hsv/Hue_reg[5]
  -------------------------------------------------------------------
                         required time                         11.528    
                         arrival time                         -30.995    
  -------------------------------------------------------------------
                         slack                                -19.467    

Slack (VIOLATED) :        -19.293ns  (required time - arrival time)
  Source:                 hsv/h_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsv/Hue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.239ns  (logic 17.800ns (60.878%)  route 11.439ns (39.122%))
  Logic Levels:           58  (CARRY4=45 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.611     1.611    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.624     1.624    hsv/clk_100MHz_out
    SLICE_X29Y5          FDRE                                         r  hsv/h_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  hsv/h_divisor_reg[1]/Q
                         net (fo=20, routed)          0.834     2.914    hsv/h_divisor[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.038 r  hsv/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.396    hsv/Hue[7]_i_100_n_0
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hsv/Hue[7]_i_92/O
                         net (fo=4, routed)           0.636     4.156    hsv/Hue[7]_i_92_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.280 r  hsv/Hue[7]_i_96/O
                         net (fo=1, routed)           0.000     4.280    hsv/Hue[7]_i_96_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.656 r  hsv/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.656    hsv/Hue_reg[7]_i_74_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  hsv/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.773    hsv/Hue_reg[7]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.027 r  hsv/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.565     5.592    hsv/Hue_reg[7]_1[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     6.415 r  hsv/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.415    hsv/Hue_reg[7]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  hsv/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.529    hsv/Hue_reg[7]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.686 r  hsv/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.514     7.200    hsv/Hue_reg[7]_2[0]
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.329     7.529 r  hsv/Hue[7]_i_69/O
                         net (fo=1, routed)           0.000     7.529    hsv/Hue[7]_i_69_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  hsv/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.079    hsv/Hue_reg[7]_i_50_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  hsv/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.193    hsv/Hue_reg[7]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.350 r  hsv/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.554     8.904    hsv/Hue_reg[7]_4[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329     9.233 r  hsv/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.233    hsv/Hue[7]_i_57_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.766 r  hsv/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.766    hsv/Hue_reg[7]_i_32_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  hsv/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.883    hsv/Hue_reg[7]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.040 r  hsv/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.725    10.766    hsv/Hue_reg[7]_6[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.554 r  hsv/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.554    hsv/Hue_reg[7]_i_23_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  hsv/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.668    hsv/Hue_reg[7]_i_14_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.825 r  hsv/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.561    12.386    hsv/Hue_reg[7]_8[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    12.715 r  hsv/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    12.715    hsv/Hue[7]_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.248 r  hsv/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.248    hsv/Hue_reg[7]_i_18_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.365 r  hsv/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.365    hsv/Hue_reg[7]_i_10_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.522 r  hsv/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.782    14.304    hsv/Hue_reg[7]_10[0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.636 r  hsv/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    14.636    hsv/Hue[7]_i_39_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.186 r  hsv/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.186    hsv/Hue_reg[7]_i_17_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.300 r  hsv/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.300    hsv/Hue_reg[7]_i_9_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.457 r  hsv/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.690    16.147    hsv/Hue_reg[7]_12[0]
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.329    16.476 r  hsv/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.476    hsv/Hue[5]_i_29_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  hsv/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.026    hsv/Hue_reg[5]_i_18_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.140 r  hsv/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.140    hsv/Hue_reg[5]_i_10_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.297 r  hsv/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.525    17.822    hsv/Hue_reg[5]_1[0]
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.329    18.151 r  hsv/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.151    hsv/Hue[2]_i_38_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.684 r  hsv/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.684    hsv/Hue_reg[2]_i_20_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  hsv/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.801    hsv/Hue_reg[5]_i_13_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.958 r  hsv/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.635    19.593    hsv/Hue_reg[5]_3[0]
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.396 r  hsv/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.396    hsv/Hue_reg[2]_i_15_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.513 r  hsv/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.513    hsv/Hue_reg[2]_i_9_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.670 r  hsv/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.818    21.488    hsv/Hue_reg[5]_i_5_n_2
    SLICE_X21Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.276 r  hsv/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.276    hsv/Hue_reg[2]_i_14_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  hsv/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.390    hsv/Hue_reg[2]_i_8_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.547 r  hsv/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.858    23.405    hsv/Hue_reg[2]_i_3_n_2
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.734 r  hsv/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.734    hsv/Hue[1]_i_13_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.267 r  hsv/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.267    hsv/Hue_reg[1]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.384 r  hsv/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.384    hsv/Hue_reg[1]_i_3_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.541 r  hsv/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.680    25.221    hsv/Hue_reg[1]_i_2_n_2
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.332    25.553 r  hsv/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.553    hsv/Hue[0]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.086 r  hsv/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.086    hsv/Hue_reg[0]_i_6_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  hsv/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.203    hsv/Hue_reg[0]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.360 r  hsv/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.631    26.991    hsv/Hue_reg[0]_i_2_n_2
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.323 r  hsv/Hue[2]_i_41/O
                         net (fo=1, routed)           0.000    27.323    hsv/Hue[2]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.873 r  hsv/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.873    hsv/Hue_reg[2]_i_25_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.987 r  hsv/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.987    hsv/Hue_reg[2]_i_12_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.321 r  hsv/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.719    29.040    hsv/p_1_out[0]
    SLICE_X27Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.875 r  hsv/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.875    hsv/Hue_reg[2]_i_2_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  hsv/Hue_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.989    hsv/Hue_reg[6]_i_2_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.211 r  hsv/Hue_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.354    30.564    hsv/Hue_reg[7]_i_2_n_7
    SLICE_X26Y19         LUT3 (Prop_lut3_I0_O)        0.299    30.863 r  hsv/Hue[7]_i_1/O
                         net (fo=1, routed)           0.000    30.863    hsv/Hue[7]_i_1_n_0
    SLICE_X26Y19         FDRE                                         r  hsv/Hue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.491    11.491    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.492    11.492    hsv/clk_100MHz_out
    SLICE_X26Y19         FDRE                                         r  hsv/Hue_reg[7]/C
                         clock pessimism              0.080    11.572    
                         clock uncertainty           -0.081    11.492    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)        0.079    11.571    hsv/Hue_reg[7]
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                         -30.863    
  -------------------------------------------------------------------
                         slack                                -19.293    

Slack (VIOLATED) :        -19.267ns  (required time - arrival time)
  Source:                 hsv/h_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsv/Hue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 17.686ns (60.529%)  route 11.533ns (39.471%))
  Logic Levels:           57  (CARRY4=44 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.611     1.611    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.624     1.624    hsv/clk_100MHz_out
    SLICE_X29Y5          FDRE                                         r  hsv/h_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  hsv/h_divisor_reg[1]/Q
                         net (fo=20, routed)          0.834     2.914    hsv/h_divisor[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.038 r  hsv/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.396    hsv/Hue[7]_i_100_n_0
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hsv/Hue[7]_i_92/O
                         net (fo=4, routed)           0.636     4.156    hsv/Hue[7]_i_92_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.280 r  hsv/Hue[7]_i_96/O
                         net (fo=1, routed)           0.000     4.280    hsv/Hue[7]_i_96_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.656 r  hsv/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.656    hsv/Hue_reg[7]_i_74_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  hsv/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.773    hsv/Hue_reg[7]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.027 r  hsv/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.565     5.592    hsv/Hue_reg[7]_1[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     6.415 r  hsv/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.415    hsv/Hue_reg[7]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  hsv/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.529    hsv/Hue_reg[7]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.686 r  hsv/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.514     7.200    hsv/Hue_reg[7]_2[0]
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.329     7.529 r  hsv/Hue[7]_i_69/O
                         net (fo=1, routed)           0.000     7.529    hsv/Hue[7]_i_69_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  hsv/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.079    hsv/Hue_reg[7]_i_50_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  hsv/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.193    hsv/Hue_reg[7]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.350 r  hsv/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.554     8.904    hsv/Hue_reg[7]_4[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329     9.233 r  hsv/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.233    hsv/Hue[7]_i_57_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.766 r  hsv/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.766    hsv/Hue_reg[7]_i_32_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  hsv/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.883    hsv/Hue_reg[7]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.040 r  hsv/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.725    10.766    hsv/Hue_reg[7]_6[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.554 r  hsv/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.554    hsv/Hue_reg[7]_i_23_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  hsv/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.668    hsv/Hue_reg[7]_i_14_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.825 r  hsv/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.561    12.386    hsv/Hue_reg[7]_8[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    12.715 r  hsv/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    12.715    hsv/Hue[7]_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.248 r  hsv/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.248    hsv/Hue_reg[7]_i_18_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.365 r  hsv/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.365    hsv/Hue_reg[7]_i_10_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.522 r  hsv/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.782    14.304    hsv/Hue_reg[7]_10[0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.636 r  hsv/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    14.636    hsv/Hue[7]_i_39_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.186 r  hsv/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.186    hsv/Hue_reg[7]_i_17_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.300 r  hsv/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.300    hsv/Hue_reg[7]_i_9_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.457 r  hsv/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.690    16.147    hsv/Hue_reg[7]_12[0]
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.329    16.476 r  hsv/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.476    hsv/Hue[5]_i_29_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  hsv/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.026    hsv/Hue_reg[5]_i_18_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.140 r  hsv/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.140    hsv/Hue_reg[5]_i_10_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.297 r  hsv/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.525    17.822    hsv/Hue_reg[5]_1[0]
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.329    18.151 r  hsv/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.151    hsv/Hue[2]_i_38_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.684 r  hsv/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.684    hsv/Hue_reg[2]_i_20_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  hsv/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.801    hsv/Hue_reg[5]_i_13_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.958 r  hsv/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.635    19.593    hsv/Hue_reg[5]_3[0]
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.396 r  hsv/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.396    hsv/Hue_reg[2]_i_15_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.513 r  hsv/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.513    hsv/Hue_reg[2]_i_9_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.670 r  hsv/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.818    21.488    hsv/Hue_reg[5]_i_5_n_2
    SLICE_X21Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.276 r  hsv/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.276    hsv/Hue_reg[2]_i_14_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  hsv/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.390    hsv/Hue_reg[2]_i_8_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.547 r  hsv/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.858    23.405    hsv/Hue_reg[2]_i_3_n_2
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.734 r  hsv/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.734    hsv/Hue[1]_i_13_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.267 r  hsv/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.267    hsv/Hue_reg[1]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.384 r  hsv/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.384    hsv/Hue_reg[1]_i_3_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.541 r  hsv/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.680    25.221    hsv/Hue_reg[1]_i_2_n_2
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.332    25.553 r  hsv/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.553    hsv/Hue[0]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.086 r  hsv/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.086    hsv/Hue_reg[0]_i_6_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  hsv/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.203    hsv/Hue_reg[0]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.360 r  hsv/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.631    26.991    hsv/Hue_reg[0]_i_2_n_2
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.323 r  hsv/Hue[2]_i_41/O
                         net (fo=1, routed)           0.000    27.323    hsv/Hue[2]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.873 r  hsv/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.873    hsv/Hue_reg[2]_i_25_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.987 r  hsv/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.987    hsv/Hue_reg[2]_i_12_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.321 r  hsv/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.719    29.040    hsv/p_1_out[0]
    SLICE_X27Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.875 r  hsv/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.875    hsv/Hue_reg[2]_i_2_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.097 r  hsv/Hue_reg[6]_i_2/O[0]
                         net (fo=1, routed)           0.448    30.544    hsv/Hue_reg[6]_i_2_n_7
    SLICE_X26Y16         LUT3 (Prop_lut3_I0_O)        0.299    30.843 r  hsv/Hue[3]_i_1/O
                         net (fo=1, routed)           0.000    30.843    hsv/Hue[3]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  hsv/Hue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.491    11.491    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.496    11.496    hsv/clk_100MHz_out
    SLICE_X26Y16         FDRE                                         r  hsv/Hue_reg[3]/C
                         clock pessimism              0.080    11.576    
                         clock uncertainty           -0.081    11.496    
    SLICE_X26Y16         FDRE (Setup_fdre_C_D)        0.081    11.577    hsv/Hue_reg[3]
  -------------------------------------------------------------------
                         required time                         11.577    
                         arrival time                         -30.843    
  -------------------------------------------------------------------
                         slack                                -19.267    

Slack (VIOLATED) :        -19.264ns  (required time - arrival time)
  Source:                 hsv/h_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsv/Hue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.166ns  (logic 17.784ns (60.975%)  route 11.382ns (39.025%))
  Logic Levels:           57  (CARRY4=44 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.611     1.611    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.624     1.624    hsv/clk_100MHz_out
    SLICE_X29Y5          FDRE                                         r  hsv/h_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  hsv/h_divisor_reg[1]/Q
                         net (fo=20, routed)          0.834     2.914    hsv/h_divisor[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.038 r  hsv/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.396    hsv/Hue[7]_i_100_n_0
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hsv/Hue[7]_i_92/O
                         net (fo=4, routed)           0.636     4.156    hsv/Hue[7]_i_92_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.280 r  hsv/Hue[7]_i_96/O
                         net (fo=1, routed)           0.000     4.280    hsv/Hue[7]_i_96_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.656 r  hsv/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.656    hsv/Hue_reg[7]_i_74_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  hsv/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.773    hsv/Hue_reg[7]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.027 r  hsv/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.565     5.592    hsv/Hue_reg[7]_1[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     6.415 r  hsv/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.415    hsv/Hue_reg[7]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  hsv/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.529    hsv/Hue_reg[7]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.686 r  hsv/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.514     7.200    hsv/Hue_reg[7]_2[0]
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.329     7.529 r  hsv/Hue[7]_i_69/O
                         net (fo=1, routed)           0.000     7.529    hsv/Hue[7]_i_69_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  hsv/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.079    hsv/Hue_reg[7]_i_50_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  hsv/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.193    hsv/Hue_reg[7]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.350 r  hsv/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.554     8.904    hsv/Hue_reg[7]_4[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329     9.233 r  hsv/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.233    hsv/Hue[7]_i_57_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.766 r  hsv/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.766    hsv/Hue_reg[7]_i_32_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  hsv/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.883    hsv/Hue_reg[7]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.040 r  hsv/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.725    10.766    hsv/Hue_reg[7]_6[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.554 r  hsv/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.554    hsv/Hue_reg[7]_i_23_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  hsv/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.668    hsv/Hue_reg[7]_i_14_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.825 r  hsv/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.561    12.386    hsv/Hue_reg[7]_8[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    12.715 r  hsv/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    12.715    hsv/Hue[7]_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.248 r  hsv/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.248    hsv/Hue_reg[7]_i_18_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.365 r  hsv/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.365    hsv/Hue_reg[7]_i_10_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.522 r  hsv/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.782    14.304    hsv/Hue_reg[7]_10[0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.636 r  hsv/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    14.636    hsv/Hue[7]_i_39_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.186 r  hsv/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.186    hsv/Hue_reg[7]_i_17_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.300 r  hsv/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.300    hsv/Hue_reg[7]_i_9_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.457 r  hsv/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.690    16.147    hsv/Hue_reg[7]_12[0]
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.329    16.476 r  hsv/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.476    hsv/Hue[5]_i_29_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  hsv/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.026    hsv/Hue_reg[5]_i_18_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.140 r  hsv/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.140    hsv/Hue_reg[5]_i_10_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.297 r  hsv/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.525    17.822    hsv/Hue_reg[5]_1[0]
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.329    18.151 r  hsv/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.151    hsv/Hue[2]_i_38_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.684 r  hsv/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.684    hsv/Hue_reg[2]_i_20_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  hsv/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.801    hsv/Hue_reg[5]_i_13_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.958 r  hsv/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.635    19.593    hsv/Hue_reg[5]_3[0]
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.396 r  hsv/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.396    hsv/Hue_reg[2]_i_15_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.513 r  hsv/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.513    hsv/Hue_reg[2]_i_9_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.670 r  hsv/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.818    21.488    hsv/Hue_reg[5]_i_5_n_2
    SLICE_X21Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.276 r  hsv/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.276    hsv/Hue_reg[2]_i_14_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  hsv/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.390    hsv/Hue_reg[2]_i_8_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.547 r  hsv/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.858    23.405    hsv/Hue_reg[2]_i_3_n_2
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.734 r  hsv/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.734    hsv/Hue[1]_i_13_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.267 r  hsv/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.267    hsv/Hue_reg[1]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.384 r  hsv/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.384    hsv/Hue_reg[1]_i_3_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.541 r  hsv/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.680    25.221    hsv/Hue_reg[1]_i_2_n_2
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.332    25.553 r  hsv/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.553    hsv/Hue[0]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.086 r  hsv/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.086    hsv/Hue_reg[0]_i_6_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  hsv/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.203    hsv/Hue_reg[0]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.360 r  hsv/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.631    26.991    hsv/Hue_reg[0]_i_2_n_2
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.323 r  hsv/Hue[2]_i_41/O
                         net (fo=1, routed)           0.000    27.323    hsv/Hue[2]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.873 r  hsv/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.873    hsv/Hue_reg[2]_i_25_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.987 r  hsv/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.987    hsv/Hue_reg[2]_i_12_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.321 r  hsv/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.719    29.040    hsv/p_1_out[0]
    SLICE_X27Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.875 r  hsv/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.875    hsv/Hue_reg[2]_i_2_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.188 r  hsv/Hue_reg[6]_i_2/O[3]
                         net (fo=1, routed)           0.297    30.485    hsv/Hue_reg[6]_i_2_n_4
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.306    30.791 r  hsv/Hue[6]_i_1/O
                         net (fo=1, routed)           0.000    30.791    hsv/Hue[6]_i_1_n_0
    SLICE_X27Y16         FDRE                                         r  hsv/Hue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.491    11.491    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.496    11.496    hsv/clk_100MHz_out
    SLICE_X27Y16         FDRE                                         r  hsv/Hue_reg[6]/C
                         clock pessimism              0.080    11.576    
                         clock uncertainty           -0.081    11.496    
    SLICE_X27Y16         FDRE (Setup_fdre_C_D)        0.031    11.527    hsv/Hue_reg[6]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                         -30.791    
  -------------------------------------------------------------------
                         slack                                -19.264    

Slack (VIOLATED) :        -19.257ns  (required time - arrival time)
  Source:                 hsv/h_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsv/Hue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.203ns  (logic 17.802ns (60.959%)  route 11.401ns (39.041%))
  Logic Levels:           57  (CARRY4=44 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.611     1.611    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.624     1.624    hsv/clk_100MHz_out
    SLICE_X29Y5          FDRE                                         r  hsv/h_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  hsv/h_divisor_reg[1]/Q
                         net (fo=20, routed)          0.834     2.914    hsv/h_divisor[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.038 r  hsv/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.396    hsv/Hue[7]_i_100_n_0
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hsv/Hue[7]_i_92/O
                         net (fo=4, routed)           0.636     4.156    hsv/Hue[7]_i_92_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.280 r  hsv/Hue[7]_i_96/O
                         net (fo=1, routed)           0.000     4.280    hsv/Hue[7]_i_96_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.656 r  hsv/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.656    hsv/Hue_reg[7]_i_74_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  hsv/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.773    hsv/Hue_reg[7]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.027 r  hsv/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.565     5.592    hsv/Hue_reg[7]_1[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     6.415 r  hsv/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.415    hsv/Hue_reg[7]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  hsv/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.529    hsv/Hue_reg[7]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.686 r  hsv/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.514     7.200    hsv/Hue_reg[7]_2[0]
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.329     7.529 r  hsv/Hue[7]_i_69/O
                         net (fo=1, routed)           0.000     7.529    hsv/Hue[7]_i_69_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  hsv/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.079    hsv/Hue_reg[7]_i_50_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  hsv/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.193    hsv/Hue_reg[7]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.350 r  hsv/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.554     8.904    hsv/Hue_reg[7]_4[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329     9.233 r  hsv/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.233    hsv/Hue[7]_i_57_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.766 r  hsv/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.766    hsv/Hue_reg[7]_i_32_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  hsv/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.883    hsv/Hue_reg[7]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.040 r  hsv/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.725    10.766    hsv/Hue_reg[7]_6[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.554 r  hsv/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.554    hsv/Hue_reg[7]_i_23_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  hsv/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.668    hsv/Hue_reg[7]_i_14_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.825 r  hsv/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.561    12.386    hsv/Hue_reg[7]_8[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    12.715 r  hsv/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    12.715    hsv/Hue[7]_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.248 r  hsv/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.248    hsv/Hue_reg[7]_i_18_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.365 r  hsv/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.365    hsv/Hue_reg[7]_i_10_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.522 r  hsv/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.782    14.304    hsv/Hue_reg[7]_10[0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.636 r  hsv/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    14.636    hsv/Hue[7]_i_39_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.186 r  hsv/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.186    hsv/Hue_reg[7]_i_17_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.300 r  hsv/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.300    hsv/Hue_reg[7]_i_9_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.457 r  hsv/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.690    16.147    hsv/Hue_reg[7]_12[0]
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.329    16.476 r  hsv/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.476    hsv/Hue[5]_i_29_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  hsv/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.026    hsv/Hue_reg[5]_i_18_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.140 r  hsv/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.140    hsv/Hue_reg[5]_i_10_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.297 r  hsv/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.525    17.822    hsv/Hue_reg[5]_1[0]
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.329    18.151 r  hsv/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.151    hsv/Hue[2]_i_38_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.684 r  hsv/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.684    hsv/Hue_reg[2]_i_20_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  hsv/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.801    hsv/Hue_reg[5]_i_13_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.958 r  hsv/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.635    19.593    hsv/Hue_reg[5]_3[0]
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.396 r  hsv/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.396    hsv/Hue_reg[2]_i_15_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.513 r  hsv/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.513    hsv/Hue_reg[2]_i_9_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.670 r  hsv/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.818    21.488    hsv/Hue_reg[5]_i_5_n_2
    SLICE_X21Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.276 r  hsv/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.276    hsv/Hue_reg[2]_i_14_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  hsv/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.390    hsv/Hue_reg[2]_i_8_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.547 r  hsv/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.858    23.405    hsv/Hue_reg[2]_i_3_n_2
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.734 r  hsv/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.734    hsv/Hue[1]_i_13_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.267 r  hsv/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.267    hsv/Hue_reg[1]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.384 r  hsv/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.384    hsv/Hue_reg[1]_i_3_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.541 r  hsv/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.680    25.221    hsv/Hue_reg[1]_i_2_n_2
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.332    25.553 r  hsv/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.553    hsv/Hue[0]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.086 r  hsv/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.086    hsv/Hue_reg[0]_i_6_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  hsv/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.203    hsv/Hue_reg[0]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.360 r  hsv/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.631    26.991    hsv/Hue_reg[0]_i_2_n_2
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.323 r  hsv/Hue[2]_i_41/O
                         net (fo=1, routed)           0.000    27.323    hsv/Hue[2]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.873 r  hsv/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.873    hsv/Hue_reg[2]_i_25_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.987 r  hsv/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.987    hsv/Hue_reg[2]_i_12_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.321 r  hsv/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.719    29.040    hsv/p_1_out[0]
    SLICE_X27Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.875 r  hsv/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.875    hsv/Hue_reg[2]_i_2_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.209 r  hsv/Hue_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.316    30.525    hsv/Hue_reg[6]_i_2_n_6
    SLICE_X26Y19         LUT3 (Prop_lut3_I0_O)        0.303    30.828 r  hsv/Hue[4]_i_1/O
                         net (fo=1, routed)           0.000    30.828    hsv/Hue[4]_i_1_n_0
    SLICE_X26Y19         FDRE                                         r  hsv/Hue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.491    11.491    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.492    11.492    hsv/clk_100MHz_out
    SLICE_X26Y19         FDRE                                         r  hsv/Hue_reg[4]/C
                         clock pessimism              0.080    11.572    
                         clock uncertainty           -0.081    11.492    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)        0.079    11.571    hsv/Hue_reg[4]
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                         -30.828    
  -------------------------------------------------------------------
                         slack                                -19.257    

Slack (VIOLATED) :        -19.074ns  (required time - arrival time)
  Source:                 hsv/h_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsv/Hue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.977ns  (logic 17.482ns (60.331%)  route 11.495ns (39.669%))
  Logic Levels:           56  (CARRY4=43 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.611     1.611    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.624     1.624    hsv/clk_100MHz_out
    SLICE_X29Y5          FDRE                                         r  hsv/h_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  hsv/h_divisor_reg[1]/Q
                         net (fo=20, routed)          0.834     2.914    hsv/h_divisor[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.038 r  hsv/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.396    hsv/Hue[7]_i_100_n_0
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hsv/Hue[7]_i_92/O
                         net (fo=4, routed)           0.636     4.156    hsv/Hue[7]_i_92_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.280 r  hsv/Hue[7]_i_96/O
                         net (fo=1, routed)           0.000     4.280    hsv/Hue[7]_i_96_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.656 r  hsv/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.656    hsv/Hue_reg[7]_i_74_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  hsv/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.773    hsv/Hue_reg[7]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.027 r  hsv/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.565     5.592    hsv/Hue_reg[7]_1[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     6.415 r  hsv/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.415    hsv/Hue_reg[7]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  hsv/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.529    hsv/Hue_reg[7]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.686 r  hsv/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.514     7.200    hsv/Hue_reg[7]_2[0]
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.329     7.529 r  hsv/Hue[7]_i_69/O
                         net (fo=1, routed)           0.000     7.529    hsv/Hue[7]_i_69_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  hsv/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.079    hsv/Hue_reg[7]_i_50_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  hsv/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.193    hsv/Hue_reg[7]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.350 r  hsv/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.554     8.904    hsv/Hue_reg[7]_4[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329     9.233 r  hsv/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.233    hsv/Hue[7]_i_57_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.766 r  hsv/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.766    hsv/Hue_reg[7]_i_32_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  hsv/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.883    hsv/Hue_reg[7]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.040 r  hsv/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.725    10.766    hsv/Hue_reg[7]_6[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.554 r  hsv/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.554    hsv/Hue_reg[7]_i_23_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  hsv/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.668    hsv/Hue_reg[7]_i_14_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.825 r  hsv/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.561    12.386    hsv/Hue_reg[7]_8[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    12.715 r  hsv/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    12.715    hsv/Hue[7]_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.248 r  hsv/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.248    hsv/Hue_reg[7]_i_18_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.365 r  hsv/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.365    hsv/Hue_reg[7]_i_10_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.522 r  hsv/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.782    14.304    hsv/Hue_reg[7]_10[0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.636 r  hsv/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    14.636    hsv/Hue[7]_i_39_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.186 r  hsv/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.186    hsv/Hue_reg[7]_i_17_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.300 r  hsv/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.300    hsv/Hue_reg[7]_i_9_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.457 r  hsv/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.690    16.147    hsv/Hue_reg[7]_12[0]
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.329    16.476 r  hsv/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.476    hsv/Hue[5]_i_29_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  hsv/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.026    hsv/Hue_reg[5]_i_18_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.140 r  hsv/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.140    hsv/Hue_reg[5]_i_10_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.297 r  hsv/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.525    17.822    hsv/Hue_reg[5]_1[0]
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.329    18.151 r  hsv/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.151    hsv/Hue[2]_i_38_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.684 r  hsv/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.684    hsv/Hue_reg[2]_i_20_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  hsv/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.801    hsv/Hue_reg[5]_i_13_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.958 r  hsv/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.635    19.593    hsv/Hue_reg[5]_3[0]
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.396 r  hsv/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.396    hsv/Hue_reg[2]_i_15_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.513 r  hsv/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.513    hsv/Hue_reg[2]_i_9_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.670 r  hsv/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.818    21.488    hsv/Hue_reg[5]_i_5_n_2
    SLICE_X21Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.276 r  hsv/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.276    hsv/Hue_reg[2]_i_14_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  hsv/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.390    hsv/Hue_reg[2]_i_8_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.547 r  hsv/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.858    23.405    hsv/Hue_reg[2]_i_3_n_2
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.734 r  hsv/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.734    hsv/Hue[1]_i_13_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.267 r  hsv/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.267    hsv/Hue_reg[1]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.384 r  hsv/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.384    hsv/Hue_reg[1]_i_3_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.541 r  hsv/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.680    25.221    hsv/Hue_reg[1]_i_2_n_2
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.332    25.553 r  hsv/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.553    hsv/Hue[0]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.086 r  hsv/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.086    hsv/Hue_reg[0]_i_6_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  hsv/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.203    hsv/Hue_reg[0]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.360 r  hsv/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.631    26.991    hsv/Hue_reg[0]_i_2_n_2
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.323 r  hsv/Hue[2]_i_41/O
                         net (fo=1, routed)           0.000    27.323    hsv/Hue[2]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.873 r  hsv/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.873    hsv/Hue_reg[2]_i_25_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.987 r  hsv/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.987    hsv/Hue_reg[2]_i_12_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.321 r  hsv/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.719    29.040    hsv/p_1_out[0]
    SLICE_X27Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    29.890 r  hsv/Hue_reg[2]_i_2/O[2]
                         net (fo=1, routed)           0.410    30.299    hsv/Hue_reg[2]_i_2_n_5
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.302    30.601 r  hsv/Hue[1]_i_1/O
                         net (fo=1, routed)           0.000    30.601    hsv/Hue[1]_i_1_n_0
    SLICE_X27Y16         FDRE                                         r  hsv/Hue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.491    11.491    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.496    11.496    hsv/clk_100MHz_out
    SLICE_X27Y16         FDRE                                         r  hsv/Hue_reg[1]/C
                         clock pessimism              0.080    11.576    
                         clock uncertainty           -0.081    11.496    
    SLICE_X27Y16         FDRE (Setup_fdre_C_D)        0.031    11.527    hsv/Hue_reg[1]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                         -30.601    
  -------------------------------------------------------------------
                         slack                                -19.074    

Slack (VIOLATED) :        -18.985ns  (required time - arrival time)
  Source:                 hsv/h_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsv/Hue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.936ns  (logic 17.545ns (60.634%)  route 11.391ns (39.366%))
  Logic Levels:           56  (CARRY4=43 LUT3=9 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.611     1.611    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.624     1.624    hsv/clk_100MHz_out
    SLICE_X29Y5          FDRE                                         r  hsv/h_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  hsv/h_divisor_reg[1]/Q
                         net (fo=20, routed)          0.834     2.914    hsv/h_divisor[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.038 r  hsv/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.396    hsv/Hue[7]_i_100_n_0
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hsv/Hue[7]_i_92/O
                         net (fo=4, routed)           0.636     4.156    hsv/Hue[7]_i_92_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.280 r  hsv/Hue[7]_i_96/O
                         net (fo=1, routed)           0.000     4.280    hsv/Hue[7]_i_96_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.656 r  hsv/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.656    hsv/Hue_reg[7]_i_74_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  hsv/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.773    hsv/Hue_reg[7]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.027 r  hsv/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.565     5.592    hsv/Hue_reg[7]_1[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     6.415 r  hsv/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.415    hsv/Hue_reg[7]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  hsv/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.529    hsv/Hue_reg[7]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.686 r  hsv/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.514     7.200    hsv/Hue_reg[7]_2[0]
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.329     7.529 r  hsv/Hue[7]_i_69/O
                         net (fo=1, routed)           0.000     7.529    hsv/Hue[7]_i_69_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  hsv/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.079    hsv/Hue_reg[7]_i_50_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  hsv/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.193    hsv/Hue_reg[7]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.350 r  hsv/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.554     8.904    hsv/Hue_reg[7]_4[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329     9.233 r  hsv/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.233    hsv/Hue[7]_i_57_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.766 r  hsv/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.766    hsv/Hue_reg[7]_i_32_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  hsv/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.883    hsv/Hue_reg[7]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.040 r  hsv/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.725    10.766    hsv/Hue_reg[7]_6[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.554 r  hsv/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.554    hsv/Hue_reg[7]_i_23_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  hsv/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.668    hsv/Hue_reg[7]_i_14_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.825 r  hsv/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.561    12.386    hsv/Hue_reg[7]_8[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    12.715 r  hsv/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    12.715    hsv/Hue[7]_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.248 r  hsv/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.248    hsv/Hue_reg[7]_i_18_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.365 r  hsv/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.365    hsv/Hue_reg[7]_i_10_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.522 r  hsv/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.782    14.304    hsv/Hue_reg[7]_10[0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.636 r  hsv/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    14.636    hsv/Hue[7]_i_39_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.186 r  hsv/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.186    hsv/Hue_reg[7]_i_17_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.300 r  hsv/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.300    hsv/Hue_reg[7]_i_9_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.457 r  hsv/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.690    16.147    hsv/Hue_reg[7]_12[0]
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.329    16.476 r  hsv/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.476    hsv/Hue[5]_i_29_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  hsv/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.026    hsv/Hue_reg[5]_i_18_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.140 r  hsv/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.140    hsv/Hue_reg[5]_i_10_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.297 r  hsv/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.525    17.822    hsv/Hue_reg[5]_1[0]
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.329    18.151 r  hsv/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.151    hsv/Hue[2]_i_38_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.684 r  hsv/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.684    hsv/Hue_reg[2]_i_20_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  hsv/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.801    hsv/Hue_reg[5]_i_13_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.958 r  hsv/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.635    19.593    hsv/Hue_reg[5]_3[0]
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.396 r  hsv/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.396    hsv/Hue_reg[2]_i_15_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.513 r  hsv/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.513    hsv/Hue_reg[2]_i_9_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.670 r  hsv/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.818    21.488    hsv/Hue_reg[5]_i_5_n_2
    SLICE_X21Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.276 r  hsv/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.276    hsv/Hue_reg[2]_i_14_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  hsv/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.390    hsv/Hue_reg[2]_i_8_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.547 r  hsv/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.858    23.405    hsv/Hue_reg[2]_i_3_n_2
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.734 r  hsv/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.734    hsv/Hue[1]_i_13_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.267 r  hsv/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.267    hsv/Hue_reg[1]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.384 r  hsv/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.384    hsv/Hue_reg[1]_i_3_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.541 r  hsv/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.680    25.221    hsv/Hue_reg[1]_i_2_n_2
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.332    25.553 r  hsv/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.553    hsv/Hue[0]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.086 r  hsv/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.086    hsv/Hue_reg[0]_i_6_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  hsv/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.203    hsv/Hue_reg[0]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.360 r  hsv/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.631    26.991    hsv/Hue_reg[0]_i_2_n_2
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.323 r  hsv/Hue[2]_i_41/O
                         net (fo=1, routed)           0.000    27.323    hsv/Hue[2]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.873 r  hsv/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.873    hsv/Hue_reg[2]_i_25_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.987 r  hsv/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.987    hsv/Hue_reg[2]_i_12_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.321 r  hsv/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.719    29.040    hsv/p_1_out[0]
    SLICE_X27Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    29.949 r  hsv/Hue_reg[2]_i_2/O[3]
                         net (fo=1, routed)           0.306    30.254    hsv/Hue_reg[2]_i_2_n_4
    SLICE_X26Y16         LUT4 (Prop_lut4_I0_O)        0.306    30.560 r  hsv/Hue[2]_i_1/O
                         net (fo=1, routed)           0.000    30.560    hsv/Hue[2]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  hsv/Hue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.491    11.491    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.496    11.496    hsv/clk_100MHz_out
    SLICE_X26Y16         FDRE                                         r  hsv/Hue_reg[2]/C
                         clock pessimism              0.080    11.576    
                         clock uncertainty           -0.081    11.496    
    SLICE_X26Y16         FDRE (Setup_fdre_C_D)        0.079    11.575    hsv/Hue_reg[2]
  -------------------------------------------------------------------
                         required time                         11.575    
                         arrival time                         -30.560    
  -------------------------------------------------------------------
                         slack                                -18.985    

Slack (VIOLATED) :        -18.917ns  (required time - arrival time)
  Source:                 hsv/h_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsv/Hue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.866ns  (logic 17.360ns (60.141%)  route 11.506ns (39.859%))
  Logic Levels:           56  (CARRY4=43 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.611     1.611    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.624     1.624    hsv/clk_100MHz_out
    SLICE_X29Y5          FDRE                                         r  hsv/h_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  hsv/h_divisor_reg[1]/Q
                         net (fo=20, routed)          0.834     2.914    hsv/h_divisor[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.038 r  hsv/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.396    hsv/Hue[7]_i_100_n_0
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hsv/Hue[7]_i_92/O
                         net (fo=4, routed)           0.636     4.156    hsv/Hue[7]_i_92_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.280 r  hsv/Hue[7]_i_96/O
                         net (fo=1, routed)           0.000     4.280    hsv/Hue[7]_i_96_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.656 r  hsv/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.656    hsv/Hue_reg[7]_i_74_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  hsv/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.773    hsv/Hue_reg[7]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.027 r  hsv/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.565     5.592    hsv/Hue_reg[7]_1[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     6.415 r  hsv/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.415    hsv/Hue_reg[7]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  hsv/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.529    hsv/Hue_reg[7]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.686 r  hsv/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.514     7.200    hsv/Hue_reg[7]_2[0]
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.329     7.529 r  hsv/Hue[7]_i_69/O
                         net (fo=1, routed)           0.000     7.529    hsv/Hue[7]_i_69_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  hsv/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.079    hsv/Hue_reg[7]_i_50_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  hsv/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.193    hsv/Hue_reg[7]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.350 r  hsv/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.554     8.904    hsv/Hue_reg[7]_4[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329     9.233 r  hsv/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.233    hsv/Hue[7]_i_57_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.766 r  hsv/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.766    hsv/Hue_reg[7]_i_32_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  hsv/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.883    hsv/Hue_reg[7]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.040 r  hsv/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.725    10.766    hsv/Hue_reg[7]_6[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.554 r  hsv/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.554    hsv/Hue_reg[7]_i_23_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.668 r  hsv/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.668    hsv/Hue_reg[7]_i_14_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.825 r  hsv/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.561    12.386    hsv/Hue_reg[7]_8[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    12.715 r  hsv/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    12.715    hsv/Hue[7]_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.248 r  hsv/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.248    hsv/Hue_reg[7]_i_18_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.365 r  hsv/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.365    hsv/Hue_reg[7]_i_10_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.522 r  hsv/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.782    14.304    hsv/Hue_reg[7]_10[0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.636 r  hsv/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    14.636    hsv/Hue[7]_i_39_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.186 r  hsv/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.186    hsv/Hue_reg[7]_i_17_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.300 r  hsv/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.300    hsv/Hue_reg[7]_i_9_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.457 r  hsv/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.690    16.147    hsv/Hue_reg[7]_12[0]
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.329    16.476 r  hsv/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.476    hsv/Hue[5]_i_29_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  hsv/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.026    hsv/Hue_reg[5]_i_18_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.140 r  hsv/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.140    hsv/Hue_reg[5]_i_10_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.297 r  hsv/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.525    17.822    hsv/Hue_reg[5]_1[0]
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.329    18.151 r  hsv/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.151    hsv/Hue[2]_i_38_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.684 r  hsv/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.684    hsv/Hue_reg[2]_i_20_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  hsv/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.801    hsv/Hue_reg[5]_i_13_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.958 r  hsv/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.635    19.593    hsv/Hue_reg[5]_3[0]
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.396 r  hsv/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.396    hsv/Hue_reg[2]_i_15_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.513 r  hsv/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.513    hsv/Hue_reg[2]_i_9_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.670 r  hsv/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.818    21.488    hsv/Hue_reg[5]_i_5_n_2
    SLICE_X21Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.276 r  hsv/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.276    hsv/Hue_reg[2]_i_14_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  hsv/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.390    hsv/Hue_reg[2]_i_8_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.547 r  hsv/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.858    23.405    hsv/Hue_reg[2]_i_3_n_2
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.734 r  hsv/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.734    hsv/Hue[1]_i_13_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.267 r  hsv/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.267    hsv/Hue_reg[1]_i_6_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.384 r  hsv/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.384    hsv/Hue_reg[1]_i_3_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.541 r  hsv/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.680    25.221    hsv/Hue_reg[1]_i_2_n_2
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.332    25.553 r  hsv/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.553    hsv/Hue[0]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.086 r  hsv/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.086    hsv/Hue_reg[0]_i_6_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  hsv/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.203    hsv/Hue_reg[0]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.360 r  hsv/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.631    26.991    hsv/Hue_reg[0]_i_2_n_2
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.323 r  hsv/Hue[2]_i_41/O
                         net (fo=1, routed)           0.000    27.323    hsv/Hue[2]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.873 r  hsv/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.873    hsv/Hue_reg[2]_i_25_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.987 r  hsv/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.987    hsv/Hue_reg[2]_i_12_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.321 r  hsv/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.719    29.040    hsv/p_1_out[0]
    SLICE_X27Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    29.767 r  hsv/Hue_reg[2]_i_2/O[1]
                         net (fo=1, routed)           0.420    30.187    hsv/Hue_reg[2]_i_2_n_6
    SLICE_X26Y16         LUT3 (Prop_lut3_I0_O)        0.303    30.490 r  hsv/Hue[0]_i_1/O
                         net (fo=1, routed)           0.000    30.490    hsv/Hue[0]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  hsv/Hue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.491    11.491    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.496    11.496    hsv/clk_100MHz_out
    SLICE_X26Y16         FDRE                                         r  hsv/Hue_reg[0]/C
                         clock pessimism              0.080    11.576    
                         clock uncertainty           -0.081    11.496    
    SLICE_X26Y16         FDRE (Setup_fdre_C_D)        0.077    11.573    hsv/Hue_reg[0]
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                         -30.490    
  -------------------------------------------------------------------
                         slack                                -18.917    

Slack (VIOLATED) :        -17.653ns  (required time - arrival time)
  Source:                 hsv/s_dividend_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsv/Saturation_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        27.502ns  (logic 17.244ns (62.702%)  route 10.258ns (37.298%))
  Logic Levels:           57  (CARRY4=45 LUT3=9 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.611     1.611    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.715     1.715    hsv/clk_100MHz_out
    DSP48_X0Y0           DSP48E1                                      r  hsv/s_dividend_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     2.149 r  hsv/s_dividend_reg/P[16]
                         net (fo=6, routed)           0.798     2.947    hsv/s_dividend_reg_n_89
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.071 r  hsv/Saturation[7]_i_118/O
                         net (fo=13, routed)          0.209     3.280    hsv/Saturation[7]_i_118_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.124     3.404 r  hsv/Saturation[7]_i_110/O
                         net (fo=4, routed)           0.848     4.252    hsv/Saturation[7]_i_110_n_0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124     4.376 r  hsv/Saturation[7]_i_114/O
                         net (fo=1, routed)           0.000     4.376    hsv/Saturation[7]_i_114_n_0
    SLICE_X27Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.777 r  hsv/Saturation_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.777    hsv/Saturation_reg[7]_i_92_n_0
    SLICE_X27Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  hsv/Saturation_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000     4.891    hsv/Saturation_reg[7]_i_89_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.162 r  hsv/Saturation_reg[7]_i_88/CO[0]
                         net (fo=11, routed)          0.486     5.648    hsv/Saturation_reg[7]_i_88_n_3
    SLICE_X26Y3          LUT3 (Prop_lut3_I0_O)        0.373     6.021 r  hsv/Saturation[7]_i_99/O
                         net (fo=1, routed)           0.000     6.021    hsv/Saturation[7]_i_99_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.554 r  hsv/Saturation_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.554    hsv/Saturation_reg[7]_i_80_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  hsv/Saturation_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.671    hsv/Saturation_reg[7]_i_77_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.828 r  hsv/Saturation_reg[7]_i_76/CO[1]
                         net (fo=11, routed)          0.511     7.339    hsv/Saturation_reg[7]_i_76_n_2
    SLICE_X25Y4          LUT3 (Prop_lut3_I0_O)        0.332     7.671 r  hsv/Saturation[7]_i_87/O
                         net (fo=1, routed)           0.000     7.671    hsv/Saturation[7]_i_87_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.221 r  hsv/Saturation_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.221    hsv/Saturation_reg[7]_i_68_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  hsv/Saturation_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     8.335    hsv/Saturation_reg[7]_i_65_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.492 r  hsv/Saturation_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.545     9.037    hsv/Saturation_reg[7]_i_64_n_2
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.329     9.366 r  hsv/Saturation[7]_i_75/O
                         net (fo=1, routed)           0.000     9.366    hsv/Saturation[7]_i_75_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.899 r  hsv/Saturation_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.899    hsv/Saturation_reg[7]_i_56_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  hsv/Saturation_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.016    hsv/Saturation_reg[7]_i_53_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.173 r  hsv/Saturation_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.655    10.828    hsv/Saturation_reg[7]_i_52_n_2
    SLICE_X27Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.616 r  hsv/Saturation_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.616    hsv/Saturation_reg[7]_i_44_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  hsv/Saturation_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.730    hsv/Saturation_reg[7]_i_41_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.887 r  hsv/Saturation_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.607    12.495    hsv/Saturation_reg[7]_i_40_n_2
    SLICE_X26Y6          LUT3 (Prop_lut3_I0_O)        0.329    12.824 r  hsv/Saturation[7]_i_49/O
                         net (fo=1, routed)           0.000    12.824    hsv/Saturation[7]_i_49_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.200 r  hsv/Saturation_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.200    hsv/Saturation_reg[7]_i_32_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.317 r  hsv/Saturation_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.317    hsv/Saturation_reg[7]_i_29_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.474 r  hsv/Saturation_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.550    14.024    hsv/Saturation_reg[7]_i_28_n_2
    SLICE_X27Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.356 r  hsv/Saturation[7]_i_39/O
                         net (fo=1, routed)           0.000    14.356    hsv/Saturation[7]_i_39_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.906 r  hsv/Saturation_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.906    hsv/Saturation_reg[7]_i_17_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  hsv/Saturation_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.020    hsv/Saturation_reg[7]_i_14_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.177 r  hsv/Saturation_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.686    15.862    hsv/Saturation_reg[7]_i_13_n_2
    SLICE_X27Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.647 r  hsv/Saturation_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.647    hsv/Saturation_reg[7]_i_8_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  hsv/Saturation_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.761    hsv/Saturation_reg[7]_i_4_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.918 r  hsv/Saturation_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.664    17.582    hsv/Saturation_reg[7]_i_3_n_2
    SLICE_X26Y9          LUT3 (Prop_lut3_I0_O)        0.329    17.911 r  hsv/Saturation[7]_i_24/O
                         net (fo=1, routed)           0.000    17.911    hsv/Saturation[7]_i_24_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.444 r  hsv/Saturation_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.444    hsv/Saturation_reg[7]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.561 r  hsv/Saturation_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.561    hsv/Saturation_reg[7]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.740 r  hsv/Saturation_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.683    19.423    hsv/s_quotient[7]
    SLICE_X24Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.755 r  hsv/Saturation[6]_i_12/O
                         net (fo=1, routed)           0.000    19.755    hsv/Saturation[6]_i_12_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.288 r  hsv/Saturation_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.288    hsv/Saturation_reg[6]_i_5_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.405 r  hsv/Saturation_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.405    hsv/Saturation_reg[6]_i_2_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.584 r  hsv/Saturation_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.585    21.168    hsv/s_quotient[6]
    SLICE_X24Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    21.971 r  hsv/Saturation_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.971    hsv/Saturation_reg[5]_i_5_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.088 r  hsv/Saturation_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.088    hsv/Saturation_reg[5]_i_2_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.267 r  hsv/Saturation_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.545    22.812    hsv/s_quotient[5]
    SLICE_X23Y12         LUT3 (Prop_lut3_I0_O)        0.332    23.144 r  hsv/Saturation[4]_i_12/O
                         net (fo=1, routed)           0.000    23.144    hsv/Saturation[4]_i_12_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.694 r  hsv/Saturation_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.694    hsv/Saturation_reg[4]_i_5_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.808 r  hsv/Saturation_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.808    hsv/Saturation_reg[4]_i_2_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.986 r  hsv/Saturation_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.844    24.830    hsv/s_quotient[4]
    SLICE_X23Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.615 r  hsv/Saturation_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.615    hsv/Saturation_reg[3]_i_5_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.729 r  hsv/Saturation_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.729    hsv/Saturation_reg[3]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.907 r  hsv/Saturation_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.526    26.433    hsv/s_quotient[3]
    SLICE_X25Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.762 r  hsv/Saturation[2]_i_12/O
                         net (fo=1, routed)           0.000    26.762    hsv/Saturation[2]_i_12_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.312 r  hsv/Saturation_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.312    hsv/Saturation_reg[2]_i_5_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.426 r  hsv/Saturation_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.426    hsv/Saturation_reg[2]_i_2_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.604 r  hsv/Saturation_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.516    28.120    hsv/s_quotient[2]
    SLICE_X26Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.920 r  hsv/Saturation_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.920    hsv/Saturation_reg[1]_i_5_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.037 r  hsv/Saturation_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.037    hsv/Saturation_reg[1]_i_2_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.216 r  hsv/Saturation_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.000    29.216    hsv/s_quotient[1]
    SLICE_X26Y14         FDRE                                         r  hsv/Saturation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.491    11.491    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.498    11.498    hsv/clk_100MHz_out
    SLICE_X26Y14         FDRE                                         r  hsv/Saturation_reg[1]/C
                         clock pessimism              0.080    11.578    
                         clock uncertainty           -0.081    11.498    
    SLICE_X26Y14         FDRE (Setup_fdre_C_D)        0.066    11.564    hsv/Saturation_reg[1]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                         -29.216    
  -------------------------------------------------------------------
                         slack                                -17.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.548     0.548    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.585     0.585    Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y30         FDPE                                         r  Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.781    Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X39Y30         FDPE                                         r  Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.815     0.815    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.854     0.854    Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y30         FDPE                                         r  Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X39Y30         FDPE (Hold_fdpe_C_D)         0.075     0.660    Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.548     0.548    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.587     0.587    Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y32         FDRE                                         r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/Q
                         net (fo=2, routed)           0.080     0.808    Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in10_in
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.049     0.857 r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.857    Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/p_1_in12_in
    SLICE_X34Y32         FDRE                                         r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.815     0.815    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.855     0.855    Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.132     0.732    Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 judge/addhang3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            judge/subtract23_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.251ns (47.225%)  route 0.280ns (52.775%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.548     0.548    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.553     0.553    judge/clk_100MHz_out
    SLICE_X17Y22         FDRE                                         r  judge/addhang3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  judge/addhang3_reg[2]/Q
                         net (fo=5, routed)           0.280     0.974    judge/addhang3_reg__0[2]
    SLICE_X18Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.019 r  judge/subtract23[3]_i_7/O
                         net (fo=1, routed)           0.000     1.019    judge/subtract23[3]_i_7_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.084 r  judge/subtract23_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.084    judge/subtract23[2]
    SLICE_X18Y24         FDRE                                         r  judge/subtract23_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.815     0.815    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.815     0.815    judge/clk_100MHz_out
    SLICE_X18Y24         FDRE                                         r  judge/subtract23_reg[2]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.134     0.944    judge/subtract23_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Bayer_To_RGB0/line2_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Bayer_To_RGB0/line2_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.111%)  route 0.079ns (35.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.548     0.548    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.591     0.591    Driver_MIPI0/Driver_Bayer_To_RGB0/CLK
    SLICE_X37Y11         FDRE                                         r  Driver_MIPI0/Driver_Bayer_To_RGB0/line2_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  Driver_MIPI0/Driver_Bayer_To_RGB0/line2_reg[1][4]/Q
                         net (fo=5, routed)           0.079     0.811    Driver_MIPI0/Driver_Bayer_To_RGB0/line2_reg[1]_3[4]
    SLICE_X37Y11         FDRE                                         r  Driver_MIPI0/Driver_Bayer_To_RGB0/line2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.815     0.815    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.862     0.862    Driver_MIPI0/Driver_Bayer_To_RGB0/CLK
    SLICE_X37Y11         FDRE                                         r  Driver_MIPI0/Driver_Bayer_To_RGB0/line2_reg[2][4]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.076     0.667    Driver_MIPI0/Driver_Bayer_To_RGB0/line2_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.548     0.548    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.583     0.583    Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.049     0.796    Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.841 r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.841    Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0_n_0
    SLICE_X39Y27         FDRE                                         r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.815     0.815    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.851     0.851    Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDRE                                         r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.092     0.688    Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Video_Generator0/RGB_Data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.548     0.548    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.583     0.583    Video_Generator0/clk_100MHz_out
    SLICE_X35Y27         FDRE                                         r  Video_Generator0/RGB_Data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  Video_Generator0/RGB_Data_reg[23]/Q
                         net (fo=4, routed)           0.125     0.849    Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X36Y27         FDRE                                         r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.815     0.815    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.851     0.851    Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y27         FDRE                                         r  Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.071     0.688    Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.499%)  route 0.256ns (64.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.548     0.548    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.590     0.590    Driver_MIPI0/Driver_Csi_To_Dvp0/bbstub_clk_out1
    SLICE_X32Y12         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[7]/Q
                         net (fo=2, routed)           0.256     0.987    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.815     0.815    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.875     0.875    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.824    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.125%)  route 0.260ns (64.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.548     0.548    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.589     0.589    Driver_MIPI0/Driver_Csi_To_Dvp0/bbstub_clk_out1
    SLICE_X32Y13         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[10]/Q
                         net (fo=2, routed)           0.260     0.990    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.815     0.815    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.875     0.875    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.824    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.216%)  route 0.279ns (57.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.548     0.548    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.600     0.600    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     0.804 r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=4, routed)           0.279     1.083    Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.815     0.815    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.872     0.872    Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.619    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.915    Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.204ns (42.133%)  route 0.280ns (57.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.548     0.548    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.600     0.600    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     0.804 r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=4, routed)           0.280     1.084    Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.815     0.815    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.872     0.872    Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.619    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.915    Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      Video_Generator0/num_show/num5_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      Video_Generator0/num_show/num5_inst/q_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     Video_Generator0/num_show1/num8_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10     Video_Generator0/num_show/num6_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10     Video_Generator0/num_show/num6_inst/q_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17     Video_Generator0/num_show1/num9_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     Video_Generator0/num_show/num7_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     Video_Generator0/num_show/num7_inst/q_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      Driver_MIPI0/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      Driver_MIPI0/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29     Driver_MIPI0/Driver_Bayer_To_RGB0/vsync_delay_r_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y31     Driver_MIPI0/Driver_Bayer_To_RGB0/de_delay_r_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y7      Driver_MIPI0/Driver_Bayer_To_RGB0/de_pos_r1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y7      Driver_MIPI0/Driver_Bayer_To_RGB0/de_pos_r1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y31     Driver_MIPI0/Driver_Bayer_To_RGB0/hsync_delay_r_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y31     Driver_MIPI0/Driver_Bayer_To_RGB0/de_delay_r_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y31     Driver_MIPI0/Driver_Bayer_To_RGB0/hsync_delay_r_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29     Driver_MIPI0/Driver_Bayer_To_RGB0/vsync_delay_r_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[4]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Driver_HDMI0/rgb2dvi/U0/SerialClk
  To Clock:  Driver_HDMI0/rgb2dvi/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Driver_HDMI0/rgb2dvi/U0/SerialClk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { Driver_HDMI0/rgb2dvi/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y26  Driver_HDMI0/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y25  Driver_HDMI0/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y32  Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y31  Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y30  Driver_HDMI0/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y29  Driver_HDMI0/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y28  Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y27  Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    Driver_MIPI0/clk_11/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    Driver_MIPI0/clk_11/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_10/inst/clk_in1
  To Clock:  clk_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 1.306ns (22.655%)  route 4.459ns (77.345%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.456     2.080 f  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.829     2.910    Driver_IIC0/scl_cnt[7]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.152     3.062 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.777     3.838    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I4_O)        0.326     4.164 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          1.020     5.184    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     5.308 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.782     6.091    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.215 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.482     6.697    Driver_IIC0/n_state[0]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.821 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.568     7.389    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X30Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506    11.506    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.075    11.581    
                         clock uncertainty           -0.074    11.507    
    SLICE_X30Y4          FDPE (Setup_fdpe_C_CE)      -0.169    11.338    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 1.430ns (24.043%)  route 4.518ns (75.957%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.456     2.080 f  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.829     2.910    Driver_IIC0/scl_cnt[7]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.152     3.062 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.777     3.838    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I4_O)        0.326     4.164 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          1.020     5.184    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     5.308 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.782     6.091    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.215 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.685     6.899    Driver_IIC0/n_state[0]
    SLICE_X30Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.023 r  Driver_IIC0/SDA_Out_i_7/O
                         net (fo=1, routed)           0.425     7.448    Driver_IIC0/SDA_Out_i_7_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I3_O)        0.124     7.572 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     7.572    Driver_IIC0/SDA_Out_i_2_n_0
    SLICE_X30Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506    11.506    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.075    11.581    
                         clock uncertainty           -0.074    11.507    
    SLICE_X30Y4          FDPE (Setup_fdpe_C_D)        0.077    11.584    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                         11.584    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 1.306ns (23.520%)  route 4.247ns (76.480%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.829     2.910    Driver_IIC0/scl_cnt[7]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.152     3.062 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.777     3.838    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I4_O)        0.326     4.164 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          1.020     5.184    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     5.308 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.782     6.091    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.215 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.838     7.053    Driver_IIC0/n_state[0]
    SLICE_X31Y3          LUT4 (Prop_lut4_I0_O)        0.124     7.177 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.177    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506    11.506    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.075    11.581    
                         clock uncertainty           -0.074    11.507    
    SLICE_X31Y3          FDCE (Setup_fdce_C_D)        0.029    11.536    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.332ns (23.877%)  route 4.247ns (76.123%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.829     2.910    Driver_IIC0/scl_cnt[7]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.152     3.062 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.777     3.838    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I4_O)        0.326     4.164 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          1.020     5.184    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     5.308 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.782     6.091    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.215 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.838     7.053    Driver_IIC0/n_state[0]
    SLICE_X31Y3          LUT5 (Prop_lut5_I1_O)        0.150     7.203 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.203    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506    11.506    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.075    11.581    
                         clock uncertainty           -0.074    11.507    
    SLICE_X31Y3          FDCE (Setup_fdce_C_D)        0.075    11.582    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.582    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.306ns (24.528%)  route 4.019ns (75.472%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.829     2.910    Driver_IIC0/scl_cnt[7]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.152     3.062 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.777     3.838    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I4_O)        0.326     4.164 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          1.020     5.184    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     5.308 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.782     6.091    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.215 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.610     6.825    Driver_IIC0/n_state[0]
    SLICE_X31Y3          LUT6 (Prop_lut6_I2_O)        0.124     6.949 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.949    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506    11.506    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.075    11.581    
                         clock uncertainty           -0.074    11.507    
    SLICE_X31Y3          FDCE (Setup_fdce_C_D)        0.031    11.538    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -6.949    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.306ns (25.254%)  route 3.866ns (74.746%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.456     2.080 f  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.829     2.910    Driver_IIC0/scl_cnt[7]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.152     3.062 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.777     3.838    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I4_O)        0.326     4.164 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          1.020     5.184    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     5.308 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.782     6.091    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.215 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.457     6.672    Driver_IIC0/n_state[0]
    SLICE_X31Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.796 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     6.796    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506    11.506    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.075    11.581    
                         clock uncertainty           -0.074    11.507    
    SLICE_X31Y4          FDCE (Setup_fdce_C_D)        0.029    11.536    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.182ns (26.531%)  route 3.273ns (73.469%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.829     2.910    Driver_IIC0/scl_cnt[7]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.152     3.062 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.777     3.838    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I4_O)        0.326     4.164 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          1.021     5.185    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X29Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.309 r  Driver_IIC0/FSM_sequential_c_state[2]_i_4/O
                         net (fo=2, routed)           0.646     5.955    Driver_IIC0/FSM_sequential_c_state[2]_i_4_n_0
    SLICE_X29Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.079 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.079    Driver_IIC0/n_state__0[1]
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504    11.504    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.075    11.579    
                         clock uncertainty           -0.074    11.505    
    SLICE_X29Y2          FDCE (Setup_fdce_C_D)        0.029    11.534    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.379ns (30.971%)  route 3.074ns (69.029%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.622     1.622    Driver_IIC0/clk_out1
    SLICE_X22Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDCE (Prop_fdce_C_Q)         0.478     2.100 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=9, routed)           0.840     2.940    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y3          LUT4 (Prop_lut4_I3_O)        0.327     3.267 r  Driver_IIC0/FSM_sequential_c_state[3]_i_5/O
                         net (fo=2, routed)           0.769     4.036    Driver_IIC0/FSM_sequential_c_state[3]_i_5_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I4_O)        0.326     4.362 r  Driver_IIC0/FSM_sequential_c_state[0]_i_5/O
                         net (fo=2, routed)           0.971     5.334    Driver_IIC0/FSM_sequential_c_state[0]_i_5_n_0
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.124     5.458 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.493     5.951    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.075 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.075    Driver_IIC0/n_state__0[0]
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503    11.503    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.075    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X29Y4          FDCE (Setup_fdce_C_D)        0.029    11.533    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.533    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.182ns (26.604%)  route 3.261ns (73.396%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.829     2.910    Driver_IIC0/scl_cnt[7]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.152     3.062 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.777     3.838    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I4_O)        0.326     4.164 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.848     5.012    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X29Y3          LUT5 (Prop_lut5_I2_O)        0.124     5.136 r  Driver_IIC0/FSM_sequential_c_state[2]_i_2/O
                         net (fo=2, routed)           0.807     5.943    Driver_IIC0/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.067    Driver_IIC0/n_state__0[2]
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503    11.503    Driver_IIC0/clk_out1
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.075    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X28Y5          FDCE (Setup_fdce_C_D)        0.081    11.585    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 1.027ns (26.747%)  route 2.813ns (73.253%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 11.507 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.622     1.622    Driver_IIC0/clk_out1
    SLICE_X22Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDCE (Prop_fdce_C_Q)         0.478     2.100 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=9, routed)           0.840     2.940    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y3          LUT4 (Prop_lut4_I0_O)        0.301     3.241 f  Driver_IIC0/iicwr_req_i_4/O
                         net (fo=1, routed)           0.665     3.907    Driver_IIC0/iicwr_req_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.031 f  Driver_IIC0/iicwr_req_i_2/O
                         net (fo=4, routed)           1.307     5.338    Driver_IIC0/iicwr_req_i_2_n_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.462 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000     5.462    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507    11.507    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.075    11.582    
                         clock uncertainty           -0.074    11.508    
    SLICE_X30Y2          FDCE (Setup_fdce_C_D)        0.077    11.585    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  6.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.148     0.715 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.073     0.788    Driver_IIC0/iic_wr_en_r0
    SLICE_X30Y2          LUT5 (Prop_lut5_I1_O)        0.098     0.886 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000     0.886    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.836     0.836    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism             -0.269     0.567    
    SLICE_X30Y2          FDCE (Hold_fdce_C_D)         0.120     0.687    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566     0.566    Driver_IIC0/clk_out1
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDCE (Prop_fdce_C_Q)         0.164     0.730 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.138     0.867    Driver_IIC0/c_state[2]
    SLICE_X28Y5          LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.912    Driver_IIC0/n_state__0[2]
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835     0.835    Driver_IIC0/clk_out1
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X28Y5          FDCE (Hold_fdce_C_D)         0.121     0.687    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566     0.566    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.128     0.694 r  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=7, routed)           0.099     0.793    Driver_IIC0/scl_cnt[8]
    SLICE_X25Y2          LUT6 (Prop_lut6_I2_O)        0.099     0.892 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.892    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835     0.835    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X25Y2          FDCE (Hold_fdce_C_D)         0.092     0.658    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566     0.566    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141     0.707 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.179     0.886    Driver_IIC0/scl_cnt[7]
    SLICE_X25Y2          LUT5 (Prop_lut5_I2_O)        0.042     0.928 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.928    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835     0.835    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X25Y2          FDCE (Hold_fdce_C_D)         0.107     0.673    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.246ns (57.719%)  route 0.180ns (42.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.564     0.564    Driver_IIC0/clk_out1
    SLICE_X22Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDCE (Prop_fdce_C_Q)         0.148     0.712 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=10, routed)          0.180     0.892    Driver_IIC0/scl_cnt[1]
    SLICE_X24Y2          LUT6 (Prop_lut6_I3_O)        0.098     0.990 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.990    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835     0.835    Driver_IIC0/clk_out1
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism             -0.234     0.601    
    SLICE_X24Y2          FDCE (Hold_fdce_C_D)         0.120     0.721    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566     0.566    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141     0.707 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.179     0.886    Driver_IIC0/scl_cnt[7]
    SLICE_X25Y2          LUT4 (Prop_lut4_I1_O)        0.045     0.931 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.931    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835     0.835    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X25Y2          FDCE (Hold_fdce_C_D)         0.091     0.657    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.148     0.715 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.134     0.848    Driver_IIC0/iic_wr_en_r0
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.836     0.836    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism             -0.269     0.567    
    SLICE_X30Y2          FDCE (Hold_fdce_C_D)        -0.001     0.566    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.158%)  route 0.208ns (52.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141     0.708 r  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=12, routed)          0.208     0.916    Driver_IIC0/c_state[1]
    SLICE_X29Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.961 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.961    Driver_IIC0/n_state__0[0]
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835     0.835    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.253     0.582    
    SLICE_X29Y4          FDCE (Hold_fdce_C_D)         0.091     0.673    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.356%)  route 0.207ns (52.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141     0.708 r  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=12, routed)          0.207     0.914    Driver_IIC0/c_state[1]
    SLICE_X29Y2          LUT6 (Prop_lut6_I5_O)        0.045     0.959 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.959    Driver_IIC0/n_state__0[3]
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.836     0.836    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X29Y2          FDCE (Hold_fdce_C_D)         0.092     0.659    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.805%)  route 0.197ns (44.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.564     0.564    Driver_IIC0/clk_out1
    SLICE_X22Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDCE (Prop_fdce_C_Q)         0.148     0.712 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=10, routed)          0.197     0.909    Driver_IIC0/scl_cnt[1]
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.101     1.010 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.010    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X22Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.834     0.834    Driver_IIC0/clk_out1
    SLICE_X22Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X22Y3          FDCE (Hold_fdce_C_D)         0.131     0.695    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y4      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y2      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y5      Driver_IIC0/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y2      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X31Y4      Driver_IIC0/SDA_Dir_reg_inv/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X30Y4      Driver_IIC0/SDA_Out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X31Y3      Driver_IIC0/bcnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X31Y3      Driver_IIC0/bcnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y4      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y2      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y5      Driver_IIC0/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y2      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4      Driver_IIC0/SDA_Dir_reg_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4      Driver_IIC0/SDA_Out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3      Driver_IIC0/bcnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3      Driver_IIC0/bcnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3      Driver_IIC0/bcnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y2      Driver_IIC0/iic_wr_en_r0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y4      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y2      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y5      Driver_IIC0/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y2      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4      Driver_IIC0/SDA_Dir_reg_inv/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4      Driver_IIC0/SDA_Out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3      Driver_IIC0/bcnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3      Driver_IIC0/bcnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3      Driver_IIC0/bcnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y2      Driver_IIC0/iic_wr_en_r0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.730ns (38.768%)  route 2.732ns (61.232%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 6.504 - 5.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.614     1.614    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.456     2.070 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.690     2.761    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.885 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.885    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.435 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.435    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.549 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.558    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.715 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.865     4.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X6Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.909 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          1.168     6.077    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     6.504    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.075     6.579    
                         clock uncertainty           -0.067     6.512    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     6.083    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.083    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.730ns (38.768%)  route 2.732ns (61.232%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 6.504 - 5.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.614     1.614    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.456     2.070 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.690     2.761    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.885 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.885    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.435 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.435    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.549 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.558    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.715 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.865     4.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X6Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.909 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          1.168     6.077    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     6.504    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.075     6.579    
                         clock uncertainty           -0.067     6.512    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     6.083    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.083    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.730ns (38.768%)  route 2.732ns (61.232%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 6.504 - 5.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.614     1.614    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.456     2.070 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.690     2.761    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.885 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.885    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.435 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.435    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.549 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.558    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.715 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.865     4.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X6Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.909 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          1.168     6.077    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     6.504    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.075     6.579    
                         clock uncertainty           -0.067     6.512    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     6.083    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.083    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.436%)  route 3.432ns (80.564%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 6.501 - 5.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.615     1.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     2.071 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.745     2.816    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.124     2.940 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.263     3.203    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I4_O)        0.124     3.327 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           1.129     4.456    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.124     4.580 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.295     5.876    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     6.501    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
                         clock pessimism              0.089     6.590    
                         clock uncertainty           -0.067     6.523    
    SLICE_X9Y26          FDRE (Setup_fdre_C_R)       -0.429     6.094    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.436%)  route 3.432ns (80.564%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 6.501 - 5.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.615     1.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     2.071 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.745     2.816    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.124     2.940 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.263     3.203    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I4_O)        0.124     3.327 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           1.129     4.456    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.124     4.580 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.295     5.876    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     6.501    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
                         clock pessimism              0.089     6.590    
                         clock uncertainty           -0.067     6.523    
    SLICE_X9Y26          FDRE (Setup_fdre_C_R)       -0.429     6.094    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.436%)  route 3.432ns (80.564%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 6.501 - 5.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.615     1.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     2.071 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.745     2.816    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.124     2.940 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.263     3.203    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I4_O)        0.124     3.327 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           1.129     4.456    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.124     4.580 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.295     5.876    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     6.501    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/C
                         clock pessimism              0.089     6.590    
                         clock uncertainty           -0.067     6.523    
    SLICE_X9Y26          FDRE (Setup_fdre_C_R)       -0.429     6.094    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.890ns (19.714%)  route 3.624ns (80.286%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 6.502 - 5.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619     1.619    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y26          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDSE (Prop_fdse_C_Q)         0.518     2.137 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/Q
                         net (fo=3, routed)           1.141     3.279    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[0]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.403 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_4/O
                         net (fo=1, routed)           0.808     4.211    Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_4_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I5_O)        0.124     4.335 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_2/O
                         net (fo=4, routed)           0.830     5.165    Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_2_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.289 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.845     6.134    Driver_MIPI0/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X6Y26          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     6.502    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y26          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.112     6.614    
                         clock uncertainty           -0.067     6.547    
    SLICE_X6Y26          FDSE (Setup_fdse_C_CE)      -0.169     6.378    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.730ns (41.468%)  route 2.442ns (58.532%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 6.502 - 5.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.614     1.614    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.456     2.070 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.690     2.761    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.885 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.885    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.435 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.435    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.549 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.558    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.715 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.865     4.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X6Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.909 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.878     5.786    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     6.502    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.075     6.577    
                         clock uncertainty           -0.067     6.510    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     6.081    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.730ns (41.468%)  route 2.442ns (58.532%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 6.502 - 5.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.614     1.614    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.456     2.070 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.690     2.761    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.885 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.885    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.435 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.435    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.549 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.558    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.715 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.865     4.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X6Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.909 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.878     5.786    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     6.502    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.075     6.577    
                         clock uncertainty           -0.067     6.510    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     6.081    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.828ns (20.156%)  route 3.280ns (79.844%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 6.502 - 5.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.615     1.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     2.071 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.745     2.816    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.124     2.940 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.263     3.203    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I4_O)        0.124     3.327 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           1.129     4.456    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.124     4.580 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.143     5.723    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     6.502    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y22          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
                         clock pessimism              0.075     6.577    
                         clock uncertainty           -0.067     6.510    
    SLICE_X8Y22          FDRE (Setup_fdre_C_R)       -0.429     6.081    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  0.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558     0.558    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.073     0.772    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I2_O)        0.045     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824     0.824    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092     0.663    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558     0.558    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.099     0.797    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.045     0.842 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000     0.842    Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824     0.824    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092     0.663    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.004%)  route 0.109ns (39.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.553     0.553    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X14Y26         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.109     0.826    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X13Y25         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.819     0.819    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X13Y25         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism             -0.254     0.565    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.072     0.637    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.823%)  route 0.110ns (40.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.553     0.553    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X14Y26         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.110     0.827    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X13Y25         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.819     0.819    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X13Y25         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism             -0.254     0.565    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.070     0.635    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.553     0.553    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X14Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.113     0.830    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X13Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.820     0.820    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X13Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.072     0.638    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.553     0.553    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X14Y26         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.111     0.828    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X13Y25         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.819     0.819    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X13Y25         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism             -0.254     0.565    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.070     0.635    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.004%)  route 0.109ns (39.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.553     0.553    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X14Y26         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/Q
                         net (fo=2, routed)           0.109     0.826    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
    SLICE_X13Y25         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.819     0.819    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X13Y25         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/C
                         clock pessimism             -0.254     0.565    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.066     0.631    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.441%)  route 0.112ns (40.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.553     0.553    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X14Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/Q
                         net (fo=2, routed)           0.112     0.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]
    SLICE_X13Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.820     0.820    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X13Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.066     0.632    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.823%)  route 0.110ns (40.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555     0.555    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X14Y22         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.110     0.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X12Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.820     0.820    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.066     0.632    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.492%)  route 0.116ns (41.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555     0.555    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X14Y22         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.116     0.835    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X12Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.820     0.820    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X12Y23         FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.072     0.638    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y24      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y24      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y24      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X18Y48     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X18Y48     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y22      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y22     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y26     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y26     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y26     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y26     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y22     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y22     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y22     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y23     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y23     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y22      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y24      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y24      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y24      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y22      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y22      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.973ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.251%)  route 2.782ns (82.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625     1.625    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     2.081 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.753     3.834    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     3.958 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.030     4.988    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.088   101.595    
                         clock uncertainty           -0.111   101.485    
    SLICE_X30Y1          FDRE (Setup_fdre_C_R)       -0.524   100.961    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        100.961    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                 95.973    

Slack (MET) :             95.973ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.251%)  route 2.782ns (82.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625     1.625    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     2.081 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.753     3.834    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     3.958 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.030     4.988    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.088   101.595    
                         clock uncertainty           -0.111   101.485    
    SLICE_X30Y1          FDRE (Setup_fdre_C_R)       -0.524   100.961    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        100.961    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                 95.973    

Slack (MET) :             95.973ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.251%)  route 2.782ns (82.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625     1.625    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     2.081 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.753     3.834    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     3.958 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.030     4.988    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.088   101.595    
                         clock uncertainty           -0.111   101.485    
    SLICE_X30Y1          FDRE (Setup_fdre_C_R)       -0.524   100.961    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        100.961    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                 95.973    

Slack (MET) :             95.973ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.251%)  route 2.782ns (82.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625     1.625    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     2.081 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.753     3.834    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     3.958 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.030     4.988    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.088   101.595    
                         clock uncertainty           -0.111   101.485    
    SLICE_X30Y1          FDRE (Setup_fdre_C_R)       -0.524   100.961    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        100.961    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                 95.973    

Slack (MET) :             96.534ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.580ns (18.375%)  route 2.576ns (81.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625     1.625    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     2.081 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.743     3.824    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.948 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.834     4.782    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.088   101.595    
                         clock uncertainty           -0.111   101.485    
    SLICE_X30Y1          FDRE (Setup_fdre_C_CE)      -0.169   101.316    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        101.316    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                 96.534    

Slack (MET) :             96.534ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.580ns (18.375%)  route 2.576ns (81.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625     1.625    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     2.081 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.743     3.824    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.948 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.834     4.782    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.088   101.595    
                         clock uncertainty           -0.111   101.485    
    SLICE_X30Y1          FDRE (Setup_fdre_C_CE)      -0.169   101.316    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        101.316    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                 96.534    

Slack (MET) :             96.534ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.580ns (18.375%)  route 2.576ns (81.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625     1.625    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     2.081 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.743     3.824    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.948 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.834     4.782    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.088   101.595    
                         clock uncertainty           -0.111   101.485    
    SLICE_X30Y1          FDRE (Setup_fdre_C_CE)      -0.169   101.316    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        101.316    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                 96.534    

Slack (MET) :             96.534ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.580ns (18.375%)  route 2.576ns (81.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625     1.625    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     2.081 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.743     3.824    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.948 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.834     4.782    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.088   101.595    
                         clock uncertainty           -0.111   101.485    
    SLICE_X30Y1          FDRE (Setup_fdre_C_CE)      -0.169   101.316    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        101.316    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                 96.534    

Slack (MET) :             98.036ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.642ns (33.339%)  route 1.284ns (66.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625     1.625    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518     2.143 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           1.284     3.427    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y1          LUT4 (Prop_lut4_I3_O)        0.124     3.551 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.551    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.113   101.620    
                         clock uncertainty           -0.111   101.510    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)        0.077   101.587    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        101.587    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 98.036    

Slack (MET) :             98.042ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.642ns (33.374%)  route 1.282ns (66.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625     1.625    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518     2.143 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           1.282     3.425    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y1          LUT4 (Prop_lut4_I3_O)        0.124     3.549 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.549    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.113   101.620    
                         clock uncertainty           -0.111   101.510    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)        0.081   101.591    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        101.591    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                 98.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.667%)  route 0.141ns (40.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567     0.567    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     0.731 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.141     0.872    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X31Y2          LUT6 (Prop_lut6_I3_O)        0.045     0.917 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.917    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism             -0.253     0.583    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.092     0.675    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.177%)  route 0.186ns (42.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567     0.567    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.148     0.715 r  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.186     0.901    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT4 (Prop_lut4_I2_O)        0.101     1.002 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.002    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.131     0.698    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.249ns (56.656%)  route 0.190ns (43.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567     0.567    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.148     0.715 r  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.190     0.905    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT4 (Prop_lut4_I3_O)        0.101     1.006 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     1.006    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.131     0.698    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.246ns (56.880%)  route 0.186ns (43.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567     0.567    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.148     0.715 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.186     0.901    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT4 (Prop_lut4_I1_O)        0.098     0.999 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.999    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.120     0.687    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.246ns (56.359%)  route 0.190ns (43.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567     0.567    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.148     0.715 r  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.190     0.905    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT4 (Prop_lut4_I2_O)        0.098     1.003 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.003    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.121     0.688    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.247ns (36.049%)  route 0.438ns (63.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567     0.567    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.148     0.715 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138     0.853    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.099     0.952 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.300     1.252    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X30Y1          FDRE (Hold_fdre_C_CE)       -0.016     0.551    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.247ns (36.049%)  route 0.438ns (63.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567     0.567    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.148     0.715 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138     0.853    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.099     0.952 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.300     1.252    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X30Y1          FDRE (Hold_fdre_C_CE)       -0.016     0.551    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.247ns (36.049%)  route 0.438ns (63.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567     0.567    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.148     0.715 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138     0.853    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.099     0.952 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.300     1.252    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X30Y1          FDRE (Hold_fdre_C_CE)       -0.016     0.551    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.247ns (36.049%)  route 0.438ns (63.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567     0.567    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.148     0.715 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138     0.853    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.099     0.952 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.300     1.252    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X30Y1          FDRE (Hold_fdre_C_CE)       -0.016     0.551    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             1.340ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.186ns (13.624%)  route 1.179ns (86.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567     0.567    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     0.708 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.792     1.499    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.045     1.544 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.388     1.932    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism             -0.253     0.583    
    SLICE_X30Y1          FDRE (Hold_fdre_C_R)         0.009     0.592    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  1.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    clk_10/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { Clk_Rx_Data_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y7  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y7  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        7.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.411ns  (logic 0.459ns (32.526%)  route 0.952ns (67.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.284ns = ( 20.806 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.631    20.806    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.265 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.952    22.217    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.511    29.101    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.202    30.303    
                         clock uncertainty           -0.035    30.267    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.105    30.162    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.162    
                         arrival time                         -22.217    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             8.134ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.265ns  (logic 0.459ns (36.278%)  route 0.806ns (63.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.292ns = ( 20.814 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.814    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.273 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.806    22.079    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X1Y7           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y7           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.202    30.310    
                         clock uncertainty           -0.035    30.274    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.061    30.213    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.213    
                         arrival time                         -22.079    
  -------------------------------------------------------------------
                         slack                                  8.134    

Slack (MET) :             8.169ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.189ns  (logic 0.459ns (38.597%)  route 0.730ns (61.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.284ns = ( 20.806 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.631    20.806    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.265 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[1]/Q
                         net (fo=1, routed)           0.730    21.995    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[1]
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.511    29.101    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]/C
                         clock pessimism              1.202    30.303    
                         clock uncertainty           -0.035    30.267    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.103    30.164    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.164    
                         arrival time                         -21.995    
  -------------------------------------------------------------------
                         slack                                  8.169    

Slack (MET) :             8.174ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.004ns  (logic 0.422ns (42.025%)  route 0.582ns (57.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.284ns = ( 20.806 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.631    20.806    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.228 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[4]/Q
                         net (fo=1, routed)           0.582    21.810    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[4]
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.511    29.101    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/C
                         clock pessimism              1.202    30.303    
                         clock uncertainty           -0.035    30.267    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.283    29.984    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         29.984    
                         arrival time                         -21.810    
  -------------------------------------------------------------------
                         slack                                  8.174    

Slack (MET) :             8.184ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.004ns  (logic 0.422ns (42.012%)  route 0.582ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.284ns = ( 20.806 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.631    20.806    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.228 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[5]/Q
                         net (fo=1, routed)           0.582    21.810    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[5]
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.511    29.101    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]/C
                         clock pessimism              1.202    30.303    
                         clock uncertainty           -0.035    30.267    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.273    29.994    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         29.994    
                         arrival time                         -21.810    
  -------------------------------------------------------------------
                         slack                                  8.184    

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.041ns  (logic 0.422ns (40.549%)  route 0.619ns (59.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.284ns = ( 20.806 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.631    20.806    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.228 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[7]/Q
                         net (fo=1, routed)           0.619    21.846    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[7]
    SLICE_X3Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.512    29.102    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X3Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/C
                         clock pessimism              1.202    30.304    
                         clock uncertainty           -0.035    30.268    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)       -0.233    30.035    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.035    
                         arrival time                         -21.846    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.212ns  (logic 0.459ns (37.883%)  route 0.753ns (62.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.292ns = ( 20.814 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.814    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.273 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[11]/Q
                         net (fo=1, routed)           0.753    22.025    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[11]
    SLICE_X1Y7           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y7           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
                         clock pessimism              1.202    30.310    
                         clock uncertainty           -0.035    30.274    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.058    30.216    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.216    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.196ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_valid_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_rxvalidhs_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.178ns  (logic 0.459ns (38.966%)  route 0.719ns (61.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.050ns = ( 29.094 - 19.044 ) 
    Source Clock Delay      (SCD):    11.283ns = ( 20.805 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.630    20.805    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y32          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_valid_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.459    21.264 r  Driver_MIPI0/Data_Read/U0/raw_fe_valid_reg[0]/Q
                         net (fo=1, routed)           0.719    21.983    Driver_MIPI0/Data_Read/U0/raw_fe_valid_reg
    SLICE_X0Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_rxvalidhs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.504    29.094    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_rxvalidhs_reg/C
                         clock pessimism              1.187    30.281    
                         clock uncertainty           -0.035    30.245    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)       -0.067    30.178    Driver_MIPI0/Data_Read/U0/dl0_rxvalidhs_reg
  -------------------------------------------------------------------
                         required time                         30.178    
                         arrival time                         -21.983    
  -------------------------------------------------------------------
                         slack                                  8.196    

Slack (MET) :             8.282ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.120ns  (logic 0.459ns (40.969%)  route 0.661ns (59.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.292ns = ( 20.814 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.814    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.273 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.661    21.934    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X0Y7           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y7           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.202    30.310    
                         clock uncertainty           -0.035    30.274    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)       -0.058    30.216    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.216    
                         arrival time                         -21.934    
  -------------------------------------------------------------------
                         slack                                  8.282    

Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.071ns  (logic 0.459ns (42.867%)  route 0.612ns (57.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.292ns = ( 20.814 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.814    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.273 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.612    21.885    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X0Y7           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y7           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.202    30.310    
                         clock uncertainty           -0.035    30.274    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)       -0.081    30.193    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.193    
                         arrival time                         -21.885    
  -------------------------------------------------------------------
                         slack                                  8.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.771%)  route 0.288ns (69.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    1.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.562     3.497    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X9Y13          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.128     3.625 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[8]/Q
                         net (fo=3, routed)           0.288     3.913    Driver_MIPI0/Data_To_Csi/U0/parser_inst/D[8]
    SLICE_X18Y12         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.827     4.916    Driver_MIPI0/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y12         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[8]/C
                         clock pessimism             -1.159     3.757    
    SLICE_X18Y12         FDRE (Hold_fdre_C_D)         0.005     3.762    Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/to_flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.940%)  route 0.130ns (41.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.564     3.499    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X4Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/to_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/to_flag_reg[0]/Q
                         net (fo=2, routed)           0.130     3.769    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/to_flag[0]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.045     3.814 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_i_1/O
                         net (fo=1, routed)           0.000     3.814    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.833     4.922    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X2Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                         clock pessimism             -1.388     3.534    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     3.654    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.564     3.499    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]/Q
                         net (fo=1, routed)           0.103     3.743    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/dl0_datahs[5]
    SLICE_X2Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.830     4.919    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X2Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]/C
                         clock pessimism             -1.407     3.512    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.063     3.575    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.564     3.499    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/Q
                         net (fo=1, routed)           0.115     3.755    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/dl0_datahs[4]
    SLICE_X1Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.830     4.919    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][20]/C
                         clock pessimism             -1.407     3.512    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.070     3.582    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.564     3.499    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]/Q
                         net (fo=1, routed)           0.116     3.755    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/dl0_datahs[1]
    SLICE_X1Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.830     4.919    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][17]/C
                         clock pessimism             -1.407     3.512    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.070     3.582    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.564     3.499    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[2]/Q
                         net (fo=1, routed)           0.114     3.754    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/dl0_datahs[2]
    SLICE_X1Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.830     4.919    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]/C
                         clock pessimism             -1.407     3.512    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.066     3.578    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.008%)  route 0.642ns (81.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    1.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.559     3.494    Driver_MIPI0/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X16Y15         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDRE (Prop_fdre_C_Q)         0.141     3.635 r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/Q
                         net (fo=1, routed)           0.642     4.277    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.872     4.961    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.159     3.802    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     4.098    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -4.098    
                         arrival time                           4.277    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.561     3.496    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X9Y16          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     3.637 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[1]/Q
                         net (fo=1, routed)           0.098     3.735    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl[1]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.045     3.780 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.780    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out[1]_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.829     4.918    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X8Y16          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[1]/C
                         clock pessimism             -1.409     3.509    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.092     3.601    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.780    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.192%)  route 0.124ns (46.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.568     3.503    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y10          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     3.644 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][21]/Q
                         net (fo=5, routed)           0.124     3.768    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg_n_0_[1][21]
    SLICE_X3Y10          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.837     4.926    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y10          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][13]/C
                         clock pessimism             -1.407     3.519    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.066     3.585    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/parser_inst/enable_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/parser_inst/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    1.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.558     3.493    Driver_MIPI0/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X14Y18         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/enable_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.148     3.641 r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/enable_req_reg/Q
                         net (fo=1, routed)           0.059     3.700    Driver_MIPI0/Data_To_Csi/U0/parser_inst/enable_req
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.098     3.798 r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/enable_i_1/O
                         net (fo=1, routed)           0.000     3.798    Driver_MIPI0/Data_To_Csi/U0/parser_inst/enable_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.826     4.915    Driver_MIPI0/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X14Y18         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/enable_reg/C
                         clock pessimism             -1.422     3.493    
    SLICE_X14Y18         FDRE (Hold_fdre_C_D)         0.120     3.613    Driver_MIPI0/Data_To_Csi/U0/parser_inst/enable_reg
  -------------------------------------------------------------------
                         required time                         -3.613    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y5    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y3  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    Driver_MIPI0/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X3Y16    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y17    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y17    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X3Y16    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y17    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y17    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y4     Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y4     Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y16    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y16    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y16    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y16    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y12    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X7Y11    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X7Y11    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X6Y11    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X6Y11    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X6Y11    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][14]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 Clk_Div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.723ns (40.336%)  route 2.549ns (59.664%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.133    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  Clk_Div/cnt_reg[3]/Q
                         net (fo=4, routed)           0.903     6.455    Clk_Div/cnt_reg_n_0_[3]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.296     6.751 r  Clk_Div/cnt[30]_i_50/O
                         net (fo=1, routed)           0.000     6.751    Clk_Div/cnt[30]_i_50_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.284 r  Clk_Div/cnt_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.284    Clk_Div/cnt_reg[30]_i_35_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Clk_Div/cnt_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.401    Clk_Div/cnt_reg[30]_i_22_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.518 r  Clk_Div/cnt_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.518    Clk_Div/cnt_reg[30]_i_9_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.635 f  Clk_Div/cnt_reg[30]_i_4/CO[3]
                         net (fo=31, routed)          1.645     9.281    Clk_Div/cnt1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.405 r  Clk_Div/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.405    Clk_Div/cnt[6]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    14.837    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[6]/C
                         clock pessimism              0.296    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.032    15.130    Clk_Div/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 Clk_Div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.723ns (40.383%)  route 2.544ns (59.617%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.133    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  Clk_Div/cnt_reg[3]/Q
                         net (fo=4, routed)           0.903     6.455    Clk_Div/cnt_reg_n_0_[3]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.296     6.751 r  Clk_Div/cnt[30]_i_50/O
                         net (fo=1, routed)           0.000     6.751    Clk_Div/cnt[30]_i_50_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.284 r  Clk_Div/cnt_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.284    Clk_Div/cnt_reg[30]_i_35_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Clk_Div/cnt_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.401    Clk_Div/cnt_reg[30]_i_22_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.518 r  Clk_Div/cnt_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.518    Clk_Div/cnt_reg[30]_i_9_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.635 f  Clk_Div/cnt_reg[30]_i_4/CO[3]
                         net (fo=31, routed)          1.640     9.276    Clk_Div/cnt1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.400 r  Clk_Div/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.400    Clk_Div/cnt[4]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    14.837    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[4]/C
                         clock pessimism              0.296    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.031    15.129    Clk_Div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 Clk_Div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.753ns (40.799%)  route 2.544ns (59.201%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.133    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  Clk_Div/cnt_reg[3]/Q
                         net (fo=4, routed)           0.903     6.455    Clk_Div/cnt_reg_n_0_[3]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.296     6.751 r  Clk_Div/cnt[30]_i_50/O
                         net (fo=1, routed)           0.000     6.751    Clk_Div/cnt[30]_i_50_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.284 r  Clk_Div/cnt_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.284    Clk_Div/cnt_reg[30]_i_35_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Clk_Div/cnt_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.401    Clk_Div/cnt_reg[30]_i_22_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.518 r  Clk_Div/cnt_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.518    Clk_Div/cnt_reg[30]_i_9_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.635 f  Clk_Div/cnt_reg[30]_i_4/CO[3]
                         net (fo=31, routed)          1.640     9.276    Clk_Div/cnt1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.154     9.430 r  Clk_Div/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.430    Clk_Div/cnt[5]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    14.837    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[5]/C
                         clock pessimism              0.296    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.075    15.173    Clk_Div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 Clk_Div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.748ns (40.683%)  route 2.549ns (59.317%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.133    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  Clk_Div/cnt_reg[3]/Q
                         net (fo=4, routed)           0.903     6.455    Clk_Div/cnt_reg_n_0_[3]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.296     6.751 r  Clk_Div/cnt[30]_i_50/O
                         net (fo=1, routed)           0.000     6.751    Clk_Div/cnt[30]_i_50_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.284 r  Clk_Div/cnt_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.284    Clk_Div/cnt_reg[30]_i_35_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Clk_Div/cnt_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.401    Clk_Div/cnt_reg[30]_i_22_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.518 r  Clk_Div/cnt_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.518    Clk_Div/cnt_reg[30]_i_9_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.635 f  Clk_Div/cnt_reg[30]_i_4/CO[3]
                         net (fo=31, routed)          1.645     9.281    Clk_Div/cnt1
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.149     9.430 r  Clk_Div/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.430    Clk_Div/cnt[7]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    14.837    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[7]/C
                         clock pessimism              0.296    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.075    15.173    Clk_Div/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 Clk_Div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 2.447ns (59.495%)  route 1.666ns (40.505%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.133    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.419     5.552 r  Clk_Div/cnt_reg[1]/Q
                         net (fo=4, routed)           0.865     6.417    Clk_Div/cnt_reg_n_0_[1]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.229 r  Clk_Div/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.229    Clk_Div/cnt_reg[4]_i_2_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  Clk_Div/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    Clk_Div/cnt_reg[8]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  Clk_Div/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    Clk_Div/cnt_reg[12]_i_2_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  Clk_Div/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.580    Clk_Div/cnt_reg[16]_i_2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.697 r  Clk_Div/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.697    Clk_Div/cnt_reg[20]_i_2_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  Clk_Div/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.814    Clk_Div/cnt_reg[24]_i_2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  Clk_Div/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.931    Clk_Div/cnt_reg[28]_i_2_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.150 r  Clk_Div/cnt_reg[30]_i_2/O[0]
                         net (fo=1, routed)           0.801     8.951    Clk_Div/cnt0[29]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.295     9.246 r  Clk_Div/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     9.246    Clk_Div/cnt[29]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  Clk_Div/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.503    14.841    Clk_Div/clk_100MHz
    SLICE_X31Y38         FDRE                                         r  Clk_Div/cnt_reg[29]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.031    15.109    Clk_Div/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 Clk_Div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.723ns (42.030%)  route 2.376ns (57.970%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.133    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  Clk_Div/cnt_reg[3]/Q
                         net (fo=4, routed)           0.903     6.455    Clk_Div/cnt_reg_n_0_[3]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.296     6.751 r  Clk_Div/cnt[30]_i_50/O
                         net (fo=1, routed)           0.000     6.751    Clk_Div/cnt[30]_i_50_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.284 r  Clk_Div/cnt_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.284    Clk_Div/cnt_reg[30]_i_35_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Clk_Div/cnt_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.401    Clk_Div/cnt_reg[30]_i_22_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.518 r  Clk_Div/cnt_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.518    Clk_Div/cnt_reg[30]_i_9_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.635 f  Clk_Div/cnt_reg[30]_i_4/CO[3]
                         net (fo=31, routed)          1.473     9.108    Clk_Div/cnt1
    SLICE_X31Y34         LUT3 (Prop_lut3_I2_O)        0.124     9.232 r  Clk_Div/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.232    Clk_Div/cnt[8]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  Clk_Div/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.500    14.838    Clk_Div/clk_100MHz
    SLICE_X31Y34         FDRE                                         r  Clk_Div/cnt_reg[8]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.031    15.106    Clk_Div/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 Clk_Div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.753ns (42.451%)  route 2.376ns (57.549%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.133    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  Clk_Div/cnt_reg[3]/Q
                         net (fo=4, routed)           0.903     6.455    Clk_Div/cnt_reg_n_0_[3]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.296     6.751 r  Clk_Div/cnt[30]_i_50/O
                         net (fo=1, routed)           0.000     6.751    Clk_Div/cnt[30]_i_50_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.284 r  Clk_Div/cnt_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.284    Clk_Div/cnt_reg[30]_i_35_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Clk_Div/cnt_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.401    Clk_Div/cnt_reg[30]_i_22_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.518 r  Clk_Div/cnt_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.518    Clk_Div/cnt_reg[30]_i_9_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.635 f  Clk_Div/cnt_reg[30]_i_4/CO[3]
                         net (fo=31, routed)          1.473     9.108    Clk_Div/cnt1
    SLICE_X31Y34         LUT3 (Prop_lut3_I2_O)        0.154     9.262 r  Clk_Div/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.262    Clk_Div/cnt[9]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  Clk_Div/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.500    14.838    Clk_Div/clk_100MHz
    SLICE_X31Y34         FDRE                                         r  Clk_Div/cnt_reg[9]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.075    15.150    Clk_Div/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 Clk_Div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.753ns (42.532%)  route 2.369ns (57.468%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.133    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  Clk_Div/cnt_reg[3]/Q
                         net (fo=4, routed)           0.903     6.455    Clk_Div/cnt_reg_n_0_[3]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.296     6.751 r  Clk_Div/cnt[30]_i_50/O
                         net (fo=1, routed)           0.000     6.751    Clk_Div/cnt[30]_i_50_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.284 r  Clk_Div/cnt_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.284    Clk_Div/cnt_reg[30]_i_35_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Clk_Div/cnt_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.401    Clk_Div/cnt_reg[30]_i_22_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.518 r  Clk_Div/cnt_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.518    Clk_Div/cnt_reg[30]_i_9_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.635 f  Clk_Div/cnt_reg[30]_i_4/CO[3]
                         net (fo=31, routed)          1.465     9.101    Clk_Div/cnt1
    SLICE_X31Y38         LUT3 (Prop_lut3_I2_O)        0.154     9.255 r  Clk_Div/cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     9.255    Clk_Div/cnt[30]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  Clk_Div/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.503    14.841    Clk_Div/clk_100MHz
    SLICE_X31Y38         FDRE                                         r  Clk_Div/cnt_reg[30]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.075    15.153    Clk_Div/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 Clk_Div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 2.330ns (57.491%)  route 1.723ns (42.509%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.133    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.419     5.552 r  Clk_Div/cnt_reg[1]/Q
                         net (fo=4, routed)           0.865     6.417    Clk_Div/cnt_reg_n_0_[1]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.229 r  Clk_Div/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.229    Clk_Div/cnt_reg[4]_i_2_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  Clk_Div/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    Clk_Div/cnt_reg[8]_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  Clk_Div/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    Clk_Div/cnt_reg[12]_i_2_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  Clk_Div/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.580    Clk_Div/cnt_reg[16]_i_2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.697 r  Clk_Div/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.697    Clk_Div/cnt_reg[20]_i_2_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  Clk_Div/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.814    Clk_Div/cnt_reg[24]_i_2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.033 r  Clk_Div/cnt_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.857     8.891    Clk_Div/cnt0[25]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.295     9.186 r  Clk_Div/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.186    Clk_Div/cnt[25]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  Clk_Div/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.503    14.841    Clk_Div/clk_100MHz
    SLICE_X31Y38         FDRE                                         r  Clk_Div/cnt_reg[25]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.029    15.107    Clk_Div/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 Clk_Div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.905ns (47.991%)  route 2.065ns (52.009%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.133    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.419     5.552 r  Clk_Div/cnt_reg[1]/Q
                         net (fo=4, routed)           0.857     6.409    Clk_Div/cnt_reg_n_0_[1]
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.299     6.708 r  Clk_Div/cnt[30]_i_34/O
                         net (fo=1, routed)           0.000     6.708    Clk_Div/cnt[30]_i_34_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.240 r  Clk_Div/cnt_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.240    Clk_Div/cnt_reg[30]_i_17_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  Clk_Div/cnt_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.354    Clk_Div/cnt_reg[30]_i_5_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.582 f  Clk_Div/cnt_reg[30]_i_3/CO[2]
                         net (fo=32, routed)          1.207     8.789    Clk_Div/clk1
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.313     9.102 r  Clk_Div/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.102    Clk_Div/cnt[10]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  Clk_Div/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.500    14.838    Clk_Div/clk_100MHz
    SLICE_X31Y34         FDRE                                         r  Clk_Div/cnt_reg[10]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.031    15.106    Clk_Div/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  6.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Clk_Div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.416    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.557 f  Clk_Div/cnt_reg[0]/Q
                         net (fo=5, routed)           0.180     1.738    Clk_Div/cnt_reg_n_0_[0]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.783 r  Clk_Div/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    Clk_Div/cnt[0]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.927    Clk_Div/clk_100MHz
    SLICE_X31Y33         FDRE                                         r  Clk_Div/cnt_reg[0]/C
                         clock pessimism             -0.511     1.416    
    SLICE_X31Y33         FDRE (Hold_fdre_C_D)         0.091     1.507    Clk_Div/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Clk_Div/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.259%)  route 0.208ns (52.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.417    Clk_Div/clk_100MHz
    SLICE_X31Y34         FDRE                                         r  Clk_Div/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  Clk_Div/clk_reg/Q
                         net (fo=12, routed)          0.208     1.766    Clk_Div/clk_key
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.811 r  Clk_Div/clk_i_1/O
                         net (fo=1, routed)           0.000     1.811    Clk_Div/clk_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  Clk_Div/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.928    Clk_Div/clk_100MHz
    SLICE_X31Y34         FDRE                                         r  Clk_Div/clk_reg/C
                         clock pessimism             -0.511     1.417    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.091     1.508    Clk_Div/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 Clk_Div/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.399ns (59.491%)  route 0.272ns (40.509%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.417    Clk_Div/clk_100MHz
    SLICE_X31Y35         FDRE                                         r  Clk_Div/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  Clk_Div/cnt_reg[13]/Q
                         net (fo=4, routed)           0.129     1.687    Clk_Div/cnt_reg_n_0_[13]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.837 r  Clk_Div/cnt_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.143     1.980    Clk_Div/cnt0[14]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.108     2.088 r  Clk_Div/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.088    Clk_Div/cnt[14]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  Clk_Div/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.929    Clk_Div/clk_100MHz
    SLICE_X31Y35         FDRE                                         r  Clk_Div/cnt_reg[14]/C
                         clock pessimism             -0.512     1.417    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.092     1.509    Clk_Div/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 Clk_Div/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.399ns (59.491%)  route 0.272ns (40.509%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.418    Clk_Div/clk_100MHz
    SLICE_X31Y37         FDRE                                         r  Clk_Div/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Clk_Div/cnt_reg[21]/Q
                         net (fo=4, routed)           0.129     1.688    Clk_Div/cnt_reg_n_0_[21]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.838 r  Clk_Div/cnt_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.143     1.981    Clk_Div/cnt0[22]
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.108     2.089 r  Clk_Div/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.089    Clk_Div/cnt[22]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  Clk_Div/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.930    Clk_Div/clk_100MHz
    SLICE_X31Y37         FDRE                                         r  Clk_Div/cnt_reg[22]/C
                         clock pessimism             -0.512     1.418    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092     1.510    Clk_Div/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 Clk_Div/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.399ns (59.486%)  route 0.272ns (40.514%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.417    Clk_Div/clk_100MHz
    SLICE_X31Y36         FDRE                                         r  Clk_Div/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  Clk_Div/cnt_reg[17]/Q
                         net (fo=4, routed)           0.129     1.687    Clk_Div/cnt_reg_n_0_[17]
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.837 r  Clk_Div/cnt_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.143     1.980    Clk_Div/cnt0[18]
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.108     2.088 r  Clk_Div/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.088    Clk_Div/cnt[18]_i_1_n_0
    SLICE_X31Y36         FDRE                                         r  Clk_Div/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.929    Clk_Div/clk_100MHz
    SLICE_X31Y36         FDRE                                         r  Clk_Div/cnt_reg[18]/C
                         clock pessimism             -0.512     1.417    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.092     1.509    Clk_Div/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 Clk_Div/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.399ns (59.486%)  route 0.272ns (40.514%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.419    Clk_Div/clk_100MHz
    SLICE_X31Y38         FDRE                                         r  Clk_Div/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  Clk_Div/cnt_reg[25]/Q
                         net (fo=4, routed)           0.129     1.689    Clk_Div/cnt_reg_n_0_[25]
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.839 r  Clk_Div/cnt_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.143     1.982    Clk_Div/cnt0[26]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.108     2.090 r  Clk_Div/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     2.090    Clk_Div/cnt[26]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  Clk_Div/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.932    Clk_Div/clk_100MHz
    SLICE_X31Y38         FDRE                                         r  Clk_Div/cnt_reg[26]/C
                         clock pessimism             -0.513     1.419    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.092     1.511    Clk_Div/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Clk_Div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.397ns (57.567%)  route 0.293ns (42.433%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.417    Clk_Div/clk_100MHz
    SLICE_X31Y34         FDRE                                         r  Clk_Div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.128     1.545 r  Clk_Div/cnt_reg[11]/Q
                         net (fo=4, routed)           0.133     1.678    Clk_Div/cnt_reg_n_0_[11]
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.842 r  Clk_Div/cnt_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.159     2.002    Clk_Div/cnt0[11]
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.105     2.107 r  Clk_Div/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.107    Clk_Div/cnt[11]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  Clk_Div/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.928    Clk_Div/clk_100MHz
    SLICE_X31Y34         FDRE                                         r  Clk_Div/cnt_reg[11]/C
                         clock pessimism             -0.511     1.417    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.107     1.524    Clk_Div/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Clk_Div/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.397ns (57.567%)  route 0.293ns (42.433%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.417    Clk_Div/clk_100MHz
    SLICE_X31Y35         FDRE                                         r  Clk_Div/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.128     1.545 r  Clk_Div/cnt_reg[15]/Q
                         net (fo=4, routed)           0.133     1.678    Clk_Div/cnt_reg_n_0_[15]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.842 r  Clk_Div/cnt_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.159     2.002    Clk_Div/cnt0[15]
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.105     2.107 r  Clk_Div/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.107    Clk_Div/cnt[15]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  Clk_Div/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.929    Clk_Div/clk_100MHz
    SLICE_X31Y35         FDRE                                         r  Clk_Div/cnt_reg[15]/C
                         clock pessimism             -0.512     1.417    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.107     1.524    Clk_Div/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Clk_Div/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.397ns (57.567%)  route 0.293ns (42.433%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.417    Clk_Div/clk_100MHz
    SLICE_X31Y36         FDRE                                         r  Clk_Div/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.128     1.545 r  Clk_Div/cnt_reg[19]/Q
                         net (fo=4, routed)           0.133     1.678    Clk_Div/cnt_reg_n_0_[19]
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.842 r  Clk_Div/cnt_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.159     2.002    Clk_Div/cnt0[19]
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.105     2.107 r  Clk_Div/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.107    Clk_Div/cnt[19]_i_1_n_0
    SLICE_X31Y36         FDRE                                         r  Clk_Div/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.929    Clk_Div/clk_100MHz
    SLICE_X31Y36         FDRE                                         r  Clk_Div/cnt_reg[19]/C
                         clock pessimism             -0.512     1.417    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.107     1.524    Clk_Div/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Clk_Div/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_Div/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.397ns (57.567%)  route 0.293ns (42.433%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.418    Clk_Div/clk_100MHz
    SLICE_X31Y37         FDRE                                         r  Clk_Div/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.128     1.546 r  Clk_Div/cnt_reg[23]/Q
                         net (fo=4, routed)           0.133     1.679    Clk_Div/cnt_reg_n_0_[23]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.843 r  Clk_Div/cnt_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.159     2.003    Clk_Div/cnt0[23]
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.105     2.108 r  Clk_Div/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.108    Clk_Div/cnt[23]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  Clk_Div/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.930    Clk_Div/clk_100MHz
    SLICE_X31Y37         FDRE                                         r  Clk_Div/cnt_reg[23]/C
                         clock pessimism             -0.512     1.418    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.107     1.525    Clk_Div/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.583    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y34   Clk_Div/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   Clk_Div/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y34   Clk_Div/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y34   Clk_Div/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y34   Clk_Div/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y35   Clk_Div/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y35   Clk_Div/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y35   Clk_Div/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y35   Clk_Div/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   Clk_Div/clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   Clk_Div/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   Clk_Div/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   Clk_Div/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   Clk_Div/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   Clk_Div/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   Clk_Div/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   Clk_Div/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   Clk_Div/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   Clk_Div/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   Clk_Div/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   Clk_Div/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   Clk_Div/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   Clk_Div/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   Clk_Div/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y35   Clk_Div/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y35   Clk_Div/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y35   Clk_Div/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y35   Clk_Div/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36   Clk_Div/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out1_clk_wiz_1

Setup :            1  Failing Endpoint ,  Worst Slack      -10.792ns,  Total Violation      -10.792ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.792ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (clk_out1_clk_wiz_1 rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        0.797ns  (logic 0.456ns (57.212%)  route 0.341ns (42.789%))
  Logic Levels:           0  
  Clock Path Skew:        -9.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 2591.490 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.261ns = ( 2601.245 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  2589.984    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758  2593.459    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.583 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581  2594.165    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.260 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.403    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.845    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.827 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.540    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  2599.636 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.608  2601.244    Driver_MIPI0/Driver_Csi_To_Dvp0/CLK
    SLICE_X19Y18         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.456  2601.700 r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/Q
                         net (fo=2, routed)           0.341  2602.041    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start
    SLICE_X18Y18         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   2590.000  2590.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2590.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.491  2591.491    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187  2588.304 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605  2589.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2590.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         1.489  2591.490    Driver_MIPI0/Driver_Csi_To_Dvp0/bbstub_clk_out1
    SLICE_X18Y18         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/C
                         clock pessimism              0.000  2591.490    
                         clock uncertainty           -0.195  2591.295    
    SLICE_X18Y18         FDRE (Setup_fdre_C_D)       -0.045  2591.250    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg
  -------------------------------------------------------------------
                         required time                       2591.250    
                         arrival time                       -2602.042    
  -------------------------------------------------------------------
                         slack                                -10.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.684ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        -2.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.555     3.490    Driver_MIPI0/Driver_Csi_To_Dvp0/CLK
    SLICE_X19Y18         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.141     3.631 r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/Q
                         net (fo=2, routed)           0.121     3.752    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start
    SLICE_X18Y18         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.815     0.815    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=789, routed)         0.822     0.822    Driver_MIPI0/Driver_Csi_To_Dvp0/bbstub_clk_out1
    SLICE_X18Y18         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.195     1.016    
    SLICE_X18Y18         FDRE (Hold_fdre_C_D)         0.052     1.068    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           3.752    
  -------------------------------------------------------------------
                         slack                                  2.684    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.456ns (21.948%)  route 1.622ns (78.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 11.507 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625     1.625    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     2.081 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.622     3.703    Driver_IIC0/IIC_Write
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507    11.507    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism             -0.084    11.423    
                         clock uncertainty           -0.231    11.193    
    SLICE_X30Y2          FDCE (Setup_fdce_C_D)       -0.016    11.177    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  7.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.158%)  route 0.732ns (83.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567     0.567    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.732     1.439    Driver_IIC0/IIC_Write
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.836     0.836    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.046     0.881    
                         clock uncertainty            0.231     1.112    
    SLICE_X30Y2          FDCE (Hold_fdce_C_D)         0.060     1.172    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack      -10.810ns,  Total Violation      -10.810ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.810ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.842ns  (logic 0.518ns (61.520%)  route 0.324ns (38.480%))
  Logic Levels:           0  
  Clock Path Skew:        -9.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 1296.514 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.285ns = ( 1306.277 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  1294.992    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758  1298.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.592 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581  1299.173    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.269 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.411    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.515 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1302.854    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.836 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.549    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1304.645 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.632  1306.277    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X2Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518  1306.795 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.324  1307.119    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X1Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   1295.000  1295.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  1295.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430  1296.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064  1293.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543  1294.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1295.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.514  1296.514    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X1Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1296.514    
                         clock uncertainty           -0.166  1296.348    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)       -0.040  1296.308    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1296.308    
                         arrival time                       -1307.119    
  -------------------------------------------------------------------
                         slack                                -10.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.687ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        -2.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.566     3.501    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X2Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     3.665 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.100     3.765    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X1Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.834     0.834    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X1Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.166     1.000    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.078     1.078    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           3.765    
  -------------------------------------------------------------------
                         slack                                  2.687    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.188ns  (logic 0.642ns (20.139%)  route 2.546ns (79.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 91.625 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    90.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549    91.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    88.282 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    89.904    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    90.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    91.625    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    92.143 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.516    93.660    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.124    93.784 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.030    94.813    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism             -0.084   101.423    
                         clock uncertainty           -0.231   101.193    
    SLICE_X30Y1          FDRE (Setup_fdre_C_R)       -0.524   100.669    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        100.669    
                         arrival time                         -94.813    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.188ns  (logic 0.642ns (20.139%)  route 2.546ns (79.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 91.625 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    90.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549    91.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    88.282 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    89.904    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    90.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    91.625    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    92.143 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.516    93.660    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.124    93.784 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.030    94.813    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism             -0.084   101.423    
                         clock uncertainty           -0.231   101.193    
    SLICE_X30Y1          FDRE (Setup_fdre_C_R)       -0.524   100.669    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        100.669    
                         arrival time                         -94.813    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.188ns  (logic 0.642ns (20.139%)  route 2.546ns (79.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 91.625 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    90.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549    91.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    88.282 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    89.904    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    90.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    91.625    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    92.143 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.516    93.660    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.124    93.784 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.030    94.813    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism             -0.084   101.423    
                         clock uncertainty           -0.231   101.193    
    SLICE_X30Y1          FDRE (Setup_fdre_C_R)       -0.524   100.669    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        100.669    
                         arrival time                         -94.813    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.188ns  (logic 0.642ns (20.139%)  route 2.546ns (79.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 91.625 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    90.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549    91.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    88.282 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    89.904    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    90.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    91.625    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    92.143 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.516    93.660    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.124    93.784 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.030    94.813    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism             -0.084   101.423    
                         clock uncertainty           -0.231   101.193    
    SLICE_X30Y1          FDRE (Setup_fdre_C_R)       -0.524   100.669    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        100.669    
                         arrival time                         -94.813    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.983ns  (logic 0.642ns (21.521%)  route 2.341ns (78.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 91.625 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    90.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549    91.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    88.282 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    89.904    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    90.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    91.625    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    92.143 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.507    93.651    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124    93.775 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.834    94.609    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism             -0.084   101.423    
                         clock uncertainty           -0.231   101.193    
    SLICE_X30Y1          FDRE (Setup_fdre_C_CE)      -0.169   101.024    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        101.024    
                         arrival time                         -94.609    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.983ns  (logic 0.642ns (21.521%)  route 2.341ns (78.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 91.625 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    90.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549    91.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    88.282 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    89.904    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    90.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    91.625    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    92.143 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.507    93.651    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124    93.775 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.834    94.609    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism             -0.084   101.423    
                         clock uncertainty           -0.231   101.193    
    SLICE_X30Y1          FDRE (Setup_fdre_C_CE)      -0.169   101.024    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        101.024    
                         arrival time                         -94.609    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.983ns  (logic 0.642ns (21.521%)  route 2.341ns (78.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 91.625 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    90.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549    91.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    88.282 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    89.904    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    90.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    91.625    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    92.143 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.507    93.651    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124    93.775 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.834    94.609    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism             -0.084   101.423    
                         clock uncertainty           -0.231   101.193    
    SLICE_X30Y1          FDRE (Setup_fdre_C_CE)      -0.169   101.024    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        101.024    
                         arrival time                         -94.609    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.983ns  (logic 0.642ns (21.521%)  route 2.341ns (78.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 91.625 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    90.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549    91.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    88.282 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    89.904    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    90.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    91.625    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    92.143 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.507    93.651    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124    93.775 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.834    94.609    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism             -0.084   101.423    
                         clock uncertainty           -0.231   101.193    
    SLICE_X30Y1          FDRE (Setup_fdre_C_CE)      -0.169   101.024    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        101.024    
                         arrival time                         -94.609    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.044ns  (logic 0.642ns (31.404%)  route 1.402ns (68.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 91.625 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    90.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549    91.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    88.282 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    89.904    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    90.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    91.625    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    92.143 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.402    93.546    Diver_OV5647_Init/IIC_Busy
    SLICE_X31Y2          LUT6 (Prop_lut6_I4_O)        0.124    93.670 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    93.670    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507   101.507    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism             -0.084   101.423    
                         clock uncertainty           -0.231   101.193    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)        0.032   101.225    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                        101.225    
                         arrival time                         -93.670    
  -------------------------------------------------------------------
                         slack                                  7.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.209ns (22.984%)  route 0.700ns (77.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.164     0.731 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.700     1.431    Diver_OV5647_Init/IIC_Busy
    SLICE_X31Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.476 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     1.476    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.046     0.881    
                         clock uncertainty            0.231     1.112    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.092     1.204    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.073%)  route 1.015ns (82.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.164     0.731 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.715     1.446    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.491 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.300     1.791    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.046     0.881    
                         clock uncertainty            0.231     1.112    
    SLICE_X30Y1          FDRE (Hold_fdre_C_CE)       -0.016     1.096    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.073%)  route 1.015ns (82.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.164     0.731 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.715     1.446    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.491 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.300     1.791    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.046     0.881    
                         clock uncertainty            0.231     1.112    
    SLICE_X30Y1          FDRE (Hold_fdre_C_CE)       -0.016     1.096    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.073%)  route 1.015ns (82.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.164     0.731 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.715     1.446    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.491 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.300     1.791    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.046     0.881    
                         clock uncertainty            0.231     1.112    
    SLICE_X30Y1          FDRE (Hold_fdre_C_CE)       -0.016     1.096    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.073%)  route 1.015ns (82.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.164     0.731 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.715     1.446    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.491 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.300     1.791    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.046     0.881    
                         clock uncertainty            0.231     1.112    
    SLICE_X30Y1          FDRE (Hold_fdre_C_CE)       -0.016     1.096    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.209ns (16.241%)  route 1.078ns (83.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.164     0.731 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.690     1.421    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.045     1.466 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.388     1.853    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.046     0.881    
                         clock uncertainty            0.231     1.112    
    SLICE_X30Y1          FDRE (Hold_fdre_C_R)         0.009     1.121    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.209ns (16.241%)  route 1.078ns (83.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.164     0.731 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.690     1.421    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.045     1.466 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.388     1.853    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.046     0.881    
                         clock uncertainty            0.231     1.112    
    SLICE_X30Y1          FDRE (Hold_fdre_C_R)         0.009     1.121    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.209ns (16.241%)  route 1.078ns (83.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.164     0.731 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.690     1.421    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.045     1.466 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.388     1.853    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.046     0.881    
                         clock uncertainty            0.231     1.112    
    SLICE_X30Y1          FDRE (Hold_fdre_C_R)         0.009     1.121    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.209ns (16.241%)  route 1.078ns (83.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.567     0.567    Driver_IIC0/clk_out1
    SLICE_X30Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.164     0.731 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.690     1.421    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.045     1.466 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.388     1.853    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836     0.836    Diver_OV5647_Init/clk_out4
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.046     0.881    
                         clock uncertainty            0.231     1.112    
    SLICE_X30Y1          FDRE (Hold_fdre_C_R)         0.009     1.121    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.733    





