William C. Athas , Lars J. Svensson , Jeffrey G. Koller , Nestoras Tzartzanis , Eric Ying-Chin Chou, Low-power digital systems based on adiabatic-switching principles, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.398-407, Dec. 1994[doi>10.1109/92.335009]
Chan, S. C., Restle, P. J., James, N. K., and Franch, R. L. 2004. A 4.6 ghz resonant global clock distribution network. In Proceedings of the International Solid-State Circuits Conference (ISSCC), 341--343.
Steven C. Chan , Kenneth L. Shepard , Phillip J. Restle, Design of Resonant Global Clock Distributions, Proceedings of the 21st International Conference on Computer Design, p.248, October 13-15, 2003
Chan, S. C., Shepard, K. L., and Restle, P. J. 2005. Uniform-Phase uniform amplitude resonant-load global clock distrbutions. IEEE J. Solid-State Circ. 40, 1, 102--109.
Rishi Chaturvedi , Jiang Hu, An efficient merging scheme for prescribed skew clock routing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.6, p.750-754, June 2005[doi>10.1109/TVLSI.2005.848821]
V. L. Chi, Salphasic Distribution of Clock Signals for Synchronous Systems, IEEE Transactions on Computers, v.43 n.5, p.597-602, May 1994[doi>10.1109/12.280806]
Chueh, J.-Y., Ziesler, C. H., and Papaefthymiou, M. C. 2004a. Empirical evaluation of timing and power in resonant clock distribution. In Proceedings of the International Symposium on Circuits and Systems (ISCAS), 249--252.
Chueh, J.-Y., Ziesler, C. H., and Papaefthymiou, M. C. 2004b. Experimental evaluation of resonant clock distribution. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI Emergim Trends in VLSI System Design (ISVLSI), 135--140.
Cong, J. and Koh, C.-K. 1995. Minimum-Cost bounded-skew clock routing. In Proceedings of the IEEE International Symposium on Circuits and Systems. Vol. 1, 215--218.
Drake, A. J., Nowka, K. J., Nguyen, T. Y., Burns, J. L., and Brown, R. B. 2004. Resonant clocking using distributed parasitic capacitance. IEEE J. Solid-State Circ. 39, 9, 1520--1528.
John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990[doi>10.1109/12.55696]
Stephan Held , Bernhard Korte , Jens MaÎ²berg , Matthias Ringe , Jens Vygen, Clock Scheduling and Clocktree Construction for High Performance ASICS, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.232, November 09-13, 2003[doi>10.1109/ICCAD.2003.48]
George Karypis , Rajat Aggarwal , Vipin Kumar , Shashi Shekhar, Multilevel hypergraph partitioning: applications in VLSI domain, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.69-79, March 1999[doi>10.1109/92.748202]
Ivan S. Kourtev , Eby G. Friedman, Timing optimization through clock skew scheduling, Kluwer Academic Publishers, Norwell, MA, 2000
Leon, A. S., Tam, K. W., Shin, J. L., Weisner, D., and Schumacher, F. 2007. A power efficient high-throughput 32-thread sparc processor. IEEE J. Solid State Circ. 42, 1, 7--16.
Mercey, G. D. 2003. A 18ghz rotary traveling wave vco in cmos with i/q outputs. In European Solid-State Circuits Conference (ESSCIRC), 489--492.
O'Mahony, F. 2003. 10 ghz global clock distribution using coupled standing-wave oscillators. Ph.D. thesis, Stanford University.
Frank O'Mahony , C. Patrick Yue , Mark A. Horowitz , S. Simon Wong, Design of a 10GHz clock distribution network using coupled standing-wave oscillators, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776005]
Pham, D. C., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudhry, R., Cox, D., Harvey, P., Harvey, P. M., Hofstee, H. P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S., Riley, M., Stasiak, D. L., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., and Yazawa, K. 2006. Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. IEEE J. Solid-State Circ. 41, 1, 179--196.
Rosenfeld, J. and Friedman, E. G. 2006a. Design methodologies for global resonant h-tree clock distribution networks. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 2073--2076.
Jonathan Rosenfeld , Eby G. Friedman, Sensitivity evaluation of global resonant H-tree clock distribution networks, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127955]
Jonathan Rosenfeld , Eby G. Friedman, Design methodology for global resonant H-tree clock distribution networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.2, p.135-148, February 2007[doi>10.1109/TVLSI.2007.893576]
Rusu, S., Tam, S., ad D. Ayers, H. M., Chang, J., Cherkauer, B., Stinson, J., Benoit, J., Varada, R., Leung, J., Limaye, R. D., and Vora, S. 2007. A 65 nm dual-core multithreaded xeon processor with 16-mb l3 cache. IEEE J. Solid State Circ. 42, 1, 17--25.
Baris Taskin , Ivan S. Kourtev, Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.1, p.12-27, January 2004[doi>10.1109/TVLSI.2003.820525]
Taskin, B. and Kourtev, I. S. 2006a. Timing-Driven physical design for VLSI circuits using resonant rotary clocking. In Proceedings of the IEEE International Conference on Midwest Symposium on Circuits and Systems (MWSCAS).
Taskin, B. and Kourtev, I. S. 2006b. A timing optimization method based on clock skew scheduling and partitioning in a parallel computing environment. In Proceedings of the IEEE International Conference on Midwest Symposium on Circuits and Systems (MWSCAS).
Taskin, B., Wood, J., and Kourtev, I. S. 2005. Timing-Driven physical design for digital synchronous VLSI circuits using resonant clocking. In Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), 53--59.
Ganesh Venkataraman , Jiang Hu , Frank Liu, Integrated placement and skew optimization for rotary clocking, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.2, p.149-158, February 2007[doi>10.1109/TVLSI.2007.893577]
Ganesh Venkataraman , Jiang Hu , Frank Liu , C-N. Sze, Integrated placement and skew optimization for rotary clocking, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Wood, J., Edwards, T., and Lipa, S. 2001a. Rotary traveling-wave oscillator arrays: A new clock technology. IEEE J. Solid-State Circ. 36, 11, 1654--1665.
Wood, J., Lipa, S., Franzon, P., and Steer, M. 2001b. Multi-Gigahertz low-power low-skew rotary clock scheme. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), 400--401.
Zhengtao Yu , Xun Liu, Power Analysis of Rotary Clock, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.150-155, May 11-12, 2005[doi>10.1109/ISVLSI.2005.58]
Yu, Z. and Liu, X. 2005b. Power minimization of rotary clock design. In Proceedings of the IEEE International SOC Conference, 19--24.
Zhengtao Yu , Xun Liu, Design of rotary clock based circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278493]
Zhengtao Yu , Xun Liu, Low-power rotary clock array design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.1, p.5-12, January 2007[doi>10.1109/TVLSI.2006.887804]
