// Seed: 277525633
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    input wand id_2,
    output uwire id_3,
    input tri0 id_4,
    output tri id_5,
    output wand id_6,
    id_10 = -1,
    input tri0 id_7,
    input uwire id_8
);
  tri0 id_11 = 1, id_12, id_13;
  wire id_14, id_15;
  supply0 id_16, id_17;
  module_0 modCall_1 ();
  assign id_16 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_18, id_19;
  if (-1 && ({-1{~id_15}})) always id_18 = id_9;
  else wire id_20;
endmodule
