Coverage Report by instance with details

=================================================================================
=== Instance: /top/if_handle
=== Design Unit: work.FIFO_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/if_handle --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.FIFO
=================================================================================

Assertion Coverage:
    Assertions                      14        14         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/RST_COUNT   ../Design/FIFO.sv(105)             0          1
/top/DUT/RST_RDPTR   ../Design/FIFO.sv(107)             0          1
/top/DUT/RST_WRPTR   ../Design/FIFO.sv(109)             0          1
/top/DUT/FULL_ASSERT ../Design/FIFO.sv(114)             0          1
/top/DUT/EMPTY_ASSERT
                     ../Design/FIFO.sv(119)             0          1
/top/DUT/ALMOSTFULL_ASSERT
                     ../Design/FIFO.sv(124)             0          1
/top/DUT/ALMOSTEMPTY_ASSERT
                     ../Design/FIFO.sv(129)             0          1
/top/DUT/UNDERFLOW_ASSERT
                     ../Design/FIFO.sv(135)             0          1
/top/DUT/OVERFLOW_ASSERT
                     ../Design/FIFO.sv(138)             0          1
/top/DUT/WRACK_ASSERT
                     ../Design/FIFO.sv(141)             0          1
/top/DUT/RDPTR_ASSERT
                     ../Design/FIFO.sv(144)             0          1
/top/DUT/WRPTR_ASSERT
                     ../Design/FIFO.sv(147)             0          1
/top/DUT/COUNT_UP_ASSERT
                     ../Design/FIFO.sv(150)             0          1
/top/DUT/COUNT_DOWN_ASSERT
                     ../Design/FIFO.sv(153)             0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        33        33         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Design/FIFO.sv
------------------------------------IF Branch------------------------------------
    43                                     10207     Count coming in to IF
    43              1                        416     	if (!rst_n) begin
    51              1                       3125     	else if (wr_en && count < FIFO_DEPTH) begin
    56              1                       6666     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                      6666     Count coming in to IF
    58              1                       3676     		if (full & wr_en)
    60              1                       2990     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                      7073     Count coming in to IF
    66              1                        413     	if (!rst_n) begin
    71              1                       2839     	else if (rd_en && count != 0) begin
    74              1                       3821     	end else begin	// BUG : Squential Output "Underflow" is Created
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                      3821     Count coming in to IF
    75              1                        150     		if (empty && rd_en) begin
    77              1                       3671     		end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                      8127     Count coming in to IF
    84              1                        415     	if (!rst_n) begin
    87              1                       7712     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    88                                      7712     Count coming in to IF
    88              1                       2161     		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    90              1                        867     		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
                                            4684     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    95                                      3229     Count coming in to IF
    95              1                        637     assign full = (count == FIFO_DEPTH)? 1 : 0;
    95              2                       2592     assign full = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                      3229     Count coming in to IF
    96              1                        230     assign empty = (count == 0)? 1 : 0;
    96              2                       2999     assign empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                      3229     Count coming in to IF
    98              1                        315     assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0; 
    98              2                       2914     assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                      3229     Count coming in to IF
    99              1                        269     assign almostempty = (count == 1)? 1 : 0;
    99              2                       2960     assign almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    104                                     5721     Count coming in to IF
    104             1                        411     	if (!rst_n) begin
                                            5310     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                     5721     Count coming in to IF
    113             1                       1861     	if (count == FIFO_DEPTH) begin
                                            3860     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    118                                     5721     Count coming in to IF
    118             1                        548     	if (count == 0) begin
                                            5173     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                     5721     Count coming in to IF
    123             1                        457     	if (count == FIFO_DEPTH - 2) begin
                                            5264     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    128                                     5721     Count coming in to IF
    128             1                        387     	if (count == 1) begin
                                            5334     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      22        21         1    95.45%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File ../Design/FIFO.sv
----------------Focused Condition View-------------------
Line       51 Item    1  (wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
        wr_en         Y
  (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  wr_en_0               -                             
  Row   2:          1  wr_en_1               (count < 8)                   
  Row   3:          1  (count < 8)_0         wr_en                         
  Row   4:          1  (count < 8)_1         wr_en                         

----------------Focused Condition View-------------------
Line       58 Item    1  (full & wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        full         N  '_0' not hit             Hit '_0'
       wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  full_0                wr_en                         
  Row   2:          1  full_1                wr_en                         
  Row   3:          1  wr_en_0               full                          
  Row   4:          1  wr_en_1               full                          

----------------Focused Condition View-------------------
Line       71 Item    1  (rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
         rd_en         Y
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (count != 0)                  
  Row   3:          1  (count != 0)_0        rd_en                         
  Row   4:          1  (count != 0)_1        rd_en                         

----------------Focused Condition View-------------------
Line       75 Item    1  (empty && rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       empty         Y
       rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  empty_0               -                             
  Row   2:          1  empty_1               rd_en                         
  Row   3:          1  rd_en_0               empty                         
  Row   4:          1  rd_en_1               empty                         

----------------Focused Condition View-------------------
Line       88 Item    1  ((~rd_en && wr_en) && ~full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
        full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               (~full && wr_en)              
  Row   2:          1  rd_en_1               -                             
  Row   3:          1  wr_en_0               ~rd_en                        
  Row   4:          1  wr_en_1               (~full && ~rd_en)             
  Row   5:          1  full_0                (~rd_en && wr_en)             
  Row   6:          1  full_1                (~rd_en && wr_en)             

----------------Focused Condition View-------------------
Line       90 Item    1  ((rd_en && ~wr_en) && ~empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
       empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (~empty && ~wr_en)            
  Row   3:          1  wr_en_0               (~empty && rd_en)             
  Row   4:          1  wr_en_1               rd_en                         
  Row   5:          1  empty_0               (rd_en && ~wr_en)             
  Row   6:          1  empty_1               (rd_en && ~wr_en)             

----------------Focused Condition View-------------------
Line       95 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       98 Item    1  (count == (8 - 2))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 2))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 2))_0  -                             
  Row   2:          1  (count == (8 - 2))_1  -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             

----------------Focused Condition View-------------------
Line       113 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       118 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       123 Item    1  (count == (8 - 2))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 2))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 2))_0  -                             
  Row   2:          1  (count == (8 - 2))_1  -                             

----------------Focused Condition View-------------------
Line       128 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Design/FIFO.sv
    8                                                module FIFO(FIFO_if.DUT if_handle);
    9                                                parameter FIFO_WIDTH = 16;
    10                                               parameter FIFO_DEPTH = 8;
    11                                               
    12                                               wire [FIFO_WIDTH-1:0] data_in;
    13                                               assign data_in = if_handle.data_in;
    14                                               
    15                                               wire clk, rst_n, wr_en, rd_en;
    16                                               assign clk 	 = if_handle.clk;
    17                                               assign rst_n = if_handle.rst_n;
    18                                               assign wr_en = if_handle.wr_en;
    19                                               assign rd_en = if_handle.rd_en;
    20                                               
    21                                               reg [FIFO_WIDTH-1:0] data_out;
    22                                               assign if_handle.data_out = data_out;
    23                                               
    24                                               reg wr_ack, overflow,underflow;
    25                                               assign if_handle.wr_ack = wr_ack;
    26                                               assign if_handle.overflow = overflow;
    27                                               
    28                                               wire full, empty, almostfull, almostempty;
    29                                               assign if_handle.full = full;
    30                                               assign if_handle.empty = empty;
    31                                               assign if_handle.almostfull = almostfull;
    32                                               assign if_handle.almostempty = almostempty;
    33                                               assign if_handle.underflow = underflow;
    34                                               
    35                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    36                                               
    37                                               reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    38                                               
    39                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    40                                               reg [max_fifo_addr:0] count;
    41                                               
    42              1                      10207     always @(posedge clk or negedge rst_n) begin
    43                                               	if (!rst_n) begin
    44              1                        416     		wr_ptr <= 0;
    45              1                        416     		overflow <= 0; 	// Bug: No Value during Reset 
    46              1                        416     		wr_ack <= 0; 	// Bug: No Value during Reset
    47              1                        416     		for (int i = 0; i < FIFO_DEPTH ; i++ ) begin 
    47              2                       3328     
    48              1                       3328     			mem[i] = 0; // Bug: No Values during Reset
    49                                               		end
    50                                               	end
    51                                               	else if (wr_en && count < FIFO_DEPTH) begin
    52              1                       3125     		mem[wr_ptr] <= data_in;
    53              1                       3125     		wr_ack <= 1;
    54              1                       3125     		wr_ptr <= wr_ptr + 1;
    55                                               	end
    56                                               	else begin 
    57              1                       6666     		wr_ack <= 0; 
    58                                               		if (full & wr_en)
    59              1                       3676     			overflow <= 1;
    60                                               		else
    61              1                       2990     			overflow <= 0;
    62                                               	end
    63                                               end
    64                                               
    65              1                       7073     always @(posedge clk or negedge rst_n) begin
    66                                               	if (!rst_n) begin
    67              1                        413     		rd_ptr <= 0;
    68              1                        413     		data_out <= 0; // BUG: No Value during Reset
    69              1                        413     		underflow <= 0;
    70                                               	end
    71                                               	else if (rd_en && count != 0) begin
    72              1                       2839     		data_out <= mem[rd_ptr];
    73              1                       2839     		rd_ptr <= rd_ptr + 1;
    74                                               	end else begin	// BUG : Squential Output "Underflow" is Created
    75                                               		if (empty && rd_en) begin
    76              1                        150     			underflow <= 1;
    77                                               		end else begin
    78              1                       3671     			underflow <= 0;
    79                                               		end
    80                                               	end
    81                                               end
    82                                               
    83              1                       8127     always @(posedge clk or negedge rst_n) begin
    84                                               	if (!rst_n) begin
    85              1                        415     		count <= 0;
    86                                               	end
    87                                               	else begin
    88                                               		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    89              1                       2161     			count <= count + 1;
    90                                               		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
    91              1                        867     			count <= count - 1;
    92                                               	end
    93                                               end
    94                                               
    95              1                       3230     assign full = (count == FIFO_DEPTH)? 1 : 0;
    96              1                       3230     assign empty = (count == 0)? 1 : 0;
    97                                               //assign underflow = (empty && rd_en)? 1 : 0; //BUG : the Output is Squential 
    98              1                       3230     assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0; 
    99              1                       3230     assign almostempty = (count == 1)? 1 : 0;
    100                                              
    101                                              `ifdef ASSERTIONS
    102                                              //------------ Combintional Assertions ------------//
    103             1                       5721     	always_comb begin

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        106       106         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                        count[3-0]           1           1      100.00 
                                     data_in[0-15]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         53 
Toggled Node Count   =         53 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (106 of 106 bins)

=================================================================================
=== Instance: /top/Testbench
=== Design Unit: work.FIFO_tb
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/Testbench/#ublk#182146786#12/immed__14
                     ../Verification/testbench.sv(14)
                                                        0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        21         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/Testbench --
NOTE: The modification timestamp for source file '../Verification/testbench.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Verification/testbench.sv
    3                                                module FIFO_tb(FIFO_if.TEST if_handle);
    4               1                          1         FIFO_transaction F_txn = new();
    5                                                    initial begin
    6                                                        // Start of Verification
    7               1                          1                 $display("Start of Verification");
    8               1                          1                 Initialization();
    9                                                        // Reset Assert
    10              1                          1                 Reset_Assert();
    11                                                       // Simple Randomization
    12              1                      10000                 repeat(1000)begin
    13              1                      10000                     @(negedge if_handle.clk);
    14                                                               assert(F_txn.randomize());
    15              1                      10000                     Stimulus();
    16                                                           end
    17                                                       // End of Verification
    18              1                          1                 $display("End of Verification");
    19              1                          1                 F_txn.scoreboard();
    20              1                          1                 $stop;
    21                                                   end
    22                                               
    23                                                   task Reset_Assert();
    24              1                          1             if_handle.rst_n = 0;
    25              1                          1             @(negedge if_handle.clk);
    26              1                          1             if_handle.rst_n = 1;
    27                                                   endtask
    28                                               
    29                                                   task Stimulus();
    30              1                      10000             if_handle.rst_n     = F_txn.rst_n;
    31              1                      10000             if_handle.data_in   = F_txn.data_in ;
    32              1                      10000             if_handle.wr_en     = F_txn.wr_en; 
    33              1                      10000             if_handle.rd_en     = F_txn.rd_en;
    34                                                   endtask
    35                                               
    36                                                   task Initialization();
    37              1                          1             if_handle.rst_n     = 1;
    38              1                          1             if_handle.data_in   = 0 ;
    39              1                          1             if_handle.wr_en     = 0; 
    40              1                          1             if_handle.rd_en     = 0;


=================================================================================
=== Instance: /top/Monitor
=== Design Unit: work.FIFO_MONITOR
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      20        20         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/Monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Verification/monitor.sv
    3                                                module FIFO_MONITOR(FIFO_if.MONITOR if_handle);
    4               1                          1         FIFO_transaction F_txn = new();
    5               1                          1         FIFO_scoreboard F_score = new();
    6               1                          1         FIFO_coverage   F_cvg = new();
    7                                                    initial begin
    8               1                          1             forever begin
    9               1                      10000                 @(negedge if_handle.clk);
    10              1                      10000                 SAMPLE_DATA();
    11                                                           // Coverage
    12                                                               fork
    13              1                      10000                         F_cvg.sample_data(F_txn);        
    14                                                               join
    15                                                           // Checking
    16                                                               fork
    17              1                      10000                         F_score.check_data(F_txn);
    18                                                               join
    19                                                       end
    20                                                   end
    21                                               
    22                                                   task SAMPLE_DATA();
    23              1                      10000             F_txn.rst_n     = if_handle.rst_n;
    24              1                      10000             F_txn.data_in   = if_handle.data_in;
    25              1                      10000             F_txn.wr_en     = if_handle.wr_en; 
    26              1                      10000             F_txn.rd_en     = if_handle.rd_en;
    27              1                      10000             F_txn.data_out  = if_handle.data_out;
    28              1                      10000             F_txn.wr_ack    = if_handle.wr_ack; 
    29              1                      10000             F_txn.overflow  = if_handle.overflow;
    30              1                      10000             F_txn.full      = if_handle.full; 
    31              1                      10000             F_txn.empty     = if_handle.empty;
    32              1                      10000             F_txn.almostfull  = if_handle.almostfull; 
    33              1                      10000             F_txn.almostempty = if_handle.almostempty; 
    34              1                      10000             F_txn.underflow   = if_handle.underflow;


=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Verification/top.sv
    3                                                module top();
    4                                                    // Clock Generation
    5                                                        bit clk;
    6                                                        localparam CLK_PERIOD = 2;
    7                                                        initial begin
    8               1                          1                 clk = 1'b0;
    9               1                          1                 forever begin
    10              1                      20003                     #(CLK_PERIOD/2)clk = ~clk;
    10              2                      20002     

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /shared_pkg
=== Design Unit: work.shared_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        10         1    90.90%

================================Branch Details================================

Branch Coverage for instance /shared_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Verification/Shared_Package.sv
------------------------------------IF Branch------------------------------------
    180                                    10000     Count coming in to IF
    180             1                    ***0***                     if (F_txn.data_out != data_out_ref) begin
    183             1                      10000                     end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    189                                    10000     Count coming in to IF
    189             1                        210                     if(!(F_txn.rst_n))begin
    197             1                       9790                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    199                                     9790     Count coming in to IF
    199             1                       3125                         if (F_txn.wr_en && count_ref < FIFO_DEPTH) begin
                                            6665     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    205                                     9790     Count coming in to IF
    205             1                       2839                         if (F_txn.rd_en && count_ref != 0) begin
                                            6951     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    211                                     9790     Count coming in to IF
    211             1                       2161                         if	( ({F_txn.wr_en, F_txn.rd_en} == 2'b10) && !F_txn.full) 
    213             1                        867                         else if ( ({F_txn.wr_en, F_txn.rd_en} == 2'b01) && !F_txn.empty)
                                            6762     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      11        10         1    90.90%

================================Condition Details================================

Condition Coverage for instance /shared_pkg --

  File ../Verification/Shared_Package.sv
----------------Focused Condition View-------------------
Line       180 Item    1  (F_txn.data_out != this.data_out_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (F_txn.data_out != this.data_out_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:          1  (F_txn.data_out != this.data_out_ref)_0  -                             
  Row   2:    ***0***  (F_txn.data_out != this.data_out_ref)_1  -                             

----------------Focused Condition View-------------------
Line       199 Item    1  (F_txn.wr_en && (this.count_ref < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
           F_txn.wr_en         Y
  (this.count_ref < 8)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  F_txn.wr_en_0           -                             
  Row   2:          1  F_txn.wr_en_1           (this.count_ref < 8)          
  Row   3:          1  (this.count_ref < 8)_0  F_txn.wr_en                   
  Row   4:          1  (this.count_ref < 8)_1  F_txn.wr_en                   

----------------Focused Condition View-------------------
Line       205 Item    1  (F_txn.rd_en && (this.count_ref != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
            F_txn.rd_en         Y
  (this.count_ref != 0)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  F_txn.rd_en_0            -                             
  Row   2:          1  F_txn.rd_en_1            (this.count_ref != 0)         
  Row   3:          1  (this.count_ref != 0)_0  F_txn.rd_en                   
  Row   4:          1  (this.count_ref != 0)_1  F_txn.rd_en                   

----------------Focused Condition View-------------------
Line       211 Item    1  (~F_txn.rd_en && F_txn.wr_en && ~F_txn.full)
Condition totals: 3 of 3 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  F_txn.rd_en         Y
  F_txn.wr_en         Y
   F_txn.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_txn.rd_en_0         (F_txn.wr_en && ~F_txn.full)  
  Row   2:          1  F_txn.rd_en_1         -                             
  Row   3:          1  F_txn.wr_en_0         ~F_txn.rd_en                  
  Row   4:          1  F_txn.wr_en_1         (~F_txn.rd_en && ~F_txn.full) 
  Row   5:          1  F_txn.full_0          (~F_txn.rd_en && F_txn.wr_en) 
  Row   6:          1  F_txn.full_1          (~F_txn.rd_en && F_txn.wr_en) 

----------------Focused Condition View-------------------
Line       213 Item    1  (F_txn.rd_en && ~F_txn.wr_en && ~F_txn.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  F_txn.rd_en         Y
  F_txn.wr_en         Y
  F_txn.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_txn.rd_en_0         -                             
  Row   2:          1  F_txn.rd_en_1         (~F_txn.wr_en && ~F_txn.empty)
  Row   3:          1  F_txn.wr_en_0         (F_txn.rd_en && ~F_txn.empty) 
  Row   4:          1  F_txn.wr_en_1         F_txn.rd_en                   
  Row   5:          1  F_txn.empty_0         (F_txn.rd_en && ~F_txn.wr_en) 
  Row   6:          1  F_txn.empty_1         (F_txn.rd_en && ~F_txn.wr_en) 



Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         15        na        na        na
            Covergroup Bins         58        58         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /shared_pkg/FIFO_coverage/F_cvg_grp             100.00%        100          -    Covered              
    covered/total bins:                                    58         58          -                      
    missing/total bins:                                     0         58          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint RD_EN                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin RD_EN_ON                                     3047          1          -    Covered              
        bin RD_EN_OFF                                    6953          1          -    Covered              
    Coverpoint WR_EN                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_EN_ON                                     6948          1          -    Covered              
        bin WR_EN_OFF                                    3052          1          -    Covered              
    Coverpoint WR_ACK                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_ACK_YES                                   3125          1          -    Covered              
        bin WR_ACK_NO                                    6875          1          -    Covered              
    Coverpoint OVERFLOW                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin OVERFLOW_YES                                 3676          1          -    Covered              
        bin OVERFLOW_NO                                  6324          1          -    Covered              
    Coverpoint FULL                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin FULL_YES                                     5418          1          -    Covered              
        bin FULL_NO                                      4582          1          -    Covered              
    Coverpoint ALMOST_FULL                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_FULL_YES                               559          1          -    Covered              
        bin ALMOST_FULL_NO                               9441          1          -    Covered              
    Coverpoint UNDERFLOW                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin UNDERFLOW_YES                                 156          1          -    Covered              
        bin UNDERFLOW_NO                                 9844          1          -    Covered              
    Coverpoint EMPTY                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin EMPTY_YES                                     502          1          -    Covered              
        bin EMPTY_NO                                     9498          1          -    Covered              
    Coverpoint ALMOST_EMPTY                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_EMPTY_YES                              460          1          -    Covered              
        bin ALMOST_EMPTY_NO                              9540          1          -    Covered              
    Cross RD_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         6283          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          324          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         2755          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          136          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          241          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           51          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross RD_FULL                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         2831          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          374          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         1192          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          185          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                         1209          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          533          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         2539          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         1137          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         2768          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          120          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         6270          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          340          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          113          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          233          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           51          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross WR_FULL                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         1225          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          167          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         2798          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          392          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          542          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                         1200          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         1118          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         2558          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,WR_ACK_NO>                    2106          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_NO>                     4769          1          -    Covered              
            bin <WR_EN_OFF,WR_ACK_YES>                    946          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_YES>                    2179          1          -    Covered              
    Cross RD_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,WR_ACK_NO>                    4770          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_NO>                     2105          1          -    Covered              
            bin <RD_EN_OFF,WR_ACK_YES>                   2183          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_YES>                     942          1          -    Covered              
 Covergroup instance \/shared_pkg::FIFO_coverage::F_cvg_grp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    58         58          -                      
    missing/total bins:                                     0         58          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint RD_EN [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin RD_EN_ON                                     3047          1          -    Covered              
        bin RD_EN_OFF                                    6953          1          -    Covered              
    Coverpoint WR_EN [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_EN_ON                                     6948          1          -    Covered              
        bin WR_EN_OFF                                    3052          1          -    Covered              
    Coverpoint WR_ACK [1]                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_ACK_YES                                   3125          1          -    Covered              
        bin WR_ACK_NO                                    6875          1          -    Covered              
    Coverpoint OVERFLOW [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin OVERFLOW_YES                                 3676          1          -    Covered              
        bin OVERFLOW_NO                                  6324          1          -    Covered              
    Coverpoint FULL [1]                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin FULL_YES                                     5418          1          -    Covered              
        bin FULL_NO                                      4582          1          -    Covered              
    Coverpoint ALMOST_FULL [1]                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_FULL_YES                               559          1          -    Covered              
        bin ALMOST_FULL_NO                               9441          1          -    Covered              
    Coverpoint UNDERFLOW [1]                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin UNDERFLOW_YES                                 156          1          -    Covered              
        bin UNDERFLOW_NO                                 9844          1          -    Covered              
    Coverpoint EMPTY [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin EMPTY_YES                                     502          1          -    Covered              
        bin EMPTY_NO                                     9498          1          -    Covered              
    Coverpoint ALMOST_EMPTY [1]                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_EMPTY_YES                              460          1          -    Covered              
        bin ALMOST_EMPTY_NO                              9540          1          -    Covered              
    Cross RD_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         6283          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          324          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         2755          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          136          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          241          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           51          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross RD_FULL                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         2831          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          374          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         1192          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          185          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                         1209          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          533          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         2539          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         1137          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         2768          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          120          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         6270          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          340          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          113          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          233          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           51          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross WR_FULL                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         1225          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          167          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         2798          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          392          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          542          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                         1200          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         1118          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         2558          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,WR_ACK_NO>                    2106          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_NO>                     4769          1          -    Covered              
            bin <WR_EN_OFF,WR_ACK_YES>                    946          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_YES>                    2179          1          -    Covered              
    Cross RD_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,WR_ACK_NO>                    4770          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_NO>                     2105          1          -    Covered              
            bin <RD_EN_OFF,WR_ACK_YES>                   2183          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_YES>                     942          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      44        42         2    95.45%

================================Statement Details================================

Statement Coverage for instance /shared_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Verification/Shared_Package.sv
    1                                                package shared_pkg;
    2                                                    parameter FIFO_WIDTH = 16;
    3                                                    parameter FIFO_DEPTH = 8;
    4                                                    int correct_count , error_count;
    5                                                
    6                                                    class FIFO_transaction;
    7                                                        // Signals
    8                                                            // Inputs
    9                                                                rand bit rst_n;
    10                                                               rand bit [FIFO_WIDTH-1:0] data_in;
    11                                                               rand bit wr_en, rd_en;
    12                                                           // Outputs
    13                                                               bit [FIFO_WIDTH-1:0] data_out;
    14                                                               bit wr_ack, overflow;
    15                                                               bit full, empty, almostfull, almostempty, underflow;
    16                                                           // Variables
    17                                                               int RD_EN_ON_DIST , WR_EN_ON_DIST;
    18                                               
    19                                                       // Constraints
    20                                                           constraint reset_const{
    21                                                               rst_n dist{0:/2 , 1:/ 98};
    22                                                           }   
    23                                               
    24                                                           constraint wr_en_const{
    25                                                               wr_en dist{1:/WR_EN_ON_DIST , 0:/100-WR_EN_ON_DIST};
    26                                                           } 
    27                                               
    28                                                           constraint rd_en_const{
    29                                                               rd_en dist{1:/RD_EN_ON_DIST , 0:/100-RD_EN_ON_DIST};
    30                                                           }
    31                                               
    32                                                       // Functions
    33                                                           // Constructor    
    34                                                               function new(int RD_EN_ON_DIST_i = 30 , WR_EN_ON_DIST_i = 70);
    35                                                                   // Inputs
    36              1                          2                             rst_n   = 1'b1;
    37              1                          2                             data_in = 0;
    38              1                          2                             wr_en   = 1'b0;
    39              1                          2                             rd_en   = 1'b0;
    40                                                                   // Outputs
    41              1                          2                             data_out = 1'b0;
    42              1                          2                             wr_ack   = 1'b0;
    43              1                          2                             overflow = 1'b0;
    44              1                          2                             full     = 1'b0;
    45              1                          2                             empty    = 1'b1;
    46              1                          2                             almostfull  = 1'b0; 
    47              1                          2                             almostempty = 1'b0;
    48              1                          2                             underflow   = 1'b0;
    49                                                                   // Variables
    50              1                          2                             RD_EN_ON_DIST = RD_EN_ON_DIST_i;
    51              1                          2                             WR_EN_ON_DIST = WR_EN_ON_DIST_i;
    52                                                               endfunction 
    53                                                           
    54                                                           function void scoreboard();
    55              1                          1                     $display("SCOREBOARD: Correct = %0d, Error =%0d ,Total = %0d",correct_count,error_count,correct_count+error_count);
    56                                                           endfunction
    57                                                   endclass 
    58                                               
    59                                                   class FIFO_coverage;
    60                                                           FIFO_transaction F_cvg_txn;
    61                                                           
    62                                                       // Coverage Groups
    63                                                       covergroup F_cvg_grp;
    64                                                           option.per_instance = 1;
    65                                                           
    66                                                           // Inputs 
    67                                                               RD_EN:coverpoint F_cvg_txn.rd_en {
    68                                                                   bins RD_EN_ON  = {1'b1};
    69                                                                   bins RD_EN_OFF = {1'b0};
    70                                                                   option.weight=0;    
    71                                                               }
    72                                               
    73                                                               WR_EN:coverpoint F_cvg_txn.wr_en {
    74                                                                   bins WR_EN_ON  = {1'b1};
    75                                                                   bins WR_EN_OFF = {1'b0};
    76                                                                   option.weight=0;    
    77                                                               }
    78                                               
    79                                                           // Acknowlodge    
    80                                                               WR_ACK:coverpoint F_cvg_txn.wr_ack {
    81                                                                   bins WR_ACK_YES  = {1'b1};
    82                                                                   bins WR_ACK_NO = {1'b0};
    83                                                                   option.weight=0;    
    84                                                               }
    85                                               
    86                                                           // FULL Flags
    87                                                               OVERFLOW:coverpoint F_cvg_txn.overflow {
    88                                                                   bins OVERFLOW_YES  = {1'b1};
    89                                                                   bins OVERFLOW_NO = {1'b0};
    90                                                                   option.weight=0;    
    91                                                               }
    92                                               
    93                                                               FULL:coverpoint F_cvg_txn.full {
    94                                                                   bins FULL_YES  = {1'b1};
    95                                                                   bins FULL_NO = {1'b0};
    96                                                                   option.weight=0;    
    97                                                               }
    98                                               
    99                                                               ALMOST_FULL:coverpoint F_cvg_txn.almostfull {
    100                                                                  bins ALMOST_FULL_YES  = {1'b1};
    101                                                                  bins ALMOST_FULL_NO = {1'b0};
    102                                                                  option.weight=0;    
    103                                                              }
    104                                              
    105                                                          // Empty Flags
    106                                                              UNDERFLOW:coverpoint F_cvg_txn.underflow {
    107                                                                  bins UNDERFLOW_YES  = {1'b1};
    108                                                                  bins UNDERFLOW_NO = {1'b0};
    109                                                                  option.weight=0;    
    110                                                              }
    111                                              
    112                                                              EMPTY:coverpoint F_cvg_txn.empty {
    113                                                                  bins EMPTY_YES  = {1'b1};
    114                                                                  bins EMPTY_NO   = {1'b0};
    115                                                                  option.weight=0;    
    116                                                              }
    117                                              
    118                                                              ALMOST_EMPTY:coverpoint F_cvg_txn.almostempty {
    119                                                                  bins ALMOST_EMPTY_YES  = {1'b1};
    120                                                                  bins ALMOST_EMPTY_NO = {1'b0};
    121                                                                  option.weight=0;    
    122                                                              }
    123                                                          // Cross Coverage
    124                                                              RD_EMPTY: cross RD_EN,UNDERFLOW,EMPTY,ALMOST_EMPTY{
    125                                                                  ignore_bins NOT_EMPTY =  binsof(EMPTY.EMPTY_NO) && binsof(UNDERFLOW.UNDERFLOW_YES)
    126                                                                                        || binsof(ALMOST_EMPTY.ALMOST_EMPTY_YES) && binsof(EMPTY.EMPTY_YES);
    127                                                              }
    128                                                              RD_FULL: cross RD_EN,OVERFLOW,FULL,ALMOST_FULL{
    129                                                                  ignore_bins NOT_FULL =  binsof(FULL.FULL_NO) && binsof(OVERFLOW.OVERFLOW_YES)
    130                                                                                        || binsof(ALMOST_FULL.ALMOST_FULL_YES) && binsof(FULL.FULL_YES);
    131                                                              }
    132                                                              WR_EMPTY: cross WR_EN,UNDERFLOW,EMPTY,ALMOST_EMPTY{
    133                                                                  ignore_bins NOT_EMPTY =  binsof(EMPTY.EMPTY_NO) && binsof(UNDERFLOW.UNDERFLOW_YES)
    134                                                                                        || binsof(ALMOST_EMPTY.ALMOST_EMPTY_YES) && binsof(EMPTY.EMPTY_YES);
    135                                                              }
    136                                                              WR_FULL: cross WR_EN,OVERFLOW,FULL,ALMOST_FULL{
    137                                                                  ignore_bins NOT_FULL =  binsof(FULL.FULL_NO) && binsof(OVERFLOW.OVERFLOW_YES)
    138                                                                                        || binsof(ALMOST_FULL.ALMOST_FULL_YES) && binsof(FULL.FULL_YES);
    139                                                              }
    140                                                              
    141                                                              WR_EN_ACK: cross WR_EN,WR_ACK;
    142                                                              RD_EN_ACK: cross RD_EN,WR_ACK;        
    143                                                      endgroup
    144                                              
    145                                                      // Functions  
    146                                                      function new();
    147             1                          1                 F_cvg_grp = new();
    148             1                          1                 F_cvg_grp.start();
    149                                                      endfunction  
    150                                              
    151                                                      function void sample_data(FIFO_transaction F_txn);
    152             1                      10000                 F_cvg_txn = F_txn;
    153             1                      10000                 this.F_cvg_grp.sample();
    154                                                      endfunction
    155                                                      
    156                                                  endclass
    157                                              
    158                                                  class FIFO_scoreboard;
    159                                                          bit [FIFO_WIDTH-1:0] data_out_ref;
    160                                              
    161                                                          localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    162                                                          reg [FIFO_WIDTH-1:0] mem_ref [FIFO_DEPTH-1:0];
    163                                                          reg [max_fifo_addr-1:0] wr_ptr_ref, rd_ptr_ref;
    164                                                          reg [max_fifo_addr:0] count_ref;
    165                                                              
    166                                                      // Functions
    167                                                          function new();
    168             1                          1                     correct_count = 0;
    169             1                          1                     error_count = 0;
    170             1                          1                     for (int i = 0; i < FIFO_DEPTH; i++ ) begin
    170             2                          8     
    171             1                          8                             mem_ref[i] = 0;
    172                                                              end
    173             1                          1                     wr_ptr_ref = 0;
    174             1                          1                     rd_ptr_ref = 0;
    175             1                          1                     count_ref = 0;
    176                                                          endfunction
    177                                              
    178                                                          function void check_data(FIFO_transaction F_txn);
    179             1                      10000                     reference_model(F_txn);
    180                                                              if (F_txn.data_out != data_out_ref) begin
    181             1                    ***0***                         $display("%t : data_out = %d , data_out_ref = %d",$time,F_txn.data_out,data_out_ref);
    182             1                    ***0***                         error_count = error_count +1;
    183                                                              end else begin
    184             1                      10000                         correct_count = correct_count + 1;
    185                                                              end
    186                                                          endfunction
    187                                              
    188                                                          function void reference_model(FIFO_transaction F_txn);
    189                                                              if(!(F_txn.rst_n))begin
    190             1                        210                         for (int i = 0; i < FIFO_DEPTH; i++ ) begin
    190             2                       1680     
    191             1                       1680                             mem_ref[i] <= 0;
    192                                                                  end
    193             1                        210                         data_out_ref <= 0;
    194             1                        210                         rd_ptr_ref <= 0;
    195             1                        210                         wr_ptr_ref <= 0;
    196             1                        210                         count_ref <= 0;
    197                                                              end else begin
    198                                                              // Input Logic
    199                                                                  if (F_txn.wr_en && count_ref < FIFO_DEPTH) begin
    200             1                       3125                             mem_ref[wr_ptr_ref] <= F_txn.data_in;
    201             1                       3125                             wr_ptr_ref <= wr_ptr_ref +1;
    202                                                                  end 
    203                                                              
    204                                                              // Output Logic    
    205                                                                  if (F_txn.rd_en && count_ref != 0) begin
    206             1                       2839                             data_out_ref <= mem_ref[rd_ptr_ref];
    207             1                       2839                             rd_ptr_ref <= rd_ptr_ref +1;
    208                                                                  end 
    209                                              
    210                                                              // Counter Logic    
    211                                                                  if	( ({F_txn.wr_en, F_txn.rd_en} == 2'b10) && !F_txn.full) 
    212             1                       2161     			            count_ref <= count_ref + 1;
    213                                                                  else if ( ({F_txn.wr_en, F_txn.rd_en} == 2'b01) && !F_txn.empty)
    214             1                        867                             count_ref <= count_ref - 1;


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /shared_pkg/FIFO_coverage/F_cvg_grp             100.00%        100          -    Covered              
    covered/total bins:                                    58         58          -                      
    missing/total bins:                                     0         58          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint RD_EN                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin RD_EN_ON                                     3047          1          -    Covered              
        bin RD_EN_OFF                                    6953          1          -    Covered              
    Coverpoint WR_EN                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_EN_ON                                     6948          1          -    Covered              
        bin WR_EN_OFF                                    3052          1          -    Covered              
    Coverpoint WR_ACK                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_ACK_YES                                   3125          1          -    Covered              
        bin WR_ACK_NO                                    6875          1          -    Covered              
    Coverpoint OVERFLOW                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin OVERFLOW_YES                                 3676          1          -    Covered              
        bin OVERFLOW_NO                                  6324          1          -    Covered              
    Coverpoint FULL                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin FULL_YES                                     5418          1          -    Covered              
        bin FULL_NO                                      4582          1          -    Covered              
    Coverpoint ALMOST_FULL                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_FULL_YES                               559          1          -    Covered              
        bin ALMOST_FULL_NO                               9441          1          -    Covered              
    Coverpoint UNDERFLOW                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin UNDERFLOW_YES                                 156          1          -    Covered              
        bin UNDERFLOW_NO                                 9844          1          -    Covered              
    Coverpoint EMPTY                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin EMPTY_YES                                     502          1          -    Covered              
        bin EMPTY_NO                                     9498          1          -    Covered              
    Coverpoint ALMOST_EMPTY                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_EMPTY_YES                              460          1          -    Covered              
        bin ALMOST_EMPTY_NO                              9540          1          -    Covered              
    Cross RD_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         6283          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          324          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         2755          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          136          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          241          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           51          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross RD_FULL                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         2831          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          374          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         1192          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          185          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                         1209          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          533          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         2539          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         1137          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         2768          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          120          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         6270          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          340          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          113          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          233          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           51          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross WR_FULL                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         1225          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          167          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         2798          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          392          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          542          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                         1200          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         1118          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         2558          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,WR_ACK_NO>                    2106          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_NO>                     4769          1          -    Covered              
            bin <WR_EN_OFF,WR_ACK_YES>                    946          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_YES>                    2179          1          -    Covered              
    Cross RD_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,WR_ACK_NO>                    4770          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_NO>                     2105          1          -    Covered              
            bin <RD_EN_OFF,WR_ACK_YES>                   2183          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_YES>                     942          1          -    Covered              
 Covergroup instance \/shared_pkg::FIFO_coverage::F_cvg_grp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    58         58          -                      
    missing/total bins:                                     0         58          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint RD_EN [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin RD_EN_ON                                     3047          1          -    Covered              
        bin RD_EN_OFF                                    6953          1          -    Covered              
    Coverpoint WR_EN [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_EN_ON                                     6948          1          -    Covered              
        bin WR_EN_OFF                                    3052          1          -    Covered              
    Coverpoint WR_ACK [1]                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_ACK_YES                                   3125          1          -    Covered              
        bin WR_ACK_NO                                    6875          1          -    Covered              
    Coverpoint OVERFLOW [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin OVERFLOW_YES                                 3676          1          -    Covered              
        bin OVERFLOW_NO                                  6324          1          -    Covered              
    Coverpoint FULL [1]                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin FULL_YES                                     5418          1          -    Covered              
        bin FULL_NO                                      4582          1          -    Covered              
    Coverpoint ALMOST_FULL [1]                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_FULL_YES                               559          1          -    Covered              
        bin ALMOST_FULL_NO                               9441          1          -    Covered              
    Coverpoint UNDERFLOW [1]                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin UNDERFLOW_YES                                 156          1          -    Covered              
        bin UNDERFLOW_NO                                 9844          1          -    Covered              
    Coverpoint EMPTY [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin EMPTY_YES                                     502          1          -    Covered              
        bin EMPTY_NO                                     9498          1          -    Covered              
    Coverpoint ALMOST_EMPTY [1]                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_EMPTY_YES                              460          1          -    Covered              
        bin ALMOST_EMPTY_NO                              9540          1          -    Covered              
    Cross RD_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         6283          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          324          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         2755          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          136          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          241          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           51          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross RD_FULL                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         2831          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          374          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         1192          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          185          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                         1209          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          533          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         2539          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         1137          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         2768          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          120          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                         6270          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                          340          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          113          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          233          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           51          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                          105          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross WR_FULL                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         1225          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          167          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                         2798          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                          392          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          542          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                         1200          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         1118          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                         2558          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,WR_ACK_NO>                    2106          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_NO>                     4769          1          -    Covered              
            bin <WR_EN_OFF,WR_ACK_YES>                    946          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_YES>                    2179          1          -    Covered              
    Cross RD_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,WR_ACK_NO>                    4770          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_NO>                     2105          1          -    Covered              
            bin <RD_EN_OFF,WR_ACK_YES>                   2183          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_YES>                     942          1          -    Covered              

 [1] - Does not contribute coverage as weight is 0

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/RST_COUNT   ../Design/FIFO.sv(105)             0          1
/top/DUT/RST_RDPTR   ../Design/FIFO.sv(107)             0          1
/top/DUT/RST_WRPTR   ../Design/FIFO.sv(109)             0          1
/top/DUT/FULL_ASSERT ../Design/FIFO.sv(114)             0          1
/top/DUT/EMPTY_ASSERT
                     ../Design/FIFO.sv(119)             0          1
/top/DUT/ALMOSTFULL_ASSERT
                     ../Design/FIFO.sv(124)             0          1
/top/DUT/ALMOSTEMPTY_ASSERT
                     ../Design/FIFO.sv(129)             0          1
/top/DUT/UNDERFLOW_ASSERT
                     ../Design/FIFO.sv(135)             0          1
/top/DUT/OVERFLOW_ASSERT
                     ../Design/FIFO.sv(138)             0          1
/top/DUT/WRACK_ASSERT
                     ../Design/FIFO.sv(141)             0          1
/top/DUT/RDPTR_ASSERT
                     ../Design/FIFO.sv(144)             0          1
/top/DUT/WRPTR_ASSERT
                     ../Design/FIFO.sv(147)             0          1
/top/DUT/COUNT_UP_ASSERT
                     ../Design/FIFO.sv(150)             0          1
/top/DUT/COUNT_DOWN_ASSERT
                     ../Design/FIFO.sv(153)             0          1
/top/Testbench/#ublk#182146786#12/immed__14
                     ../Verification/testbench.sv(14)
                                                        0          1

Total Coverage By Instance (filtered view): 98.33%

