operators:
{
assemble # NI.recv 65
assemble # NI.recv 0
assemble # CPU.sleep 128
assemble # NI.send 192 0
assemble # NI.recv 67
assemble # NI.recv 1
assemble # CPU.sleep 128
assemble # NI.send 193 0
assemble # NI.recv 69
assemble # NI.recv 2
assemble # CPU.sleep 128
assemble # NI.send 194 0
assemble # NI.recv 71
assemble # NI.recv 3
assemble # CPU.sleep 128
assemble # NI.send 195 0
assemble # NI.recv 73
assemble # NI.recv 4
assemble # CPU.sleep 128
assemble # NI.send 196 0
assemble # NI.recv 75
assemble # NI.recv 5
assemble # CPU.sleep 128
assemble # NI.send 197 0
assemble # NI.recv 77
assemble # NI.recv 6
assemble # CPU.sleep 128
assemble # NI.send 198 0
assemble # NI.recv 79
assemble # NI.recv 7
assemble # CPU.sleep 128
assemble # NI.send 199 0
assemble # NI.recv 81
assemble # NI.recv 8
assemble # CPU.sleep 128
assemble # NI.send 200 0
assemble # NI.recv 83
assemble # NI.recv 9
assemble # CPU.sleep 128
assemble # NI.send 201 0
assemble # NI.recv 85
assemble # NI.recv 10
assemble # CPU.sleep 128
assemble # NI.send 202 0
assemble # NI.recv 87
assemble # NI.recv 11
assemble # CPU.sleep 128
assemble # NI.send 203 0
assemble # NI.recv 89
assemble # NI.recv 12
assemble # CPU.sleep 128
assemble # NI.send 204 0
assemble # NI.recv 91
assemble # NI.recv 13
assemble # CPU.sleep 128
assemble # NI.send 205 0
assemble # NI.recv 93
assemble # NI.recv 14
assemble # CPU.sleep 128
assemble # NI.send 206 0
assemble # NI.recv 95
assemble # NI.recv 15
assemble # CPU.sleep 128
assemble # NI.send 207 0
}
{
assemble # NI.recv 97
assemble # NI.recv 16
assemble # CPU.sleep 128
assemble # NI.send 208 0
assemble # NI.recv 99
assemble # NI.recv 17
assemble # CPU.sleep 128
assemble # NI.send 209 0
assemble # NI.recv 101
assemble # NI.recv 18
assemble # CPU.sleep 128
assemble # NI.send 210 0
assemble # NI.recv 103
assemble # NI.recv 19
assemble # CPU.sleep 128
assemble # NI.send 211 0
assemble # NI.recv 105
assemble # NI.recv 20
assemble # CPU.sleep 128
assemble # NI.send 212 0
assemble # NI.recv 107
assemble # NI.recv 21
assemble # CPU.sleep 128
assemble # NI.send 213 0
assemble # NI.recv 109
assemble # NI.recv 22
assemble # CPU.sleep 128
assemble # NI.send 214 0
assemble # NI.recv 111
assemble # NI.recv 23
assemble # CPU.sleep 128
assemble # NI.send 215 0
assemble # NI.recv 113
assemble # NI.recv 24
assemble # CPU.sleep 128
assemble # NI.send 216 0
assemble # NI.recv 115
assemble # NI.recv 25
assemble # CPU.sleep 128
assemble # NI.send 217 0
assemble # NI.recv 117
assemble # NI.recv 26
assemble # CPU.sleep 128
assemble # NI.send 218 0
assemble # NI.recv 119
assemble # NI.recv 27
assemble # CPU.sleep 128
assemble # NI.send 219 0
assemble # NI.recv 121
assemble # NI.recv 28
assemble # CPU.sleep 128
assemble # NI.send 220 0
assemble # NI.recv 123
assemble # NI.recv 29
assemble # CPU.sleep 128
assemble # NI.send 221 0
assemble # NI.recv 125
assemble # NI.recv 30
assemble # CPU.sleep 128
assemble # NI.send 222 0
assemble # NI.recv 127
assemble # NI.recv 31
assemble # CPU.sleep 128
assemble # NI.send 223 0
}
{
assemble # NI.recv 129
assemble # NI.recv 32
assemble # CPU.sleep 128
assemble # NI.send 224 0
assemble # NI.recv 131
assemble # NI.recv 33
assemble # CPU.sleep 128
assemble # NI.send 225 0
assemble # NI.recv 133
assemble # NI.recv 34
assemble # CPU.sleep 128
assemble # NI.send 226 0
assemble # NI.recv 135
assemble # NI.recv 35
assemble # CPU.sleep 128
assemble # NI.send 227 0
assemble # NI.recv 137
assemble # NI.recv 36
assemble # CPU.sleep 128
assemble # NI.send 228 0
assemble # NI.recv 139
assemble # NI.recv 37
assemble # CPU.sleep 128
assemble # NI.send 229 0
assemble # NI.recv 141
assemble # NI.recv 38
assemble # CPU.sleep 128
assemble # NI.send 230 0
assemble # NI.recv 143
assemble # NI.recv 39
assemble # CPU.sleep 128
assemble # NI.send 231 0
assemble # NI.recv 145
assemble # NI.recv 40
assemble # CPU.sleep 128
assemble # NI.send 232 0
assemble # NI.recv 147
assemble # NI.recv 41
assemble # CPU.sleep 128
assemble # NI.send 233 0
assemble # NI.recv 149
assemble # NI.recv 42
assemble # CPU.sleep 128
assemble # NI.send 234 0
assemble # NI.recv 151
assemble # NI.recv 43
assemble # CPU.sleep 128
assemble # NI.send 235 0
assemble # NI.recv 153
assemble # NI.recv 44
assemble # CPU.sleep 128
assemble # NI.send 236 0
assemble # NI.recv 155
assemble # NI.recv 45
assemble # CPU.sleep 128
assemble # NI.send 237 0
assemble # NI.recv 157
assemble # NI.recv 46
assemble # CPU.sleep 128
assemble # NI.send 238 0
assemble # NI.recv 159
assemble # NI.recv 47
assemble # CPU.sleep 128
assemble # NI.send 239 0
}
{
assemble # NI.recv 161
assemble # NI.recv 48
assemble # CPU.sleep 128
assemble # NI.send 240 0
assemble # NI.recv 163
assemble # NI.recv 49
assemble # CPU.sleep 128
assemble # NI.send 241 0
assemble # NI.recv 165
assemble # NI.recv 50
assemble # CPU.sleep 128
assemble # NI.send 242 0
assemble # NI.recv 167
assemble # NI.recv 51
assemble # CPU.sleep 128
assemble # NI.send 243 0
assemble # NI.recv 169
assemble # NI.recv 52
assemble # CPU.sleep 128
assemble # NI.send 244 0
assemble # NI.recv 171
assemble # NI.recv 53
assemble # CPU.sleep 128
assemble # NI.send 245 0
assemble # NI.recv 173
assemble # NI.recv 54
assemble # CPU.sleep 128
assemble # NI.send 246 0
assemble # NI.recv 175
assemble # NI.recv 55
assemble # CPU.sleep 128
assemble # NI.send 247 0
assemble # NI.recv 177
assemble # NI.recv 56
assemble # CPU.sleep 128
assemble # NI.send 248 0
assemble # NI.recv 179
assemble # NI.recv 57
assemble # CPU.sleep 128
assemble # NI.send 249 0
assemble # NI.recv 181
assemble # NI.recv 58
assemble # CPU.sleep 128
assemble # NI.send 250 0
assemble # NI.recv 183
assemble # NI.recv 59
assemble # CPU.sleep 128
assemble # NI.send 251 0
assemble # NI.recv 185
assemble # NI.recv 60
assemble # CPU.sleep 128
assemble # NI.send 252 0
assemble # NI.recv 187
assemble # NI.recv 61
assemble # CPU.sleep 128
assemble # NI.send 253 0
assemble # NI.recv 189
assemble # NI.recv 62
assemble # CPU.sleep 128
assemble # NI.send 254 0
assemble # NI.recv 191
assemble # NI.recv 63
assemble # CPU.sleep 128
assemble # NI.send 255 0
}


data:
192 # 0 # 17
193 # 0 # 17
194 # 0 # 17
195 # 0 # 17
196 # 0 # 17
197 # 0 # 17
198 # 0 # 17
199 # 0 # 17
200 # 0 # 17
201 # 0 # 17
202 # 0 # 17
203 # 0 # 17
204 # 0 # 17
205 # 0 # 17
206 # 0 # 17
207 # 0 # 17
208 # 0 # 17
209 # 0 # 17
210 # 0 # 17
211 # 0 # 17
212 # 0 # 17
213 # 0 # 17
214 # 0 # 17
215 # 0 # 17
216 # 0 # 17
217 # 0 # 17
218 # 0 # 17
219 # 0 # 17
220 # 0 # 17
221 # 0 # 17
222 # 0 # 17
223 # 0 # 17
224 # 0 # 17
225 # 0 # 17
226 # 0 # 17
227 # 0 # 17
228 # 0 # 17
229 # 0 # 17
230 # 0 # 17
231 # 0 # 17
232 # 0 # 17
233 # 0 # 17
234 # 0 # 17
235 # 0 # 17
236 # 0 # 17
237 # 0 # 17
238 # 0 # 17
239 # 0 # 17
240 # 0 # 17
241 # 0 # 17
242 # 0 # 17
243 # 0 # 17
244 # 0 # 17
245 # 0 # 17
246 # 0 # 17
247 # 0 # 17
248 # 0 # 17
249 # 0 # 17
250 # 0 # 17
251 # 0 # 17
252 # 0 # 17
253 # 0 # 17
254 # 0 # 17
255 # 0 # 17
