;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 0, <402
	SUB @0, @2
	SUB @22, @20
	SUB 3, 20
	SUB 3, 20
	ADD 30, 9
	SPL 0, 2
	SPL 0, 2
	ADD 3, 20
	JMZ -4, @-20
	ADD 30, 9
	MOV -4, <-20
	SUB @3, 0
	SUB @0, @2
	SUB @124, 106
	SUB @124, 106
	SUB 30, 9
	SUB 0, 402
	SUB @-3, 0
	ADD @124, 106
	SUB <-196, 800
	SPL 0, #2
	SUB 0, 402
	SUB @0, @2
	SLT 10, 20
	ADD 3, 20
	ADD 3, 20
	ADD 3, 20
	ADD @3, 0
	SUB @0, @2
	ADD 30, 9
	SLT 210, 60
	ADD 210, 60
	SUB 30, 9
	ADD 3, 20
	SUB 3, 20
	ADD @3, 0
	ADD 3, 20
	ADD 3, 20
	DJN @270, @1
	SPL 0, <402
	MOV -4, <-20
	CMP -207, <-130
	MOV -1, <-20
	SPL 0, <402
	MOV -4, <-20
	CMP -207, <-130
