INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/sign_extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/sign_extender_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender_tb
WARNING: [VRFC 10-8895] design contains a SystemVerilog implicit generate region [E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/sign_extender_tb.sv:31]
WARNING: [VRFC 10-8986] generate block is only allowed inside a loop or conditional generate in SystemVerilog mode [E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/sign_extender_tb.sv:31]
