.include "macros.inc"

.section .text, "ax"  # 0x80005600 - 0x8036FBA0
.global MsVECMag2__FP3Vec
MsVECMag2__FP3Vec:
/* 800C57D0 000C2710  E0 63 00 00 */	psq_l f3, 0(r3), 0, qr0
/* 800C57D4 000C2714  10 63 00 F2 */	ps_mul f3, f3, f3
/* 800C57D8 000C2718  C0 83 00 08 */	lfs f4, 8(r3)
/* 800C57DC 000C271C  10 A4 19 3A */	ps_madd f5, f4, f4, f3
/* 800C57E0 000C2720  10 45 18 D4 */	ps_sum0 f2, f5, f3, f3
/* 800C57E4 000C2724  FC 00 10 34 */	frsqrte f0, f2
/* 800C57E8 000C2728  FC 20 10 50 */	fneg f1, f2
/* 800C57EC 000C272C  FC 01 00 AE */	fsel f0, f1, f2, f0
/* 800C57F0 000C2730  EC 22 00 32 */	fmuls f1, f2, f0
/* 800C57F4 000C2734  4E 80 00 20 */	blr 

.global MsVECNormalize__FP3VecP3Vec
MsVECNormalize__FP3VecP3Vec:
/* 800C57F8 000C2738  E0 C3 00 00 */	psq_l f6, 0(r3), 0, qr0
/* 800C57FC 000C273C  10 66 01 B2 */	ps_mul f3, f6, f6
/* 800C5800 000C2740  C0 83 00 08 */	lfs f4, 8(r3)
/* 800C5804 000C2744  10 A4 19 3A */	ps_madd f5, f4, f4, f3
/* 800C5808 000C2748  10 45 18 D4 */	ps_sum0 f2, f5, f3, f3
/* 800C580C 000C274C  FC 00 10 34 */	frsqrte f0, f2
/* 800C5810 000C2750  10 C6 00 18 */	ps_muls0 f6, f6, f0
/* 800C5814 000C2754  F0 C4 00 00 */	psq_st f6, 0(r4), 0, qr0
/* 800C5818 000C2758  EC 84 00 32 */	fmuls f4, f4, f0
/* 800C581C 000C275C  D0 84 00 08 */	stfs f4, 8(r4)
/* 800C5820 000C2760  4E 80 00 20 */	blr 

.global SMSCalcJumpVelocityXZ__FRCQ29JGeometry8TVec3$$0f$$1RCQ29JGeometry8TVec3$$0f$$1ffPQ29JGeometry8TVec3$$0f$$1
SMSCalcJumpVelocityXZ__FRCQ29JGeometry8TVec3$$0f$$1RCQ29JGeometry8TVec3$$0f$$1ffPQ29JGeometry8TVec3$$0f$$1:
/* 800C5824 000C2764  7C 08 02 A6 */	mflr r0
/* 800C5828 000C2768  90 01 00 04 */	stw r0, 4(r1)
/* 800C582C 000C276C  94 21 FF 98 */	stwu r1, -0x68(r1)
/* 800C5830 000C2770  DB E1 00 60 */	stfd f31, 0x60(r1)
/* 800C5834 000C2774  DB C1 00 58 */	stfd f30, 0x58(r1)
/* 800C5838 000C2778  93 E1 00 54 */	stw r31, 0x54(r1)
/* 800C583C 000C277C  93 C1 00 50 */	stw r30, 0x50(r1)
/* 800C5840 000C2780  93 A1 00 4C */	stw r29, 0x4c(r1)
/* 800C5844 000C2784  FF C0 08 90 */	fmr f30, f1
/* 800C5848 000C2788  7C 7D 1B 78 */	mr r29, r3
/* 800C584C 000C278C  FF E0 10 90 */	fmr f31, f2
/* 800C5850 000C2790  7C 9E 23 78 */	mr r30, r4
/* 800C5854 000C2794  7C BF 2B 78 */	mr r31, r5
/* 800C5858 000C2798  C0 3D 00 00 */	lfs f1, 0(r29)
/* 800C585C 000C279C  38 61 00 2C */	addi r3, r1, 0x2c
/* 800C5860 000C27A0  C0 1E 00 00 */	lfs f0, 0(r30)
/* 800C5864 000C27A4  C0 7D 00 08 */	lfs f3, 8(r29)
/* 800C5868 000C27A8  EC 21 00 28 */	fsubs f1, f1, f0
/* 800C586C 000C27AC  C0 5E 00 08 */	lfs f2, 8(r30)
/* 800C5870 000C27B0  C0 02 8C E8 */	lfs f0, $$21608@sda21(r2)
/* 800C5874 000C27B4  EC 43 10 28 */	fsubs f2, f3, f2
/* 800C5878 000C27B8  D0 21 00 2C */	stfs f1, 0x2c(r1)
/* 800C587C 000C27BC  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 800C5880 000C27C0  D0 41 00 34 */	stfs f2, 0x34(r1)
/* 800C5884 000C27C4  4B FC F6 B1 */	bl PSVECMag
/* 800C5888 000C27C8  EC 01 F0 24 */	fdivs f0, f1, f30
/* 800C588C 000C27CC  3C 00 43 30 */	lis r0, 0x4330
/* 800C5890 000C27D0  C8 42 8C F0 */	lfd f2, $$21611@sda21(r2)
/* 800C5894 000C27D4  C0 9D 00 04 */	lfs f4, 4(r29)
/* 800C5898 000C27D8  C0 7E 00 04 */	lfs f3, 4(r30)
/* 800C589C 000C27DC  FC C0 00 1E */	fctiwz f6, f0
/* 800C58A0 000C27E0  C0 01 00 2C */	lfs f0, 0x2c(r1)
/* 800C58A4 000C27E4  EC FE 08 24 */	fdivs f7, f30, f1
/* 800C58A8 000C27E8  C0 A1 00 34 */	lfs f5, 0x34(r1)
/* 800C58AC 000C27EC  D8 C1 00 40 */	stfd f6, 0x40(r1)
/* 800C58B0 000C27F0  80 81 00 44 */	lwz r4, 0x44(r1)
/* 800C58B4 000C27F4  38 64 00 01 */	addi r3, r4, 1
/* 800C58B8 000C27F8  7C 63 21 D6 */	mullw r3, r3, r4
/* 800C58BC 000C27FC  EC 00 01 F2 */	fmuls f0, f0, f7
/* 800C58C0 000C2800  EC 24 18 28 */	fsubs f1, f4, f3
/* 800C58C4 000C2804  EC 65 01 F2 */	fmuls f3, f5, f7
/* 800C58C8 000C2808  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800C58CC 000C280C  7C 63 0E 70 */	srawi r3, r3, 1
/* 800C58D0 000C2810  7C 63 01 94 */	addze r3, r3
/* 800C58D4 000C2814  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 800C58D8 000C2818  90 61 00 3C */	stw r3, 0x3c(r1)
/* 800C58DC 000C281C  90 01 00 38 */	stw r0, 0x38(r1)
/* 800C58E0 000C2820  C8 01 00 38 */	lfd f0, 0x38(r1)
/* 800C58E4 000C2824  EC 00 10 28 */	fsubs f0, f0, f2
/* 800C58E8 000C2828  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800C58EC 000C282C  EC 07 00 32 */	fmuls f0, f7, f0
/* 800C58F0 000C2830  EC 07 00 7A */	fmadds f0, f7, f1, f0
/* 800C58F4 000C2834  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800C58F8 000C2838  D0 7F 00 08 */	stfs f3, 8(r31)
/* 800C58FC 000C283C  80 01 00 6C */	lwz r0, 0x6c(r1)
/* 800C5900 000C2840  CB E1 00 60 */	lfd f31, 0x60(r1)
/* 800C5904 000C2844  CB C1 00 58 */	lfd f30, 0x58(r1)
/* 800C5908 000C2848  7C 08 03 A6 */	mtlr r0
/* 800C590C 000C284C  83 E1 00 54 */	lwz r31, 0x54(r1)
/* 800C5910 000C2850  83 C1 00 50 */	lwz r30, 0x50(r1)
/* 800C5914 000C2854  83 A1 00 4C */	lwz r29, 0x4c(r1)
/* 800C5918 000C2858  38 21 00 68 */	addi r1, r1, 0x68
/* 800C591C 000C285C  4E 80 00 20 */	blr 

.global SMSCalcJumpVelocityY__FRCQ29JGeometry8TVec3$$0f$$1RCQ29JGeometry8TVec3$$0f$$1fffPQ29JGeometry8TVec3$$0f$$1
SMSCalcJumpVelocityY__FRCQ29JGeometry8TVec3$$0f$$1RCQ29JGeometry8TVec3$$0f$$1fffPQ29JGeometry8TVec3$$0f$$1:
/* 800C5920 000C2860  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800C5924 000C2864  FC C0 08 90 */	fmr f6, f1
/* 800C5928 000C2868  C0 84 00 04 */	lfs f4, 4(r4)
/* 800C592C 000C286C  C0 A3 00 04 */	lfs f5, 4(r3)
/* 800C5930 000C2870  38 C0 00 01 */	li r6, 1
/* 800C5934 000C2874  C0 02 8C E8 */	lfs f0, $$21608@sda21(r2)
/* 800C5938 000C2878  48 00 00 04 */	b lbl_800C593C
lbl_800C593C:
/* 800C593C 000C287C  48 00 00 04 */	b lbl_800C5940
lbl_800C5940:
/* 800C5940 000C2880  FC 06 00 40 */	fcmpo cr0, f6, f0
/* 800C5944 000C2884  EC 84 30 2A */	fadds f4, f4, f6
/* 800C5948 000C2888  40 80 00 10 */	bge lbl_800C5958
/* 800C594C 000C288C  FC 04 28 40 */	fcmpo cr0, f4, f5
/* 800C5950 000C2890  4C 40 13 82 */	cror 2, 0, 2
/* 800C5954 000C2894  41 82 00 1C */	beq lbl_800C5970
lbl_800C5958:
/* 800C5958 000C2898  EC C6 10 28 */	fsubs f6, f6, f2
/* 800C595C 000C289C  FC 06 18 40 */	fcmpo cr0, f6, f3
/* 800C5960 000C28A0  40 80 00 08 */	bge lbl_800C5968
/* 800C5964 000C28A4  FC C0 18 90 */	fmr f6, f3
lbl_800C5968:
/* 800C5968 000C28A8  38 C6 00 01 */	addi r6, r6, 1
/* 800C596C 000C28AC  4B FF FF D4 */	b lbl_800C5940
lbl_800C5970:
/* 800C5970 000C28B0  6C C0 80 00 */	xoris r0, r6, 0x8000
/* 800C5974 000C28B4  C8 82 8C F0 */	lfd f4, $$21611@sda21(r2)
/* 800C5978 000C28B8  90 01 00 2C */	stw r0, 0x2c(r1)
/* 800C597C 000C28BC  3C 00 43 30 */	lis r0, 0x4330
/* 800C5980 000C28C0  C0 C2 8C F8 */	lfs f6, $$21627@sda21(r2)
/* 800C5984 000C28C4  90 01 00 28 */	stw r0, 0x28(r1)
/* 800C5988 000C28C8  C0 43 00 00 */	lfs f2, 0(r3)
/* 800C598C 000C28CC  C8 61 00 28 */	lfd f3, 0x28(r1)
/* 800C5990 000C28D0  C0 04 00 00 */	lfs f0, 0(r4)
/* 800C5994 000C28D4  EC A3 20 28 */	fsubs f5, f3, f4
/* 800C5998 000C28D8  C0 83 00 08 */	lfs f4, 8(r3)
/* 800C599C 000C28DC  C0 64 00 08 */	lfs f3, 8(r4)
/* 800C59A0 000C28E0  EC 02 00 28 */	fsubs f0, f2, f0
/* 800C59A4 000C28E4  EC A6 28 24 */	fdivs f5, f6, f5
/* 800C59A8 000C28E8  EC 05 00 32 */	fmuls f0, f5, f0
/* 800C59AC 000C28EC  EC 44 18 28 */	fsubs f2, f4, f3
/* 800C59B0 000C28F0  D0 05 00 00 */	stfs f0, 0(r5)
/* 800C59B4 000C28F4  EC 05 00 B2 */	fmuls f0, f5, f2
/* 800C59B8 000C28F8  D0 25 00 04 */	stfs f1, 4(r5)
/* 800C59BC 000C28FC  D0 05 00 08 */	stfs f0, 8(r5)
/* 800C59C0 000C2900  38 21 00 30 */	addi r1, r1, 0x30
/* 800C59C4 000C2904  4E 80 00 20 */	blr 

.global SMS_GoRotate__FRCQ29JGeometry8TVec3$$0f$$1RCQ29JGeometry8TVec3$$0f$$1fPf
SMS_GoRotate__FRCQ29JGeometry8TVec3$$0f$$1RCQ29JGeometry8TVec3$$0f$$1fPf:
/* 800C59C8 000C2908  7C 08 02 A6 */	mflr r0
/* 800C59CC 000C290C  90 01 00 04 */	stw r0, 4(r1)
/* 800C59D0 000C2910  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 800C59D4 000C2914  DB E1 00 38 */	stfd f31, 0x38(r1)
/* 800C59D8 000C2918  93 E1 00 34 */	stw r31, 0x34(r1)
/* 800C59DC 000C291C  FF E0 08 90 */	fmr f31, f1
/* 800C59E0 000C2920  7C BF 2B 78 */	mr r31, r5
/* 800C59E4 000C2924  C0 64 00 00 */	lfs f3, 0(r4)
/* 800C59E8 000C2928  C0 43 00 00 */	lfs f2, 0(r3)
/* 800C59EC 000C292C  C0 24 00 08 */	lfs f1, 8(r4)
/* 800C59F0 000C2930  C0 03 00 08 */	lfs f0, 8(r3)
/* 800C59F4 000C2934  EC 43 10 28 */	fsubs f2, f3, f2
/* 800C59F8 000C2938  EC 21 00 28 */	fsubs f1, f1, f0
/* 800C59FC 000C293C  48 00 07 C9 */	bl matan__Fff
/* 800C5A00 000C2940  C0 42 8C FC */	lfs f2, $$21638@sda21(r2)
/* 800C5A04 000C2944  7C 64 07 34 */	extsh r4, r3
/* 800C5A08 000C2948  C0 1F 00 00 */	lfs f0, 0(r31)
/* 800C5A0C 000C294C  EC 22 07 F2 */	fmuls f1, f2, f31
/* 800C5A10 000C2950  EC 02 00 32 */	fmuls f0, f2, f0
/* 800C5A14 000C2954  FC 20 08 1E */	fctiwz f1, f1
/* 800C5A18 000C2958  FC 00 00 1E */	fctiwz f0, f0
/* 800C5A1C 000C295C  D8 21 00 28 */	stfd f1, 0x28(r1)
/* 800C5A20 000C2960  D8 01 00 20 */	stfd f0, 0x20(r1)
/* 800C5A24 000C2964  80 A1 00 2C */	lwz r5, 0x2c(r1)
/* 800C5A28 000C2968  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800C5A2C 000C296C  7C 00 20 50 */	subf r0, r0, r4
/* 800C5A30 000C2970  7C 03 07 34 */	extsh r3, r0
/* 800C5A34 000C2974  2C 03 00 00 */	cmpwi r3, 0
/* 800C5A38 000C2978  40 80 00 1C */	bge lbl_800C5A54
/* 800C5A3C 000C297C  7C A0 07 34 */	extsh r0, r5
/* 800C5A40 000C2980  7C 03 02 14 */	add r0, r3, r0
/* 800C5A44 000C2984  2C 00 00 00 */	cmpwi r0, 0
/* 800C5A48 000C2988  40 81 00 20 */	ble lbl_800C5A68
/* 800C5A4C 000C298C  38 00 00 00 */	li r0, 0
/* 800C5A50 000C2990  48 00 00 18 */	b lbl_800C5A68
lbl_800C5A54:
/* 800C5A54 000C2994  7C A0 07 34 */	extsh r0, r5
/* 800C5A58 000C2998  7C 00 18 50 */	subf r0, r0, r3
/* 800C5A5C 000C299C  2C 00 00 00 */	cmpwi r0, 0
/* 800C5A60 000C29A0  40 80 00 08 */	bge lbl_800C5A68
/* 800C5A64 000C29A4  38 00 00 00 */	li r0, 0
lbl_800C5A68:
/* 800C5A68 000C29A8  7C 00 20 50 */	subf r0, r0, r4
/* 800C5A6C 000C29AC  C8 22 8C F0 */	lfd f1, $$21611@sda21(r2)
/* 800C5A70 000C29B0  7C 00 07 34 */	extsh r0, r0
/* 800C5A74 000C29B4  C0 42 8D 00 */	lfs f2, $$21639@sda21(r2)
/* 800C5A78 000C29B8  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800C5A7C 000C29BC  90 01 00 24 */	stw r0, 0x24(r1)
/* 800C5A80 000C29C0  3C 00 43 30 */	lis r0, 0x4330
/* 800C5A84 000C29C4  90 01 00 20 */	stw r0, 0x20(r1)
/* 800C5A88 000C29C8  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800C5A8C 000C29CC  EC 00 08 28 */	fsubs f0, f0, f1
/* 800C5A90 000C29D0  EC 02 00 32 */	fmuls f0, f2, f0
/* 800C5A94 000C29D4  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800C5A98 000C29D8  80 01 00 44 */	lwz r0, 0x44(r1)
/* 800C5A9C 000C29DC  CB E1 00 38 */	lfd f31, 0x38(r1)
/* 800C5AA0 000C29E0  83 E1 00 34 */	lwz r31, 0x34(r1)
/* 800C5AA4 000C29E4  7C 08 03 A6 */	mtlr r0
/* 800C5AA8 000C29E8  38 21 00 40 */	addi r1, r1, 0x40
/* 800C5AAC 000C29EC  4E 80 00 20 */	blr 

.global MsIsInSight__FRCQ29JGeometry8TVec3$$0f$$1fRCQ29JGeometry8TVec3$$0f$$1fff
MsIsInSight__FRCQ29JGeometry8TVec3$$0f$$1fRCQ29JGeometry8TVec3$$0f$$1fff:
/* 800C5AB0 000C29F0  7C 08 02 A6 */	mflr r0
/* 800C5AB4 000C29F4  90 01 00 04 */	stw r0, 4(r1)
/* 800C5AB8 000C29F8  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 800C5ABC 000C29FC  DB E1 00 58 */	stfd f31, 0x58(r1)
/* 800C5AC0 000C2A00  DB C1 00 50 */	stfd f30, 0x50(r1)
/* 800C5AC4 000C2A04  DB A1 00 48 */	stfd f29, 0x48(r1)
/* 800C5AC8 000C2A08  FF C0 08 90 */	fmr f30, f1
/* 800C5ACC 000C2A0C  FF E0 18 90 */	fmr f31, f3
/* 800C5AD0 000C2A10  80 A4 00 00 */	lwz r5, 0(r4)
/* 800C5AD4 000C2A14  EC 04 01 32 */	fmuls f0, f4, f4
/* 800C5AD8 000C2A18  80 04 00 04 */	lwz r0, 4(r4)
/* 800C5ADC 000C2A1C  90 A1 00 34 */	stw r5, 0x34(r1)
/* 800C5AE0 000C2A20  90 01 00 38 */	stw r0, 0x38(r1)
/* 800C5AE4 000C2A24  80 04 00 08 */	lwz r0, 8(r4)
/* 800C5AE8 000C2A28  90 01 00 3C */	stw r0, 0x3c(r1)
/* 800C5AEC 000C2A2C  C0 61 00 34 */	lfs f3, 0x34(r1)
/* 800C5AF0 000C2A30  C0 23 00 00 */	lfs f1, 0(r3)
/* 800C5AF4 000C2A34  EC 23 08 28 */	fsubs f1, f3, f1
/* 800C5AF8 000C2A38  D0 21 00 34 */	stfs f1, 0x34(r1)
/* 800C5AFC 000C2A3C  C0 61 00 38 */	lfs f3, 0x38(r1)
/* 800C5B00 000C2A40  C0 23 00 04 */	lfs f1, 4(r3)
/* 800C5B04 000C2A44  EC 23 08 28 */	fsubs f1, f3, f1
/* 800C5B08 000C2A48  D0 21 00 38 */	stfs f1, 0x38(r1)
/* 800C5B0C 000C2A4C  C0 61 00 3C */	lfs f3, 0x3c(r1)
/* 800C5B10 000C2A50  C0 23 00 08 */	lfs f1, 8(r3)
/* 800C5B14 000C2A54  EC 23 08 28 */	fsubs f1, f3, f1
/* 800C5B18 000C2A58  D0 21 00 3C */	stfs f1, 0x3c(r1)
/* 800C5B1C 000C2A5C  C0 C1 00 34 */	lfs f6, 0x34(r1)
/* 800C5B20 000C2A60  C0 61 00 38 */	lfs f3, 0x38(r1)
/* 800C5B24 000C2A64  C0 21 00 3C */	lfs f1, 0x3c(r1)
/* 800C5B28 000C2A68  EC 86 01 B2 */	fmuls f4, f6, f6
/* 800C5B2C 000C2A6C  EC 63 00 F2 */	fmuls f3, f3, f3
/* 800C5B30 000C2A70  EC A1 00 72 */	fmuls f5, f1, f1
/* 800C5B34 000C2A74  EC 64 18 2A */	fadds f3, f4, f3
/* 800C5B38 000C2A78  EC 65 18 2A */	fadds f3, f5, f3
/* 800C5B3C 000C2A7C  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 800C5B40 000C2A80  40 80 00 0C */	bge lbl_800C5B4C
/* 800C5B44 000C2A84  38 60 00 01 */	li r3, 1
/* 800C5B48 000C2A88  48 00 00 EC */	b lbl_800C5C34
lbl_800C5B4C:
/* 800C5B4C 000C2A8C  EC 02 00 B2 */	fmuls f0, f2, f2
/* 800C5B50 000C2A90  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 800C5B54 000C2A94  40 80 00 DC */	bge lbl_800C5C30
/* 800C5B58 000C2A98  C0 02 8C E8 */	lfs f0, $$21608@sda21(r2)
/* 800C5B5C 000C2A9C  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800C5B60 000C2AA0  40 82 00 20 */	bne lbl_800C5B80
/* 800C5B64 000C2AA4  FC 06 00 40 */	fcmpo cr0, f6, f0
/* 800C5B68 000C2AA8  4C 41 13 82 */	cror 2, 1, 2
/* 800C5B6C 000C2AAC  40 82 00 0C */	bne lbl_800C5B78
/* 800C5B70 000C2AB0  C3 A2 8D 04 */	lfs f29, $$21673@sda21(r2)
/* 800C5B74 000C2AB4  48 00 00 88 */	b lbl_800C5BFC
lbl_800C5B78:
/* 800C5B78 000C2AB8  C3 A2 8D 08 */	lfs f29, $$21674@sda21(r2)
/* 800C5B7C 000C2ABC  48 00 00 80 */	b lbl_800C5BFC
lbl_800C5B80:
/* 800C5B80 000C2AC0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800C5B84 000C2AC4  4C 41 13 82 */	cror 2, 1, 2
/* 800C5B88 000C2AC8  40 82 00 38 */	bne lbl_800C5BC0
/* 800C5B8C 000C2ACC  FC 40 30 90 */	fmr f2, f6
/* 800C5B90 000C2AD0  48 00 06 35 */	bl matan__Fff
/* 800C5B94 000C2AD4  7C 60 07 34 */	extsh r0, r3
/* 800C5B98 000C2AD8  C8 42 8C F0 */	lfd f2, $$21611@sda21(r2)
/* 800C5B9C 000C2ADC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800C5BA0 000C2AE0  C0 02 8D 00 */	lfs f0, $$21639@sda21(r2)
/* 800C5BA4 000C2AE4  90 01 00 44 */	stw r0, 0x44(r1)
/* 800C5BA8 000C2AE8  3C 00 43 30 */	lis r0, 0x4330
/* 800C5BAC 000C2AEC  90 01 00 40 */	stw r0, 0x40(r1)
/* 800C5BB0 000C2AF0  C8 21 00 40 */	lfd f1, 0x40(r1)
/* 800C5BB4 000C2AF4  EC 21 10 28 */	fsubs f1, f1, f2
/* 800C5BB8 000C2AF8  EF A0 00 72 */	fmuls f29, f0, f1
/* 800C5BBC 000C2AFC  48 00 00 40 */	b lbl_800C5BFC
lbl_800C5BC0:
/* 800C5BC0 000C2B00  FC 20 08 50 */	fneg f1, f1
/* 800C5BC4 000C2B04  FC 40 30 90 */	fmr f2, f6
/* 800C5BC8 000C2B08  48 00 05 FD */	bl matan__Fff
/* 800C5BCC 000C2B0C  7C 60 07 34 */	extsh r0, r3
/* 800C5BD0 000C2B10  C8 62 8C F0 */	lfd f3, $$21611@sda21(r2)
/* 800C5BD4 000C2B14  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800C5BD8 000C2B18  C0 22 8D 00 */	lfs f1, $$21639@sda21(r2)
/* 800C5BDC 000C2B1C  90 01 00 44 */	stw r0, 0x44(r1)
/* 800C5BE0 000C2B20  3C 00 43 30 */	lis r0, 0x4330
/* 800C5BE4 000C2B24  C0 02 8D 0C */	lfs f0, $$21675@sda21(r2)
/* 800C5BE8 000C2B28  90 01 00 40 */	stw r0, 0x40(r1)
/* 800C5BEC 000C2B2C  C8 41 00 40 */	lfd f2, 0x40(r1)
/* 800C5BF0 000C2B30  EC 42 18 28 */	fsubs f2, f2, f3
/* 800C5BF4 000C2B34  EC 21 00 B2 */	fmuls f1, f1, f2
/* 800C5BF8 000C2B38  EF A0 08 28 */	fsubs f29, f0, f1
lbl_800C5BFC:
/* 800C5BFC 000C2B3C  C0 02 8D 0C */	lfs f0, $$21675@sda21(r2)
/* 800C5C00 000C2B40  FC 20 F0 90 */	fmr f1, f30
/* 800C5C04 000C2B44  EC 5D 00 28 */	fsubs f2, f29, f0
/* 800C5C08 000C2B48  EC 60 E8 2A */	fadds f3, f0, f29
/* 800C5C0C 000C2B4C  48 00 00 45 */	bl MsWrap$$0f$$1__Ffff
/* 800C5C10 000C2B50  EC 3D 08 28 */	fsubs f1, f29, f1
/* 800C5C14 000C2B54  C0 02 8D 10 */	lfs f0, $$21676@sda21(r2)
/* 800C5C18 000C2B58  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800C5C1C 000C2B5C  FC 20 0A 10 */	fabs f1, f1
/* 800C5C20 000C2B60  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800C5C24 000C2B64  40 80 00 0C */	bge lbl_800C5C30
/* 800C5C28 000C2B68  38 60 00 01 */	li r3, 1
/* 800C5C2C 000C2B6C  48 00 00 08 */	b lbl_800C5C34
lbl_800C5C30:
/* 800C5C30 000C2B70  38 60 00 00 */	li r3, 0
lbl_800C5C34:
/* 800C5C34 000C2B74  80 01 00 64 */	lwz r0, 0x64(r1)
/* 800C5C38 000C2B78  CB E1 00 58 */	lfd f31, 0x58(r1)
/* 800C5C3C 000C2B7C  CB C1 00 50 */	lfd f30, 0x50(r1)
/* 800C5C40 000C2B80  7C 08 03 A6 */	mtlr r0
/* 800C5C44 000C2B84  CB A1 00 48 */	lfd f29, 0x48(r1)
/* 800C5C48 000C2B88  38 21 00 60 */	addi r1, r1, 0x60
/* 800C5C4C 000C2B8C  4E 80 00 20 */	blr 

MsWrap$$0f$$1__Ffff:
/* 800C5C50 000C2B90  FC 02 18 40 */	fcmpo cr0, f2, f3
/* 800C5C54 000C2B94  4C 41 13 82 */	cror 2, 1, 2
/* 800C5C58 000C2B98  40 82 00 40 */	bne lbl_800C5C98
/* 800C5C5C 000C2B9C  FC 20 10 90 */	fmr f1, f2
/* 800C5C60 000C2BA0  48 00 00 40 */	b lbl_800C5CA0
lbl_800C5C64:
/* 800C5C64 000C2BA4  48 00 00 04 */	b lbl_800C5C68
lbl_800C5C68:
/* 800C5C68 000C2BA8  48 00 00 08 */	b lbl_800C5C70
lbl_800C5C6C:
/* 800C5C6C 000C2BAC  EC 21 00 28 */	fsubs f1, f1, f0
lbl_800C5C70:
/* 800C5C70 000C2BB0  FC 01 18 40 */	fcmpo cr0, f1, f3
/* 800C5C74 000C2BB4  4C 41 13 82 */	cror 2, 1, 2
/* 800C5C78 000C2BB8  41 82 FF F4 */	beq lbl_800C5C6C
/* 800C5C7C 000C2BBC  48 00 00 04 */	b lbl_800C5C80
lbl_800C5C80:
/* 800C5C80 000C2BC0  48 00 00 04 */	b lbl_800C5C84
lbl_800C5C84:
/* 800C5C84 000C2BC4  48 00 00 08 */	b lbl_800C5C8C
lbl_800C5C88:
/* 800C5C88 000C2BC8  EC 21 00 2A */	fadds f1, f1, f0
lbl_800C5C8C:
/* 800C5C8C 000C2BCC  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 800C5C90 000C2BD0  41 80 FF F8 */	blt lbl_800C5C88
/* 800C5C94 000C2BD4  48 00 00 0C */	b lbl_800C5CA0
lbl_800C5C98:
/* 800C5C98 000C2BD8  EC 03 10 28 */	fsubs f0, f3, f2
/* 800C5C9C 000C2BDC  4B FF FF C8 */	b lbl_800C5C64
lbl_800C5CA0:
/* 800C5CA0 000C2BE0  4E 80 00 20 */	blr 

.global MsMtxSetTRS__FPA4_ffffffffff
MsMtxSetTRS__FPA4_ffffffffff:
/* 800C5CA4 000C2BE4  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 800C5CA8 000C2BE8  DB E1 00 88 */	stfd f31, 0x88(r1)
/* 800C5CAC 000C2BEC  DB C1 00 80 */	stfd f30, 0x80(r1)
/* 800C5CB0 000C2BF0  DB A1 00 78 */	stfd f29, 0x78(r1)
/* 800C5CB4 000C2BF4  DB 81 00 70 */	stfd f28, 0x70(r1)
/* 800C5CB8 000C2BF8  DB 61 00 68 */	stfd f27, 0x68(r1)
/* 800C5CBC 000C2BFC  C0 01 00 98 */	lfs f0, 0x98(r1)
/* 800C5CC0 000C2C00  C1 42 8C FC */	lfs f10, $$21638@sda21(r2)
/* 800C5CC4 000C2C04  80 CD 8D EC */	lwz r6, jmaSinShift@sda21(r13)
/* 800C5CC8 000C2C08  ED 2A 01 32 */	fmuls f9, f10, f4
/* 800C5CCC 000C2C0C  81 2D 8D F4 */	lwz r9, jmaCosTable@sda21(r13)
/* 800C5CD0 000C2C10  EC AA 01 72 */	fmuls f5, f10, f5
/* 800C5CD4 000C2C14  80 ED 8D F0 */	lwz r7, jmaSinTable@sda21(r13)
/* 800C5CD8 000C2C18  EC 8A 01 B2 */	fmuls f4, f10, f6
/* 800C5CDC 000C2C1C  FC C0 48 1E */	fctiwz f6, f9
/* 800C5CE0 000C2C20  FC A0 28 1E */	fctiwz f5, f5
/* 800C5CE4 000C2C24  FC 80 20 1E */	fctiwz f4, f4
/* 800C5CE8 000C2C28  D8 C1 00 60 */	stfd f6, 0x60(r1)
/* 800C5CEC 000C2C2C  D8 A1 00 58 */	stfd f5, 0x58(r1)
/* 800C5CF0 000C2C30  80 01 00 64 */	lwz r0, 0x64(r1)
/* 800C5CF4 000C2C34  D8 81 00 50 */	stfd f4, 0x50(r1)
/* 800C5CF8 000C2C38  80 81 00 5C */	lwz r4, 0x5c(r1)
/* 800C5CFC 000C2C3C  54 05 04 3E */	clrlwi r5, r0, 0x10
/* 800C5D00 000C2C40  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800C5D04 000C2C44  7C A5 36 30 */	sraw r5, r5, r6
/* 800C5D08 000C2C48  54 84 04 3E */	clrlwi r4, r4, 0x10
/* 800C5D0C 000C2C4C  7C 84 36 30 */	sraw r4, r4, r6
/* 800C5D10 000C2C50  54 88 10 3A */	slwi r8, r4, 2
/* 800C5D14 000C2C54  54 A4 10 3A */	slwi r4, r5, 2
/* 800C5D18 000C2C58  7D 29 44 2E */	lfsx f9, r9, r8
/* 800C5D1C 000C2C5C  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 800C5D20 000C2C60  7F E7 44 2E */	lfsx f31, r7, r8
/* 800C5D24 000C2C64  7C 00 36 30 */	sraw r0, r0, r6
/* 800C5D28 000C2C68  7F A9 24 2E */	lfsx f29, r9, r4
/* 800C5D2C 000C2C6C  54 00 10 3A */	slwi r0, r0, 2
/* 800C5D30 000C2C70  FD 80 F8 50 */	fneg f12, f31
/* 800C5D34 000C2C74  7F 89 04 2E */	lfsx f28, r9, r0
/* 800C5D38 000C2C78  EC 89 07 72 */	fmuls f4, f9, f29
/* 800C5D3C 000C2C7C  7F C7 04 2E */	lfsx f30, r7, r0
/* 800C5D40 000C2C80  7D A7 24 2E */	lfsx f13, r7, r4
/* 800C5D44 000C2C84  EC BC 02 72 */	fmuls f5, f28, f9
/* 800C5D48 000C2C88  ED 5E 02 72 */	fmuls f10, f30, f9
/* 800C5D4C 000C2C8C  EF 7C 07 F2 */	fmuls f27, f28, f31
/* 800C5D50 000C2C90  ED 67 01 72 */	fmuls f11, f7, f5
/* 800C5D54 000C2C94  EC DE 07 72 */	fmuls f6, f30, f29
/* 800C5D58 000C2C98  EC BE 03 72 */	fmuls f5, f30, f13
/* 800C5D5C 000C2C9C  ED 29 03 72 */	fmuls f9, f9, f13
/* 800C5D60 000C2CA0  D1 63 00 00 */	stfs f11, 0(r3)
/* 800C5D64 000C2CA4  ED 47 02 B2 */	fmuls f10, f7, f10
/* 800C5D68 000C2CA8  ED 6D 36 F8 */	fmsubs f11, f13, f27, f6
/* 800C5D6C 000C2CAC  EC DD 2E FA */	fmadds f6, f29, f27, f5
/* 800C5D70 000C2CB0  EF 7E 07 F2 */	fmuls f27, f30, f31
/* 800C5D74 000C2CB4  D1 43 00 10 */	stfs f10, 0x10(r3)
/* 800C5D78 000C2CB8  ED 5C 07 72 */	fmuls f10, f28, f29
/* 800C5D7C 000C2CBC  ED 8C 01 F2 */	fmuls f12, f12, f7
/* 800C5D80 000C2CC0  EC BC 03 72 */	fmuls f5, f28, f13
/* 800C5D84 000C2CC4  EC ED 56 FA */	fmadds f7, f13, f27, f10
/* 800C5D88 000C2CC8  ED 68 02 F2 */	fmuls f11, f8, f11
/* 800C5D8C 000C2CCC  D1 83 00 20 */	stfs f12, 0x20(r3)
/* 800C5D90 000C2CD0  EC BD 2E F8 */	fmsubs f5, f29, f27, f5
/* 800C5D94 000C2CD4  ED 48 01 F2 */	fmuls f10, f8, f7
/* 800C5D98 000C2CD8  D1 63 00 04 */	stfs f11, 4(r3)
/* 800C5D9C 000C2CDC  EC E8 02 72 */	fmuls f7, f8, f9
/* 800C5DA0 000C2CE0  D1 43 00 14 */	stfs f10, 0x14(r3)
/* 800C5DA4 000C2CE4  EC C0 01 B2 */	fmuls f6, f0, f6
/* 800C5DA8 000C2CE8  EC A0 01 72 */	fmuls f5, f0, f5
/* 800C5DAC 000C2CEC  D0 E3 00 24 */	stfs f7, 0x24(r3)
/* 800C5DB0 000C2CF0  EC 00 01 32 */	fmuls f0, f0, f4
/* 800C5DB4 000C2CF4  D0 C3 00 08 */	stfs f6, 8(r3)
/* 800C5DB8 000C2CF8  D0 A3 00 18 */	stfs f5, 0x18(r3)
/* 800C5DBC 000C2CFC  D0 03 00 28 */	stfs f0, 0x28(r3)
/* 800C5DC0 000C2D00  D0 23 00 0C */	stfs f1, 0xc(r3)
/* 800C5DC4 000C2D04  D0 43 00 1C */	stfs f2, 0x1c(r3)
/* 800C5DC8 000C2D08  D0 63 00 2C */	stfs f3, 0x2c(r3)
/* 800C5DCC 000C2D0C  CB E1 00 88 */	lfd f31, 0x88(r1)
/* 800C5DD0 000C2D10  CB C1 00 80 */	lfd f30, 0x80(r1)
/* 800C5DD4 000C2D14  CB A1 00 78 */	lfd f29, 0x78(r1)
/* 800C5DD8 000C2D18  CB 81 00 70 */	lfd f28, 0x70(r1)
/* 800C5DDC 000C2D1C  CB 61 00 68 */	lfd f27, 0x68(r1)
/* 800C5DE0 000C2D20  38 21 00 90 */	addi r1, r1, 0x90
/* 800C5DE4 000C2D24  4E 80 00 20 */	blr 

.global MsMtxSetXYZRPH__FPA4_ffffsss
MsMtxSetXYZRPH__FPA4_ffffsss:
/* 800C5DE8 000C2D28  80 ED 8D EC */	lwz r7, jmaSinShift@sda21(r13)
/* 800C5DEC 000C2D2C  54 84 04 3E */	clrlwi r4, r4, 0x10
/* 800C5DF0 000C2D30  54 A0 04 3E */	clrlwi r0, r5, 0x10
/* 800C5DF4 000C2D34  80 AD 8D F0 */	lwz r5, jmaSinTable@sda21(r13)
/* 800C5DF8 000C2D38  7C 84 3E 30 */	sraw r4, r4, r7
/* 800C5DFC 000C2D3C  7C 00 3E 30 */	sraw r0, r0, r7
/* 800C5E00 000C2D40  81 2D 8D F4 */	lwz r9, jmaCosTable@sda21(r13)
/* 800C5E04 000C2D44  54 08 10 3A */	slwi r8, r0, 2
/* 800C5E08 000C2D48  54 C0 04 3E */	clrlwi r0, r6, 0x10
/* 800C5E0C 000C2D4C  7C E5 44 2E */	lfsx f7, r5, r8
/* 800C5E10 000C2D50  7C 00 3E 30 */	sraw r0, r0, r7
/* 800C5E14 000C2D54  7D 49 44 2E */	lfsx f10, r9, r8
/* 800C5E18 000C2D58  54 06 10 3A */	slwi r6, r0, 2
/* 800C5E1C 000C2D5C  FC 80 38 50 */	fneg f4, f7
/* 800C5E20 000C2D60  54 80 10 3A */	slwi r0, r4, 2
/* 800C5E24 000C2D64  7D 69 34 2E */	lfsx f11, r9, r6
/* 800C5E28 000C2D68  7C C5 04 2E */	lfsx f6, r5, r0
/* 800C5E2C 000C2D6C  7D 05 34 2E */	lfsx f8, r5, r6
/* 800C5E30 000C2D70  7D 29 04 2E */	lfsx f9, r9, r0
/* 800C5E34 000C2D74  EC 0B 02 B2 */	fmuls f0, f11, f10
/* 800C5E38 000C2D78  EC A8 02 B2 */	fmuls f5, f8, f10
/* 800C5E3C 000C2D7C  D0 83 00 20 */	stfs f4, 0x20(r3)
/* 800C5E40 000C2D80  EC 8A 01 B2 */	fmuls f4, f10, f6
/* 800C5E44 000C2D84  ED 89 02 32 */	fmuls f12, f9, f8
/* 800C5E48 000C2D88  ED A6 02 F2 */	fmuls f13, f6, f11
/* 800C5E4C 000C2D8C  D0 03 00 00 */	stfs f0, 0(r3)
/* 800C5E50 000C2D90  EC 0A 02 72 */	fmuls f0, f10, f9
/* 800C5E54 000C2D94  ED 06 02 32 */	fmuls f8, f6, f8
/* 800C5E58 000C2D98  ED 29 02 F2 */	fmuls f9, f9, f11
/* 800C5E5C 000C2D9C  D0 A3 00 10 */	stfs f5, 0x10(r3)
/* 800C5E60 000C2DA0  EC CD 61 F8 */	fmsubs f6, f13, f7, f12
/* 800C5E64 000C2DA4  EC AC 69 F8 */	fmsubs f5, f12, f7, f13
/* 800C5E68 000C2DA8  D0 83 00 24 */	stfs f4, 0x24(r3)
/* 800C5E6C 000C2DAC  EC 89 41 FA */	fmadds f4, f9, f7, f8
/* 800C5E70 000C2DB0  D0 03 00 28 */	stfs f0, 0x28(r3)
/* 800C5E74 000C2DB4  EC 08 49 FA */	fmadds f0, f8, f7, f9
/* 800C5E78 000C2DB8  D0 C3 00 04 */	stfs f6, 4(r3)
/* 800C5E7C 000C2DBC  D0 A3 00 18 */	stfs f5, 0x18(r3)
/* 800C5E80 000C2DC0  D0 83 00 08 */	stfs f4, 8(r3)
/* 800C5E84 000C2DC4  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 800C5E88 000C2DC8  D0 23 00 0C */	stfs f1, 0xc(r3)
/* 800C5E8C 000C2DCC  D0 43 00 1C */	stfs f2, 0x1c(r3)
/* 800C5E90 000C2DD0  D0 63 00 2C */	stfs f3, 0x2c(r3)
/* 800C5E94 000C2DD4  4E 80 00 20 */	blr 

.global MsMtxSetRotRPH__FPA4_ffff
MsMtxSetRotRPH__FPA4_ffff:
/* 800C5E98 000C2DD8  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 800C5E9C 000C2DDC  C0 02 8C FC */	lfs f0, $$21638@sda21(r2)
/* 800C5EA0 000C2DE0  80 CD 8D EC */	lwz r6, jmaSinShift@sda21(r13)
/* 800C5EA4 000C2DE4  EC 80 00 72 */	fmuls f4, f0, f1
/* 800C5EA8 000C2DE8  81 2D 8D F4 */	lwz r9, jmaCosTable@sda21(r13)
/* 800C5EAC 000C2DEC  EC 20 00 B2 */	fmuls f1, f0, f2
/* 800C5EB0 000C2DF0  80 ED 8D F0 */	lwz r7, jmaSinTable@sda21(r13)
/* 800C5EB4 000C2DF4  EC 00 00 F2 */	fmuls f0, f0, f3
/* 800C5EB8 000C2DF8  FC 40 20 1E */	fctiwz f2, f4
/* 800C5EBC 000C2DFC  FC 20 08 1E */	fctiwz f1, f1
/* 800C5EC0 000C2E00  FC 00 00 1E */	fctiwz f0, f0
/* 800C5EC4 000C2E04  D8 41 00 48 */	stfd f2, 0x48(r1)
/* 800C5EC8 000C2E08  D8 21 00 40 */	stfd f1, 0x40(r1)
/* 800C5ECC 000C2E0C  80 01 00 4C */	lwz r0, 0x4c(r1)
/* 800C5ED0 000C2E10  D8 01 00 38 */	stfd f0, 0x38(r1)
/* 800C5ED4 000C2E14  80 81 00 44 */	lwz r4, 0x44(r1)
/* 800C5ED8 000C2E18  54 05 04 3E */	clrlwi r5, r0, 0x10
/* 800C5EDC 000C2E1C  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 800C5EE0 000C2E20  7C A5 36 30 */	sraw r5, r5, r6
/* 800C5EE4 000C2E24  54 84 04 3E */	clrlwi r4, r4, 0x10
/* 800C5EE8 000C2E28  7C 84 36 30 */	sraw r4, r4, r6
/* 800C5EEC 000C2E2C  54 88 10 3A */	slwi r8, r4, 2
/* 800C5EF0 000C2E30  54 A4 10 3A */	slwi r4, r5, 2
/* 800C5EF4 000C2E34  7D 29 44 2E */	lfsx f9, r9, r8
/* 800C5EF8 000C2E38  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 800C5EFC 000C2E3C  7C C7 24 2E */	lfsx f6, r7, r4
/* 800C5F00 000C2E40  7C 00 36 30 */	sraw r0, r0, r6
/* 800C5F04 000C2E44  7C A7 44 2E */	lfsx f5, r7, r8
/* 800C5F08 000C2E48  54 00 10 3A */	slwi r0, r0, 2
/* 800C5F0C 000C2E4C  7D 09 24 2E */	lfsx f8, r9, r4
/* 800C5F10 000C2E50  7D 49 04 2E */	lfsx f10, r9, r0
/* 800C5F14 000C2E54  FC 80 28 50 */	fneg f4, f5
/* 800C5F18 000C2E58  7C E7 04 2E */	lfsx f7, r7, r0
/* 800C5F1C 000C2E5C  EC 69 01 B2 */	fmuls f3, f9, f6
/* 800C5F20 000C2E60  EC 0A 02 72 */	fmuls f0, f10, f9
/* 800C5F24 000C2E64  EC 47 02 72 */	fmuls f2, f7, f9
/* 800C5F28 000C2E68  ED 6A 01 72 */	fmuls f11, f10, f5
/* 800C5F2C 000C2E6C  D0 03 00 00 */	stfs f0, 0(r3)
/* 800C5F30 000C2E70  EC 07 02 32 */	fmuls f0, f7, f8
/* 800C5F34 000C2E74  EC 27 01 B2 */	fmuls f1, f7, f6
/* 800C5F38 000C2E78  D0 43 00 10 */	stfs f2, 0x10(r3)
/* 800C5F3C 000C2E7C  EC E7 01 72 */	fmuls f7, f7, f5
/* 800C5F40 000C2E80  EC 4A 02 32 */	fmuls f2, f10, f8
/* 800C5F44 000C2E84  D0 83 00 20 */	stfs f4, 0x20(r3)
/* 800C5F48 000C2E88  EC A6 02 F8 */	fmsubs f5, f6, f11, f0
/* 800C5F4C 000C2E8C  EC 0A 01 B2 */	fmuls f0, f10, f6
/* 800C5F50 000C2E90  EC 86 11 FA */	fmadds f4, f6, f7, f2
/* 800C5F54 000C2E94  D0 A3 00 04 */	stfs f5, 4(r3)
/* 800C5F58 000C2E98  EC 48 0A FA */	fmadds f2, f8, f11, f1
/* 800C5F5C 000C2E9C  EC 28 01 F8 */	fmsubs f1, f8, f7, f0
/* 800C5F60 000C2EA0  D0 83 00 14 */	stfs f4, 0x14(r3)
/* 800C5F64 000C2EA4  EC 09 02 32 */	fmuls f0, f9, f8
/* 800C5F68 000C2EA8  D0 63 00 24 */	stfs f3, 0x24(r3)
/* 800C5F6C 000C2EAC  D0 43 00 08 */	stfs f2, 8(r3)
/* 800C5F70 000C2EB0  D0 23 00 18 */	stfs f1, 0x18(r3)
/* 800C5F74 000C2EB4  D0 03 00 28 */	stfs f0, 0x28(r3)
/* 800C5F78 000C2EB8  C0 02 8C E8 */	lfs f0, $$21608@sda21(r2)
/* 800C5F7C 000C2EBC  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 800C5F80 000C2EC0  D0 03 00 1C */	stfs f0, 0x1c(r3)
/* 800C5F84 000C2EC4  D0 03 00 2C */	stfs f0, 0x2c(r3)
/* 800C5F88 000C2EC8  38 21 00 50 */	addi r1, r1, 0x50
/* 800C5F8C 000C2ECC  4E 80 00 20 */	blr 

.global MsGetRotFromZaxis__FRCQ29JGeometry8TVec3$$0f$$1
MsGetRotFromZaxis__FRCQ29JGeometry8TVec3$$0f$$1:
/* 800C5F90 000C2ED0  7C 08 02 A6 */	mflr r0
/* 800C5F94 000C2ED4  90 01 00 04 */	stw r0, 4(r1)
/* 800C5F98 000C2ED8  94 21 FF A8 */	stwu r1, -0x58(r1)
/* 800C5F9C 000C2EDC  93 E1 00 54 */	stw r31, 0x54(r1)
/* 800C5FA0 000C2EE0  7C 7F 1B 78 */	mr r31, r3
/* 800C5FA4 000C2EE4  C0 82 8C E8 */	lfs f4, $$21608@sda21(r2)
/* 800C5FA8 000C2EE8  D0 81 00 40 */	stfs f4, 0x40(r1)
/* 800C5FAC 000C2EEC  D0 81 00 3C */	stfs f4, 0x3c(r1)
/* 800C5FB0 000C2EF0  D0 81 00 38 */	stfs f4, 0x38(r1)
/* 800C5FB4 000C2EF4  C0 02 8D 14 */	lfs f0, $$21797@sda21(r2)
/* 800C5FB8 000C2EF8  80 64 00 00 */	lwz r3, 0(r4)
/* 800C5FBC 000C2EFC  80 04 00 04 */	lwz r0, 4(r4)
/* 800C5FC0 000C2F00  90 61 00 2C */	stw r3, 0x2c(r1)
/* 800C5FC4 000C2F04  90 01 00 30 */	stw r0, 0x30(r1)
/* 800C5FC8 000C2F08  80 04 00 08 */	lwz r0, 8(r4)
/* 800C5FCC 000C2F0C  90 01 00 34 */	stw r0, 0x34(r1)
/* 800C5FD0 000C2F10  C0 41 00 2C */	lfs f2, 0x2c(r1)
/* 800C5FD4 000C2F14  C0 21 00 30 */	lfs f1, 0x30(r1)
/* 800C5FD8 000C2F18  C0 61 00 34 */	lfs f3, 0x34(r1)
/* 800C5FDC 000C2F1C  EC 42 00 B2 */	fmuls f2, f2, f2
/* 800C5FE0 000C2F20  EC 21 00 72 */	fmuls f1, f1, f1
/* 800C5FE4 000C2F24  EC 63 00 F2 */	fmuls f3, f3, f3
/* 800C5FE8 000C2F28  EC 22 08 2A */	fadds f1, f2, f1
/* 800C5FEC 000C2F2C  EC 23 08 2A */	fadds f1, f3, f1
/* 800C5FF0 000C2F30  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800C5FF4 000C2F34  4C 40 13 82 */	cror 2, 0, 2
/* 800C5FF8 000C2F38  40 82 00 14 */	bne lbl_800C600C
/* 800C5FFC 000C2F3C  D0 81 00 34 */	stfs f4, 0x34(r1)
/* 800C6000 000C2F40  D0 81 00 30 */	stfs f4, 0x30(r1)
/* 800C6004 000C2F44  D0 81 00 2C */	stfs f4, 0x2c(r1)
/* 800C6008 000C2F48  48 00 00 34 */	b lbl_800C603C
lbl_800C600C:
/* 800C600C 000C2F4C  4B FA 6D 65 */	bl inv_sqrt__Q29JGeometry8TUtil$$0f$$1Ff
/* 800C6010 000C2F50  C0 42 8C F8 */	lfs f2, $$21627@sda21(r2)
/* 800C6014 000C2F54  C0 01 00 2C */	lfs f0, 0x2c(r1)
/* 800C6018 000C2F58  EC 22 00 72 */	fmuls f1, f2, f1
/* 800C601C 000C2F5C  EC 00 00 72 */	fmuls f0, f0, f1
/* 800C6020 000C2F60  D0 01 00 2C */	stfs f0, 0x2c(r1)
/* 800C6024 000C2F64  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 800C6028 000C2F68  EC 00 00 72 */	fmuls f0, f0, f1
/* 800C602C 000C2F6C  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 800C6030 000C2F70  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 800C6034 000C2F74  EC 00 00 72 */	fmuls f0, f0, f1
/* 800C6038 000C2F78  D0 01 00 34 */	stfs f0, 0x34(r1)
lbl_800C603C:
/* 800C603C 000C2F7C  C0 22 8C F8 */	lfs f1, $$21627@sda21(r2)
/* 800C6040 000C2F80  C0 41 00 30 */	lfs f2, 0x30(r1)
/* 800C6044 000C2F84  FC 01 10 00 */	fcmpu cr0, f1, f2
/* 800C6048 000C2F88  40 82 00 10 */	bne lbl_800C6058
/* 800C604C 000C2F8C  C0 02 8D 08 */	lfs f0, $$21674@sda21(r2)
/* 800C6050 000C2F90  D0 01 00 38 */	stfs f0, 0x38(r1)
/* 800C6054 000C2F94  48 00 00 90 */	b lbl_800C60E4
lbl_800C6058:
/* 800C6058 000C2F98  C0 02 8D 18 */	lfs f0, $$21798@sda21(r2)
/* 800C605C 000C2F9C  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800C6060 000C2FA0  40 82 00 10 */	bne lbl_800C6070
/* 800C6064 000C2FA4  C0 02 8D 04 */	lfs f0, $$21673@sda21(r2)
/* 800C6068 000C2FA8  D0 01 00 38 */	stfs f0, 0x38(r1)
/* 800C606C 000C2FAC  48 00 00 78 */	b lbl_800C60E4
lbl_800C6070:
/* 800C6070 000C2FB0  EC 22 08 BC */	fnmsubs f1, f2, f2, f1
/* 800C6074 000C2FB4  C0 02 8C E8 */	lfs f0, $$21608@sda21(r2)
/* 800C6078 000C2FB8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800C607C 000C2FBC  40 81 00 34 */	ble lbl_800C60B0
/* 800C6080 000C2FC0  FC A0 08 34 */	frsqrte f5, f1
/* 800C6084 000C2FC4  C8 82 8D 20 */	lfd f4, $$21799@sda21(r2)
/* 800C6088 000C2FC8  C8 02 8D 28 */	lfd f0, $$21800@sda21(r2)
/* 800C608C 000C2FCC  FC 65 01 72 */	fmul f3, f5, f5
/* 800C6090 000C2FD0  FC 84 01 72 */	fmul f4, f4, f5
/* 800C6094 000C2FD4  FC 01 00 FC */	fnmsub f0, f1, f3, f0
/* 800C6098 000C2FD8  FC 04 00 32 */	fmul f0, f4, f0
/* 800C609C 000C2FDC  FC 01 00 32 */	fmul f0, f1, f0
/* 800C60A0 000C2FE0  FC 00 00 18 */	frsp f0, f0
/* 800C60A4 000C2FE4  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 800C60A8 000C2FE8  C0 21 00 28 */	lfs f1, 0x28(r1)
/* 800C60AC 000C2FEC  48 00 00 04 */	b lbl_800C60B0
lbl_800C60B0:
/* 800C60B0 000C2FF0  48 00 01 15 */	bl matan__Fff
/* 800C60B4 000C2FF4  7C 60 07 34 */	extsh r0, r3
/* 800C60B8 000C2FF8  C8 42 8C F0 */	lfd f2, $$21611@sda21(r2)
/* 800C60BC 000C2FFC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800C60C0 000C3000  C0 02 8D 00 */	lfs f0, $$21639@sda21(r2)
/* 800C60C4 000C3004  90 01 00 4C */	stw r0, 0x4c(r1)
/* 800C60C8 000C3008  3C 00 43 30 */	lis r0, 0x4330
/* 800C60CC 000C300C  90 01 00 48 */	stw r0, 0x48(r1)
/* 800C60D0 000C3010  C8 21 00 48 */	lfd f1, 0x48(r1)
/* 800C60D4 000C3014  EC 21 10 28 */	fsubs f1, f1, f2
/* 800C60D8 000C3018  EC 00 00 72 */	fmuls f0, f0, f1
/* 800C60DC 000C301C  FC 00 00 50 */	fneg f0, f0
/* 800C60E0 000C3020  D0 01 00 38 */	stfs f0, 0x38(r1)
lbl_800C60E4:
/* 800C60E4 000C3024  C0 42 8C E8 */	lfs f2, $$21608@sda21(r2)
/* 800C60E8 000C3028  C0 21 00 34 */	lfs f1, 0x34(r1)
/* 800C60EC 000C302C  FC 02 08 00 */	fcmpu cr0, f2, f1
/* 800C60F0 000C3030  40 82 00 28 */	bne lbl_800C6118
/* 800C60F4 000C3034  C0 01 00 2C */	lfs f0, 0x2c(r1)
/* 800C60F8 000C3038  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 800C60FC 000C303C  40 81 00 10 */	ble lbl_800C610C
/* 800C6100 000C3040  C0 02 8D 04 */	lfs f0, $$21673@sda21(r2)
/* 800C6104 000C3044  D0 01 00 3C */	stfs f0, 0x3c(r1)
/* 800C6108 000C3048  48 00 00 90 */	b lbl_800C6198
lbl_800C610C:
/* 800C610C 000C304C  C0 02 8D 08 */	lfs f0, $$21674@sda21(r2)
/* 800C6110 000C3050  D0 01 00 3C */	stfs f0, 0x3c(r1)
/* 800C6114 000C3054  48 00 00 84 */	b lbl_800C6198
lbl_800C6118:
/* 800C6118 000C3058  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 800C611C 000C305C  40 81 00 3C */	ble lbl_800C6158
/* 800C6120 000C3060  C0 41 00 2C */	lfs f2, 0x2c(r1)
/* 800C6124 000C3064  48 00 00 A1 */	bl matan__Fff
/* 800C6128 000C3068  7C 60 07 34 */	extsh r0, r3
/* 800C612C 000C306C  C8 42 8C F0 */	lfd f2, $$21611@sda21(r2)
/* 800C6130 000C3070  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800C6134 000C3074  C0 02 8D 00 */	lfs f0, $$21639@sda21(r2)
/* 800C6138 000C3078  90 01 00 4C */	stw r0, 0x4c(r1)
/* 800C613C 000C307C  3C 00 43 30 */	lis r0, 0x4330
/* 800C6140 000C3080  90 01 00 48 */	stw r0, 0x48(r1)
/* 800C6144 000C3084  C8 21 00 48 */	lfd f1, 0x48(r1)
/* 800C6148 000C3088  EC 21 10 28 */	fsubs f1, f1, f2
/* 800C614C 000C308C  EC 00 00 72 */	fmuls f0, f0, f1
/* 800C6150 000C3090  D0 01 00 3C */	stfs f0, 0x3c(r1)
/* 800C6154 000C3094  48 00 00 44 */	b lbl_800C6198
lbl_800C6158:
/* 800C6158 000C3098  FC 20 08 50 */	fneg f1, f1
/* 800C615C 000C309C  C0 41 00 2C */	lfs f2, 0x2c(r1)
/* 800C6160 000C30A0  48 00 00 65 */	bl matan__Fff
/* 800C6164 000C30A4  7C 60 07 34 */	extsh r0, r3
/* 800C6168 000C30A8  C8 62 8C F0 */	lfd f3, $$21611@sda21(r2)
/* 800C616C 000C30AC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800C6170 000C30B0  C0 22 8D 00 */	lfs f1, $$21639@sda21(r2)
/* 800C6174 000C30B4  90 01 00 4C */	stw r0, 0x4c(r1)
/* 800C6178 000C30B8  3C 00 43 30 */	lis r0, 0x4330
/* 800C617C 000C30BC  C0 02 8D 0C */	lfs f0, $$21675@sda21(r2)
/* 800C6180 000C30C0  90 01 00 48 */	stw r0, 0x48(r1)
/* 800C6184 000C30C4  C8 41 00 48 */	lfd f2, 0x48(r1)
/* 800C6188 000C30C8  EC 42 18 28 */	fsubs f2, f2, f3
/* 800C618C 000C30CC  EC 21 00 B2 */	fmuls f1, f1, f2
/* 800C6190 000C30D0  EC 00 08 28 */	fsubs f0, f0, f1
/* 800C6194 000C30D4  D0 01 00 3C */	stfs f0, 0x3c(r1)
lbl_800C6198:
/* 800C6198 000C30D8  80 61 00 38 */	lwz r3, 0x38(r1)
/* 800C619C 000C30DC  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 800C61A0 000C30E0  90 7F 00 00 */	stw r3, 0(r31)
/* 800C61A4 000C30E4  90 1F 00 04 */	stw r0, 4(r31)
/* 800C61A8 000C30E8  80 01 00 40 */	lwz r0, 0x40(r1)
/* 800C61AC 000C30EC  90 1F 00 08 */	stw r0, 8(r31)
/* 800C61B0 000C30F0  80 01 00 5C */	lwz r0, 0x5c(r1)
/* 800C61B4 000C30F4  83 E1 00 54 */	lwz r31, 0x54(r1)
/* 800C61B8 000C30F8  38 21 00 58 */	addi r1, r1, 0x58
/* 800C61BC 000C30FC  7C 08 03 A6 */	mtlr r0
/* 800C61C0 000C3100  4E 80 00 20 */	blr 

.global matan__Fff
matan__Fff:
/* 800C61C4 000C3104  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 800C61C8 000C3108  C0 02 8C E8 */	lfs f0, $$21608@sda21(r2)
/* 800C61CC 000C310C  3C 60 80 3B */	lis r3, $$21431@ha
/* 800C61D0 000C3110  38 63 21 88 */	addi r3, r3, $$21431@l
/* 800C61D4 000C3114  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 800C61D8 000C3118  4C 41 13 82 */	cror 2, 1, 2
/* 800C61DC 000C311C  40 82 01 44 */	bne lbl_800C6320
/* 800C61E0 000C3120  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800C61E4 000C3124  4C 41 13 82 */	cror 2, 1, 2
/* 800C61E8 000C3128  40 82 00 9C */	bne lbl_800C6284
/* 800C61EC 000C312C  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 800C61F0 000C3130  4C 41 13 82 */	cror 2, 1, 2
/* 800C61F4 000C3134  40 82 00 4C */	bne lbl_800C6240
/* 800C61F8 000C3138  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800C61FC 000C313C  40 82 00 0C */	bne lbl_800C6208
/* 800C6200 000C3140  A0 03 00 28 */	lhz r0, 0x28(r3)
/* 800C6204 000C3144  48 00 00 30 */	b lbl_800C6234
lbl_800C6208:
/* 800C6208 000C3148  EC 20 08 30 */	fres f1, f1
/* 800C620C 000C314C  C0 62 8D 30 */	lfs f3, $$21884@sda21(r2)
/* 800C6210 000C3150  C0 02 8D 10 */	lfs f0, $$21676@sda21(r2)
/* 800C6214 000C3154  EC 22 00 72 */	fmuls f1, f2, f1
/* 800C6218 000C3158  EC 03 00 7A */	fmadds f0, f3, f1, f0
/* 800C621C 000C315C  FC 00 00 1E */	fctiwz f0, f0
/* 800C6220 000C3160  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 800C6224 000C3164  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800C6228 000C3168  54 00 08 3C */	slwi r0, r0, 1
/* 800C622C 000C316C  7C 63 02 14 */	add r3, r3, r0
/* 800C6230 000C3170  A0 03 00 28 */	lhz r0, 0x28(r3)
lbl_800C6234:
/* 800C6234 000C3174  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 800C6238 000C3178  7C 03 03 78 */	mr r3, r0
/* 800C623C 000C317C  48 00 02 24 */	b lbl_800C6460
lbl_800C6240:
/* 800C6240 000C3180  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800C6244 000C3184  40 82 00 0C */	bne lbl_800C6250
/* 800C6248 000C3188  A0 03 00 28 */	lhz r0, 0x28(r3)
/* 800C624C 000C318C  48 00 00 30 */	b lbl_800C627C
lbl_800C6250:
/* 800C6250 000C3190  EC 60 10 30 */	fres f3, f2
/* 800C6254 000C3194  C0 42 8D 30 */	lfs f2, $$21884@sda21(r2)
/* 800C6258 000C3198  C0 02 8D 10 */	lfs f0, $$21676@sda21(r2)
/* 800C625C 000C319C  EC 21 00 F2 */	fmuls f1, f1, f3
/* 800C6260 000C31A0  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 800C6264 000C31A4  FC 00 00 1E */	fctiwz f0, f0
/* 800C6268 000C31A8  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 800C626C 000C31AC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800C6270 000C31B0  54 00 08 3C */	slwi r0, r0, 1
/* 800C6274 000C31B4  7C 63 02 14 */	add r3, r3, r0
/* 800C6278 000C31B8  A0 03 00 28 */	lhz r0, 0x28(r3)
lbl_800C627C:
/* 800C627C 000C31BC  20 60 40 00 */	subfic r3, r0, 0x4000
/* 800C6280 000C31C0  48 00 01 E0 */	b lbl_800C6460
lbl_800C6284:
/* 800C6284 000C31C4  FC 80 08 50 */	fneg f4, f1
/* 800C6288 000C31C8  FC 04 10 40 */	fcmpo cr0, f4, f2
/* 800C628C 000C31CC  40 80 00 48 */	bge lbl_800C62D4
/* 800C6290 000C31D0  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800C6294 000C31D4  40 82 00 0C */	bne lbl_800C62A0
/* 800C6298 000C31D8  A0 63 00 28 */	lhz r3, 0x28(r3)
/* 800C629C 000C31DC  48 00 00 30 */	b lbl_800C62CC
lbl_800C62A0:
/* 800C62A0 000C31E0  EC 20 10 30 */	fres f1, f2
/* 800C62A4 000C31E4  C0 42 8D 30 */	lfs f2, $$21884@sda21(r2)
/* 800C62A8 000C31E8  C0 02 8D 10 */	lfs f0, $$21676@sda21(r2)
/* 800C62AC 000C31EC  EC 24 00 72 */	fmuls f1, f4, f1
/* 800C62B0 000C31F0  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 800C62B4 000C31F4  FC 00 00 1E */	fctiwz f0, f0
/* 800C62B8 000C31F8  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 800C62BC 000C31FC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800C62C0 000C3200  54 00 08 3C */	slwi r0, r0, 1
/* 800C62C4 000C3204  7C 63 02 14 */	add r3, r3, r0
/* 800C62C8 000C3208  A0 63 00 28 */	lhz r3, 0x28(r3)
lbl_800C62CC:
/* 800C62CC 000C320C  38 63 40 00 */	addi r3, r3, 0x4000
/* 800C62D0 000C3210  48 00 01 90 */	b lbl_800C6460
lbl_800C62D4:
/* 800C62D4 000C3214  FC 00 20 00 */	fcmpu cr0, f0, f4
/* 800C62D8 000C3218  40 82 00 0C */	bne lbl_800C62E4
/* 800C62DC 000C321C  A0 83 00 28 */	lhz r4, 0x28(r3)
/* 800C62E0 000C3220  48 00 00 30 */	b lbl_800C6310
lbl_800C62E4:
/* 800C62E4 000C3224  EC 20 20 30 */	fres f1, f4
/* 800C62E8 000C3228  C0 62 8D 30 */	lfs f3, $$21884@sda21(r2)
/* 800C62EC 000C322C  C0 02 8D 10 */	lfs f0, $$21676@sda21(r2)
/* 800C62F0 000C3230  EC 22 00 72 */	fmuls f1, f2, f1
/* 800C62F4 000C3234  EC 03 00 7A */	fmadds f0, f3, f1, f0
/* 800C62F8 000C3238  FC 00 00 1E */	fctiwz f0, f0
/* 800C62FC 000C323C  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 800C6300 000C3240  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800C6304 000C3244  54 00 08 3C */	slwi r0, r0, 1
/* 800C6308 000C3248  7C 63 02 14 */	add r3, r3, r0
/* 800C630C 000C324C  A0 83 00 28 */	lhz r4, 0x28(r3)
lbl_800C6310:
/* 800C6310 000C3250  3C 60 00 01 */	lis r3, 0x00008000@ha
/* 800C6314 000C3254  38 03 80 00 */	addi r0, r3, 0x00008000@l
/* 800C6318 000C3258  7C 64 00 50 */	subf r3, r4, r0
/* 800C631C 000C325C  48 00 01 44 */	b lbl_800C6460
lbl_800C6320:
/* 800C6320 000C3260  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800C6324 000C3264  FC 60 10 50 */	fneg f3, f2
/* 800C6328 000C3268  40 80 00 A8 */	bge lbl_800C63D0
/* 800C632C 000C326C  FC 80 08 50 */	fneg f4, f1
/* 800C6330 000C3270  FC 04 18 40 */	fcmpo cr0, f4, f3
/* 800C6334 000C3274  4C 41 13 82 */	cror 2, 1, 2
/* 800C6338 000C3278  40 82 00 4C */	bne lbl_800C6384
/* 800C633C 000C327C  FC 00 20 00 */	fcmpu cr0, f0, f4
/* 800C6340 000C3280  40 82 00 0C */	bne lbl_800C634C
/* 800C6344 000C3284  A0 63 00 28 */	lhz r3, 0x28(r3)
/* 800C6348 000C3288  48 00 00 30 */	b lbl_800C6378
lbl_800C634C:
/* 800C634C 000C328C  EC 20 20 30 */	fres f1, f4
/* 800C6350 000C3290  C0 42 8D 30 */	lfs f2, $$21884@sda21(r2)
/* 800C6354 000C3294  C0 02 8D 10 */	lfs f0, $$21676@sda21(r2)
/* 800C6358 000C3298  EC 23 00 72 */	fmuls f1, f3, f1
/* 800C635C 000C329C  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 800C6360 000C32A0  FC 00 00 1E */	fctiwz f0, f0
/* 800C6364 000C32A4  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 800C6368 000C32A8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800C636C 000C32AC  54 00 08 3C */	slwi r0, r0, 1
/* 800C6370 000C32B0  7C 63 02 14 */	add r3, r3, r0
/* 800C6374 000C32B4  A0 63 00 28 */	lhz r3, 0x28(r3)
lbl_800C6378:
/* 800C6378 000C32B8  3C 63 00 01 */	addis r3, r3, 1
/* 800C637C 000C32BC  38 63 80 00 */	addi r3, r3, -32768
/* 800C6380 000C32C0  48 00 00 E0 */	b lbl_800C6460
lbl_800C6384:
/* 800C6384 000C32C4  FC 00 18 00 */	fcmpu cr0, f0, f3
/* 800C6388 000C32C8  40 82 00 0C */	bne lbl_800C6394
/* 800C638C 000C32CC  A0 83 00 28 */	lhz r4, 0x28(r3)
/* 800C6390 000C32D0  48 00 00 30 */	b lbl_800C63C0
lbl_800C6394:
/* 800C6394 000C32D4  EC 20 18 30 */	fres f1, f3
/* 800C6398 000C32D8  C0 42 8D 30 */	lfs f2, $$21884@sda21(r2)
/* 800C639C 000C32DC  C0 02 8D 10 */	lfs f0, $$21676@sda21(r2)
/* 800C63A0 000C32E0  EC 24 00 72 */	fmuls f1, f4, f1
/* 800C63A4 000C32E4  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 800C63A8 000C32E8  FC 00 00 1E */	fctiwz f0, f0
/* 800C63AC 000C32EC  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 800C63B0 000C32F0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800C63B4 000C32F4  54 00 08 3C */	slwi r0, r0, 1
/* 800C63B8 000C32F8  7C 63 02 14 */	add r3, r3, r0
/* 800C63BC 000C32FC  A0 83 00 28 */	lhz r4, 0x28(r3)
lbl_800C63C0:
/* 800C63C0 000C3300  3C 60 00 01 */	lis r3, 0x0000C000@ha
/* 800C63C4 000C3304  38 03 C0 00 */	addi r0, r3, 0x0000C000@l
/* 800C63C8 000C3308  7C 64 00 50 */	subf r3, r4, r0
/* 800C63CC 000C330C  48 00 00 94 */	b lbl_800C6460
lbl_800C63D0:
/* 800C63D0 000C3310  FC 01 18 40 */	fcmpo cr0, f1, f3
/* 800C63D4 000C3314  40 80 00 4C */	bge lbl_800C6420
/* 800C63D8 000C3318  FC 00 18 00 */	fcmpu cr0, f0, f3
/* 800C63DC 000C331C  40 82 00 0C */	bne lbl_800C63E8
/* 800C63E0 000C3320  A0 63 00 28 */	lhz r3, 0x28(r3)
/* 800C63E4 000C3324  48 00 00 30 */	b lbl_800C6414
lbl_800C63E8:
/* 800C63E8 000C3328  EC 60 18 30 */	fres f3, f3
/* 800C63EC 000C332C  C0 42 8D 30 */	lfs f2, $$21884@sda21(r2)
/* 800C63F0 000C3330  C0 02 8D 10 */	lfs f0, $$21676@sda21(r2)
/* 800C63F4 000C3334  EC 21 00 F2 */	fmuls f1, f1, f3
/* 800C63F8 000C3338  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 800C63FC 000C333C  FC 00 00 1E */	fctiwz f0, f0
/* 800C6400 000C3340  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 800C6404 000C3344  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800C6408 000C3348  54 00 08 3C */	slwi r0, r0, 1
/* 800C640C 000C334C  7C 63 02 14 */	add r3, r3, r0
/* 800C6410 000C3350  A0 63 00 28 */	lhz r3, 0x28(r3)
lbl_800C6414:
/* 800C6414 000C3354  3C 63 00 01 */	addis r3, r3, 1
/* 800C6418 000C3358  38 63 C0 00 */	addi r3, r3, -16384
/* 800C641C 000C335C  48 00 00 44 */	b lbl_800C6460
lbl_800C6420:
/* 800C6420 000C3360  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800C6424 000C3364  40 82 00 0C */	bne lbl_800C6430
/* 800C6428 000C3368  A0 03 00 28 */	lhz r0, 0x28(r3)
/* 800C642C 000C336C  48 00 00 30 */	b lbl_800C645C
lbl_800C6430:
/* 800C6430 000C3370  EC 20 08 30 */	fres f1, f1
/* 800C6434 000C3374  C0 42 8D 30 */	lfs f2, $$21884@sda21(r2)
/* 800C6438 000C3378  C0 02 8D 10 */	lfs f0, $$21676@sda21(r2)
/* 800C643C 000C337C  EC 23 00 72 */	fmuls f1, f3, f1
/* 800C6440 000C3380  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 800C6444 000C3384  FC 00 00 1E */	fctiwz f0, f0
/* 800C6448 000C3388  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 800C644C 000C338C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800C6450 000C3390  54 00 08 3C */	slwi r0, r0, 1
/* 800C6454 000C3394  7C 63 02 14 */	add r3, r3, r0
/* 800C6458 000C3398  A0 03 00 28 */	lhz r0, 0x28(r3)
lbl_800C645C:
/* 800C645C 000C339C  7C 60 00 D0 */	neg r3, r0
lbl_800C6460:
/* 800C6460 000C33A0  38 21 00 18 */	addi r1, r1, 0x18
/* 800C6464 000C33A4  4E 80 00 20 */	blr 

.global FConverge__Fffff
FConverge__Fffff:
/* 800C6468 000C33A8  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 800C646C 000C33AC  40 80 00 18 */	bge lbl_800C6484
/* 800C6470 000C33B0  EC 21 18 2A */	fadds f1, f1, f3
/* 800C6474 000C33B4  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 800C6478 000C33B8  40 81 00 1C */	ble lbl_800C6494
/* 800C647C 000C33BC  FC 20 10 90 */	fmr f1, f2
/* 800C6480 000C33C0  48 00 00 14 */	b lbl_800C6494
lbl_800C6484:
/* 800C6484 000C33C4  EC 21 20 28 */	fsubs f1, f1, f4
/* 800C6488 000C33C8  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 800C648C 000C33CC  40 80 00 08 */	bge lbl_800C6494
/* 800C6490 000C33D0  FC 20 10 90 */	fmr f1, f2
lbl_800C6494:
/* 800C6494 000C33D4  4E 80 00 20 */	blr 

.global IConverge__Fiiii
IConverge__Fiiii:
/* 800C6498 000C33D8  7C 03 20 00 */	cmpw r3, r4
/* 800C649C 000C33DC  40 80 00 18 */	bge lbl_800C64B4
/* 800C64A0 000C33E0  7C 63 2A 14 */	add r3, r3, r5
/* 800C64A4 000C33E4  7C 03 20 00 */	cmpw r3, r4
/* 800C64A8 000C33E8  40 81 00 1C */	ble lbl_800C64C4
/* 800C64AC 000C33EC  7C 83 23 78 */	mr r3, r4
/* 800C64B0 000C33F0  48 00 00 14 */	b lbl_800C64C4
lbl_800C64B4:
/* 800C64B4 000C33F4  7C 66 18 50 */	subf r3, r6, r3
/* 800C64B8 000C33F8  7C 03 20 00 */	cmpw r3, r4
/* 800C64BC 000C33FC  40 80 00 08 */	bge lbl_800C64C4
/* 800C64C0 000C3400  7C 83 23 78 */	mr r3, r4
lbl_800C64C4:
/* 800C64C4 000C3404  4E 80 00 20 */	blr 

.section .data, "wa"  # 0x803A8380 - 0x803E6000
$$21431:
	.incbin "baserom.dol", 0x3AF188, 0xC
$$21411:
	.incbin "baserom.dol", 0x3AF194, 0xC
$$21210:
	.incbin "baserom.dol", 0x3AF1A0, 0x10
atntable:
	.incbin "baserom.dol", 0x3AF1B0, 0x808

.section .sdata2, "wa"  # 0x8040B460 - 0x80414020
$$21608:
	.incbin "baserom.dol", 0x3E49E8, 0x8
$$21611:
	.incbin "baserom.dol", 0x3E49F0, 0x8
$$21627:
	.incbin "baserom.dol", 0x3E49F8, 0x4
$$21638:
	.incbin "baserom.dol", 0x3E49FC, 0x4
$$21639:
	.incbin "baserom.dol", 0x3E4A00, 0x4
$$21673:
	.incbin "baserom.dol", 0x3E4A04, 0x4
$$21674:
	.incbin "baserom.dol", 0x3E4A08, 0x4
$$21675:
	.incbin "baserom.dol", 0x3E4A0C, 0x4
$$21676:
	.incbin "baserom.dol", 0x3E4A10, 0x4
$$21797:
	.incbin "baserom.dol", 0x3E4A14, 0x4
$$21798:
	.incbin "baserom.dol", 0x3E4A18, 0x8
$$21799:
	.incbin "baserom.dol", 0x3E4A20, 0x8
$$21800:
	.incbin "baserom.dol", 0x3E4A28, 0x8
$$21884:
	.incbin "baserom.dol", 0x3E4A30, 0x8
