---
layout: default
---

# Analog and Digital Circuits （Spring 2021）
# 模拟与数字电路

## General Info

Instructor: Chixiao Chen, 
Email: cxchen@fudan.edu.cn

Location: H3404

Time: Monday & Wednsday Morning


## Anouncement
1. @03/2, the website is update to the 2021 course.
2. @03/12, the first homework assignment (HW1) will be released by Mar 15 and due @ Mar 22.

## Course Calendar

 Week | Date | Lecture Title | Reading / Slides | Homework|
 ---- |  ---- |-----|-----|----|
1| Mar. 1 | Introduction, Digital/Analog Signal | [PDF](./cktlec01.pdf)  | / |
1| Mar. 3 | Digit Presentation & Inverters | [dig1](./cktlec02.pdf)  | / |
2| Mar. 8 | Logic gates and Boolean Algebra | [dig2](./cktlec03.pdf)  | / |
2| Mar. 10 | Logic Simplification | [dig3](./cktlec04.pdf)  | / |
3| Mar. 15 | K-map Simplification | [dig4](./cktlec05.pdf)  | [HW1](./hw1_2021.pdf) (due 3/22) |
3| Mar. 17 | Verilog Introduction (I) | [dig5](./cktlec06.pdf) | / |
4| Mar. 22 | Lab 1: Vivado Entry Exercise | [lab1](./cktlab01.pdf)| / |
4| Mar. 24 | Verilog (II) & FPGA | [dig6](./cktlec07.pdf) | / |
5| Mar. 29 | Harzard & Latch| [dig7](./cktlec08.pdf) | / |
5| Mar. 31 | Flip Flops (I) | [dig8](./cktlec09.pdf) | [HW2](./hw2_2021.pdf) (due 4/07) |
6| Apr. 7  | Flip Flops (II)| [dig9](./cktlec10.pdf)| / |
7| Apr. 12  | Finite State Machine (I) | [dig10](./cktlec11.pdf)| / |
7| Apr. 14  | Lab 2: FPGA Entry Exercise | | / |
8| Apr. 19  | Finite State Machine (II)| | HW3(due 4/26)|
8| Apr. 21  | Register File and Memory| | / |
9| Apr. 26  | Lab 3: Digital Key on FPGA| | / |
9| Apr. 28  | Review on Digital Circuits| | / |
10| May 8  | Mid Term Exam| | / |
11| May 10 | Semiconductor Device | | / |
