
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007489                       # Number of seconds simulated (Second)
simTicks                                   7489036755                       # Number of ticks simulated (Tick)
finalTick                                  7489036755                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      9.05                       # Real time elapsed on the host (Second)
hostTickRate                                827236065                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     855688                       # Number of bytes of host memory used (Byte)
simInsts                                     10928721                       # Number of instructions simulated (Count)
simOps                                       20644032                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1207154                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2280278                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                         23927024                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.189324                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.456762                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             10928955                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               20644323                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.189324                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.456762                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             980225                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          20090268                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          3499293                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1903773                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2780      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     14566843     70.56%     70.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        50882      0.25%     70.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3733      0.02%     70.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       231783      1.12%     71.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     71.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     71.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     71.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     71.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           16      0.00%     71.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       102558      0.50%     72.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          520      0.00%     72.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        77438      0.38%     72.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        50688      0.25%     73.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       102528      0.50%     73.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        25344      0.12%     73.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        25728      0.12%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     73.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3240714     15.70%     89.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1799255      8.72%     98.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       258579      1.25%     99.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       104518      0.51%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     20644323                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2066759                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      1531705                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       535054                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1089107                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       977652                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       434239                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       434235                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        5382509                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5382509                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5382509                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5382509                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        19127                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           19127                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        19127                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          19127                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data      5401636                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       5401636                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      5401636                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      5401636                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003541                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003541                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003541                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003541                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        14009                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             14009                       # number of writebacks (Count)
system.cpu.dcache.replacements                  18617                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          181                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          181                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          183                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          183                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.010929                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.010929                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          183                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          183                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          183                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          183                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3489594                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3489594                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         9458                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          9458                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data      3499052                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3499052                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002703                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002703                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data      1892915                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1892915                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         9669                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         9669                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      1902584                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1902584                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.005082                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.005082                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           510.986242                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5402002                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              19129                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             282.398557                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                 939                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   510.986242                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998020                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998020                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          143                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          201                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          164                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           10823133                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          10823133                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       868474                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003195                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 23927023.996805                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        5403066                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses       980225                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads         899802                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        797601                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     20090268                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      23867734                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     14805598                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           5403066                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      9712477                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              10928955                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                20644323                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.456762                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2066759                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.086378                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       14209079                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          14209079                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      14209079                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         14209079                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2560                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2560                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2560                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2560                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst     14211639                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      14211639                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     14211639                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     14211639                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000180                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000180                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000180                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000180                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2050                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2050                       # number of writebacks (Count)
system.cpu.icache.replacements                   2050                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     14209079                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        14209079                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2560                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2560                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst     14211639                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     14211639                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000180                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000180                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           505.495164                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             14211639                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2560                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            5551.421484                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   505.495164                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.987295                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.987295                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          328                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           28425838                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          28425838                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 3499307                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1903789                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       602                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       288                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                14211713                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       531                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   117                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    736                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   9138                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      9874                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   736                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  9138                       # number of overall hits (Count)
system.l2.overallHits::total                     9874                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1824                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 9991                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   11815                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1824                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                9991                       # number of overall misses (Count)
system.l2.overallMisses::total                  11815                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               2560                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              19129                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 21689                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2560                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             19129                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                21689                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.712500                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.522296                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.544746                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.712500                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.522296                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.544746                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             736                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                736                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1824                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1824                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         2560                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2560                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.712500                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.712500                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data               3357                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3357                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             6314                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                6314                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data           9671                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              9671                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.652880                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.652880                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data           5781                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              5781                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3677                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3677                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data         9458                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          9458                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.388771                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.388771                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         2050                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2050                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2050                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2050                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        14009                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            14009                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        14009                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        14009                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  8992.988809                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        42356                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      11815                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.584934                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1595.902038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      7397.086771                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.048703                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.225741                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.274444                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          11814                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   80                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   56                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  241                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                11437                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.360535                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     350663                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    350663                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           116736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           639440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              756176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       116736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          116736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data          7274                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total             7274                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1824                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data              9993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                11817                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data              918                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                 918                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            15587585                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            85383477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              100971063                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        15587585                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           15587585                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data             971286                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total                971286                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           15587585                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           86354764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             101942349                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                    2                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                5503                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 918                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                918                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               6314                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              6314                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5501                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        25471                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        25471                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   25471                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       763450                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       763450                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   763450                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              12735                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    12735    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                12735                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests          11816                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq                   2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              12020                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                918                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               918                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        14009                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2050                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4608                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              9671                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             9671                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2560                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          9458                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7170                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        58715                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  65885                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       295040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2128122                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2423162                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               1                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             22610                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   22610    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               22610                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7489036755                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         42356                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        20667                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
