
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _137_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
    25    0.156592    0.343326    0.258022    2.758022 v rst (in)
                                                         rst (net)
                      0.344012    0.000000    2.758022 v _112_/A (sky130_fd_sc_hd__inv_2)
     1    0.007107    0.090710    0.143507    2.901529 ^ _112_/Y (sky130_fd_sc_hd__inv_2)
                                                         _042_ (net)
                      0.090710    0.000091    2.901619 ^ _137_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.901619   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
    29    0.174480    0.784790    0.554066    5.554066 ^ clk (in)
                                                         clk (net)
                      0.787282    0.000000    5.554066 ^ _137_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.250000    5.304066   clock uncertainty
                                  0.000000    5.304066   clock reconvergence pessimism
                                  0.382843    5.686909   library recovery time
                                              5.686909   data required time
---------------------------------------------------------------------------------------------
                                              5.686909   data required time
                                             -2.901619   data arrival time
---------------------------------------------------------------------------------------------
                                              2.785290   slack (MET)


Startpoint: _143_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    29    0.174480    0.784790    0.553317    0.553317 ^ clk (in)
                                                         clk (net)
                      0.787177    0.000000    0.553317 ^ _143_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.013046    0.064052    0.575655    1.128972 v _143_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[6] (net)
                      0.064052    0.000371    1.129344 v sine_out[6] (out)
                                              1.129344   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -1.129344   data arrival time
---------------------------------------------------------------------------------------------
                                              1.120656   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i0/addr1[4]                         0.045000    0.457655   -0.412655 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.457635   -0.412635 (VIOLATED)
mem_i1/addr1[0]                         0.045000    0.434667   -0.389667 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.434640   -0.389640 (VIOLATED)
mem_i1/addr1[1]                         0.045000    0.392579   -0.347579 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.392557   -0.347557 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.375579   -0.330579 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.375554   -0.330554 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.364791   -0.319791 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.364758   -0.319758 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.358904   -0.313904 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.358885   -0.313885 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.353644   -0.308644 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.353607   -0.308607 (VIOLATED)
mem_i0/clk0                             0.750000    1.050464   -0.300464 (VIOLATED)
mem_i1/clk0                             0.750000    1.049771   -0.299771 (VIOLATED)
mem_i0/clk1                             0.750000    1.048342   -0.298342 (VIOLATED)
mem_i1/clk1                             0.750000    1.046403   -0.296403 (VIOLATED)
mem_i0/addr1[7]                         0.045000    0.306916   -0.261916 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.306865   -0.261865 (VIOLATED)
_137_/CLK                               0.750000    0.787282   -0.037282 (VIOLATED)
_138_/CLK                               0.750000    0.787259   -0.037259 (VIOLATED)
_139_/CLK                               0.750000    0.787242   -0.037242 (VIOLATED)
_140_/CLK                               0.750000    0.787225   -0.037225 (VIOLATED)
_141_/CLK                               0.750000    0.787214   -0.037214 (VIOLATED)
_142_/CLK                               0.750000    0.787188   -0.037188 (VIOLATED)
_143_/CLK                               0.750000    0.787177   -0.037177 (VIOLATED)
_136_/CLK                               0.750000    0.786434   -0.036434 (VIOLATED)
_128_/CLK                               0.750000    0.786295   -0.036295 (VIOLATED)
_144_/CLK                               0.750000    0.786274   -0.036274 (VIOLATED)
_129_/CLK                               0.750000    0.786258   -0.036258 (VIOLATED)
_120_/CLK                               0.750000    0.786244   -0.036244 (VIOLATED)
_135_/CLK                               0.750000    0.786239   -0.036239 (VIOLATED)
_134_/CLK                               0.750000    0.786238   -0.036238 (VIOLATED)
_131_/CLK                               0.750000    0.786238   -0.036238 (VIOLATED)
_133_/CLK                               0.750000    0.786237   -0.036237 (VIOLATED)
_132_/CLK                               0.750000    0.786234   -0.036234 (VIOLATED)
_121_/CLK                               0.750000    0.786219   -0.036219 (VIOLATED)
_130_/CLK                               0.750000    0.786204   -0.036204 (VIOLATED)
_122_/CLK                               0.750000    0.786197   -0.036197 (VIOLATED)
_123_/CLK                               0.750000    0.786169   -0.036169 (VIOLATED)
_124_/CLK                               0.750000    0.786153   -0.036153 (VIOLATED)
_125_/CLK                               0.750000    0.786127   -0.036127 (VIOLATED)
_126_/CLK                               0.750000    0.786084   -0.036084 (VIOLATED)
_127_/CLK                               0.750000    0.785904   -0.035904 (VIOLATED)
clk                                     0.750000    0.784790   -0.034790 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clk                                      10     29    -19 (VIOLATED)
rst                                      10     25    -15 (VIOLATED)
_136_/Q                                  10     17     -7 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 _145_/HI
 _146_/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 46
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 46
max fanout violation count 3
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 3
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
