module divi_1hz(clk,divi_1hz); 
  input clk; 
  output reg divi_1hz; 
  reg [24:0] count_reg1; //定义一个25位的计数值
  always@(posedge clk)
    if(count_reg1==25'd1249999) //（50Mhz / 20hz）/ 2 - 1
      begin
        divi_1hz <= ~ divi_1hz; //高低电平翻转
        count_reg1 <= 25'd0; //计数值清零
      end
    else
      begin 
        count_reg1 <= count_reg1 + 25'd1;
      end
endmodule