<module name="PCIe_SS1_RC_CFG_DBICS2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIECTRL_RC_DBICS2_DEVICE_VENDORID" acronym="PCIECTRL_RC_DBICS2_DEVICE_VENDORID" offset="0x0" width="32" description="Device and Vendor ID">
    <bitfield id="DEVICEID" width="16" begin="31" end="16" resetval="0x8888" description="Device ID (CS)" range="" rwaccess="RW"/>
    <bitfield id="VENDORID" width="16" begin="15" end="0" resetval="0x104c" description="Vendor ID (CS)" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_STATUS_COMMAND_REGISTER" acronym="PCIECTRL_RC_DBICS2_STATUS_COMMAND_REGISTER" offset="0x4" width="32" description="Status and Command registers">
    <bitfield id="DETECT_PARERR" width="1" begin="31" end="31" resetval="0x0" description="Detected Parity Error" range="" rwaccess="RW"/>
    <bitfield id="SIGNAL_SYSERR" width="1" begin="30" end="30" resetval="0x0" description="Signaled System Error" range="" rwaccess="RW"/>
    <bitfield id="RCVD_MASTERABORT" width="1" begin="29" end="29" resetval="0x0" description="Received Master Abort" range="" rwaccess="RW"/>
    <bitfield id="RCVD_TRGTABORT" width="1" begin="28" end="28" resetval="0x0" description="Received Target Abort" range="" rwaccess="RW"/>
    <bitfield id="SIGNAL_TRGTABORT" width="1" begin="27" end="27" resetval="0x0" description="Signaled Target Abort" range="" rwaccess="RW"/>
    <bitfield id="DEVSEL_TIME" width="2" begin="26" end="25" resetval="0x0" description="DevSel Timing, Harsdwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="MASTERDATA_PARERR" width="1" begin="24" end="24" resetval="0x0" description="Master Data Parity Error" range="" rwaccess="RW"/>
    <bitfield id="FAST_B2B" width="1" begin="23" end="23" resetval="0x0" description="Back to Back Capable, Harsdwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="C66MHZ_CAP" width="1" begin="21" end="21" resetval="0x0" description="66MHz Capable, Harsdwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="CAP_LIST" width="1" begin="20" end="20" resetval="0x1" description="Capabilities List Hardwired to 1" range="" rwaccess="R"/>
    <bitfield id="INTX_STATUS" width="1" begin="19" end="19" resetval="0x0" description="INTx Status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="18" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTX_ASSER_DIS" width="1" begin="10" end="10" resetval="0x0" description="INTx Assertion Disable" range="" rwaccess="RW"/>
    <bitfield id="FAST_BBEN" width="1" begin="9" end="9" resetval="0x0" description="Bit hardwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="SERR_EN" width="1" begin="8" end="8" resetval="0x0" description="SERR Enable" range="" rwaccess="RW"/>
    <bitfield id="IDSEL_CTRL" width="1" begin="7" end="7" resetval="0x0" description="Bit hardwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="PARITYERRRESP" width="1" begin="6" end="6" resetval="0x0" description="Parity Error Response" range="" rwaccess="RW"/>
    <bitfield id="VGA_SNOOP" width="1" begin="5" end="5" resetval="0x0" description="Not Applicable forPCI Express; Bit hardwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="MEMWR_INVA" width="1" begin="4" end="4" resetval="0x0" description="Not Applicable for PCI Express; Bit hardwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="SPEC_CYCLE_EN" width="1" begin="3" end="3" resetval="0x0" description="Not Applicable for PCI Express; Bit hardwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="BUSMASTER_EN" width="1" begin="2" end="2" resetval="0x0" description="Bus Master Enable (BME)" range="" rwaccess="RW"/>
    <bitfield id="MEM_SPACE_EN" width="1" begin="1" end="1" resetval="0x0" description="Memory Space Enable (MSE)" range="" rwaccess="RW"/>
    <bitfield id="IO_SPACE_EN" width="1" begin="0" end="0" resetval="0x0" description="IO Space Enable (ISE)" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_CLASSCODE_REVISIONID" acronym="PCIECTRL_RC_DBICS2_CLASSCODE_REVISIONID" offset="0x8" width="32" description="Class code and Revision ID">
    <bitfield id="BASE_CLS_CD" width="8" begin="31" end="24" resetval="0x0" description="Base Class Code (CS)" range="" rwaccess="RW"/>
    <bitfield id="SUBCLS_CD" width="8" begin="23" end="16" resetval="0x0" description="Sub Class Code (CS)" range="" rwaccess="RW"/>
    <bitfield id="PROG_IF_CODE" width="8" begin="15" end="8" resetval="0x0" description="Programming Interface Code (CS)" range="" rwaccess="RW"/>
    <bitfield id="REVID" width="8" begin="7" end="0" resetval="0x1" description="Revision ID (CS)" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_BIST_HEAD_LAT_CACH" acronym="PCIECTRL_RC_DBICS2_BIST_HEAD_LAT_CACH" offset="0xC" width="32" description="BIST, Header Type, Latency Timer, Cache Line Size">
    <bitfield id="BIST" width="8" begin="31" end="24" resetval="0x0" description="BIST" range="" rwaccess="R"/>
    <bitfield id="MFD" width="1" begin="23" end="23" resetval="0x0" description="MultiFunction Device" range="" rwaccess="R"/>
    <bitfield id="HEAD_TYP" width="7" begin="22" end="16" resetval="0x1" description="Header Type" range="" rwaccess="R">
      <bitenum value="0" id="TYPE0" token="HEAD_TYP_0_r" description="EP header (Type0)"/>
      <bitenum value="1" id="TYPE1" token="HEAD_TYP_1_r" description="RC header (Type1)"/>
    </bitfield>
    <bitfield id="MSTR_LAT_TIM" width="8" begin="15" end="8" resetval="0x0" description="Master Latency Timer, Not Applicable for PCIe hence hardwired to 0" range="" rwaccess="R"/>
    <bitfield id="CACH_LN_SZE" width="8" begin="7" end="0" resetval="0x0" description="Cache Line Size, No impact on write, write is allowed only for legacy purpose" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_BAR0_MASK" acronym="PCIECTRL_RC_DBICS2_BAR0_MASK" offset="0x10" width="32" description="Base Address Register 0 Mask (CS2 mode only) Write 1 to BAR[0] to enable the BAR Write ones to BAR[M-1:1] for a 2**M byte BAR Reads like in CS mode">
    <bitfield id="BAR_MASK" width="31" begin="31" end="1" resetval="0xFFFF" description="Write 1 to unmask/0 to mask the BAR address bit (CS2 only)" range="" rwaccess="RW"/>
    <bitfield id="BAR_ENABLED" width="1" begin="0" end="0" resetval="0x1" description="BAR enabled (CS2 only)" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_BAR1_MASK" acronym="PCIECTRL_RC_DBICS2_BAR1_MASK" offset="0x14" width="32" description="Base Address Register 1 Mask (CS2 mode only) Write 1 to BAR[0] to enable the BAR Write ones to BAR[M-1:1] for a 2**M byte BAR If BAR0 is in 64-bit mode, contains the upper bits of BAR0 mask Reads like in CS mode">
    <bitfield id="BAR_MASK" width="31" begin="31" end="1" resetval="0xFFFF" description="Write 1 to unmask/0 to mask the BAR address bit (CS2 only)" range="" rwaccess="RW"/>
    <bitfield id="BAR_ENABLED" width="1" begin="0" end="0" resetval="0x1" description="BAR enabled (CS2 only)" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_BUS_NUM_REG" acronym="PCIECTRL_RC_DBICS2_BUS_NUM_REG" offset="0x18" width="32" description="Bus Number Registers">
    <bitfield id="SEC_LAT_TIMER" width="8" begin="31" end="24" resetval="0x0" description="Secondary Latency Timer, Not Applicable for PCI Express hence hardwired to 0" range="" rwaccess="R"/>
    <bitfield id="SUBORD_BUS_NUM" width="8" begin="23" end="16" resetval="0x0" description="Subordinate Bus Number" range="" rwaccess="RW"/>
    <bitfield id="SEC_BUS_NUM" width="8" begin="15" end="8" resetval="0x0" description="Secondary Bus Number" range="" rwaccess="RW"/>
    <bitfield id="PRIM_BUS_NUM" width="8" begin="7" end="0" resetval="0x0" description="Primary Bus Number" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_IOBASE_LIMIT_SEC_STATUS" acronym="PCIECTRL_RC_DBICS2_IOBASE_LIMIT_SEC_STATUS" offset="0x1C" width="32" description="IO Base,Limit and Secondary Status Register">
    <bitfield id="DET_PAR_ERR" width="1" begin="31" end="31" resetval="0x0" description="Detected Parity Error" range="" rwaccess="RW"/>
    <bitfield id="RCVD_SYS_ERR" width="1" begin="30" end="30" resetval="0x0" description="Received System Error" range="" rwaccess="RW"/>
    <bitfield id="RCVD_MSTR_ABORT" width="1" begin="29" end="29" resetval="0x0" description="Received Master Abort" range="" rwaccess="RW"/>
    <bitfield id="RCVD_TRGT_ABORT" width="1" begin="28" end="28" resetval="0x0" description="Received Target Error" range="" rwaccess="RW"/>
    <bitfield id="SGNLD_TRGT_ABORT" width="1" begin="27" end="27" resetval="0x0" description="Signaled Target Error" range="" rwaccess="RW"/>
    <bitfield id="DEVSEL_TIMING" width="2" begin="26" end="25" resetval="0x0" description="DEVSEL Timing, Not Applicable for PCI Express hence hardwired to 0" range="" rwaccess="R"/>
    <bitfield id="MSTR_DATA_PRTY_ERR" width="1" begin="24" end="24" resetval="0x0" description="Mastered Data Parity Error" range="" rwaccess="RW"/>
    <bitfield id="FAST_B2B_CAP" width="1" begin="23" end="23" resetval="0x0" description="Fast Back to Back Capable, Not Applicable for PCI Express hence hardwired to 0" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="C66MHZ_CAPA" width="1" begin="21" end="21" resetval="0x0" description="66MHz Capable, Not Applicable for PCI Express hence hardwired to 0" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="20" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IO_SPACE_LIMIT" width="4" begin="15" end="12" resetval="0x0" description="IO_Space_Limit" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IODECODE_32" width="1" begin="8" end="8" resetval="0x0" description="32 or 16 Bit IO Space" range="" rwaccess="R"/>
    <bitfield id="IO_SPACE_BASE" width="4" begin="7" end="4" resetval="0x0" description="IO_Space_Limit" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IODECODE_32_0" width="1" begin="0" end="0" resetval="0x0" description="32 or 16 Bit IO Space (CS)" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_MEM_BASE_LIMIT" acronym="PCIECTRL_RC_DBICS2_MEM_BASE_LIMIT" offset="0x20" width="32" description="Memory Base and Limit Register">
    <bitfield id="MEM_LIMIT_ADDR" width="12" begin="31" end="20" resetval="0x0" description="Memory Limit Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MEM_BASE_ADDR" width="12" begin="15" end="4" resetval="0x0" description="Memory Base Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_PREF_MEM_BASE_LIMIT" acronym="PCIECTRL_RC_DBICS2_PREF_MEM_BASE_LIMIT" offset="0x24" width="32" description="Prefetchable Memory Base and Limit Register">
    <bitfield id="PREF_MEM_ADDR" width="12" begin="31" end="20" resetval="0x0" description="Upper 12 bits of 32-bit Prefetchable Memory End Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MEMDECODE_64" width="1" begin="16" end="16" resetval="0x0" description="64-Bit Memory Addressing" range="" rwaccess="R"/>
    <bitfield id="UPPPREF_MEM_ADDR" width="12" begin="15" end="4" resetval="0x0" description="Upper 12 bits of 32-bit Prefetchable Memory start Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MEMDECODE_64_0" width="1" begin="0" end="0" resetval="0x0" description="64-Bit Memory Addressing" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_UPPER_32BIT_PREF_BASEADDR" acronym="PCIECTRL_RC_DBICS2_UPPER_32BIT_PREF_BASEADDR" offset="0x28" width="32" description="Upper 32 Bit Prefetachable Base Address Register">
    <bitfield id="ADDRUPP" width="32" begin="31" end="0" resetval="0x0" description="Upper 32 Bits of Base Address of Prefetachable Memory Space, Used only if 64 Bit Prefetachable Addresing is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_UPPER_32BIT_PREF_LIMITADDR" acronym="PCIECTRL_RC_DBICS2_UPPER_32BIT_PREF_LIMITADDR" offset="0x2C" width="32" description="Upper 32 Bit Prefetachable Limit Address Register">
    <bitfield id="ADDRUPP_LIMIT" width="32" begin="31" end="0" resetval="0x0" description="Upper 32 Bits of Limit Address of Prefetachable Memory Space, Used only if 64 Bit Prefetachable Addresing is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_IO_BASE_LIMIT" acronym="PCIECTRL_RC_DBICS2_IO_BASE_LIMIT" offset="0x30" width="32" description="IO Base and Limit Register">
    <bitfield id="UPP16_IOLIMIT" width="16" begin="31" end="16" resetval="0x0" description="Upper 16 IO Limit Address" range="" rwaccess="RW"/>
    <bitfield id="UPP16_IOBASE" width="16" begin="15" end="0" resetval="0x0" description="Upper 16 IO Base Address" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_CAPPTR" acronym="PCIECTRL_RC_DBICS2_CAPPTR" offset="0x34" width="32" description="CapPtr">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CAPTR" width="8" begin="7" end="0" resetval="0x40" description="First Capability Pointer (CS)" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_EXPANSION_ROM_BAR" acronym="PCIECTRL_RC_DBICS2_EXPANSION_ROM_BAR" offset="0x38" width="32" description="Expansion ROM Base Address Register">
    <bitfield id="EXROM_ADDRESS" width="16" begin="31" end="16" resetval="0x0" description="Expansion ROM address, unmasked (ie programmable)" range="" rwaccess="RW"/>
    <bitfield id="EXROM_ADDRESS_RO" width="5" begin="15" end="11" resetval="0x0" description="Expansion ROM address, masked." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="10" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EXP_ROM_EN" width="1" begin="0" end="0" resetval="0x0" description="Expansion ROM Enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_BRIDGE_INT" acronym="PCIECTRL_RC_DBICS2_BRIDGE_INT" offset="0x3C" width="32" description="Bridge Control and Int Pin and line">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DT_SERR_EN" width="1" begin="27" end="27" resetval="0x0" description="Discard Timer SERR Enable Status" range="" rwaccess="R"/>
    <bitfield id="DT_STS" width="1" begin="26" end="26" resetval="0x0" description="Discard Timer Status" range="" rwaccess="R"/>
    <bitfield id="SEC_DT" width="1" begin="25" end="25" resetval="0x0" description="Secondary Discard Timer" range="" rwaccess="R"/>
    <bitfield id="PRI_DT" width="1" begin="24" end="24" resetval="0x0" description="Primary Discard Timer" range="" rwaccess="R"/>
    <bitfield id="FAST_B2B_EN" width="1" begin="23" end="23" resetval="0x0" description="Fast Back-to-Back Transactions Enable" range="" rwaccess="R"/>
    <bitfield id="SEC_BUS_RST" width="1" begin="22" end="22" resetval="0x0" description="Secondary Bus Reset (initiate hot reset)" range="" rwaccess="RW"/>
    <bitfield id="MST_ABT_MOD" width="1" begin="21" end="21" resetval="0x0" description="Master Abort Mode" range="" rwaccess="R"/>
    <bitfield id="VGA_16B_DEC" width="1" begin="20" end="20" resetval="0x0" description="VGA 16-Bit Decode" range="" rwaccess="RW"/>
    <bitfield id="VGA_EN" width="1" begin="19" end="19" resetval="0x0" description="VGA Enable" range="" rwaccess="RW"/>
    <bitfield id="ISA_EN" width="1" begin="18" end="18" resetval="0x0" description="ISA Enable" range="" rwaccess="RW"/>
    <bitfield id="SERR_EN" width="1" begin="17" end="17" resetval="0x0" description="SERR Enable" range="" rwaccess="RW"/>
    <bitfield id="PERR_RESP_EN" width="1" begin="16" end="16" resetval="0x0" description="Parity Error Response Enable" range="" rwaccess="RW"/>
    <bitfield id="INT_PIN" width="8" begin="15" end="8" resetval="0x1" description="Interrupt Pin (CS)" range="" rwaccess="R"/>
    <bitfield id="INT_LIN" width="8" begin="7" end="0" resetval="0xff" description="Interrupt Line" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_PCIE_CAP" acronym="PCIECTRL_RC_DBICS2_PCIE_CAP" offset="0x70" width="32" description="PCI Express Capability structure header">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IM_NUM" width="5" begin="29" end="25" resetval="0x0" description="Interrupt Message Number (CS)" range="" rwaccess="RW"/>
    <bitfield id="SLOT" width="1" begin="24" end="24" resetval="0x0" description="Slot Implemented (CS)" range="" rwaccess="RW"/>
    <bitfield id="DEV_TYPE" width="4" begin="23" end="20" resetval="0x4" description="Device/Port Type" range="" rwaccess="R">
      <bitenum value="4" id="RC" token="DEV_TYPE_4_r" description="RC root port (RC)"/>
    </bitfield>
    <bitfield id="PCIE_VER" width="4" begin="19" end="16" resetval="0x2" description="PCI Express Capability Version" range="" rwaccess="R"/>
    <bitfield id="PCIE_NX_PTR" width="8" begin="15" end="8" resetval="0x0" description="Next Capability Pointer (CS)" range="" rwaccess="RW"/>
    <bitfield id="CAP_ID" width="8" begin="7" end="0" resetval="0x10" description="Capability ID" range="" rwaccess="R">
      <bitenum value="16" id="PCIE" token="CAP_ID_16_r" description="PCIE"/>
    </bitfield>
  </register>
  <register id="PCIECTRL_RC_DBICS2_DEV_CAP" acronym="PCIECTRL_RC_DBICS2_DEV_CAP" offset="0x74" width="32" description="PCIE Device Capabilities">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CAPT_SLOW_PWRLIMIT_SCALE" width="2" begin="27" end="26" resetval="0x0" description="Captured Slow Power Scale Value, for Upstream Port Only (CS)" range="" rwaccess="RW"/>
    <bitfield id="CAPT_SLOW_PWRLIMIT_VALUE" width="8" begin="25" end="18" resetval="0x0" description="Captured Slow Power Limit Value, for Upstream Port Only (CS)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ROLEBASED_ERRRPT" width="1" begin="15" end="15" resetval="0x1" description="Role Based Error Reporting (CS)" range="" rwaccess="RW"/>
    <bitfield id="UNDEFINED" width="3" begin="14" end="12" resetval="0x0" description="Undefined from PCIe 1.1 onwards" range="" rwaccess="R"/>
    <bitfield id="DEFAULT_EP_L1_ACCPT_LATENCY" width="3" begin="11" end="9" resetval="0x0" description="Endpoint L1 Acceptable Latency; Must be 0 for RC." range="" rwaccess="R"/>
    <bitfield id="DEFAULT_EP_L0S_ACCPT_LATENCY" width="3" begin="8" end="6" resetval="0x0" description="Endpoint L0s Acceptable Latency; Must be 0 for RC." range="" rwaccess="R"/>
    <bitfield id="EXTTAGFIELD_SUPPORT" width="1" begin="5" end="5" resetval="0x0" description="Extended Tag Field Support (CS)" range="" rwaccess="RW"/>
    <bitfield id="PHANTOMFUNC" width="2" begin="4" end="3" resetval="0x0" description="Phantom Function Support, not SUPPORTED (CS)" range="" rwaccess="RW"/>
    <bitfield id="MAX_PAYLOAD_SIZE" width="3" begin="2" end="0" resetval="0x1" description="Maximum Payload Size (CS)" range="" rwaccess="RW">
      <bitenum value="1" id="_256_BYTE" token="MAX_PAYLOAD_SIZE_1_r" description="256 Byte"/>
    </bitfield>
  </register>
  <register id="PCIECTRL_RC_DBICS2_DEV_CAS" acronym="PCIECTRL_RC_DBICS2_DEV_CAS" offset="0x78" width="32" description="PCIE Device Control and Status">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TRANS_PEND" width="1" begin="21" end="21" resetval="0x0" description="Transaction Pending" range="" rwaccess="R"/>
    <bitfield id="AUXP_DET" width="1" begin="20" end="20" resetval="0x0" description="Aux Power Detected" range="" rwaccess="R"/>
    <bitfield id="UR_DET" width="1" begin="19" end="19" resetval="0x0" description="Unsupported Request Detected" range="" rwaccess="RW"/>
    <bitfield id="FT_DET" width="1" begin="18" end="18" resetval="0x0" description="Fatal Error Detected" range="" rwaccess="RW"/>
    <bitfield id="NFT_DET" width="1" begin="17" end="17" resetval="0x0" description="Non-Fatal Error Detected" range="" rwaccess="RW"/>
    <bitfield id="COR_DET" width="1" begin="16" end="16" resetval="0x0" description="Correctable Error Detected" range="" rwaccess="RW"/>
    <bitfield id="INIT_FLR" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MRRS" width="3" begin="14" end="12" resetval="0x2" description="Max_Read_Request_Size" range="" rwaccess="RW"/>
    <bitfield id="NOSNP_EN" width="1" begin="11" end="11" resetval="0x1" description="Enable No Snoop" range="" rwaccess="RW"/>
    <bitfield id="AUXPM_EN" width="1" begin="10" end="10" resetval="0x0" description="AUX Power PM Enable (Sticky bit)" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="AUXPM_EN_0" description="Vaux not used by device"/>
      <bitenum value="1" id="EN" token="AUXPM_EN_1" description="Device can draw Vaux power; Sticky bits will be preserved over reset"/>
    </bitfield>
    <bitfield id="PHFUN_EN" width="1" begin="9" end="9" resetval="0x0" description="Phantom Function Enable" range="" rwaccess="RW"/>
    <bitfield id="EXTAG_EN" width="1" begin="8" end="8" resetval="0x0" description="Extended Tag Field Enable" range="" rwaccess="RW"/>
    <bitfield id="MPS" width="3" begin="7" end="5" resetval="0x0" description="Max_Payload_Size" range="" rwaccess="RW"/>
    <bitfield id="EN_RO" width="1" begin="4" end="4" resetval="0x1" description="Enable Relaxed Ordering" range="" rwaccess="RW"/>
    <bitfield id="UR_RE" width="1" begin="3" end="3" resetval="0x0" description="Unsupported Request Reporting Enable" range="" rwaccess="RW"/>
    <bitfield id="FT_RE" width="1" begin="2" end="2" resetval="0x0" description="Fatal Error Reporting Enable" range="" rwaccess="RW"/>
    <bitfield id="NFT_RE" width="1" begin="1" end="1" resetval="0x0" description="Non-Fatal Error Reporting Enable" range="" rwaccess="RW"/>
    <bitfield id="COR_RE" width="1" begin="0" end="0" resetval="0x0" description="Correctable Error Reporting Enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_LNK_CAP" acronym="PCIECTRL_RC_DBICS2_LNK_CAP" offset="0x7C" width="32" description="PCIE Link Capabilities">
    <bitfield id="PORT_NUM" width="8" begin="31" end="24" resetval="0x0" description="Port Number (CS)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ASPM_OPT_COMP" width="1" begin="22" end="22" resetval="0x1" description="ASPM Optionality Compliance (CS)" range="" rwaccess="RW"/>
    <bitfield id="LNK_BW_not_CAP" width="1" begin="21" end="21" resetval="0x1" description="Link Bandwidth Notification Capability (CS)" range="" rwaccess="RW"/>
    <bitfield id="DLL_ACTRPT_CAP" width="1" begin="20" end="20" resetval="0x1" description="Data Link Layer Active Reporting Capable" range="" rwaccess="R"/>
    <bitfield id="UNSUP" width="1" begin="19" end="19" resetval="0x0" description="Unsupported, Surprise Down Error Reporting Capable, Hardwired to 0" range="" rwaccess="R"/>
    <bitfield id="CLK_PWR_MGMT" width="1" begin="18" end="18" resetval="0x0" description="Clock Power Management; Hardwired to 0 for DS port (RC); (CS)" range="" rwaccess="RW"/>
    <bitfield id="COMM_L1_EXIT_LAT" width="3" begin="17" end="15" resetval="0x6" description="Common-clock-mode L1 Exit Latency (CS2) Compare CS" range="" rwaccess="RW"/>
    <bitfield id="COMM_L0S_EXIT_LAT" width="3" begin="14" end="12" resetval="0x3" description="Common-clock-mode L0s Exit Latency (CS2) Compare CS" range="" rwaccess="RW"/>
    <bitfield id="AS_LINK_PM_SUPPORT" width="2" begin="11" end="10" resetval="0x3" description="Active State Link PM (ASPM) Support (CS)" range="" rwaccess="RW"/>
    <bitfield id="MAX_LINK_WIDTH" width="6" begin="9" end="4" resetval="0x2" description="Max Link Width (lanes) (CS)" range="" rwaccess="RW"/>
    <bitfield id="MAX_LINK_SPEEDS" width="4" begin="3" end="0" resetval="0x2" description="Supported Max Link Speed (CS) Read 0x1: 2.5 GT/s (Gen1) Read 0x2: 5 GT/s (Gen2) Read 0x3: 8 GT/s (Gen3)" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_LNK_CAS" acronym="PCIECTRL_RC_DBICS2_LNK_CAS" offset="0x80" width="32" description="PCIE Link Control and Status">
    <bitfield id="LAB_STATUS" width="1" begin="31" end="31" resetval="0x0" description="Link Autonomous Bandwidth Status" range="" rwaccess="RW Wr1toClr"/>
    <bitfield id="LBW_STATUS" width="1" begin="30" end="30" resetval="0x0" description="Link Bandwidth Management Status" range="" rwaccess="RW Wr1toClr"/>
    <bitfield id="DLL_ACT" width="1" begin="29" end="29" resetval="0x0" description="Data Link Layer Active" range="" rwaccess="R"/>
    <bitfield id="SLOT_CLK_CONFIG" width="1" begin="28" end="28" resetval="0x1" description="Slot Clock Configuration (CS)" range="" rwaccess="RW"/>
    <bitfield id="LINK_TRAIN" width="1" begin="27" end="27" resetval="0x0" description="LINK training" range="" rwaccess="R"/>
    <bitfield id="UNDEF" width="1" begin="26" end="26" resetval="0x0" description="Undefined" range="" rwaccess="R"/>
    <bitfield id="NEG_LW" width="6" begin="25" end="20" resetval="0x1" description="Negotiated Link Width; UNDEFINED UNTIL LINK IS UP." range="" rwaccess="R"/>
    <bitfield id="LINK_SPEED" width="4" begin="19" end="16" resetval="0x1" description="Link Speed; UNDEFINED UNTIL LINK IS UP." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LABIE" width="1" begin="11" end="11" resetval="0x0" description="Link Autonomous Bandwidth Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="LBMIE" width="1" begin="10" end="10" resetval="0x0" description="Link Bandwidth Management Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="HAWD" width="1" begin="9" end="9" resetval="0x0" description="Hardware Autonomous Width Disable" range="" rwaccess="R"/>
    <bitfield id="EN_CPM" width="1" begin="8" end="8" resetval="0x0" description="Enable Clock Power Management" range="" rwaccess="RW"/>
    <bitfield id="EXT_SYN" width="1" begin="7" end="7" resetval="0x0" description="Extended Synch" range="" rwaccess="RW"/>
    <bitfield id="COM_CLK_CFG" width="1" begin="6" end="6" resetval="0x0" description="Common Clock Configuration" range="" rwaccess="RW">
      <bitenum value="0" id="ASYNC" token="COM_CLK_CFG_0" description="Asynchronous reference clocks"/>
      <bitenum value="1" id="COMMON" token="COM_CLK_CFG_1" description="Distributed common reference clock"/>
    </bitfield>
    <bitfield id="RETRAIN_LINK" width="1" begin="5" end="5" resetval="0x0" description="Retrain Link" range="" rwaccess="RW"/>
    <bitfield id="LINK_DIS" width="1" begin="4" end="4" resetval="0x0" description="Link Disable" range="" rwaccess="RW"/>
    <bitfield id="RCB" width="1" begin="3" end="3" resetval="0x1" description="Read Completion Boundary (CS)" range="" rwaccess="RW">
      <bitenum value="0" id="_64_BYTE" token="RCB_0" description="64 Byte"/>
      <bitenum value="1" id="_128_BYTE" token="RCB_1" description="128 Byte"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ASPM_CTRL" width="2" begin="1" end="0" resetval="0x0" description="Active State Link PM Control 0x0: DISABLED 0x1: L0S_ENABLED 0x2: L1_ENABLED 0x3: L0S_AND_L1_ENABLED" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_SLOT_CAP" acronym="PCIECTRL_RC_DBICS2_SLOT_CAP" offset="0x84" width="32" description="Slot Capabilities Register">
    <bitfield id="PSN" width="13" begin="31" end="19" resetval="0x0" description="Physical Slot Number (CS)" range="" rwaccess="RW"/>
    <bitfield id="NCCS" width="1" begin="18" end="18" resetval="0x0" description="No Command Complete Support (CS)" range="" rwaccess="RW"/>
    <bitfield id="EIP" width="1" begin="17" end="17" resetval="0x0" description="Electromechanical Interlock Present (CS)" range="" rwaccess="RW"/>
    <bitfield id="SPLS" width="2" begin="16" end="15" resetval="0x0" description="Slot Power Limit Scale (CS)" range="" rwaccess="RW"/>
    <bitfield id="SPLV" width="8" begin="14" end="7" resetval="0x0" description="Slot Power Limit Value (CS)" range="" rwaccess="RW"/>
    <bitfield id="HPC" width="1" begin="6" end="6" resetval="0x0" description="Hot-Plug Capable (CS)" range="" rwaccess="RW"/>
    <bitfield id="HPS" width="1" begin="5" end="5" resetval="0x0" description="Hot-Plug Surprise (CS)" range="" rwaccess="RW"/>
    <bitfield id="PIP" width="1" begin="4" end="4" resetval="0x0" description="Power Indicator Present (CS)" range="" rwaccess="RW"/>
    <bitfield id="AIP" width="1" begin="3" end="3" resetval="0x0" description="Attention Indicator Present (CS)" range="" rwaccess="RW"/>
    <bitfield id="MRLSP" width="1" begin="2" end="2" resetval="0x0" description="MRL Sensor Present (CS)" range="" rwaccess="RW"/>
    <bitfield id="PCP" width="1" begin="1" end="1" resetval="0x0" description="Power Controller Present (CS)" range="" rwaccess="RW"/>
    <bitfield id="ABP" width="1" begin="0" end="0" resetval="0x0" description="Attention Button Present (CS)" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_SLOT_CAS" acronym="PCIECTRL_RC_DBICS2_SLOT_CAS" offset="0x88" width="32" description="Slot Control and Status Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSC" width="1" begin="24" end="24" resetval="0x0" description="Data Link Layer State Changed" range="" rwaccess="RW"/>
    <bitfield id="EIS" width="1" begin="23" end="23" resetval="0x0" description="Electromechanical Interlock Status" range="" rwaccess="R"/>
    <bitfield id="PDS" width="1" begin="22" end="22" resetval="0x1" description="Presence Detect State NO PRESENCE DETECTION IMPLEMENTED: TIED TO 1" range="" rwaccess="R"/>
    <bitfield id="MRLSS" width="1" begin="21" end="21" resetval="0x0" description="MRL Sensor State" range="" rwaccess="R"/>
    <bitfield id="CC" width="1" begin="20" end="20" resetval="0x0" description="Command Completed" range="" rwaccess="RW"/>
    <bitfield id="PDC" width="1" begin="19" end="19" resetval="0x0" description="Presence Detect Changed" range="" rwaccess="RW"/>
    <bitfield id="MRCSC" width="1" begin="18" end="18" resetval="0x0" description="MRL Sensor Changed" range="" rwaccess="RW"/>
    <bitfield id="PFD" width="1" begin="17" end="17" resetval="0x0" description="Power Fault Detected" range="" rwaccess="RW"/>
    <bitfield id="ABP" width="1" begin="16" end="16" resetval="0x0" description="Attention Button Pressed" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSC_EN" width="1" begin="12" end="12" resetval="0x0" description="Data Link Layer State Changed Enable" range="" rwaccess="RW"/>
    <bitfield id="EIC" width="1" begin="11" end="11" resetval="0x0" description="Electromechanical Interlock Control" range="" rwaccess="RW"/>
    <bitfield id="PCC" width="1" begin="10" end="10" resetval="0x0" description="Power Controller Control" range="" rwaccess="RW"/>
    <bitfield id="PIC" width="2" begin="9" end="8" resetval="0x3" description="Power Indicator Control" range="" rwaccess="RW"/>
    <bitfield id="AIC" width="2" begin="7" end="6" resetval="0x3" description="Attention Indicator Control" range="" rwaccess="RW"/>
    <bitfield id="HPI_EN" width="1" begin="5" end="5" resetval="0x0" description="Hot-Plug Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="CCI_EN" width="1" begin="4" end="4" resetval="0x0" description="Command Completed Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="PDC_EN" width="1" begin="3" end="3" resetval="0x0" description="Presence Detect Changed Enable" range="" rwaccess="RW"/>
    <bitfield id="MRLSC_EN" width="1" begin="2" end="2" resetval="0x0" description="MRL Sensor Changed Enable" range="" rwaccess="RW"/>
    <bitfield id="PFD_EN" width="1" begin="1" end="1" resetval="0x0" description="Power Fault Detected Enable" range="" rwaccess="RW"/>
    <bitfield id="ABP_EN" width="1" begin="0" end="0" resetval="0x0" description="Attention Button Pressed Enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_ROOT_CAC" acronym="PCIECTRL_RC_DBICS2_ROOT_CAC" offset="0x8C" width="32" description="Root Control and Capability Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRSSV" width="1" begin="16" end="16" resetval="0x0" description="CRS Software Visibility" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRSSV_EN" width="1" begin="4" end="4" resetval="0x0" description="CRS Software Visibility Enable" range="" rwaccess="R"/>
    <bitfield id="PMEI_EN" width="1" begin="3" end="3" resetval="0x0" description="PME Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="SEFE_EN" width="1" begin="2" end="2" resetval="0x0" description="System Error on Fatal Error Enable" range="" rwaccess="RW"/>
    <bitfield id="SENE_EN" width="1" begin="1" end="1" resetval="0x0" description="System Error on Non-fatal Error Enable" range="" rwaccess="RW"/>
    <bitfield id="SECE_EN" width="1" begin="0" end="0" resetval="0x0" description="System Error on Correctable Error Enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_ROOT_STS" acronym="PCIECTRL_RC_DBICS2_ROOT_STS" offset="0x90" width="32" description="Root Status Register">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PME_PND" width="1" begin="17" end="17" resetval="0x0" description="PME Pending" range="" rwaccess="R"/>
    <bitfield id="PME_STS" width="1" begin="16" end="16" resetval="0x0" description="PME Status (Sticky bit)" range="" rwaccess="RW"/>
    <bitfield id="PME_RID" width="16" begin="15" end="0" resetval="0x0" description="PME Requester ID" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_DEV_CAP_2" acronym="PCIECTRL_RC_DBICS2_DEV_CAP_2" offset="0x94" width="32" description="Device Capabilities 2 Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TPHC_SP" width="2" begin="13" end="12" resetval="0x0" description="TPH Completer Supported" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NOROPR" width="1" begin="10" end="10" resetval="0x1" description="No RO-enabled PR-PR Passing" range="" rwaccess="R"/>
    <bitfield id="CASC128_SP" width="1" begin="9" end="9" resetval="0x0" description="128-bit CAS Completer Supported" range="" rwaccess="R"/>
    <bitfield id="AOC64_SP" width="1" begin="8" end="8" resetval="0x0" description="64-bit AtomicOp Completer Supported" range="" rwaccess="R"/>
    <bitfield id="AOC32_SP" width="1" begin="7" end="7" resetval="0x0" description="32-bit AtomicOp Completer Supported" range="" rwaccess="R"/>
    <bitfield id="AOR_SP" width="1" begin="6" end="6" resetval="0x0" description="AtomicOp Routing Supported" range="" rwaccess="R"/>
    <bitfield id="ARI_FWD_SP" width="1" begin="5" end="5" resetval="0x0" description="ARI Forwarding Supported" range="" rwaccess="R"/>
    <bitfield id="CPL_TIMEOUT_DIS_SUPPORTED" width="1" begin="4" end="4" resetval="0x1" description="Completion Timeout Disable Supported" range="" rwaccess="R"/>
    <bitfield id="CPL_TIMEOUT_RNG_SUPPORTED" width="4" begin="3" end="0" resetval="0xf" description="Completion Timeout Ranges Supported" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_DEV_CAS_2" acronym="PCIECTRL_RC_DBICS2_DEV_CAS_2" offset="0x98" width="32" description="Device Control 2 Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OBFF_EN" width="2" begin="14" end="13" resetval="0x0" description="OBFF Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LTR_EN" width="1" begin="10" end="10" resetval="0x0" description="LTR Mechanism Enable" range="" rwaccess="RW"/>
    <bitfield id="IDO_CPL_EN" width="1" begin="9" end="9" resetval="0x0" description="IDO Completion Enable" range="" rwaccess="RW"/>
    <bitfield id="IDO_REQ_EN" width="1" begin="8" end="8" resetval="0x0" description="IDO Request Enable" range="" rwaccess="RW"/>
    <bitfield id="AOP_EG_BLK" width="1" begin="7" end="7" resetval="0x0" description="AtomicOp Egress Blocking" range="" rwaccess="RW"/>
    <bitfield id="AOP_REQ_EN" width="1" begin="6" end="6" resetval="0x0" description="AtomicOp Requester Enable" range="" rwaccess="RW"/>
    <bitfield id="ARI_FWD_SP" width="1" begin="5" end="5" resetval="0x0" description="ARI Forwarding Supported" range="" rwaccess="RW"/>
    <bitfield id="CPL_TIMEOUT_DIS" width="1" begin="4" end="4" resetval="0x0" description="Completion Timeout Disable" range="" rwaccess="RW"/>
    <bitfield id="CPL_TIMEOUT_VALUE" width="4" begin="3" end="0" resetval="0x0" description="Completion Timeout Values" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_LNK_CAP_2" acronym="PCIECTRL_RC_DBICS2_LNK_CAP_2" offset="0x9C" width="32" description="PCIE Link Capabilities 2 Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CROSSLINK_SP" width="1" begin="8" end="8" resetval="0x0" description="Crosslink Supported" range="" rwaccess="R"/>
    <bitfield id="SP_LS_VEC" width="7" begin="7" end="1" resetval="0x3" description="Supported Link Speeds Vector" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_RC_DBICS2_LNK_CAS_2" acronym="PCIECTRL_RC_DBICS2_LNK_CAS_2" offset="0xA0" width="32" description="Link Control and Status 2 Register (Sticky)">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINK_EQ_REQ" width="1" begin="21" end="21" resetval="0x0" description="Link Equilization Request" range="" rwaccess="RW Wr1toClr"/>
    <bitfield id="EQ_PH3" width="1" begin="20" end="20" resetval="0x0" description="Equalization Ph3 Success, Gen3 Only" range="" rwaccess="R"/>
    <bitfield id="EQ_PH2" width="1" begin="19" end="19" resetval="0x0" description="Equalization Ph2 Success, Gen3 Only" range="" rwaccess="R"/>
    <bitfield id="EQ_PH1" width="1" begin="18" end="18" resetval="0x0" description="Equalization Ph1 Success, Gen3 Only" range="" rwaccess="R"/>
    <bitfield id="EQ_COMPLETE" width="1" begin="17" end="17" resetval="0x0" description="Equalization Complete, Gen3 Only" range="" rwaccess="R"/>
    <bitfield id="DEEMPH_LEVEL" width="1" begin="16" end="16" resetval="0x1" description="Current De-emphasis Level" range="" rwaccess="R"/>
    <bitfield id="COMPL_PRST_DEEPH" width="4" begin="15" end="12" resetval="0x0" description="Compliance Pre-set/ De-emphasis" range="" rwaccess="RW"/>
    <bitfield id="COMPL_SOS" width="1" begin="11" end="11" resetval="0x0" description="Compliance SOS" range="" rwaccess="RW"/>
    <bitfield id="ENT_MOD_COMPL" width="1" begin="10" end="10" resetval="0x0" description="Enter Modified Compliance" range="" rwaccess="RW"/>
    <bitfield id="TX_MARGIN" width="3" begin="9" end="7" resetval="0x0" description="Transmit Margin" range="" rwaccess="RW"/>
    <bitfield id="SEL_DEEMP" width="1" begin="6" end="6" resetval="0x0" description="Selectable De-emphasis (CS)" range="" rwaccess="RW"/>
    <bitfield id="HW_AUTO_SP_DIS" width="1" begin="5" end="5" resetval="0x0" description="Hardware Autonomous Speed Disable" range="" rwaccess="RW"/>
    <bitfield id="ENTR_COMPL" width="1" begin="4" end="4" resetval="0x0" description="Enter Compliance" range="" rwaccess="RW"/>
    <bitfield id="TRGT_LINK_SPEED" width="4" begin="3" end="0" resetval="0x2" description="Target Link Speed: Read 0x1: 2.5 GT/s (Gen1) Read 0x2: 5 GT/s (Gen2) Read 0x3: 8 GT/s (Gen3)" range="" rwaccess="RW"/>
  </register>
</module>
