
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.066754                       # Number of seconds simulated
sim_ticks                                 66754145200                       # Number of ticks simulated
final_tick                                66754145200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65043                       # Simulator instruction rate (inst/s)
host_op_rate                                   108931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26808398                       # Simulator tick rate (ticks/s)
host_mem_usage                                1364256                       # Number of bytes of host memory used
host_seconds                                  2490.05                       # Real time elapsed on the host
sim_insts                                   161961145                       # Number of instructions simulated
sim_ops                                     271244068                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          447744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         3643264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4091008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       447744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        447744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2480000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2480000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             6996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            56926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               63922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         38750                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38750                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            6707359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           54577345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              61284704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       6707359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6707359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37151251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37151251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37151251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           6707359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          54577345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             98435955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       63922                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38750                       # Number of write requests accepted
system.mem_ctrls.readBursts                     63922                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38750                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4084800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2478656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4091008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2480000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     97                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1948                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   66754086800                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 63922                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    380.210209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.863872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.305834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4718     27.34%     27.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4141     23.99%     51.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1849     10.71%     62.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1200      6.95%     69.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          855      4.95%     73.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          742      4.30%     78.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          661      3.83%     82.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          576      3.34%     85.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2517     14.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.030072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.294787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    218.652492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2356     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2361                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.403643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.383415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.837755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1901     80.52%     80.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.55%     81.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              406     17.20%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      1.52%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2361                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1518287450                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2715006200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  319125000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23788.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42538.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        61.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     61.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    52978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32304                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     650168.37                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 63867300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33927300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241117800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              109954080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1817490480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1178032110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             91663680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5144624490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2208326880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      11497814145                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            22387128525                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            335.366862                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          63931346550                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    146504950                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     771496000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  46898420500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5750861450                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1904797700                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11282064600                       # Time in different power states
system.mem_ctrls_1.actEnergy                 59454780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 31570605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               214592700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               92211300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1864203120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1145544390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             87818400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5364704340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2289168480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11349418845                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            22499343960                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            337.047887                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          64011498800                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    136259050                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     791238000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  46285722750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5961200200                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1815100800                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11764624400                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                40442355                       # Number of BP lookups
system.cpu.branchPred.condPredicted          40442355                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3184087                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             31803995                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1653187                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             275034                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        31803995                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           17914070                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         13889925                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      1822057                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  111                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        166885364                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           30106029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      220547200                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    40442355                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           19567257                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     131997776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6378765                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  624                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         10400                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  24037204                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                693555                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          165304402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.232649                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.778739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 56267231     34.04%     34.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9281944      5.62%     39.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8146334      4.93%     44.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 22943473     13.88%     58.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 68665420     41.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            165304402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.242336                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.321549                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 20210434                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              24637446                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 109671201                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7595939                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3189382                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              339987708                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                3189382                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26049336                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7919427                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         190333                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 110577208                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              17378716                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              331328411                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                111061                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3877950                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2934733                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7915540                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           397133443                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             827720491                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        458268661                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          54369430                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             326375817                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 70757626                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14504                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14548                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15803049                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             40104757                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19288561                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4004414                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2881538                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  314001387                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              103768                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 302497330                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             17479                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        42861087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     54276332                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          26418                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     165304402                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.829941                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.474661                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            43748076     26.47%     26.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            27113378     16.40%     42.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            36644558     22.17%     65.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            36708952     22.21%     87.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            14995381      9.07%     96.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4577886      2.77%     99.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1516171      0.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       165304402                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 32090     31.19%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20861     20.27%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 34240     33.28%     84.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             14747     14.33%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              958      0.93%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1654528      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             229703941     75.94%     76.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               311765      0.10%     76.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                128033      0.04%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            14282781      4.72%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 650      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29439730      9.73%     91.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            13950516      4.61%     95.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         9024989      2.98%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        4000397      1.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              302497330                       # Type of FU issued
system.cpu.iq.rate                           1.812606                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      102896                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000340                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          707660913                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         324630634                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    262272555                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            62758524                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           32340468                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     31084295                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              269542681                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                31403017                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2209773                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6003399                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        48105                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         5761                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3090988                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1603                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         29184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3189382                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4963990                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                387578                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           314105155                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2781357                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              40104757                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             19288561                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              43044                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  24118                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                312081                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           5761                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         911054                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      2491347                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3402401                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             295340518                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              37506708                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           7156812                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     54913229                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 31196258                       # Number of branches executed
system.cpu.iew.exec_stores                   17406521                       # Number of stores executed
system.cpu.iew.exec_rate                     1.769721                       # Inst execution rate
system.cpu.iew.wb_sent                      293940328                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     293356850                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 207488660                       # num instructions producing a value
system.cpu.iew.wb_consumers                 312139601                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.757834                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.664730                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        42861392                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           77350                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3184961                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    158471219                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.711630                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.341150                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     50694608     31.99%     31.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19874258     12.54%     44.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12337249      7.79%     52.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     75565104     47.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    158471219                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            161961145                       # Number of instructions committed
system.cpu.commit.committedOps              271244068                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       50298931                       # Number of memory references committed
system.cpu.commit.loads                      34101358                       # Number of loads committed
system.cpu.commit.membars                       44440                       # Number of memory barriers committed
system.cpu.commit.branches                   30018741                       # Number of branches committed
system.cpu.commit.fp_insts                   30925790                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 252330870                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1226066                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       879876      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        205444737     75.74%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          305556      0.11%     76.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           122077      0.05%     76.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       14192241      5.23%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            650      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25349983      9.35%     90.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       12244655      4.51%     95.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      8751375      3.23%     98.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      3952918      1.46%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         271244068                       # Class of committed instruction
system.cpu.commit.bw_lim_events              75565104                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    397011575                       # The number of ROB reads
system.cpu.rob.rob_writes                   635079714                       # The number of ROB writes
system.cpu.timesIdled                          137787                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1580962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   161961145                       # Number of Instructions Simulated
system.cpu.committedOps                     271244068                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.030404                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.030404                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.970493                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.970493                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                398670971                       # number of integer regfile reads
system.cpu.int_regfile_writes               217311702                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  53321309                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 26825142                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 158309919                       # number of cc regfile reads
system.cpu.cc_regfile_writes                108312446                       # number of cc regfile writes
system.cpu.misc_regfile_reads               118067143                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13177                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            517408                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.561943                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50368000                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            517920                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.250541                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        2811447600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.561943                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997191                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997191                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         411206656                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        411206656                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     34259286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34259286                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     16108697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16108697                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      50367983                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50367983                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     50367983                       # number of overall hits
system.cpu.dcache.overall_hits::total        50367983                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       876485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        876485                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        91624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        91624                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       968109                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         968109                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       968109                       # number of overall misses
system.cpu.dcache.overall_misses::total        968109                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10876108800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10876108800                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4309515953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4309515953                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  15185624753                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15185624753                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  15185624753                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15185624753                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     35135771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35135771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     16200321                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16200321                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     51336092                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51336092                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     51336092                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51336092                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.024946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024946                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005656                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005656                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.018858                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018858                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.018858                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018858                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12408.779158                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12408.779158                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47034.793864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47034.793864                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15685.862597                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15685.862597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15685.862597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15685.862597                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        80465                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          964                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5904                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.628896                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          482                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       506010                       # number of writebacks
system.cpu.dcache.writebacks::total            506010                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       450072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       450072                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          104                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          104                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       450176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       450176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       450176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       450176                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       426413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       426413                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        91520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        91520                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       517933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       517933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       517933                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       517933                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5337556800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5337556800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4225400753                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4225400753                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9562957553                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9562957553                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9562957553                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9562957553                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005649                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005649                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010089                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010089                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12517.340700                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12517.340700                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46169.151584                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46169.151584                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18463.696179                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18463.696179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18463.696179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18463.696179                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            278799                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.079736                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23726106                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            279311                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.945119                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          69895600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.079736                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         192576965                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        192576965                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     23726106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23726106                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      23726106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23726106                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     23726106                       # number of overall hits
system.cpu.icache.overall_hits::total        23726106                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       311098                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        311098                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       311098                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         311098                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       311098                       # number of overall misses
system.cpu.icache.overall_misses::total        311098                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3945387594                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3945387594                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3945387594                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3945387594                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3945387594                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3945387594                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     24037204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24037204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     24037204                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24037204                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     24037204                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24037204                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.012942                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012942                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.012942                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012942                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.012942                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012942                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12682.137442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12682.137442                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12682.137442                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12682.137442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12682.137442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12682.137442                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4229                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                54                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.314815                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       278799                       # number of writebacks
system.cpu.icache.writebacks::total            278799                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        31764                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        31764                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        31764                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        31764                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        31764                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        31764                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       279334                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       279334                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       279334                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       279334                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       279334                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       279334                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3354294396                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3354294396                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3354294396                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3354294396                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3354294396                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3354294396                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011621                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011621                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011621                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011621                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011621                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011621                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12008.185169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12008.185169                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12008.185169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12008.185169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12008.185169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12008.185169                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     48281                       # number of replacements
system.l2.tags.tagsinuse                 12265.322477                       # Cycle average of tags in use
system.l2.tags.total_refs                     1527238                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     64665                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.617691                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               34841927000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       83.297205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1658.548244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      10523.477028                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.101230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.642302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.748616                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8862                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12799897                       # Number of tag accesses
system.l2.tags.data_accesses                 12799897                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       506010                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           506010                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       277332                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           277332                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              47578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47578                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          272319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             272319                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         413416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            413416                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                272319                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                460994                       # number of demand (read+write) hits
system.l2.demand_hits::total                   733313                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               272319                       # number of overall hits
system.l2.overall_hits::cpu.data               460994                       # number of overall hits
system.l2.overall_hits::total                  733313                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            43945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               43945                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          6997                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6997                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        12981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12981                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                6997                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               56926                       # number of demand (read+write) misses
system.l2.demand_misses::total                  63923                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               6997                       # number of overall misses
system.l2.overall_misses::cpu.data              56926                       # number of overall misses
system.l2.overall_misses::total                 63923                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3712292000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3712292000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    726432000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    726432000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1305106400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1305106400                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     726432000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5017398400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5743830400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    726432000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5017398400                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5743830400                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       506010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       506010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       277332                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       277332                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          91523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       279316                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         279316                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       426397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        426397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            279316                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            517920                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               797236                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           279316                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           517920                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              797236                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.480153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.480153                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.025050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025050                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.030443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.030443                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.025050                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.109913                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080181                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.025050                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.109913                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080181                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84475.867562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84475.867562                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 103820.494498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103820.494498                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 100539.742701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100539.742701                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 103820.494498                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88138.959351                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89855.457347                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 103820.494498                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88138.959351                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89855.457347                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                38750                       # number of writebacks
system.l2.writebacks::total                     38750                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        43945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          43945                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         6997                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6997                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        12981                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12981                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           6997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          56926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             63923                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          6997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         56926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            63923                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3354118000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3354118000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    669680200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    669680200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1199795800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1199795800                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    669680200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4553913800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5223594000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    669680200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4553913800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5223594000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.480153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.480153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.025050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.025050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.030443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030443                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.025050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.109913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080181                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.025050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.109913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080181                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76325.361247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76325.361247                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 95709.618408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95709.618408                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 92427.070334                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92427.070334                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 95709.618408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79997.080420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81716.971982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 95709.618408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79997.080420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81716.971982                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        111459                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        47538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19977                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38750                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8787                       # Transaction distribution
system.membus.trans_dist::ReadExReq             43945                       # Transaction distribution
system.membus.trans_dist::ReadExResp            43945                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19977                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       175381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       175381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 175381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6571008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6571008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6571008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             63922                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   63922    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               63922                       # Request fanout histogram
system.membus.reqLayer2.occupancy           326367200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          338297250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1593474                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       796229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1571                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            744                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          744                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66754145200                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            705730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       544760                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       278799                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20929                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91523                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        279334                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       426397                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       837448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1553274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2390722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     35719296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     65531520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101250816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           48299                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2481152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           845548                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002764                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052500                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 843211     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2337      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             845548                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1265236800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         335208378                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         621513190                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
