/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [15:0] _05_;
  wire [11:0] _06_;
  reg [10:0] _07_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire [24:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [13:0] celloutsig_0_61z;
  wire [5:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [3:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [3:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_8z;
  wire [29:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(_01_ & celloutsig_0_2z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_34z = !(celloutsig_0_17z ? celloutsig_0_6z : celloutsig_0_21z);
  assign celloutsig_0_55z = ~(celloutsig_0_26z[2] | _03_);
  assign celloutsig_0_30z = ~(celloutsig_0_6z | celloutsig_0_21z);
  assign celloutsig_0_39z = celloutsig_0_29z | ~(celloutsig_0_36z);
  assign celloutsig_0_45z = celloutsig_0_2z | ~(celloutsig_0_18z);
  assign celloutsig_0_50z = celloutsig_0_6z | ~(celloutsig_0_5z);
  assign celloutsig_0_60z = celloutsig_0_36z | ~(celloutsig_0_42z);
  assign celloutsig_0_21z = celloutsig_0_2z | ~(celloutsig_0_14z[0]);
  assign celloutsig_0_16z = celloutsig_0_2z ^ celloutsig_0_15z;
  reg [11:0] _19_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 12'h000;
    else _19_ <= { _00_, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z };
  assign { _06_[11:10], _03_, _06_[8:5], _04_, _06_[3:0] } = _19_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 11'h000;
    else _07_ <= { celloutsig_0_14z[13:4], celloutsig_0_1z };
  reg [15:0] _21_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _21_ <= 16'h0000;
    else _21_ <= { in_data[56:44], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _05_[15:4], _01_, _00_, _05_[1], _02_ } = _21_;
  assign celloutsig_0_31z = in_data[17:14] & { celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_1z };
  assign celloutsig_0_37z = { _05_[12:11], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_16z } / { 1'h1, in_data[16:10], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_34z };
  assign celloutsig_0_43z = { celloutsig_0_37z[1:0], celloutsig_0_1z } / { 1'h1, celloutsig_0_33z, celloutsig_0_22z };
  assign celloutsig_1_2z = in_data[102:99] / { 1'h1, in_data[182:180] };
  assign celloutsig_0_27z = celloutsig_0_14z[5:1] === _05_[8:4];
  assign celloutsig_0_28z = { celloutsig_0_9z[2:1], celloutsig_0_15z } === _07_[9:7];
  assign celloutsig_0_36z = { celloutsig_0_9z[0], celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_11z } <= _07_[10:6];
  assign celloutsig_0_48z = { celloutsig_0_19z[5:2], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_43z, celloutsig_0_36z } <= { _05_[15:4], _01_ };
  assign celloutsig_0_6z = { in_data[79:75], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z } <= { _05_[15:11], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_0z[1], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z } <= { in_data[158:155], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[37:31] <= in_data[13:7];
  assign celloutsig_1_19z = celloutsig_1_13z[7:2] <= { celloutsig_1_6z[4:0], celloutsig_1_14z };
  assign celloutsig_0_11z = in_data[86:82] <= { celloutsig_0_10z[2:0], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_22z = { in_data[13:1], celloutsig_0_9z, celloutsig_0_19z } <= { celloutsig_0_12z[1], _06_[11:10], _03_, _06_[8:5], _04_, _06_[3:0], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_15z = celloutsig_0_7z[2] & ~(celloutsig_0_12z[1]);
  assign celloutsig_0_18z = celloutsig_0_5z & ~(celloutsig_0_14z[0]);
  assign celloutsig_0_25z = celloutsig_0_7z[2] & ~(celloutsig_0_14z[6]);
  assign celloutsig_0_38z = { celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_18z, _07_, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_13z } % { 1'h1, celloutsig_0_37z[12:0], celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_32z };
  assign celloutsig_0_82z = { celloutsig_0_61z[11:2], celloutsig_0_76z } % { 1'h1, celloutsig_0_56z, celloutsig_0_60z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[191:188] % { 1'h1, in_data[146:144] };
  assign celloutsig_1_10z = celloutsig_1_3z[11:3] % { 1'h1, celloutsig_1_8z[7:0] };
  assign celloutsig_1_13z = celloutsig_1_10z % { 1'h1, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_12z[7:1], celloutsig_0_0z, celloutsig_0_11z } % { 1'h1, in_data[48:41], celloutsig_0_10z };
  assign celloutsig_0_19z = { celloutsig_0_10z[4:0], celloutsig_0_6z } % { 1'h1, _05_[7:4], _01_ };
  assign celloutsig_1_6z = in_data[130:121] * { in_data[164:158], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z } * { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_40z = celloutsig_0_4z ? { _05_[11], celloutsig_0_32z, celloutsig_0_39z } : celloutsig_0_10z[4:2];
  assign celloutsig_0_63z = celloutsig_0_20z ? celloutsig_0_61z[12:7] : { _06_[10], _03_, _06_[8:7], celloutsig_0_42z, celloutsig_0_48z };
  assign celloutsig_0_12z[7:1] = celloutsig_0_1z ? { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z } : { _04_, _06_[3:0], 1'h0, celloutsig_0_11z };
  assign celloutsig_0_76z = { celloutsig_0_38z[18], celloutsig_0_9z, celloutsig_0_63z } != { celloutsig_0_9z[2:0], celloutsig_0_30z, celloutsig_0_40z, celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_20z, celloutsig_0_45z };
  assign celloutsig_0_83z = { celloutsig_0_82z[7:1], celloutsig_0_55z } != { celloutsig_0_82z[9:5], celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_35z };
  assign celloutsig_0_13z = in_data[34:30] != { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_20z = in_data[48:36] != { celloutsig_0_19z[4:0], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_56z = - { in_data[74:73], celloutsig_0_18z };
  assign celloutsig_1_8z = - in_data[158:150];
  assign celloutsig_1_18z = - celloutsig_1_8z[7:0];
  assign celloutsig_0_9z = - { in_data[87:86], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_26z = - celloutsig_0_10z[5:1];
  assign celloutsig_0_32z = & { _04_, celloutsig_0_27z, celloutsig_0_25z, _06_[6:5], celloutsig_0_5z };
  assign celloutsig_1_14z = & celloutsig_1_9z[8:5];
  assign celloutsig_0_33z = | { _04_, _06_[3:0] };
  assign celloutsig_0_17z = | { celloutsig_0_7z[2:0], celloutsig_0_11z, celloutsig_0_12z[7:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[131:119] };
  assign celloutsig_0_0z = ~^ in_data[7:3];
  assign celloutsig_0_29z = ^ { _01_, _00_, _05_[1], _02_, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_17z };
  assign celloutsig_1_3z = in_data[182:170] >> { in_data[168], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_0z } >> { _06_[5], _04_, _06_[3:0] };
  assign celloutsig_0_7z = { _05_[1], _02_, celloutsig_0_1z, celloutsig_0_6z } - { _00_, _05_[1], _02_, celloutsig_0_2z };
  assign celloutsig_0_61z = { celloutsig_0_38z[17:6], celloutsig_0_60z, celloutsig_0_28z } ~^ { celloutsig_0_32z, celloutsig_0_50z, _07_, celloutsig_0_57z };
  assign celloutsig_0_35z = ~((celloutsig_0_30z & celloutsig_0_31z[1]) | celloutsig_0_30z);
  assign celloutsig_0_42z = ~((celloutsig_0_0z & celloutsig_0_5z) | celloutsig_0_14z[7]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z & in_data[95]) | _05_[12]);
  assign celloutsig_0_57z = ~((in_data[2] & _00_) | _03_);
  assign celloutsig_1_4z = ~((in_data[129] & celloutsig_1_3z[2]) | celloutsig_1_0z[0]);
  assign { _05_[3:2], _05_[0] } = { _01_, _00_, _02_ };
  assign { _06_[9], _06_[4] } = { _03_, _04_ };
  assign celloutsig_0_12z[0] = celloutsig_0_0z;
  assign { out_data[135:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
