v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 44800 42700 1 0 0 ATxmegaX4.sym
{
T 45100 50100 5 10 0 0 0 0 1
footprint=TQFP44_10
T 45100 50900 5 10 0 0 0 0 1
device=ATxmegaX4
T 45200 48800 5 10 1 1 0 0 1
refdes=U1
}
C 42800 46500 1 180 0 crystal-1.sym
{
T 42600 46000 5 10 0 0 180 0 1
device=CRYSTAL
T 42600 46200 5 10 1 1 180 0 1
refdes=U2
T 42600 45800 5 10 0 0 180 0 1
symversion=0.1
T 42800 46500 5 10 0 1 0 0 1
footprint=Crystal_CFS206
}
C 43500 47900 1 180 0 AVR_PDI_PROGRAMMER_6.sym
{
T 43500 47900 5 10 0 0 0 0 1
footprint=HEADER2x3_lock
T 42200 48000 5 10 1 1 0 0 1
refdes=CONN6
}
C 54000 42300 1 90 0 capacitor-1.sym
{
T 53300 42500 5 10 0 0 90 0 1
device=CAPACITOR
T 53700 42600 5 10 1 1 180 0 1
refdes=C1
T 53100 42500 5 10 0 0 90 0 1
symversion=0.1
T 54300 43000 5 10 1 1 180 0 1
value=0.1uF
T 54000 42300 5 10 0 0 0 0 1
footprint=0603
}
C 53000 43200 1 0 0 vcc-1.sym
C 53100 42000 1 0 0 gnd-1.sym
C 54700 42300 1 90 0 capacitor-1.sym
{
T 54000 42500 5 10 0 0 90 0 1
device=CAPACITOR
T 54400 42600 5 10 1 1 180 0 1
refdes=C2
T 53800 42500 5 10 0 0 90 0 1
symversion=0.1
T 55000 43000 5 10 1 1 180 0 1
value=0.1uF
T 54700 42300 5 10 0 0 0 0 1
footprint=0603
}
C 55400 42300 1 90 0 capacitor-1.sym
{
T 54700 42500 5 10 0 0 90 0 1
device=CAPACITOR
T 55100 42600 5 10 1 1 180 0 1
refdes=C3
T 54500 42500 5 10 0 0 90 0 1
symversion=0.1
T 55700 43000 5 10 1 1 180 0 1
value=0.1uF
T 55400 42300 5 10 0 0 0 0 1
footprint=0603
}
C 56100 42300 1 90 0 capacitor-1.sym
{
T 55400 42500 5 10 0 0 90 0 1
device=CAPACITOR
T 55800 42600 5 10 1 1 180 0 1
refdes=C4
T 55200 42500 5 10 0 0 90 0 1
symversion=0.1
T 56400 43000 5 10 1 1 180 0 1
value=0.1uF
T 56100 42300 5 10 0 0 0 0 1
footprint=0603
}
N 53200 43200 55900 43200 4
N 53200 42300 55900 42300 4
C 41900 45500 1 90 0 capacitor-1.sym
{
T 41200 45700 5 10 0 0 90 0 1
device=CAPACITOR
T 41600 45800 5 10 1 1 180 0 1
refdes=C5
T 41000 45700 5 10 0 0 90 0 1
symversion=0.1
T 41800 46100 5 10 1 1 0 0 1
value=7pF
T 41900 45500 5 10 0 0 0 0 1
footprint=0603
}
C 42300 45200 1 0 0 gnd-1.sym
C 43400 45500 1 90 0 capacitor-1.sym
{
T 42700 45700 5 10 0 0 90 0 1
device=CAPACITOR
T 43100 45800 5 10 1 1 180 0 1
refdes=C6
T 42500 45700 5 10 0 0 90 0 1
symversion=0.1
T 43300 46100 5 10 1 1 0 0 1
value=7pF
T 43400 45500 5 10 0 0 0 0 1
footprint=0603
}
N 42800 46400 44200 46400 4
N 44200 46400 44200 46000 4
N 44200 46000 44800 46000 4
N 42100 46400 41700 46400 4
N 41700 46400 41700 46600 4
N 41700 46600 44500 46600 4
N 44500 46600 44500 46200 4
N 44500 46200 44800 46200 4
N 41700 45500 43200 45500 4
C 42000 48100 1 180 0 gnd-1.sym
N 43500 47400 44000 47400 4
N 44000 47400 44000 46900 4
N 44000 46900 44800 46900 4
N 44800 47100 44200 47100 4
N 44200 47800 43500 47800 4
C 44400 48700 1 0 0 vcc-1.sym
C 44500 42300 1 0 0 gnd-1.sym
N 44600 47800 44600 48700 4
N 44600 48500 44800 48500 4
N 44800 48300 44600 48300 4
N 44800 48100 44600 48100 4
N 44800 47800 44600 47800 4
N 44800 43400 44600 43400 4
N 44600 43400 44600 42600 4
N 44800 43200 44600 43200 4
N 44800 43000 44600 43000 4
N 44800 42800 44600 42800 4
C 41900 49300 1 0 0 switch-pushbutton-no-1.sym
{
T 42300 49600 5 10 1 1 0 0 1
refdes=S1
T 42300 49900 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
T 41900 49300 5 10 0 0 0 0 1
footprint=tactsw-spst-1
}
C 43400 49300 1 90 0 resistor-1.sym
{
T 43000 49600 5 10 0 0 90 0 1
device=RESISTOR
T 43100 49500 5 10 1 1 90 0 1
refdes=R1
T 43400 49300 5 10 1 1 0 0 1
value=10k
T 43400 49300 5 10 0 0 0 0 1
footprint=0603
}
C 41800 49000 1 0 0 gnd-1.sym
C 43100 50200 1 0 0 vcc-1.sym
N 43300 49300 42900 49300 4
N 43300 49300 43300 48100 4
N 43300 48100 44200 48100 4
C 51600 48400 1 0 0 FTDI.sym
{
T 51800 50200 5 10 0 0 0 0 1
device=FTDI Cable
T 51700 49770 5 8 1 1 0 0 1
refdes=CONN1
T 51600 48400 5 10 0 0 0 0 1
footprint=1X06_LOCK
}
C 52500 48100 1 0 0 gnd-1.sym
N 52300 48700 52600 48700 4
N 52600 48700 52600 48400 4
N 52300 48500 52600 48500 4
C 53800 49900 1 180 0 capacitor-1.sym
{
T 53600 49200 5 10 0 0 180 0 1
device=CAPACITOR
T 53500 49800 5 10 1 1 0 0 1
refdes=C7
T 53600 49000 5 10 0 0 180 0 1
symversion=0.1
T 53500 49500 5 10 1 1 0 0 1
value=0.1uF
T 53800 49900 5 10 0 0 0 0 1
footprint=0603
}
N 44200 48100 44200 47100 4
C 55200 49600 1 90 0 jumper-1.sym
{
T 54700 49900 5 8 0 0 90 0 1
device=JUMPER
T 54600 50000 5 10 1 1 180 0 1
refdes=J1
T 55200 49600 5 10 0 1 0 0 1
footprint=1X02_LOCK
T 55200 49600 5 10 0 1 0 0 1
footprint=1X02_LOCK
}
N 52300 49500 52600 49500 4
N 52600 49500 52600 49700 4
N 52900 49700 52600 49700 4
N 53800 49700 54200 49700 4
C 47700 41500 1 270 0 output-2.sym
{
T 47900 40600 5 10 0 1 270 0 1
net=PD2:1
T 48400 41300 5 10 0 0 270 0 1
device=none
T 47800 40600 5 10 1 1 270 1 1
value=PD2
}
C 47900 41500 1 270 0 output-2.sym
{
T 48100 40600 5 10 0 1 270 0 1
net=PD3:1
T 48600 41300 5 10 0 0 270 0 1
device=none
T 48000 40600 5 10 1 1 270 1 1
value=PD3
}
N 47800 41500 47800 43800 4
N 48000 41500 48000 43600 4
C 43000 48400 1 0 1 output-2.sym
{
T 42100 48600 5 10 0 1 0 6 1
net=RESET:1
T 42800 49100 5 10 0 0 0 6 1
device=none
T 42100 48500 5 10 1 1 0 7 1
value=RESET
}
N 43000 48500 43300 48500 4
C 53700 49200 1 0 1 input-2.sym
{
T 53700 49400 5 10 0 1 0 6 1
net=PD3:1
T 53100 49900 5 10 0 0 0 6 1
device=none
T 53200 49300 5 10 1 1 0 1 1
value=PD3
}
C 53700 49000 1 0 1 input-2.sym
{
T 53700 49200 5 10 0 1 0 6 1
net=PD2:1
T 53100 49700 5 10 0 0 0 6 1
device=none
T 53200 49100 5 10 1 1 0 1 1
value=PD2
}
C 56600 49600 1 0 1 input-2.sym
{
T 56600 49800 5 10 0 1 0 6 1
net=RESET:1
T 56000 50300 5 10 0 0 0 6 1
device=none
T 56100 49700 5 10 1 1 0 1 1
value=RESET
}
C 48300 45800 1 0 1 M09.sym
{
T 48100 46800 5 10 0 0 0 6 1
device=CONNECTOR_2
T 48900 46670 5 8 1 1 0 6 1
refdes=CONN2
T 48300 45800 5 10 0 0 0 0 1
footprint=1X09_LOCK
}
C 48900 48100 1 0 1 M09.sym
{
T 48700 49100 5 10 0 0 0 6 1
device=CONNECTOR_2
T 48900 50070 5 8 1 1 0 6 1
refdes=CONN3
T 48900 48100 5 10 0 0 0 0 1
footprint=1X09_LOCK
}
C 48800 41900 1 0 1 M09.sym
{
T 48600 42900 5 10 0 0 0 6 1
device=CONNECTOR_2
T 49400 42770 5 8 1 1 0 6 1
refdes=CONN4
T 48800 41900 5 10 0 0 0 0 1
footprint=1X09_LOCK
}
C 48300 43800 1 0 1 M09.sym
{
T 48100 44800 5 10 0 0 0 6 1
device=CONNECTOR_2
T 48900 44870 5 8 1 1 0 6 1
refdes=CONN5
T 48300 43800 5 10 0 0 0 0 1
footprint=1X09_LOCK
}
N 47400 47500 47900 47500 4
N 47400 47300 47900 47300 4
N 47400 47100 47900 47100 4
N 47900 46900 47400 46900 4
N 47400 46900 47400 46800 4
N 47900 46700 47400 46700 4
N 47400 46700 47400 46600 4
N 47900 46500 47400 46500 4
N 47400 46500 47400 46400 4
N 47900 46300 47400 46300 4
N 47400 46300 47400 46200 4
N 47900 46100 47500 46100 4
N 47500 46100 47500 45900 4
N 47500 45900 47400 45900 4
N 47900 45900 47600 45900 4
N 47600 45900 47600 45700 4
N 47600 45700 47400 45700 4
N 47900 45500 47400 45500 4
N 47900 45300 47400 45300 4
N 47900 45100 47400 45100 4
N 47900 44900 47400 44900 4
N 47900 44700 47400 44700 4
N 47900 44500 47400 44500 4
N 47900 44300 47500 44300 4
N 47500 44300 47500 44200 4
N 47500 44200 47400 44200 4
N 47900 44100 47600 44100 4
N 47600 44100 47600 44000 4
N 47600 44000 47400 44000 4
N 47400 43800 47900 43800 4
N 47900 43800 47900 43900 4
N 47400 43600 48400 43600 4
N 47400 43400 48400 43400 4
N 48400 43200 47400 43200 4
N 47400 43000 48400 43000 4
N 48400 42800 47400 42800 4
N 44800 44500 44200 44500 4
N 44200 44500 44200 42000 4
N 44200 42000 47200 42000 4
N 47200 42000 47200 42600 4
N 47200 42600 48400 42600 4
N 48400 42400 47300 42400 4
N 47300 42400 47300 41900 4
N 47300 41900 44100 41900 4
N 44100 41900 44100 44700 4
N 44100 44700 44800 44700 4
N 44800 44900 44000 44900 4
N 44000 44900 44000 41800 4
N 44000 41800 47400 41800 4
N 47400 41800 47400 42200 4
N 47400 42200 48400 42200 4
N 44800 45100 43900 45100 4
N 43900 45100 43900 41700 4
N 43900 41700 47500 41700 4
N 47500 41700 47500 42000 4
N 48400 42000 47500 42000 4
N 47800 47700 47800 48200 4
N 47800 47700 47400 47700 4
N 47700 47900 47700 48400 4
N 47700 47900 47400 47900 4
N 47600 48100 47600 48600 4
N 47600 48100 47400 48100 4
N 47500 48300 47500 48800 4
N 47500 48300 47400 48300 4
N 47400 48500 47400 49000 4
C 47100 49500 1 0 0 input-2.sym
{
T 47100 49700 5 10 0 1 0 0 1
net=RESET:1
T 47700 50200 5 10 0 0 0 0 1
device=none
T 47600 49600 5 10 1 1 0 7 1
value=RESET
}
C 44000 46800 1 0 1 output-2.sym
{
T 43100 47000 5 10 0 1 0 6 1
net=PDI:1
T 43800 47500 5 10 0 0 0 6 1
device=none
T 43100 46900 5 10 1 1 0 7 1
value=PDI
}
C 47100 49700 1 0 0 input-2.sym
{
T 47100 49900 5 10 0 1 0 0 1
net=PDI:1
T 47700 50400 5 10 0 0 0 0 1
device=none
T 47600 49800 5 10 1 1 0 7 1
value=PDI
}
C 46400 49500 1 270 0 gnd-1.sym
N 48500 48200 47800 48200 4
N 48500 48400 47700 48400 4
N 48500 48600 47600 48600 4
N 48500 48800 47500 48800 4
N 48500 49000 47400 49000 4
N 48500 49400 46700 49400 4
C 53800 46200 1 0 0 PTC.sym
{
T 54187 47346 5 10 0 0 0 0 1
device=PTC
T 53800 46200 5 10 0 1 0 0 1
footprint=1206
T 54700 46400 5 10 1 1 0 0 1
refdes=F1
}
C 55200 46700 1 0 0 vcc-1.sym
N 55400 46700 55162 46700 4
C 53700 48800 1 0 1 input-2.sym
{
T 53700 49000 5 10 0 1 0 6 1
net=PWR_IN:1
T 53100 49500 5 10 0 0 0 6 1
device=none
T 53200 48900 5 10 1 1 0 1 1
value=PWR_IN
}
C 52400 46600 1 0 0 input-2.sym
{
T 52400 46800 5 10 0 1 0 0 1
net=PWR_IN:1
T 53000 47300 5 10 0 0 0 0 1
device=none
T 52900 46700 5 10 1 1 0 7 1
value=PWR_IN
}
N 53800 46700 53892 46700 4
C 40500 47300 1 0 0 input-2.sym
{
T 40500 47500 5 10 0 1 0 0 1
net=PWR_IN:1
T 41100 48000 5 10 0 0 0 0 1
device=none
T 41000 47400 5 10 1 1 0 7 1
value=PWR_IN
}
C 47100 49100 1 0 0 input-2.sym
{
T 47100 49300 5 10 0 1 0 0 1
net=PWR_IN:1
T 47700 49800 5 10 0 0 0 0 1
device=none
T 47600 49200 5 10 1 1 0 7 1
value=PWR_IN
}
T 50000 40800 9 18 1 0 0 0 1
Xmega 4 Breakout
T 53100 41100 9 10 1 0 0 0 1
Copyright 2011 by David Watson CC-BY-SA
T 53100 40800 9 10 1 0 0 0 1
http://creativecommons.org/licenses/by-sa/3.0/
T 50000 40400 9 10 1 0 0 0 1
xmega_breakout.sch
T 50000 40100 9 10 1 0 0 0 1
1
T 51500 40100 9 10 1 0 0 0 1
1
T 53900 40400 9 10 1 0 0 0 1
10 September 2011
T 53900 40100 9 10 1 0 0 0 1
David Watson
