{"vcs1":{"timestamp_begin":1766325553.271524526, "rt":12.02, "ut":3.25, "st":0.38}}
{"vcselab":{"timestamp_begin":1766325565.376513695, "rt":4.43, "ut":0.46, "st":0.06}}
{"link":{"timestamp_begin":1766325569.888539291, "rt":0.50, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1766325552.959684316}
{"VCS_COMP_START_TIME": 1766325552.959684316}
{"VCS_COMP_END_TIME": 1766325570.562196720}
{"VCS_USER_OPTIONS": "-sverilog +v2k -full64 -debug_all -lca -timescale=1ns/1ps +define+FUNCTIONAL +define+SIM +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4MIL/verilog/tsl18cio250/zero hkspi_tb.v -l compile.log -o simv"}
{"vcs1": {"peak_mem": 389828}}
{"vcselab": {"peak_mem": 241044}}
