{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 14:50:17 2020 " "Info: Processing started: Thu Sep 17 14:50:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MKDS_1_0 -c MKDS_1_0 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MKDS_1_0 -c MKDS_1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 43 -1 0 } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register my_state_reg:state_reg\|q_out\[4\] register my_state_reg:state_reg\|q_out\[4\] 76.92 MHz 13.0 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 76.92 MHz between source register \"my_state_reg:state_reg\|q_out\[4\]\" and destination register \"my_state_reg:state_reg\|q_out\[4\]\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.600 ns + Longest register register " "Info: + Longest register to register delay is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_state_reg:state_reg\|q_out\[4\] 1 REG LC5_B2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B2; Fanout = 4; REG Node = 'my_state_reg:state_reg\|q_out\[4\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.500 ns) 1.700 ns my_control_logic:control_logic\|Equal0~0 2 COMB LC3_B2 1 " "Info: 2: + IC(0.200 ns) + CELL(1.500 ns) = 1.700 ns; Loc. = LC3_B2; Fanout = 1; COMB Node = 'my_control_logic:control_logic\|Equal0~0'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { my_state_reg:state_reg|q_out[4] my_control_logic:control_logic|Equal0~0 } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.400 ns) 4.200 ns my_control_logic:control_logic\|Equal0~1 3 COMB LC5_B1 4 " "Info: 3: + IC(1.100 ns) + CELL(1.400 ns) = 4.200 ns; Loc. = LC5_B1; Fanout = 4; COMB Node = 'my_control_logic:control_logic\|Equal0~1'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { my_control_logic:control_logic|Equal0~0 my_control_logic:control_logic|Equal0~1 } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 5.400 ns my_control_logic:control_logic\|y\[4\]~168 4 COMB LC6_B1 1 " "Info: 4: + IC(0.200 ns) + CELL(1.000 ns) = 5.400 ns; Loc. = LC6_B1; Fanout = 1; COMB Node = 'my_control_logic:control_logic\|y\[4\]~168'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { my_control_logic:control_logic|Equal0~1 my_control_logic:control_logic|y[4]~168 } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 6.400 ns my_control_logic:control_logic\|y\[4\]~170 5 COMB LC7_B1 1 " "Info: 5: + IC(0.000 ns) + CELL(1.000 ns) = 6.400 ns; Loc. = LC7_B1; Fanout = 1; COMB Node = 'my_control_logic:control_logic\|y\[4\]~170'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { my_control_logic:control_logic|y[4]~168 my_control_logic:control_logic|y[4]~170 } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 7.900 ns my_control_logic:control_logic\|y\[4\]~148 6 COMB LC8_B1 1 " "Info: 6: + IC(0.000 ns) + CELL(1.500 ns) = 7.900 ns; Loc. = LC8_B1; Fanout = 1; COMB Node = 'my_control_logic:control_logic\|y\[4\]~148'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { my_control_logic:control_logic|y[4]~170 my_control_logic:control_logic|y[4]~148 } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.500 ns) 9.600 ns my_control_logic:control_logic\|y\[4\]~145 7 COMB LC4_B1 1 " "Info: 7: + IC(0.200 ns) + CELL(1.500 ns) = 9.600 ns; Loc. = LC4_B1; Fanout = 1; COMB Node = 'my_control_logic:control_logic\|y\[4\]~145'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { my_control_logic:control_logic|y[4]~148 my_control_logic:control_logic|y[4]~145 } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.900 ns) 11.600 ns my_state_reg:state_reg\|q_out\[4\] 8 REG LC5_B2 4 " "Info: 8: + IC(1.100 ns) + CELL(0.900 ns) = 11.600 ns; Loc. = LC5_B2; Fanout = 4; REG Node = 'my_state_reg:state_reg\|q_out\[4\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { my_control_logic:control_logic|y[4]~145 my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.800 ns ( 75.86 % ) " "Info: Total cell delay = 8.800 ns ( 75.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 24.14 % ) " "Info: Total interconnect delay = 2.800 ns ( 24.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { my_state_reg:state_reg|q_out[4] my_control_logic:control_logic|Equal0~0 my_control_logic:control_logic|Equal0~1 my_control_logic:control_logic|y[4]~168 my_control_logic:control_logic|y[4]~170 my_control_logic:control_logic|y[4]~148 my_control_logic:control_logic|y[4]~145 my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { my_state_reg:state_reg|q_out[4] {} my_control_logic:control_logic|Equal0~0 {} my_control_logic:control_logic|Equal0~1 {} my_control_logic:control_logic|y[4]~168 {} my_control_logic:control_logic|y[4]~170 {} my_control_logic:control_logic|y[4]~148 {} my_control_logic:control_logic|y[4]~145 {} my_state_reg:state_reg|q_out[4] {} } { 0.000ns 0.200ns 1.100ns 0.200ns 0.000ns 0.000ns 0.200ns 1.100ns } { 0.000ns 1.500ns 1.400ns 1.000ns 1.000ns 1.500ns 1.500ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.500 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns sys_clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'sys_clk'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns my_state_reg:state_reg\|q_out\[4\] 2 REG LC5_B2 4 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC5_B2; Fanout = 4; REG Node = 'my_state_reg:state_reg\|q_out\[4\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { sys_clk my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { sys_clk {} sys_clk~out {} my_state_reg:state_reg|q_out[4] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.500 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns sys_clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'sys_clk'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns my_state_reg:state_reg\|q_out\[4\] 2 REG LC5_B2 4 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC5_B2; Fanout = 4; REG Node = 'my_state_reg:state_reg\|q_out\[4\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { sys_clk my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { sys_clk {} sys_clk~out {} my_state_reg:state_reg|q_out[4] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { sys_clk {} sys_clk~out {} my_state_reg:state_reg|q_out[4] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { my_state_reg:state_reg|q_out[4] my_control_logic:control_logic|Equal0~0 my_control_logic:control_logic|Equal0~1 my_control_logic:control_logic|y[4]~168 my_control_logic:control_logic|y[4]~170 my_control_logic:control_logic|y[4]~148 my_control_logic:control_logic|y[4]~145 my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { my_state_reg:state_reg|q_out[4] {} my_control_logic:control_logic|Equal0~0 {} my_control_logic:control_logic|Equal0~1 {} my_control_logic:control_logic|y[4]~168 {} my_control_logic:control_logic|y[4]~170 {} my_control_logic:control_logic|y[4]~148 {} my_control_logic:control_logic|y[4]~145 {} my_state_reg:state_reg|q_out[4] {} } { 0.000ns 0.200ns 1.100ns 0.200ns 0.000ns 0.000ns 0.200ns 1.100ns } { 0.000ns 1.500ns 1.400ns 1.000ns 1.000ns 1.500ns 1.500ns 0.900ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { sys_clk {} sys_clk~out {} my_state_reg:state_reg|q_out[4] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "my_state_reg:state_reg\|q_out\[4\] start sys_clk 11.900 ns register " "Info: tsu for register \"my_state_reg:state_reg\|q_out\[4\]\" (data pin = \"start\", clock pin = \"sys_clk\") is 11.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.700 ns + Longest pin register " "Info: + Longest pin to register delay is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns start 1 PIN PIN_92 4 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_92; Fanout = 4; PIN Node = 'start'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 5.400 ns my_control_logic:control_logic\|Equal8~0 2 COMB LC7_B2 5 " "Info: 2: + IC(1.800 ns) + CELL(1.400 ns) = 5.400 ns; Loc. = LC7_B2; Fanout = 5; COMB Node = 'my_control_logic:control_logic\|Equal8~0'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { start my_control_logic:control_logic|Equal8~0 } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.500 ns) 8.000 ns my_control_logic:control_logic\|Equal8~1 3 COMB LC1_B3 2 " "Info: 3: + IC(1.100 ns) + CELL(1.500 ns) = 8.000 ns; Loc. = LC1_B3; Fanout = 2; COMB Node = 'my_control_logic:control_logic\|Equal8~1'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { my_control_logic:control_logic|Equal8~0 my_control_logic:control_logic|Equal8~1 } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 10.200 ns my_control_logic:control_logic\|y\[4\]~163 4 COMB LC2_B1 1 " "Info: 4: + IC(1.100 ns) + CELL(1.100 ns) = 10.200 ns; Loc. = LC2_B1; Fanout = 1; COMB Node = 'my_control_logic:control_logic\|y\[4\]~163'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { my_control_logic:control_logic|Equal8~1 my_control_logic:control_logic|y[4]~163 } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 11.200 ns my_control_logic:control_logic\|y\[4\]~165 5 COMB LC3_B1 1 " "Info: 5: + IC(0.000 ns) + CELL(1.000 ns) = 11.200 ns; Loc. = LC3_B1; Fanout = 1; COMB Node = 'my_control_logic:control_logic\|y\[4\]~165'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { my_control_logic:control_logic|y[4]~163 my_control_logic:control_logic|y[4]~165 } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 12.700 ns my_control_logic:control_logic\|y\[4\]~145 6 COMB LC4_B1 1 " "Info: 6: + IC(0.000 ns) + CELL(1.500 ns) = 12.700 ns; Loc. = LC4_B1; Fanout = 1; COMB Node = 'my_control_logic:control_logic\|y\[4\]~145'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { my_control_logic:control_logic|y[4]~165 my_control_logic:control_logic|y[4]~145 } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.900 ns) 14.700 ns my_state_reg:state_reg\|q_out\[4\] 7 REG LC5_B2 4 " "Info: 7: + IC(1.100 ns) + CELL(0.900 ns) = 14.700 ns; Loc. = LC5_B2; Fanout = 4; REG Node = 'my_state_reg:state_reg\|q_out\[4\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { my_control_logic:control_logic|y[4]~145 my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.600 ns ( 65.31 % ) " "Info: Total cell delay = 9.600 ns ( 65.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 34.69 % ) " "Info: Total interconnect delay = 5.100 ns ( 34.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { start my_control_logic:control_logic|Equal8~0 my_control_logic:control_logic|Equal8~1 my_control_logic:control_logic|y[4]~163 my_control_logic:control_logic|y[4]~165 my_control_logic:control_logic|y[4]~145 my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { start {} start~out {} my_control_logic:control_logic|Equal8~0 {} my_control_logic:control_logic|Equal8~1 {} my_control_logic:control_logic|y[4]~163 {} my_control_logic:control_logic|y[4]~165 {} my_control_logic:control_logic|y[4]~145 {} my_state_reg:state_reg|q_out[4] {} } { 0.000ns 0.000ns 1.800ns 1.100ns 1.100ns 0.000ns 0.000ns 1.100ns } { 0.000ns 2.200ns 1.400ns 1.500ns 1.100ns 1.000ns 1.500ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.500 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns sys_clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'sys_clk'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns my_state_reg:state_reg\|q_out\[4\] 2 REG LC5_B2 4 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC5_B2; Fanout = 4; REG Node = 'my_state_reg:state_reg\|q_out\[4\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { sys_clk my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { sys_clk {} sys_clk~out {} my_state_reg:state_reg|q_out[4] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { start my_control_logic:control_logic|Equal8~0 my_control_logic:control_logic|Equal8~1 my_control_logic:control_logic|y[4]~163 my_control_logic:control_logic|y[4]~165 my_control_logic:control_logic|y[4]~145 my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { start {} start~out {} my_control_logic:control_logic|Equal8~0 {} my_control_logic:control_logic|Equal8~1 {} my_control_logic:control_logic|y[4]~163 {} my_control_logic:control_logic|y[4]~165 {} my_control_logic:control_logic|y[4]~145 {} my_state_reg:state_reg|q_out[4] {} } { 0.000ns 0.000ns 1.800ns 1.100ns 1.100ns 0.000ns 0.000ns 1.100ns } { 0.000ns 2.200ns 1.400ns 1.500ns 1.100ns 1.000ns 1.500ns 0.900ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk my_state_reg:state_reg|q_out[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { sys_clk {} sys_clk~out {} my_state_reg:state_reg|q_out[4] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk wr_err_reg my_state_reg:state_reg\|q_out\[2\] 10.800 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"wr_err_reg\" through register \"my_state_reg:state_reg\|q_out\[2\]\" is 10.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.500 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns sys_clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'sys_clk'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns my_state_reg:state_reg\|q_out\[2\] 2 REG LC6_B2 4 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC6_B2; Fanout = 4; REG Node = 'my_state_reg:state_reg\|q_out\[2\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { sys_clk my_state_reg:state_reg|q_out[2] } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk my_state_reg:state_reg|q_out[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { sys_clk {} sys_clk~out {} my_state_reg:state_reg|q_out[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.600 ns + Longest register pin " "Info: + Longest register to pin delay is 6.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_state_reg:state_reg\|q_out\[2\] 1 REG LC6_B2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B2; Fanout = 4; REG Node = 'my_state_reg:state_reg\|q_out\[2\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_state_reg:state_reg|q_out[2] } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(4.600 ns) 6.600 ns wr_err_reg 2 PIN PIN_14 0 " "Info: 2: + IC(2.000 ns) + CELL(4.600 ns) = 6.600 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'wr_err_reg'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { my_state_reg:state_reg|q_out[2] wr_err_reg } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 69.70 % ) " "Info: Total cell delay = 4.600 ns ( 69.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 30.30 % ) " "Info: Total interconnect delay = 2.000 ns ( 30.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { my_state_reg:state_reg|q_out[2] wr_err_reg } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.600 ns" { my_state_reg:state_reg|q_out[2] {} wr_err_reg {} } { 0.000ns 2.000ns } { 0.000ns 4.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk my_state_reg:state_reg|q_out[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { sys_clk {} sys_clk~out {} my_state_reg:state_reg|q_out[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { my_state_reg:state_reg|q_out[2] wr_err_reg } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.600 ns" { my_state_reg:state_reg|q_out[2] {} wr_err_reg {} } { 0.000ns 2.000ns } { 0.000ns 4.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "my_state_reg:state_reg\|q_out\[3\] adr_limit sys_clk -0.800 ns register " "Info: th for register \"my_state_reg:state_reg\|q_out\[3\]\" (data pin = \"adr_limit\", clock pin = \"sys_clk\") is -0.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.500 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns sys_clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'sys_clk'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns my_state_reg:state_reg\|q_out\[3\] 2 REG LC4_B2 4 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC4_B2; Fanout = 4; REG Node = 'my_state_reg:state_reg\|q_out\[3\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { sys_clk my_state_reg:state_reg|q_out[3] } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk my_state_reg:state_reg|q_out[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { sys_clk {} sys_clk~out {} my_state_reg:state_reg|q_out[3] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.800 ns + " "Info: + Micro hold delay of destination is 0.800 ns" {  } { { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns adr_limit 1 PIN PIN_90 8 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_90; Fanout = 8; PIN Node = 'adr_limit'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_limit } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.100 ns my_state_reg:state_reg\|q_out\[3\] 2 REG LC4_B2 4 " "Info: 2: + IC(1.800 ns) + CELL(1.100 ns) = 5.100 ns; Loc. = LC4_B2; Fanout = 4; REG Node = 'my_state_reg:state_reg\|q_out\[3\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { adr_limit my_state_reg:state_reg|q_out[3] } "NODE_NAME" } } { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 64.71 % ) " "Info: Total cell delay = 3.300 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 35.29 % ) " "Info: Total interconnect delay = 1.800 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { adr_limit my_state_reg:state_reg|q_out[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { adr_limit {} adr_limit~out {} my_state_reg:state_reg|q_out[3] {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 2.200ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk my_state_reg:state_reg|q_out[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { sys_clk {} sys_clk~out {} my_state_reg:state_reg|q_out[3] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { adr_limit my_state_reg:state_reg|q_out[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { adr_limit {} adr_limit~out {} my_state_reg:state_reg|q_out[3] {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 2.200ns 1.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 14:50:17 2020 " "Info: Processing ended: Thu Sep 17 14:50:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
