var messages = { "messageData" :[
{"recid":0,"messageId":"c5da1151","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multi_ports_in_single_line","messagesString":"Multiple ports are declared in one line. Module dff, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ff.v, Line 18.","moduleName":"dff","uniqueModuleName":"dff_2078556637","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.5.6.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":18}],"argList":{"1":"dff"},"argFileList":{"2":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"3":"18"},"rtlId":""},
{"recid":1,"messageId":"c5da1151_1","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multi_ports_in_single_line","messagesString":"Multiple ports are declared in one line. Module dff, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ff.v, Line 19.","moduleName":"dff","uniqueModuleName":"dff_2078556637","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.5.6.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":19}],"argList":{"1":"dff"},"argFileList":{"2":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"3":"19"},"rtlId":""},
{"recid":2,"messageId":"f5066f2f","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multi_ports_in_single_line","messagesString":"Multiple ports are declared in one line. Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 6.","moduleName":"ripple_counter","uniqueModuleName":"ripple_counter_1730966871","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.5.6.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":6}],"argList":{"1":"ripple_counter"},"argFileList":{"2":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"3":"6"},"rtlId":""},
{"recid":3,"messageId":"1e6a6f3c","severityName":"Info","categoryName":"Connectivity","checksName":"re_entrant_output","messagesString":"Instance has a path connecting an output port to an input port. Instance genblk1[0].u_dff, Output signal genblk1[0].d_q_bar, Input Signal genblk1[0].d_q_bar, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","moduleName":"ripple_counter","uniqueModuleName":"ripple_counter","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[],"signalList":[0,0],"fileLineList":[{"1":18}],"argList":{"4":"genblk1[0].u_dff","1":"ripple_counter"},"argFileList":{"2":"1"},"argSignalList":{"5":"0","6":"0"},"argInstanceList":{},"argLineList":{"3":"18"},"rtlId":""},
{"recid":4,"messageId":"37a37020","severityName":"Info","categoryName":"Connectivity","checksName":"re_entrant_output","messagesString":"Instance has a path connecting an output port to an input port. Instance genblk1[1].u_dff, Output signal genblk1[1].d_q_bar, Input Signal genblk1[1].d_q_bar, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","moduleName":"ripple_counter","uniqueModuleName":"ripple_counter","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[],"signalList":[1,1],"fileLineList":[{"1":18}],"argList":{"4":"genblk1[1].u_dff","1":"ripple_counter"},"argFileList":{"2":"1"},"argSignalList":{"5":"1","6":"1"},"argInstanceList":{},"argLineList":{"3":"18"},"rtlId":""},
{"recid":5,"messageId":"4df85104","severityName":"Info","categoryName":"Connectivity","checksName":"re_entrant_output","messagesString":"Instance has a path connecting an output port to an input port. Instance genblk1[2].u_dff, Output signal genblk1[2].d_q_bar, Input Signal genblk1[2].d_q_bar, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","moduleName":"ripple_counter","uniqueModuleName":"ripple_counter","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[],"signalList":[2,2],"fileLineList":[{"1":18}],"argList":{"4":"genblk1[2].u_dff","1":"ripple_counter"},"argFileList":{"2":"1"},"argSignalList":{"5":"2","6":"2"},"argInstanceList":{},"argLineList":{"3":"18"},"rtlId":""},
{"recid":6,"messageId":"64314e18","severityName":"Info","categoryName":"Connectivity","checksName":"re_entrant_output","messagesString":"Instance has a path connecting an output port to an input port. Instance genblk1[3].u_dff, Output signal genblk1[3].d_q_bar, Input Signal genblk1[3].d_q_bar, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","moduleName":"ripple_counter","uniqueModuleName":"ripple_counter","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[],"signalList":[3,3],"fileLineList":[{"1":18}],"argList":{"4":"genblk1[3].u_dff","1":"ripple_counter"},"argFileList":{"2":"1"},"argSignalList":{"5":"3","6":"3"},"argInstanceList":{},"argLineList":{"3":"18"},"rtlId":""},
{"recid":7,"messageId":"890e7f15","severityName":"Warning","categoryName":"Clock","checksName":"clk_port_conn_complex","messagesString":"Clock port is connected to a complex expression. Instance u_dff, Expression clk_chain[0], Clock clk, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","moduleName":"ripple_counter","uniqueModuleName":"ripple_counter_1730966871","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[0],"signalList":[4],"fileLineList":[{"1":18}],"argList":{"7":"clk_chain[0]","1":"ripple_counter"},"argFileList":{"2":"1"},"argSignalList":{"8":"4"},"argInstanceList":{"4":"0"},"argLineList":{"3":"18"},"rtlId":""},
{"recid":8,"messageId":"87e997c4","severityName":"Warning","categoryName":"Clock","checksName":"clk_port_conn_complex","messagesString":"Clock port is connected to a complex expression. Instance u_dff, Expression clk_chain[1], Clock clk, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","moduleName":"ripple_counter","uniqueModuleName":"ripple_counter_1730966871","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[0],"signalList":[4],"fileLineList":[{"1":18}],"argList":{"7":"clk_chain[1]","1":"ripple_counter"},"argFileList":{"2":"1"},"argSignalList":{"8":"4"},"argInstanceList":{"4":"0"},"argLineList":{"3":"18"},"rtlId":""},
{"recid":9,"messageId":"94c1aeb7","severityName":"Warning","categoryName":"Clock","checksName":"clk_port_conn_complex","messagesString":"Clock port is connected to a complex expression. Instance u_dff, Expression clk_chain[2], Clock clk, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","moduleName":"ripple_counter","uniqueModuleName":"ripple_counter_1730966871","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[0],"signalList":[4],"fileLineList":[{"1":18}],"argList":{"7":"clk_chain[2]","1":"ripple_counter"},"argFileList":{"2":"1"},"argSignalList":{"8":"4"},"argInstanceList":{"4":"0"},"argLineList":{"3":"18"},"rtlId":""},
{"recid":10,"messageId":"9a264666","severityName":"Warning","categoryName":"Clock","checksName":"clk_port_conn_complex","messagesString":"Clock port is connected to a complex expression. Instance u_dff, Expression clk_chain[3], Clock clk, Module ripple_counter, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v, Line 18.","moduleName":"ripple_counter","uniqueModuleName":"ripple_counter_1730966871","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[0],"signalList":[4],"fileLineList":[{"1":18}],"argList":{"7":"clk_chain[3]","1":"ripple_counter"},"argFileList":{"2":"1"},"argSignalList":{"8":"4"},"argInstanceList":{"4":"0"},"argLineList":{"3":"18"},"rtlId":""}]};
