Search.setIndex({docnames:["auto_basic/display_info","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/clock_tree_insertion","auto_openfpga/connection_patterns","auto_openfpga/create_clock_tree","auto_openfpga/extract_configuration_order","auto_openfpga/floorplan_rendering","auto_openfpga/index","auto_openfpga/initial_placement","auto_openfpga/rename_modules","auto_openfpga/sg_execution_times","auto_openfpga/tile_creation","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/square_grid","example","index","introduction","introduction/getting_started","introduction/install","introduction/shell_interface","introduction/visualisation","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_info.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/clock_tree_insertion.rst","auto_openfpga/connection_patterns.rst","auto_openfpga/create_clock_tree.rst","auto_openfpga/extract_configuration_order.rst","auto_openfpga/floorplan_rendering.rst","auto_openfpga/index.rst","auto_openfpga/initial_placement.rst","auto_openfpga/rename_modules.rst","auto_openfpga/sg_execution_times.rst","auto_openfpga/tile_creation.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction.rst","introduction/getting_started.rst","introduction/install.rst","introduction/shell_interface.rst","introduction/visualisation.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[27,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[27,1,1,""],get_verilog_index:[27,1,1,""],size:[27,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[28,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[28,1,1,""],connect_instance_port:[28,1,1,""],connect_port:[28,1,1,""],is_port_cable:[28,2,1,""],size:[28,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[29,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[29,1,1,""],OptWires:[29,1,1,""],combine_cables:[29,1,1,""],combine_ports:[29,1,1,""],create_feedthrough:[29,1,1,""],create_feedthrough_multiple:[29,1,1,""],create_feedthroughs_ports:[29,1,1,""],create_ft_multiple:[29,1,1,""],create_ft_ports:[29,1,1,""],duplicate_port:[29,1,1,""],merge_instance:[29,1,1,""],merge_multiple_instance:[29,1,1,""],remove_port:[29,1,1,""]},"spydrnet_physical.ir.element":{Element:[30,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[30,2,1,""],get_verilog_index:[30,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[32,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[32,1,1,""]},"spydrnet_physical.ir.library":{Library:[33,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[33,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[34,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[34,2,1,""],port:[34,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[35,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[35,2,1,""]},"spydrnet_physical.util":{OpenFPGA:[46,0,1,""],Tile01:[48,0,1,""],get_attr:[49,3,1,""],get_names:[50,3,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[46,1,1,""],create_cb_bus:[46,1,1,""],create_grid_clb_bus:[46,1,1,""],create_grid_clb_feedthroughs:[46,1,1,""],create_grid_io_bus:[46,1,1,""],create_placement:[46,1,1,""],create_sb_bus:[46,1,1,""],create_tiles:[46,1,1,""],design_top_stat:[46,1,1,""],library:[46,2,1,""],place_pins:[46,1,1,""],register_config_generator:[46,1,1,""],register_placement_creator:[46,1,1,""],register_tile_generator:[46,1,1,""],remove_config_chain:[46,1,1,""],remove_undriven_nets:[46,1,1,""],render_floorplan:[46,1,1,""],save_netlist:[46,1,1,""],top_module:[46,2,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[48,1,1,""],_bottom_right_tile:[48,1,1,""],_bottom_tile:[48,1,1,""],_left_tile:[48,1,1,""],_main_tile:[48,1,1,""],_right_tile:[48,1,1,""],_top_left_tile:[48,1,1,""],_top_right_tile:[48,1,1,""],_top_tile:[48,1,1,""],create_tiles:[48,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:function"},terms:{"0":[0,2,3,4,5,6,7,8,9,10,12,13,14,15,16,17,19,29],"00":[4,14],"001":[2,3,4,6,9,13,14],"01":47,"016":[10,14],"019":[4,5],"03":14,"031":[0,4],"04":14,"052":4,"056":[8,14],"07":14,"070":[7,14],"075":[12,14],"1":[0,7,8,12,15,16,17,19,33],"10":[8,10],"100":8,"1096":12,"12":[12,15],"125":8,"1296":12,"1496":12,"150":[8,10],"16":[12,15],"1696":12,"195":[14,15],"2":[0,7,15,17,19],"20":[8,10],"200":[8,12],"24":12,"250":[8,10],"296":12,"3":[0,7,12,15,17,19],"30":[8,10],"300":8,"35":8,"4":[0,7,8,10,12,15],"40":[8,10],"400":8,"414":14,"496":12,"5":[7,8],"50":[10,12],"500":8,"6":7,"696":12,"700":8,"896":12,"9":[12,15],"90":7,"96":12,"97":[12,15],"class":[27,28,29,30,32,33,34,35,46,47,48],"default":[7,27,28,29,30,32,33,34,35],"do":[29,34],"export":24,"final":10,"float":[29,46],"function":[1,4,22,24,29,33,36,46,47],"import":[0,2,3,5,6,7,8,9,10,12,13,15,31],"int":[27,28],"new":[29,33],"return":[8,27,28,29,30,32,33,34,46,49,50],"short":29,"switch":[42,48],"true":[0,5,7,8,10,12,15,28,29,46],"try":0,"while":29,As:34,By:7,For:[0,24],IN:[0,29],If:[29,31],It:[29,42],On:10,The:[10,29,31,48],To:[24,42],_0__:12,_1:33,_:[15,19,29,46],__main__:[12,15],__name__:[12,15],__pin_i_0_:46,__pin_i_:46,__pin_inpad_0_:46,__pin_o_0_:46,__pin_o_:46,__pin_outpad_0_:46,__pin_outpad_:46,_annotate_netlist:10,_basic_hierarchy_floorplan:10,_bottom_left_til:48,_bottom_right_til:48,_bottom_til:48,_clock_tree_floorplan:8,_dup:29,_feedthrough_design:8,_fishbone_pattern:7,_fishbone_pattern_0:8,_fishbone_pattern_90:7,_fishbone_pattern_margin:7,_fishbone_pattern_merg:7,_fishbone_pattern_scaling1:7,_fishbone_pattern_scaling2:7,_fpga_initial_plac:12,_ft_:29,_i_1:0,_in:29,_initial_design:5,_inst:0,_left_til:48,_main_til:48,_offset:10,_out:29,_output:15,_output_2:12,_output_bu:5,_output_wir:5,_right_til:48,_side:10,_square_grid_design:8,_top_left_til:48,_top_right_til:48,_top_til:48,_verilog:[12,15],_wrapper:33,about:29,absorb:29,across:42,ad:29,add:[22,31,46],add_configuration_schem:46,affili:0,after:[15,25,46,48],alia:29,align:8,all:[0,1,11,29,48],allow:[25,48],also:0,altern:33,an:[0,31],analyz:31,anchor:7,ani:[28,29,35],annot:10,anyth:29,api:21,append:15,ar:[29,31,46],arg:[29,46],assign:[28,29,46],assign_c:28,associ:34,attr:49,attribut:49,auto_bas:4,auto_basic_jupyt:1,auto_basic_python:1,auto_openfpga:14,auto_openfpga_jupyt:11,auto_openfpga_python:11,base:[27,28,29,30,32,33,34,35,48],base_dir:[12,15],basic:[7,11,14,20,47],basic_hierarchi:[5,10,18],becaus:0,beetween:[28,29],befor:[15,46],belong:28,below:48,between:0,bias:48,bleed:24,block:[29,47],bool:[28,29],bottom:[8,10,48],bottom_grid_top_width_0_height_0_subtile_:46,bottom_left_grid_right_width_0_height_0_subtile_:46,bottom_left_til:15,bottom_right_grid_left_width_0_height_0_subtile_:46,bottom_right_til:15,bottom_til:15,bottom_width_0_height_0_subtile_:46,box:[42,46,48],browser:24,bu:[12,15,29,46],bufg:0,bundl:31,bus_in:[5,10,16],bus_out:[10,16],buse:[47,48],byu:0,c:0,cabl:[5,15,29,31,32,49,50],cable0:5,cable_list:15,cable_nam:29,call:31,callabl:[29,33],can:[0,7,29,31],cannot:34,cb:[12,15,46],cbx:[46,48],cbx_1__0_:[12,15],cbx_1__1_:[12,15],cbx_1__4_:[12,15],cby:48,cby_0__1_:[12,15],cby_0__2_:12,cby_0__3_:12,cby_0__4_:12,cby_1__1_:[12,15],cby_4__1_:[12,15],ccl:0,ce:0,center:8,central:42,chain:[11,14,15,46],chang:29,check:[28,35],check_all_scalar_connect:15,checked_previous_inst:0,child:0,children:0,circuit:31,cl:46,clb:[46,48],click:[0,2,3,5,6,7,8,9,10,12,13,15],clk:[0,8,19],clk_bottom_in:8,clk_cabl:8,clk_ft:8,clk_ibuf_bufg_inst:0,clk_ibuf_inst:0,clk_left_in:8,clk_left_out:8,clk_right_in:8,clk_right_out:8,clk_top_out:8,clock:[11,14],clock_tree_insert:[6,14],clockwis:10,clr:0,code:[0,1,2,3,5,6,7,8,9,10,11,12,13,15],com:24,combin:[29,42],combine_c:[15,29],combine_port:29,command:[24,25],compon:10,compos:[5,8,10,12],configur:[11,14,46],connect:[0,5,11,14,24,28,29,35,42,46,48],connect_instance_port:28,connect_port:28,connection_pattern:[7,8,14],connectionpattern:[7,8],consid:[10,28,29,46],constraint:[29,48],contain:50,convert:[12,15,46,47,48],copi:34,corner:[42,48],corrospond:34,count:[0,12,15],crear:29,creat:[0,7,11,14,24,28,29,31,33,46,48,52],create_c:8,create_cb_bu:[12,15,46],create_clock_tre:[8,14],create_feedthrough:[5,29],create_feedthrough_multipl:29,create_feedthroughs_port:29,create_ft_connect:8,create_ft_multipl:29,create_ft_port:[8,29],create_grid_clb_bu:[12,15,46],create_grid_clb_feedthrough:[15,46],create_grid_io_bu:[12,15,46],create_librari:31,create_plac:[12,46],create_sb_bu:[12,15,46],create_til:[15,46,48],create_top_wrapp:33,create_unconn_wir:[5,8],creation:[15,46],crop_edg:7,current:[24,33],current_inst:0,current_netlist:0,custom:[29,52],d:0,def:[0,8,12,15],definit:[0,8,10,28,31,33,46,49,50],definition_nam:29,demonst:[12,15],demonstr:[2,3,6,7,9,11,13,14],demostr:5,depth:0,design:[0,1,3,4,5,12,15,22,46,48],design_top_stat:[12,15,46],desir:7,detail:[24,42],develop:24,diagram:8,dict:29,differ:[7,10,29],digon:46,dimens:10,direct:[0,10,29,52],directli:[24,34],displai:[1,4],display_info:[0,4],document:31,doe:29,download:[0,1,2,3,5,6,7,8,9,10,11,12,13,15],driver:29,dry_run:29,dryrun:29,dummi:8,duplic:29,duplicate_port:29,dwg:[8,10,12],each:[0,11,14,29,46],eachv:[12,15],edf:31,edg:24,edif:31,element:[27,31,34],els:29,embed:[11,14],empti:31,enabl:0,enable_file_log:[12,15],enable_ibuf_inst:0,encod:[12,15],end:34,endmodul:[16,17,19],error:29,even:0,exampl:[0,2,3,5,6,7,8,9,10,11,12,13,15,21,31,46],exampleir:31,exceed:0,execut:[4,14],exist:29,expect:[29,47],extend:[7,27,28,29,30,32,34,35],extern:29,extrac:[11,14],extract:9,extract_configuration_ord:[9,14],f:[8,15],fabric:42,fals:[12,28,29,35],fdce:0,feedthough:[5,29],feedthrough:[1,4,29,46],few:29,fig:31,file:[4,12,14,15,24,31,46],filter:[0,15,29],first:[10,29],fishbon:7,fishbone_pattern:[7,8],fix:[12,15],flat:48,floorplan:[11,14],floorplan_rend:[10,14],floorplanviz:[8,10,12],follow:[8,24,29,31,46],form:48,format:29,found:35,four_bit_count:31,fourbitcount:0,fp:[8,10,12,15],fpga:[11,14,46],fpga_top:[12,15,46],fpv:[12,15],fro:29,from:[0,1,2,3,4,6,7,8,10,11,13,14,24,29,34,46],ft:29,fucntion:46,full:[0,2,3,5,6,7,8,9,10,12,13,15],galleri:[0,1,2,3,5,6,7,8,9,10,11,12,13,15],ganeshgor:24,gener:[0,1,2,3,5,6,8,9,10,11,12,13,14,15,46,47,48],genrat:[1,4,7],get:[22,46],get_cabl:[5,8],get_cable_nam:29,get_definit:[0,8,10],get_fishbon:[7,8],get_floorplan:[8,10,12],get_index:[27,30,34],get_inst:[0,5,8,10,15],get_librari:0,get_nam:15,get_pin:0,get_pin_nam:29,get_port:[8,10],get_port_nam:29,get_refer:8,get_svg:[8,10,12],get_top_inst:8,get_verilog_index:[27,30],getlogg:[12,15],git:24,github:[0,24],given:[5,28,29],glob:[12,15],global:[7,24],gpio:47,grid:[11,12,14,15,46,48],grid_bottom_in:46,grid_bottom_out:46,grid_clb:[12,15,42,46],grid_exampl:18,grid_io:[15,46],grid_io_bottom:[12,15],grid_io_left:[12,15],grid_io_left_0__1_:12,grid_io_left_0__2_:12,grid_io_left_0__3_:12,grid_io_left_0__4_:12,grid_io_right:[12,15],grid_io_top:[12,15],grid_left_in:46,grid_left_out:46,grid_right_in:46,grid_right_out:46,grid_top_in:46,grid_top_out:46,group:[1,4,29],h:[11,14],have:[29,34],hdi_primit:0,hdl:8,height:[8,10,12],help:29,here:[0,2,3,5,6,7,8,9,10,12,13,15,31],hi:0,hierarchi:0,homogen:[11,14],homogeneous_fabr:[12,15],horizont:46,how:[2,3,5,6,7,9,11,12,13,14,15],htree:7,http:24,i0:0,i1:0,i2:0,i3:0,i4:0,i:[0,15],ibuf:0,imag:0,in0:[8,10,16,17,19],in1:[10,16,17],in_0:8,in_1:8,in_2:8,in_3:8,in_coming_pin:0,inc_dec:0,inc_dec_ibuf_inst:0,indent:[0,7,8,10,12],index:[21,27,30,32,34],indx:29,info:[12,15],inform:[1,4,24,46],initi:5,initial_plac:[12,14],initial_port:29,inlineconstraint:10,inner:34,inner_pin:[0,34],innerconnect:28,innerpin:[28,31,34],inport:29,input:[0,16,17,19,29,46,47],insert:[11,14],inspect:29,inst1:[5,29],inst2:5,inst_1:29,inst_1_0:[5,10,16],inst_1_11:[17,19],inst_1_12:[17,19],inst_1_13:19,inst_1_14:19,inst_1_1:[10,16],inst_1_21:[17,19],inst_1_22:[17,19],inst_1_23:19,inst_1_24:19,inst_1_31:19,inst_1_32:19,inst_1_33:19,inst_1_34:19,inst_1_41:19,inst_1_42:19,inst_1_43:19,inst_1_44:19,inst_1_:8,inst_2:29,inst_2_0:[5,10,16],inst_2_11:17,inst_2_12:17,inst_2_1:[5,10,16],inst_2_21:17,inst_2_22:17,inst_n:29,inst_nam:33,instal:[22,25],instanc:[0,1,4,10,12,15,28,29,33,34,46,48,49,50],instance_count:0,instance_nam:29,instances_list:29,instances_list_tupl:29,instead:24,instn:29,inter0:17,inter1:17,interfac:22,intermedi:31,intern:[28,29,48],introduct:21,inv:0,io_bottom_in:46,io_bottom_out:46,io_left_in:46,io_left_out:46,io_right_in:46,io_right_out:46,io_top_in:46,io_top_out:46,ipynb:[0,2,3,5,6,7,8,9,10,12,13,15],ir:[8,27,28,29,30,31,32,33,34,35,46],is_connect:35,is_downto:28,is_leaf:0,is_port_c:28,is_scalar:28,itertool:15,its:[0,10],jensrestemei:0,join:[12,15],jupyt:[0,1,2,3,5,6,7,8,9,10,11,12,13,15],just:[8,29],keyword:46,kwarg:[29,46],lambda:[0,15,29],larg:0,latest:24,launch_shel:12,lb:[12,15],left:[8,10,46,48],left_bottom_grid_top_width_0_height_0_subtile_:46,left_grid_right_width_0_height_0_subtile_:46,left_til:15,left_top_grid_bottom_width_0_height_0_subtile_:46,left_tre:7,left_width_0_height_0_subtile_:46,level:[0,15,46],librari:[0,7,31,46,48],libraries_definit:0,like:[7,24,25,31,47,48],list:[0,29,49,50],load:[25,29],load_example_netlist_by_nam:0,load_netlist_by_nam:[5,8,10],loc_i:[8,10,12],loc_x:[8,10,12],local:24,locat:[10,29,46],log:[12,15,52],log_level:[12,15],logger:[12,15],lower:28,lower_index:28,lut1:0,lut3:0,lut4:0,lut5:0,m:24,made:[29,31],mai:0,main:[12,15,48],manipul:48,map:29,margin:7,maximum:0,mb:[4,14],memori:31,merg:[1,4,7,8,29,47,48],merge_inst:[2,4,29],merge_multiple_inst:[3,4,29],method:[29,46],mid11:17,mid12:17,mid21:17,mid22:17,minim:[0,48],minut:[0,2,3,5,6,7,8,9,10,12,13,15],modif:48,modifi:34,modul:[8,10,11,12,14,16,17,19,21,24,46,47,48],module1:[8,10,16,17,19],module2:[10,16,17],more:[8,24],multipl:[12,15,29],must:29,my_netlist:0,name:[0,8,12,15,28,29,33,46,50],namedtemporaryfil:[12,15],need:[8,29],neighbor:[47,48],net:[15,46],netlist:[1,4,5,8,9,10,12,15,21,22,24,31,46,47,48],netlistsvg:8,new_cabl:29,new_cable_nam:29,new_definition_nam:29,new_instance_nam:29,new_port:29,newli:29,newport:29,next:[0,5,8,10],next_inst:0,nforamt:46,no_driv:29,no_load:29,none:[0,28,29,33,34],note:0,notebook:[0,1,2,3,5,6,7,8,9,10,11,12,13,15],notimpl:[2,3,6,9,13],number:[0,28,32],o:0,object:[10,29,34,49,50],obtain:[12,15],obuf:0,offset:[8,10],one:[24,29],onl:46,onli:29,open:[12,15],openfpga:[8,14,20,36,48],openfpga_bas:47,optim:29,optimis:29,option:[7,8,29],optpin:29,optwir:29,order:[11,14,29],origin:[7,10],os:[2,3,5,6,8,9,10,12,13,15],other:29,out0:[8,10,16,17,19],out1:17,out:[0,2,3,6,8,9,10,12,13,15,16,17,19,29],out_0:8,out_1:8,out_2:8,out_3:8,out_going_pin:0,out_obuf:0,out_reg:0,outer:34,outerpin:31,outlin:42,outport:29,output1:5,output2:5,output:[0,7,16,17,19,29,46],outsid:0,overrid:29,overview:31,p:15,p_manag:[7,8],packag:24,page:21,pair:29,paramet:[28,29,33,49,50],parent:32,parrent:10,pars:[12,15,31],parser:31,part:34,pass:[29,49,50],path:[2,3,5,6,8,9,10,12,13,15,48],patten:46,pattern:[8,11,14],perform:[22,29,48],pformat:15,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,25,26,27,28,29,30,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52],pin2:0,pin:[15,29,31,34,46],pin_map:29,pin_nam:29,pip:24,place:10,place_pin:46,placement:46,placment:46,pleas:24,plugin:22,point:10,port:[0,10,15,28,29,33,34,49,50],port_map:33,port_nam:29,post:29,pp:8,pprint:[8,10,15],pretti:[7,8,10,12],previous_inst:0,primit:0,primitives_librari:0,print:[0,2,3,6,8,9,13],print_connect:0,project:22,properti:[8,10,27,28,29,30,33,34,35,46,50],propperti:50,provid:[28,29,47],proxi:46,py:[0,2,3,4,5,6,7,8,9,10,12,13,14,15],python3:24,python:[0,1,2,3,5,6,7,8,9,10,11,12,13,15,25,27,30,31,34],q:0,quiet:29,r:[12,15],rais:29,rang:8,read:[12,15],readlin:[12,15],rectangular:10,recurs:0,refer:[0,5,8,10,12,15,21,29],regist:46,register_config_gener:46,register_placement_cr:46,register_tile_gener:[15,46],relat:[20,22,24,47],releas:24,remain:29,remov:[15,29,46],remove_config_chain:[15,46],remove_port:29,remove_undriven_net:[15,46],renam:[11,14],rename_modul:[13,14],render:[11,14,24,46],render_floorplan:46,render_pattern:[7,8],repeat:42,repo:24,repositori:0,repres:31,represent:[29,31],reset:7,respect:10,restructur:[9,20],result:52,reus:29,revers:28,right:[8,10,42,48],right_bottom_grid_top_width_0_height_0_subtile_:46,right_grid_left_width_0_height_0_subtile_:46,right_til:15,right_top_grid_bottom_width_0_height_0_subtile_:46,right_tre:7,right_width_0_height_0_subtile_:46,rotat:7,rout:[7,12,15],row1:[8,19],row2:[8,19],row3:[8,19],row4:[8,19],rst:0,rst_ibuf_inst:0,run:[0,2,3,5,6,7,8,9,10,12,13,15,24,46],s:0,same:[29,31],sampl:21,save:[12,15,46],save_netlist:[12,15,46],savea:[7,8,10,12],sb:[12,15,46,48],sb_0__0_:[12,15],sb_0__1_:[12,15],sb_0__2_:12,sb_0__3_:12,sb_0__4_:[12,15],sb_1__0_:[12,15],sb_1__1_:[12,15],sb_1__4_:[12,15],sb_4__0_:[12,15],sb_4__1_:[12,15],sb_4__4_:[12,15],sb_:15,sb_bottom_l_in:46,sb_bottom_r_in:46,sb_left_b_in:46,sb_left_t_in:46,sb_right_b_in:46,sb_right_t_in:46,sb_top_l_in:46,sb_top_r_in:46,scalar:[5,29],scale:7,scheme:48,script:[0,2,3,5,6,7,8,9,10,12,13,15],sdn:[0,2,3,5,6,8,9,10,12,13,15,29,31],sdnphy:[2,3,5,6,8,9,10,13,25],search:21,second:[0,2,3,5,6,7,8,9,10,12,13,15],section:8,see:0,seek:[12,15],select:0,self:28,set:48,shape:46,shell:[12,22],show:31,show_placement_data:12,shown:[46,48],side:[8,10,46,48],signal:7,simpl:31,simpler:0,simplifi:8,singl:[1,4,29],size:[15,27,28],skip_connect:12,skip_constraint:[5,8,12,46],skip_pin:12,some:0,sourc:[0,1,2,3,5,6,7,8,9,10,11,12,13,15,27,28,29,30,32,33,34,35,46,48,49,50],source_fil:[12,15],specif:[29,49],sphinx:[0,1,2,3,5,6,7,8,9,10,11,12,13,15],split_cabl:8,split_port:8,spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,25,26,27,28,29,30,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52],spydrnet_log:[12,15],spydrnet_phys:[2,3,5,6,7,8,9,10,12,13,15,24,27,28,29,30,32,33,34,35,46,48],square_grid:[8,18],start:22,stat:[12,15],statist:46,str:[0,12,15,29,33,49,50],strcutur:[12,15],structur:[12,15,29,46,48],sub_modul:[12,15],sufffix:29,suffix:[12,15,29],summari:36,support:7,svg:[7,8,10,12,24],svgwrite:24,t:0,tempfil:[12,15],temporari:[12,15],test:21,thei:29,thi:[2,3,5,6,7,9,12,15,27,28,29,30,31,32,34,35,46,47,48],through:29,tighter:48,tilabl:[11,14],tile01:[15,48],tile:[11,14,46],tile_1__1_:17,tile_1__2_:17,tile_1__:19,tile_2__1_:17,tile_2__2_:17,tile_2__:19,tile_3__:19,tile_4__:19,tile_cr:[14,15,46],tileabl:6,time:[0,2,3,5,6,7,8,9,10,12,13,15,48],titl:[7,8],todo:[2,3,6,9,13],togther:29,tool:[0,31],top:[5,8,10,15,16,17,19,33,42,46,48],top_definit:8,top_grid_bottom_width_0_height_0_subtile_:46,top_inst:[0,5,8,10,33],top_left_grid_right_width_0_height_0_subtile_:46,top_left_til:15,top_modul:[12,15,46,48],top_right_grid_left_width_0_height_0_subtile_:46,top_right_til:15,top_til:15,top_width_0_height_0_subtile_:46,topsid:42,total:[0,2,3,4,5,6,7,8,9,10,12,13,14,15],toward:48,transal:7,transform:[7,22,31,36],translat:7,tree:[11,14],tupl:29,two:[1,4,29],type:[8,28,29,33,49,50],unchang:29,under:24,undriven:[15,46],uniqu:29,unit:21,upper:28,us:[0,29,31],user:[24,34],usng:7,util:[0,7,8,10,12,15,36,46,48],v:[5,8,10,12,15],vector:[5,29],verilog:[8,10,11,14,21,27,30,46],version:24,vertic:46,visit:24,visual:22,wai:31,websock:24,websocket:24,what:0,which:[7,22,29],whihc:10,width:[8,10,12],wire0:[5,16],wire:[0,5,8,12,15,16,17,19,28,29,32,35,47,48],wire_bu:16,wire_feedthrough:[4,5],without:29,work:[0,46],would:31,wrapper:33,write:[12,15],write_blackbox:8,written:42,x:[0,8,15],x_margin:7,y:8,yaml:8,you:[25,31],zip:[1,11]},titles:["Display Netlist Information Functions","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Computation times","Genrating feedthrough from single instance","H-Tree insertion in FPGA Tilable grid","Connection Pattern Generation","Create Clock Tree Embedding","Extracing configuration chain order from each module","Demonstrate how to render basic floorplan","OpenFPGA Related Restructuring","Creating FPGA Tiles from OpenFPGA verilog","Renaming Homogeneous FPGA Modules","Computation times","Creating FPGA Tiles from OpenFPGA verilog","basic_hierarchy","grid_example","Sample Verilog Netlists","square_grid","Examples","SpyDrNet-Physical Documentation","Introduction","Getting Started","Install","Shell Interface","Visualization","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Library","OuterPin","Pin","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Tile-01","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"01":48,"function":[0,51],api:[31,36,47],base:[46,47],basic:[1,10,31],basic_hierarchi:16,bottom:[37,38,39],bundl:27,cabl:28,chain:9,clock:8,comput:[4,14],configur:[9,47],connect:7,creat:[8,12,15],definit:29,demonstr:10,depend:24,descript:42,design:2,detail:48,displai:0,document:21,each:[9,48],element:30,embed:8,exampl:[1,20],extrac:9,feedthrough:5,floorplan:10,fpga:[6,12,13,15],from:[5,9,12,15],gener:7,genrat:5,get:23,get_attr:49,get_nam:50,grid:6,grid_exampl:17,group:3,h:6,homogen:13,how:10,indic:21,inform:0,innerpin:32,insert:6,instal:24,instanc:[2,3,5],interfac:25,introduct:22,io:42,left:[37,40,43],librari:33,merg:[2,3],method:48,modul:[9,13],netlist:[0,18],object:31,openfpga:[11,12,15,46,47],order:9,outerpin:34,overview:[27,28,29,30,32,33,34,35,46,51],pattern:7,physic:[21,31],pin:35,refer:36,relat:11,renam:13,render:10,restructur:[1,11],right:[38,41,44],sampl:18,sdc:47,shell:25,singl:5,spydrnet:[21,31],spydrnet_phys:[49,50],square_grid:19,start:23,summari:31,tabl:21,test:52,tilabl:6,tile:[12,15,37,38,39,40,41,42,43,44,45,47,48],time:[4,14],top:[43,44,45],transform:47,tree:[6,8],two:2,type:31,unit:52,util:[49,50,51],verif:47,verilog:[12,15,18],visual:26}})