Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Sat Dec 30 21:59:12 2023
| Host              : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/testbench/counter_la_fir/lab4_2/timing_report.txt
| Design            : user_proj_example
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (166)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (538)
5. checking no_input_delay (66)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (166)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: la_data_in[64] (HIGH)

count_reg[0]/C
user_exmem_fir/delay_reg[0]/C
user_exmem_fir/delay_reg[1]/C
user_exmem_fir/delay_reg[2]/C
user_exmem_fir/delay_reg[3]/C
user_exmem_fir/ready_reg/C
user_exmem_fir/user_bram/RAM_reg_0/CLKARDCLK
user_exmem_fir/user_bram/RAM_reg_0/CLKBWRCLK
user_exmem_fir/user_bram/RAM_reg_1/CLKARDCLK
user_exmem_fir/user_bram/RAM_reg_1/CLKBWRCLK

 There are 10 register/latch pins with no clock driven by root clock pin: la_oenb[64] (HIGH)

count_reg[0]/C
user_exmem_fir/delay_reg[0]/C
user_exmem_fir/delay_reg[1]/C
user_exmem_fir/delay_reg[2]/C
user_exmem_fir/delay_reg[3]/C
user_exmem_fir/ready_reg/C
user_exmem_fir/user_bram/RAM_reg_0/CLKARDCLK
user_exmem_fir/user_bram/RAM_reg_0/CLKBWRCLK
user_exmem_fir/user_bram/RAM_reg_1/CLKARDCLK
user_exmem_fir/user_bram/RAM_reg_1/CLKBWRCLK

 There are 146 register/latch pins with no clock driven by root clock pin: wb_clk_i (HIGH)

count_reg[0]/C
data_RAM/RAM_reg/CLKARDCLK
data_RAM/RAM_reg/CLKBWRCLK
tap_RAM/RAM_reg/CLKARDCLK
tap_RAM/RAM_reg/CLKBWRCLK
user_exmem_fir/delay_reg[0]/C
user_exmem_fir/delay_reg[1]/C
user_exmem_fir/delay_reg[2]/C
user_exmem_fir/delay_reg[3]/C
user_exmem_fir/ready_reg/C
user_exmem_fir/user_bram/RAM_reg_0/CLKARDCLK
user_exmem_fir/user_bram/RAM_reg_0/CLKBWRCLK
user_exmem_fir/user_bram/RAM_reg_1/CLKARDCLK
user_exmem_fir/user_bram/RAM_reg_1/CLKBWRCLK
user_fir/FSM/FSM_onehot_state_reg[0]/C
user_fir/FSM/FSM_onehot_state_reg[1]/C
user_fir/FSM/FSM_onehot_state_reg[2]/C
user_fir/FSM/FSM_onehot_state_reg[3]/C
user_fir/acc_r_reg[0]/C
user_fir/acc_r_reg[10]/C
user_fir/acc_r_reg[11]/C
user_fir/acc_r_reg[12]/C
user_fir/acc_r_reg[13]/C
user_fir/acc_r_reg[14]/C
user_fir/acc_r_reg[15]/C
user_fir/acc_r_reg[16]/C
user_fir/acc_r_reg[17]/C
user_fir/acc_r_reg[18]/C
user_fir/acc_r_reg[19]/C
user_fir/acc_r_reg[1]/C
user_fir/acc_r_reg[20]/C
user_fir/acc_r_reg[21]/C
user_fir/acc_r_reg[22]/C
user_fir/acc_r_reg[23]/C
user_fir/acc_r_reg[24]/C
user_fir/acc_r_reg[25]/C
user_fir/acc_r_reg[26]/C
user_fir/acc_r_reg[27]/C
user_fir/acc_r_reg[28]/C
user_fir/acc_r_reg[29]/C
user_fir/acc_r_reg[2]/C
user_fir/acc_r_reg[30]/C
user_fir/acc_r_reg[31]/C
user_fir/acc_r_reg[3]/C
user_fir/acc_r_reg[4]/C
user_fir/acc_r_reg[5]/C
user_fir/acc_r_reg[6]/C
user_fir/acc_r_reg[7]/C
user_fir/acc_r_reg[8]/C
user_fir/acc_r_reg[9]/C
user_fir/axilite_0/ap_start_r_reg/C
user_fir/axilite_0/ctrl_ar_hs_r_reg/C
user_fir/axilite_0/data_len_r_reg[0]/C
user_fir/axilite_0/data_len_r_reg[10]/C
user_fir/axilite_0/data_len_r_reg[11]/C
user_fir/axilite_0/data_len_r_reg[12]/C
user_fir/axilite_0/data_len_r_reg[13]/C
user_fir/axilite_0/data_len_r_reg[14]/C
user_fir/axilite_0/data_len_r_reg[15]/C
user_fir/axilite_0/data_len_r_reg[16]/C
user_fir/axilite_0/data_len_r_reg[17]/C
user_fir/axilite_0/data_len_r_reg[18]/C
user_fir/axilite_0/data_len_r_reg[19]/C
user_fir/axilite_0/data_len_r_reg[1]/C
user_fir/axilite_0/data_len_r_reg[20]/C
user_fir/axilite_0/data_len_r_reg[21]/C
user_fir/axilite_0/data_len_r_reg[22]/C
user_fir/axilite_0/data_len_r_reg[23]/C
user_fir/axilite_0/data_len_r_reg[24]/C
user_fir/axilite_0/data_len_r_reg[25]/C
user_fir/axilite_0/data_len_r_reg[26]/C
user_fir/axilite_0/data_len_r_reg[27]/C
user_fir/axilite_0/data_len_r_reg[28]/C
user_fir/axilite_0/data_len_r_reg[29]/C
user_fir/axilite_0/data_len_r_reg[2]/C
user_fir/axilite_0/data_len_r_reg[30]/C
user_fir/axilite_0/data_len_r_reg[31]/C
user_fir/axilite_0/data_len_r_reg[3]/C
user_fir/axilite_0/data_len_r_reg[4]/C
user_fir/axilite_0/data_len_r_reg[5]/C
user_fir/axilite_0/data_len_r_reg[6]/C
user_fir/axilite_0/data_len_r_reg[7]/C
user_fir/axilite_0/data_len_r_reg[8]/C
user_fir/axilite_0/data_len_r_reg[9]/C
user_fir/axilite_0/rdata_r_reg[0]/C
user_fir/axilite_0/rdata_r_reg[10]/C
user_fir/axilite_0/rdata_r_reg[11]/C
user_fir/axilite_0/rdata_r_reg[12]/C
user_fir/axilite_0/rdata_r_reg[13]/C
user_fir/axilite_0/rdata_r_reg[14]/C
user_fir/axilite_0/rdata_r_reg[15]/C
user_fir/axilite_0/rdata_r_reg[16]/C
user_fir/axilite_0/rdata_r_reg[17]/C
user_fir/axilite_0/rdata_r_reg[18]/C
user_fir/axilite_0/rdata_r_reg[19]/C
user_fir/axilite_0/rdata_r_reg[1]/C
user_fir/axilite_0/rdata_r_reg[20]/C
user_fir/axilite_0/rdata_r_reg[21]/C
user_fir/axilite_0/rdata_r_reg[22]/C
user_fir/axilite_0/rdata_r_reg[23]/C
user_fir/axilite_0/rdata_r_reg[24]/C
user_fir/axilite_0/rdata_r_reg[25]/C
user_fir/axilite_0/rdata_r_reg[26]/C
user_fir/axilite_0/rdata_r_reg[27]/C
user_fir/axilite_0/rdata_r_reg[28]/C
user_fir/axilite_0/rdata_r_reg[29]/C
user_fir/axilite_0/rdata_r_reg[2]/C
user_fir/axilite_0/rdata_r_reg[30]/C
user_fir/axilite_0/rdata_r_reg[31]/C
user_fir/axilite_0/rdata_r_reg[3]/C
user_fir/axilite_0/rdata_r_reg[4]/C
user_fir/axilite_0/rdata_r_reg[5]/C
user_fir/axilite_0/rdata_r_reg[6]/C
user_fir/axilite_0/rdata_r_reg[7]/C
user_fir/axilite_0/rdata_r_reg[8]/C
user_fir/axilite_0/rdata_r_reg[9]/C
user_fir/axilite_0/rstate_r_reg/C
user_fir/axilite_0/tap_ar_hs_r_reg/C
user_fir/axilite_0/waddr_r_reg[0]/C
user_fir/axilite_0/waddr_r_reg[10]/C
user_fir/axilite_0/waddr_r_reg[11]/C
user_fir/axilite_0/waddr_r_reg[1]/C
user_fir/axilite_0/waddr_r_reg[2]/C
user_fir/axilite_0/waddr_r_reg[3]/C
user_fir/axilite_0/waddr_r_reg[4]/C
user_fir/axilite_0/waddr_r_reg[5]/C
user_fir/axilite_0/waddr_r_reg[6]/C
user_fir/axilite_0/waddr_r_reg[7]/C
user_fir/axilite_0/waddr_r_reg[8]/C
user_fir/axilite_0/waddr_r_reg[9]/C
user_fir/axilite_0/wstate_r_reg/C
user_fir/first_ten_data_r_reg/C
user_fir/i_r_reg[0]/C
user_fir/i_r_reg[1]/C
user_fir/i_r_reg[2]/C
user_fir/i_r_reg[3]/C
user_fir/waddr_r_reg[10]/C
user_fir/waddr_r_reg[11]/C
user_fir/waddr_r_reg[2]/C
user_fir/waddr_r_reg[3]/C
user_fir/waddr_r_reg[4]/C
user_fir/waddr_r_reg[5]/C
user_fir/waddr_r_reg[6]/C
user_fir/waddr_r_reg[7]/C
user_fir/waddr_r_reg[8]/C
user_fir/waddr_r_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (538)
--------------------------------------------------
 There are 538 pins that are not constrained for maximum delay. (HIGH)

count_reg[0]/CLR
count_reg[0]/D
data_RAM/RAM_reg/ADDRARDADDR[4]
data_RAM/RAM_reg/ADDRARDADDR[5]
data_RAM/RAM_reg/ADDRARDADDR[6]
data_RAM/RAM_reg/ADDRARDADDR[7]
data_RAM/RAM_reg/ADDRBWRADDR[4]
data_RAM/RAM_reg/ADDRBWRADDR[5]
data_RAM/RAM_reg/ADDRBWRADDR[6]
data_RAM/RAM_reg/ADDRBWRADDR[7]
data_RAM/RAM_reg/DINADIN[0]
data_RAM/RAM_reg/DINADIN[10]
data_RAM/RAM_reg/DINADIN[11]
data_RAM/RAM_reg/DINADIN[12]
data_RAM/RAM_reg/DINADIN[13]
data_RAM/RAM_reg/DINADIN[14]
data_RAM/RAM_reg/DINADIN[15]
data_RAM/RAM_reg/DINADIN[1]
data_RAM/RAM_reg/DINADIN[2]
data_RAM/RAM_reg/DINADIN[3]
data_RAM/RAM_reg/DINADIN[4]
data_RAM/RAM_reg/DINADIN[5]
data_RAM/RAM_reg/DINADIN[6]
data_RAM/RAM_reg/DINADIN[7]
data_RAM/RAM_reg/DINADIN[8]
data_RAM/RAM_reg/DINADIN[9]
data_RAM/RAM_reg/DINBDIN[0]
data_RAM/RAM_reg/DINBDIN[10]
data_RAM/RAM_reg/DINBDIN[11]
data_RAM/RAM_reg/DINBDIN[12]
data_RAM/RAM_reg/DINBDIN[13]
data_RAM/RAM_reg/DINBDIN[14]
data_RAM/RAM_reg/DINBDIN[15]
data_RAM/RAM_reg/DINBDIN[1]
data_RAM/RAM_reg/DINBDIN[2]
data_RAM/RAM_reg/DINBDIN[3]
data_RAM/RAM_reg/DINBDIN[4]
data_RAM/RAM_reg/DINBDIN[5]
data_RAM/RAM_reg/DINBDIN[6]
data_RAM/RAM_reg/DINBDIN[7]
data_RAM/RAM_reg/DINBDIN[8]
data_RAM/RAM_reg/DINBDIN[9]
data_RAM/RAM_reg/WEA[0]
data_RAM/RAM_reg/WEA[1]
data_RAM/RAM_reg/WEBWE[0]
data_RAM/RAM_reg/WEBWE[1]
tap_RAM/RAM_reg/ADDRARDADDR[4]
tap_RAM/RAM_reg/ADDRARDADDR[5]
tap_RAM/RAM_reg/ADDRARDADDR[6]
tap_RAM/RAM_reg/ADDRARDADDR[7]
tap_RAM/RAM_reg/ADDRBWRADDR[4]
tap_RAM/RAM_reg/ADDRBWRADDR[5]
tap_RAM/RAM_reg/ADDRBWRADDR[6]
tap_RAM/RAM_reg/ADDRBWRADDR[7]
tap_RAM/RAM_reg/DINADIN[0]
tap_RAM/RAM_reg/DINADIN[10]
tap_RAM/RAM_reg/DINADIN[11]
tap_RAM/RAM_reg/DINADIN[12]
tap_RAM/RAM_reg/DINADIN[13]
tap_RAM/RAM_reg/DINADIN[14]
tap_RAM/RAM_reg/DINADIN[15]
tap_RAM/RAM_reg/DINADIN[1]
tap_RAM/RAM_reg/DINADIN[2]
tap_RAM/RAM_reg/DINADIN[3]
tap_RAM/RAM_reg/DINADIN[4]
tap_RAM/RAM_reg/DINADIN[5]
tap_RAM/RAM_reg/DINADIN[6]
tap_RAM/RAM_reg/DINADIN[7]
tap_RAM/RAM_reg/DINADIN[8]
tap_RAM/RAM_reg/DINADIN[9]
tap_RAM/RAM_reg/DINBDIN[0]
tap_RAM/RAM_reg/DINBDIN[10]
tap_RAM/RAM_reg/DINBDIN[11]
tap_RAM/RAM_reg/DINBDIN[12]
tap_RAM/RAM_reg/DINBDIN[13]
tap_RAM/RAM_reg/DINBDIN[14]
tap_RAM/RAM_reg/DINBDIN[15]
tap_RAM/RAM_reg/DINBDIN[1]
tap_RAM/RAM_reg/DINBDIN[2]
tap_RAM/RAM_reg/DINBDIN[3]
tap_RAM/RAM_reg/DINBDIN[4]
tap_RAM/RAM_reg/DINBDIN[5]
tap_RAM/RAM_reg/DINBDIN[6]
tap_RAM/RAM_reg/DINBDIN[7]
tap_RAM/RAM_reg/DINBDIN[8]
tap_RAM/RAM_reg/DINBDIN[9]
tap_RAM/RAM_reg/WEA[0]
tap_RAM/RAM_reg/WEA[1]
tap_RAM/RAM_reg/WEBWE[0]
tap_RAM/RAM_reg/WEBWE[1]
user_exmem_fir/delay_reg[0]/CLR
user_exmem_fir/delay_reg[0]/D
user_exmem_fir/delay_reg[1]/CLR
user_exmem_fir/delay_reg[1]/D
user_exmem_fir/delay_reg[2]/CLR
user_exmem_fir/delay_reg[2]/D
user_exmem_fir/delay_reg[3]/CLR
user_exmem_fir/delay_reg[3]/D
user_exmem_fir/ready_reg/CLR
user_exmem_fir/ready_reg/D
user_exmem_fir/user_bram/RAM_reg_0/ADDRARDADDR[10]
user_exmem_fir/user_bram/RAM_reg_0/ADDRARDADDR[11]
user_exmem_fir/user_bram/RAM_reg_0/ADDRARDADDR[12]
user_exmem_fir/user_bram/RAM_reg_0/ADDRARDADDR[13]
user_exmem_fir/user_bram/RAM_reg_0/ADDRARDADDR[14]
user_exmem_fir/user_bram/RAM_reg_0/ADDRARDADDR[4]
user_exmem_fir/user_bram/RAM_reg_0/ADDRARDADDR[5]
user_exmem_fir/user_bram/RAM_reg_0/ADDRARDADDR[6]
user_exmem_fir/user_bram/RAM_reg_0/ADDRARDADDR[7]
user_exmem_fir/user_bram/RAM_reg_0/ADDRARDADDR[8]
user_exmem_fir/user_bram/RAM_reg_0/ADDRARDADDR[9]
user_exmem_fir/user_bram/RAM_reg_0/ADDRBWRADDR[10]
user_exmem_fir/user_bram/RAM_reg_0/ADDRBWRADDR[11]
user_exmem_fir/user_bram/RAM_reg_0/ADDRBWRADDR[12]
user_exmem_fir/user_bram/RAM_reg_0/ADDRBWRADDR[13]
user_exmem_fir/user_bram/RAM_reg_0/ADDRBWRADDR[14]
user_exmem_fir/user_bram/RAM_reg_0/ADDRBWRADDR[4]
user_exmem_fir/user_bram/RAM_reg_0/ADDRBWRADDR[5]
user_exmem_fir/user_bram/RAM_reg_0/ADDRBWRADDR[6]
user_exmem_fir/user_bram/RAM_reg_0/ADDRBWRADDR[7]
user_exmem_fir/user_bram/RAM_reg_0/ADDRBWRADDR[8]
user_exmem_fir/user_bram/RAM_reg_0/ADDRBWRADDR[9]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[0]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[10]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[11]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[12]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[13]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[14]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[15]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[1]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[2]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[3]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[4]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[5]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[6]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[7]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[8]
user_exmem_fir/user_bram/RAM_reg_0/DINADIN[9]
user_exmem_fir/user_bram/RAM_reg_0/ENARDEN
user_exmem_fir/user_bram/RAM_reg_0/RSTRAMB
user_exmem_fir/user_bram/RAM_reg_0/WEA[0]
user_exmem_fir/user_bram/RAM_reg_0/WEA[1]
user_exmem_fir/user_bram/RAM_reg_1/ADDRARDADDR[10]
user_exmem_fir/user_bram/RAM_reg_1/ADDRARDADDR[11]
user_exmem_fir/user_bram/RAM_reg_1/ADDRARDADDR[12]
user_exmem_fir/user_bram/RAM_reg_1/ADDRARDADDR[13]
user_exmem_fir/user_bram/RAM_reg_1/ADDRARDADDR[14]
user_exmem_fir/user_bram/RAM_reg_1/ADDRARDADDR[4]
user_exmem_fir/user_bram/RAM_reg_1/ADDRARDADDR[5]
user_exmem_fir/user_bram/RAM_reg_1/ADDRARDADDR[6]
user_exmem_fir/user_bram/RAM_reg_1/ADDRARDADDR[7]
user_exmem_fir/user_bram/RAM_reg_1/ADDRARDADDR[8]
user_exmem_fir/user_bram/RAM_reg_1/ADDRARDADDR[9]
user_exmem_fir/user_bram/RAM_reg_1/ADDRBWRADDR[10]
user_exmem_fir/user_bram/RAM_reg_1/ADDRBWRADDR[11]
user_exmem_fir/user_bram/RAM_reg_1/ADDRBWRADDR[12]
user_exmem_fir/user_bram/RAM_reg_1/ADDRBWRADDR[13]
user_exmem_fir/user_bram/RAM_reg_1/ADDRBWRADDR[14]
user_exmem_fir/user_bram/RAM_reg_1/ADDRBWRADDR[4]
user_exmem_fir/user_bram/RAM_reg_1/ADDRBWRADDR[5]
user_exmem_fir/user_bram/RAM_reg_1/ADDRBWRADDR[6]
user_exmem_fir/user_bram/RAM_reg_1/ADDRBWRADDR[7]
user_exmem_fir/user_bram/RAM_reg_1/ADDRBWRADDR[8]
user_exmem_fir/user_bram/RAM_reg_1/ADDRBWRADDR[9]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[0]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[10]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[11]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[12]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[13]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[14]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[15]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[1]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[2]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[3]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[4]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[5]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[6]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[7]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[8]
user_exmem_fir/user_bram/RAM_reg_1/DINADIN[9]
user_exmem_fir/user_bram/RAM_reg_1/ENARDEN
user_exmem_fir/user_bram/RAM_reg_1/RSTRAMB
user_exmem_fir/user_bram/RAM_reg_1/WEA[0]
user_exmem_fir/user_bram/RAM_reg_1/WEA[1]
user_fir/FSM/FSM_onehot_state_reg[0]/CE
user_fir/FSM/FSM_onehot_state_reg[0]/PRE
user_fir/FSM/FSM_onehot_state_reg[1]/CE
user_fir/FSM/FSM_onehot_state_reg[1]/CLR
user_fir/FSM/FSM_onehot_state_reg[1]/D
user_fir/FSM/FSM_onehot_state_reg[2]/CE
user_fir/FSM/FSM_onehot_state_reg[2]/CLR
user_fir/FSM/FSM_onehot_state_reg[2]/D
user_fir/FSM/FSM_onehot_state_reg[3]/CE
user_fir/FSM/FSM_onehot_state_reg[3]/CLR
user_fir/FSM/FSM_onehot_state_reg[3]/D
user_fir/acc_r_reg[0]/CLR
user_fir/acc_r_reg[0]/D
user_fir/acc_r_reg[10]/CLR
user_fir/acc_r_reg[10]/D
user_fir/acc_r_reg[11]/CLR
user_fir/acc_r_reg[11]/D
user_fir/acc_r_reg[12]/CLR
user_fir/acc_r_reg[12]/D
user_fir/acc_r_reg[13]/CLR
user_fir/acc_r_reg[13]/D
user_fir/acc_r_reg[14]/CLR
user_fir/acc_r_reg[14]/D
user_fir/acc_r_reg[15]/CLR
user_fir/acc_r_reg[15]/D
user_fir/acc_r_reg[16]/CLR
user_fir/acc_r_reg[16]/D
user_fir/acc_r_reg[17]/CLR
user_fir/acc_r_reg[17]/D
user_fir/acc_r_reg[18]/CLR
user_fir/acc_r_reg[18]/D
user_fir/acc_r_reg[19]/CLR
user_fir/acc_r_reg[19]/D
user_fir/acc_r_reg[1]/CLR
user_fir/acc_r_reg[1]/D
user_fir/acc_r_reg[20]/CLR
user_fir/acc_r_reg[20]/D
user_fir/acc_r_reg[21]/CLR
user_fir/acc_r_reg[21]/D
user_fir/acc_r_reg[22]/CLR
user_fir/acc_r_reg[22]/D
user_fir/acc_r_reg[23]/CLR
user_fir/acc_r_reg[23]/D
user_fir/acc_r_reg[24]/CLR
user_fir/acc_r_reg[24]/D
user_fir/acc_r_reg[25]/CLR
user_fir/acc_r_reg[25]/D
user_fir/acc_r_reg[26]/CLR
user_fir/acc_r_reg[26]/D
user_fir/acc_r_reg[27]/CLR
user_fir/acc_r_reg[27]/D
user_fir/acc_r_reg[28]/CLR
user_fir/acc_r_reg[28]/D
user_fir/acc_r_reg[29]/CLR
user_fir/acc_r_reg[29]/D
user_fir/acc_r_reg[2]/CLR
user_fir/acc_r_reg[2]/D
user_fir/acc_r_reg[30]/CLR
user_fir/acc_r_reg[30]/D
user_fir/acc_r_reg[31]/CLR
user_fir/acc_r_reg[31]/D
user_fir/acc_r_reg[3]/CLR
user_fir/acc_r_reg[3]/D
user_fir/acc_r_reg[4]/CLR
user_fir/acc_r_reg[4]/D
user_fir/acc_r_reg[5]/CLR
user_fir/acc_r_reg[5]/D
user_fir/acc_r_reg[6]/CLR
user_fir/acc_r_reg[6]/D
user_fir/acc_r_reg[7]/CLR
user_fir/acc_r_reg[7]/D
user_fir/acc_r_reg[8]/CLR
user_fir/acc_r_reg[8]/D
user_fir/acc_r_reg[9]/CLR
user_fir/acc_r_reg[9]/D
user_fir/axilite_0/ap_start_r_reg/CLR
user_fir/axilite_0/ap_start_r_reg/D
user_fir/axilite_0/ctrl_ar_hs_r_reg/CLR
user_fir/axilite_0/ctrl_ar_hs_r_reg/D
user_fir/axilite_0/data_len_r_reg[0]/CE
user_fir/axilite_0/data_len_r_reg[0]/CLR
user_fir/axilite_0/data_len_r_reg[0]/D
user_fir/axilite_0/data_len_r_reg[10]/CE
user_fir/axilite_0/data_len_r_reg[10]/CLR
user_fir/axilite_0/data_len_r_reg[10]/D
user_fir/axilite_0/data_len_r_reg[11]/CE
user_fir/axilite_0/data_len_r_reg[11]/CLR
user_fir/axilite_0/data_len_r_reg[11]/D
user_fir/axilite_0/data_len_r_reg[12]/CE
user_fir/axilite_0/data_len_r_reg[12]/CLR
user_fir/axilite_0/data_len_r_reg[12]/D
user_fir/axilite_0/data_len_r_reg[13]/CE
user_fir/axilite_0/data_len_r_reg[13]/CLR
user_fir/axilite_0/data_len_r_reg[13]/D
user_fir/axilite_0/data_len_r_reg[14]/CE
user_fir/axilite_0/data_len_r_reg[14]/CLR
user_fir/axilite_0/data_len_r_reg[14]/D
user_fir/axilite_0/data_len_r_reg[15]/CE
user_fir/axilite_0/data_len_r_reg[15]/CLR
user_fir/axilite_0/data_len_r_reg[15]/D
user_fir/axilite_0/data_len_r_reg[16]/CE
user_fir/axilite_0/data_len_r_reg[16]/CLR
user_fir/axilite_0/data_len_r_reg[16]/D
user_fir/axilite_0/data_len_r_reg[17]/CE
user_fir/axilite_0/data_len_r_reg[17]/CLR
user_fir/axilite_0/data_len_r_reg[17]/D
user_fir/axilite_0/data_len_r_reg[18]/CE
user_fir/axilite_0/data_len_r_reg[18]/CLR
user_fir/axilite_0/data_len_r_reg[18]/D
user_fir/axilite_0/data_len_r_reg[19]/CE
user_fir/axilite_0/data_len_r_reg[19]/CLR
user_fir/axilite_0/data_len_r_reg[19]/D
user_fir/axilite_0/data_len_r_reg[1]/CE
user_fir/axilite_0/data_len_r_reg[1]/CLR
user_fir/axilite_0/data_len_r_reg[1]/D
user_fir/axilite_0/data_len_r_reg[20]/CE
user_fir/axilite_0/data_len_r_reg[20]/CLR
user_fir/axilite_0/data_len_r_reg[20]/D
user_fir/axilite_0/data_len_r_reg[21]/CE
user_fir/axilite_0/data_len_r_reg[21]/CLR
user_fir/axilite_0/data_len_r_reg[21]/D
user_fir/axilite_0/data_len_r_reg[22]/CE
user_fir/axilite_0/data_len_r_reg[22]/CLR
user_fir/axilite_0/data_len_r_reg[22]/D
user_fir/axilite_0/data_len_r_reg[23]/CE
user_fir/axilite_0/data_len_r_reg[23]/CLR
user_fir/axilite_0/data_len_r_reg[23]/D
user_fir/axilite_0/data_len_r_reg[24]/CE
user_fir/axilite_0/data_len_r_reg[24]/CLR
user_fir/axilite_0/data_len_r_reg[24]/D
user_fir/axilite_0/data_len_r_reg[25]/CE
user_fir/axilite_0/data_len_r_reg[25]/CLR
user_fir/axilite_0/data_len_r_reg[25]/D
user_fir/axilite_0/data_len_r_reg[26]/CE
user_fir/axilite_0/data_len_r_reg[26]/CLR
user_fir/axilite_0/data_len_r_reg[26]/D
user_fir/axilite_0/data_len_r_reg[27]/CE
user_fir/axilite_0/data_len_r_reg[27]/CLR
user_fir/axilite_0/data_len_r_reg[27]/D
user_fir/axilite_0/data_len_r_reg[28]/CE
user_fir/axilite_0/data_len_r_reg[28]/CLR
user_fir/axilite_0/data_len_r_reg[28]/D
user_fir/axilite_0/data_len_r_reg[29]/CE
user_fir/axilite_0/data_len_r_reg[29]/CLR
user_fir/axilite_0/data_len_r_reg[29]/D
user_fir/axilite_0/data_len_r_reg[2]/CE
user_fir/axilite_0/data_len_r_reg[2]/CLR
user_fir/axilite_0/data_len_r_reg[2]/D
user_fir/axilite_0/data_len_r_reg[30]/CE
user_fir/axilite_0/data_len_r_reg[30]/CLR
user_fir/axilite_0/data_len_r_reg[30]/D
user_fir/axilite_0/data_len_r_reg[31]/CE
user_fir/axilite_0/data_len_r_reg[31]/CLR
user_fir/axilite_0/data_len_r_reg[31]/D
user_fir/axilite_0/data_len_r_reg[3]/CE
user_fir/axilite_0/data_len_r_reg[3]/CLR
user_fir/axilite_0/data_len_r_reg[3]/D
user_fir/axilite_0/data_len_r_reg[4]/CE
user_fir/axilite_0/data_len_r_reg[4]/CLR
user_fir/axilite_0/data_len_r_reg[4]/D
user_fir/axilite_0/data_len_r_reg[5]/CE
user_fir/axilite_0/data_len_r_reg[5]/CLR
user_fir/axilite_0/data_len_r_reg[5]/D
user_fir/axilite_0/data_len_r_reg[6]/CE
user_fir/axilite_0/data_len_r_reg[6]/CLR
user_fir/axilite_0/data_len_r_reg[6]/D
user_fir/axilite_0/data_len_r_reg[7]/CE
user_fir/axilite_0/data_len_r_reg[7]/CLR
user_fir/axilite_0/data_len_r_reg[7]/D
user_fir/axilite_0/data_len_r_reg[8]/CE
user_fir/axilite_0/data_len_r_reg[8]/CLR
user_fir/axilite_0/data_len_r_reg[8]/D
user_fir/axilite_0/data_len_r_reg[9]/CE
user_fir/axilite_0/data_len_r_reg[9]/CLR
user_fir/axilite_0/data_len_r_reg[9]/D
user_fir/axilite_0/rdata_r_reg[0]/CLR
user_fir/axilite_0/rdata_r_reg[0]/D
user_fir/axilite_0/rdata_r_reg[10]/CE
user_fir/axilite_0/rdata_r_reg[10]/CLR
user_fir/axilite_0/rdata_r_reg[10]/D
user_fir/axilite_0/rdata_r_reg[11]/CE
user_fir/axilite_0/rdata_r_reg[11]/CLR
user_fir/axilite_0/rdata_r_reg[11]/D
user_fir/axilite_0/rdata_r_reg[12]/CE
user_fir/axilite_0/rdata_r_reg[12]/CLR
user_fir/axilite_0/rdata_r_reg[12]/D
user_fir/axilite_0/rdata_r_reg[13]/CE
user_fir/axilite_0/rdata_r_reg[13]/CLR
user_fir/axilite_0/rdata_r_reg[13]/D
user_fir/axilite_0/rdata_r_reg[14]/CE
user_fir/axilite_0/rdata_r_reg[14]/CLR
user_fir/axilite_0/rdata_r_reg[14]/D
user_fir/axilite_0/rdata_r_reg[15]/CE
user_fir/axilite_0/rdata_r_reg[15]/CLR
user_fir/axilite_0/rdata_r_reg[15]/D
user_fir/axilite_0/rdata_r_reg[16]/CE
user_fir/axilite_0/rdata_r_reg[16]/CLR
user_fir/axilite_0/rdata_r_reg[16]/D
user_fir/axilite_0/rdata_r_reg[17]/CE
user_fir/axilite_0/rdata_r_reg[17]/CLR
user_fir/axilite_0/rdata_r_reg[17]/D
user_fir/axilite_0/rdata_r_reg[18]/CE
user_fir/axilite_0/rdata_r_reg[18]/CLR
user_fir/axilite_0/rdata_r_reg[18]/D
user_fir/axilite_0/rdata_r_reg[19]/CE
user_fir/axilite_0/rdata_r_reg[19]/CLR
user_fir/axilite_0/rdata_r_reg[19]/D
user_fir/axilite_0/rdata_r_reg[1]/CLR
user_fir/axilite_0/rdata_r_reg[1]/D
user_fir/axilite_0/rdata_r_reg[20]/CE
user_fir/axilite_0/rdata_r_reg[20]/CLR
user_fir/axilite_0/rdata_r_reg[20]/D
user_fir/axilite_0/rdata_r_reg[21]/CE
user_fir/axilite_0/rdata_r_reg[21]/CLR
user_fir/axilite_0/rdata_r_reg[21]/D
user_fir/axilite_0/rdata_r_reg[22]/CE
user_fir/axilite_0/rdata_r_reg[22]/CLR
user_fir/axilite_0/rdata_r_reg[22]/D
user_fir/axilite_0/rdata_r_reg[23]/CE
user_fir/axilite_0/rdata_r_reg[23]/CLR
user_fir/axilite_0/rdata_r_reg[23]/D
user_fir/axilite_0/rdata_r_reg[24]/CE
user_fir/axilite_0/rdata_r_reg[24]/CLR
user_fir/axilite_0/rdata_r_reg[24]/D
user_fir/axilite_0/rdata_r_reg[25]/CE
user_fir/axilite_0/rdata_r_reg[25]/CLR
user_fir/axilite_0/rdata_r_reg[25]/D
user_fir/axilite_0/rdata_r_reg[26]/CE
user_fir/axilite_0/rdata_r_reg[26]/CLR
user_fir/axilite_0/rdata_r_reg[26]/D
user_fir/axilite_0/rdata_r_reg[27]/CE
user_fir/axilite_0/rdata_r_reg[27]/CLR
user_fir/axilite_0/rdata_r_reg[27]/D
user_fir/axilite_0/rdata_r_reg[28]/CE
user_fir/axilite_0/rdata_r_reg[28]/CLR
user_fir/axilite_0/rdata_r_reg[28]/D
user_fir/axilite_0/rdata_r_reg[29]/CE
user_fir/axilite_0/rdata_r_reg[29]/CLR
user_fir/axilite_0/rdata_r_reg[29]/D
user_fir/axilite_0/rdata_r_reg[2]/CLR
user_fir/axilite_0/rdata_r_reg[2]/D
user_fir/axilite_0/rdata_r_reg[30]/CE
user_fir/axilite_0/rdata_r_reg[30]/CLR
user_fir/axilite_0/rdata_r_reg[30]/D
user_fir/axilite_0/rdata_r_reg[31]/CE
user_fir/axilite_0/rdata_r_reg[31]/CLR
user_fir/axilite_0/rdata_r_reg[31]/D
user_fir/axilite_0/rdata_r_reg[3]/CE
user_fir/axilite_0/rdata_r_reg[3]/CLR
user_fir/axilite_0/rdata_r_reg[3]/D
user_fir/axilite_0/rdata_r_reg[4]/CE
user_fir/axilite_0/rdata_r_reg[4]/CLR
user_fir/axilite_0/rdata_r_reg[4]/D
user_fir/axilite_0/rdata_r_reg[5]/CE
user_fir/axilite_0/rdata_r_reg[5]/CLR
user_fir/axilite_0/rdata_r_reg[5]/D
user_fir/axilite_0/rdata_r_reg[6]/CE
user_fir/axilite_0/rdata_r_reg[6]/CLR
user_fir/axilite_0/rdata_r_reg[6]/D
user_fir/axilite_0/rdata_r_reg[7]/CE
user_fir/axilite_0/rdata_r_reg[7]/CLR
user_fir/axilite_0/rdata_r_reg[7]/D
user_fir/axilite_0/rdata_r_reg[8]/CE
user_fir/axilite_0/rdata_r_reg[8]/CLR
user_fir/axilite_0/rdata_r_reg[8]/D
user_fir/axilite_0/rdata_r_reg[9]/CE
user_fir/axilite_0/rdata_r_reg[9]/CLR
user_fir/axilite_0/rdata_r_reg[9]/D
user_fir/axilite_0/rstate_r_reg/CLR
user_fir/axilite_0/rstate_r_reg/D
user_fir/axilite_0/tap_ar_hs_r_reg/CLR
user_fir/axilite_0/tap_ar_hs_r_reg/D
user_fir/axilite_0/waddr_r_reg[0]/CE
user_fir/axilite_0/waddr_r_reg[0]/CLR
user_fir/axilite_0/waddr_r_reg[0]/D
user_fir/axilite_0/waddr_r_reg[10]/CE
user_fir/axilite_0/waddr_r_reg[10]/CLR
user_fir/axilite_0/waddr_r_reg[10]/D
user_fir/axilite_0/waddr_r_reg[11]/CE
user_fir/axilite_0/waddr_r_reg[11]/CLR
user_fir/axilite_0/waddr_r_reg[11]/D
user_fir/axilite_0/waddr_r_reg[1]/CE
user_fir/axilite_0/waddr_r_reg[1]/CLR
user_fir/axilite_0/waddr_r_reg[1]/D
user_fir/axilite_0/waddr_r_reg[2]/CE
user_fir/axilite_0/waddr_r_reg[2]/CLR
user_fir/axilite_0/waddr_r_reg[2]/D
user_fir/axilite_0/waddr_r_reg[3]/CE
user_fir/axilite_0/waddr_r_reg[3]/CLR
user_fir/axilite_0/waddr_r_reg[3]/D
user_fir/axilite_0/waddr_r_reg[4]/CE
user_fir/axilite_0/waddr_r_reg[4]/CLR
user_fir/axilite_0/waddr_r_reg[4]/D
user_fir/axilite_0/waddr_r_reg[5]/CE
user_fir/axilite_0/waddr_r_reg[5]/CLR
user_fir/axilite_0/waddr_r_reg[5]/D
user_fir/axilite_0/waddr_r_reg[6]/CE
user_fir/axilite_0/waddr_r_reg[6]/CLR
user_fir/axilite_0/waddr_r_reg[6]/D
user_fir/axilite_0/waddr_r_reg[7]/CE
user_fir/axilite_0/waddr_r_reg[7]/CLR
user_fir/axilite_0/waddr_r_reg[7]/D
user_fir/axilite_0/waddr_r_reg[8]/CE
user_fir/axilite_0/waddr_r_reg[8]/CLR
user_fir/axilite_0/waddr_r_reg[8]/D
user_fir/axilite_0/waddr_r_reg[9]/CE
user_fir/axilite_0/waddr_r_reg[9]/CLR
user_fir/axilite_0/waddr_r_reg[9]/D
user_fir/axilite_0/wstate_r_reg/CLR
user_fir/axilite_0/wstate_r_reg/D
user_fir/first_ten_data_r_reg/D
user_fir/first_ten_data_r_reg/PRE
user_fir/i_r_reg[0]/CE
user_fir/i_r_reg[0]/CLR
user_fir/i_r_reg[0]/D
user_fir/i_r_reg[1]/CE
user_fir/i_r_reg[1]/CLR
user_fir/i_r_reg[1]/D
user_fir/i_r_reg[2]/CE
user_fir/i_r_reg[2]/CLR
user_fir/i_r_reg[2]/D
user_fir/i_r_reg[3]/CE
user_fir/i_r_reg[3]/CLR
user_fir/i_r_reg[3]/D
user_fir/waddr_r_reg[10]/CE
user_fir/waddr_r_reg[10]/CLR
user_fir/waddr_r_reg[10]/D
user_fir/waddr_r_reg[11]/CE
user_fir/waddr_r_reg[11]/CLR
user_fir/waddr_r_reg[11]/D
user_fir/waddr_r_reg[2]/CE
user_fir/waddr_r_reg[2]/CLR
user_fir/waddr_r_reg[2]/D
user_fir/waddr_r_reg[3]/CE
user_fir/waddr_r_reg[3]/CLR
user_fir/waddr_r_reg[3]/D
user_fir/waddr_r_reg[4]/CE
user_fir/waddr_r_reg[4]/CLR
user_fir/waddr_r_reg[4]/D
user_fir/waddr_r_reg[5]/CE
user_fir/waddr_r_reg[5]/CLR
user_fir/waddr_r_reg[5]/D
user_fir/waddr_r_reg[6]/CE
user_fir/waddr_r_reg[6]/CLR
user_fir/waddr_r_reg[6]/D
user_fir/waddr_r_reg[7]/CE
user_fir/waddr_r_reg[7]/CLR
user_fir/waddr_r_reg[7]/D
user_fir/waddr_r_reg[8]/CE
user_fir/waddr_r_reg[8]/CLR
user_fir/waddr_r_reg[8]/D
user_fir/waddr_r_reg[9]/CE
user_fir/waddr_r_reg[9]/CLR
user_fir/waddr_r_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  571          inf        0.000                      0                  571           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           571 Endpoints
Min Delay           571 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_fir/waddr_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/acc_r_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 4.577ns (67.647%)  route 2.189ns (32.353%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 FDCE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/waddr_r_reg[6]/C
                         FDCE (Prop_FDCE_C_Q)         0.114     0.114 r  user_fir/waddr_r_reg[6]/Q
                         net (fo=10, unplaced)        0.207     0.321    user_fir/waddr_r_reg_n_0_[6]
                                                                      r  user_fir/mul_a3_carry_i_15/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.546 f  user_fir/mul_a3_carry_i_15/O
                         net (fo=15, unplaced)        0.260     0.806    user_fir/mul_a3_carry_i_15_n_0
                                                                      f  user_fir/mul_a3_carry_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     0.864 r  user_fir/mul_a3_carry_i_1/O
                         net (fo=10, unplaced)        0.260     1.124    user_fir/mul_a3_carry_i_1_n_0
                                                                      r  user_fir/mul_a3_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[6])
                                                      0.263     1.387 r  user_fir/mul_a3_carry__0/CO[6]
                         net (fo=1, unplaced)         0.151     1.538    user_fir/mul_a3__14
                                                                      r  user_fir/mul_o_i_16/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     1.596 r  user_fir/mul_o_i_16/O
                         net (fo=32, unplaced)        0.278     1.874    data_RAM/mul_a1__4
                                                                      r  data_RAM/mul_o__0_i_9/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     1.966 f  data_RAM/mul_o__0_i_9/O
                         net (fo=1, unplaced)         0.246     2.212    user_fir/mul_o__0/A[8]
                                                                      f  user_fir/mul_o__0/DSP_A_B_DATA_INST/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.258     2.470 r  user_fir/mul_o__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     2.470    user_fir/mul_o__0/DSP_A_B_DATA.A2_DATA<8>
                                                                      r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2_DATA[8]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.114     2.584 r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     2.584    user_fir/mul_o__0/DSP_PREADD_DATA.A2A1<8>
                                                                      r  user_fir/mul_o__0/DSP_MULTIPLIER_INST/A2A1[8]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.700     3.284 f  user_fir/mul_o__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     3.284    user_fir/mul_o__0/DSP_MULTIPLIER.U<29>
                                                                      f  user_fir/mul_o__0/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.067     3.351 r  user_fir/mul_o__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     3.351    user_fir/mul_o__0/DSP_M_DATA.U_DATA<29>
                                                                      r  user_fir/mul_o__0/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.727     4.078 f  user_fir/mul_o__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.078    user_fir/mul_o__0/DSP_ALU.ALU_OUT<47>
                                                                      f  user_fir/mul_o__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.245 r  user_fir/mul_o__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.259    user_fir/mul_o__1/PCIN[47]
                                                                      r  user_fir/mul_o__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     4.998 f  user_fir/mul_o__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     4.998    user_fir/mul_o__1/DSP_ALU.ALU_OUT<0>
                                                                      f  user_fir/mul_o__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.144 r  user_fir/mul_o__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.402    user_fir/mul_o__1_n_105
                                                                      r  user_fir/mul_o_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.485 r  user_fir/mul_o_carry_i_7/O
                         net (fo=1, unplaced)         0.021     5.506    user_fir/mul_o_carry_i_7_n_0
                                                                      r  user_fir/mul_o_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.775 r  user_fir/mul_o_carry/CO[7]
                         net (fo=1, unplaced)         0.006     5.781    user_fir/mul_o_carry_n_0
                                                                      r  user_fir/mul_o_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.887 r  user_fir/mul_o_carry__0/O[1]
                         net (fo=2, unplaced)         0.216     6.103    user_fir/FSM/mul_o__3__0[9]
                                                                      r  user_fir/FSM/acc_r[24]_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.097     6.200 r  user_fir/FSM/acc_r[24]_i_7/O
                         net (fo=1, unplaced)         0.238     6.438    user_fir/FSM/acc_r[24]_i_7_n_0
                                                                      r  user_fir/FSM/acc_r_reg[24]_i_1/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[7])
                                                      0.294     6.732 r  user_fir/FSM/acc_r_reg[24]_i_1/O[7]
                         net (fo=1, unplaced)         0.034     6.766    user_fir/FSM_n_102
                         FDCE                                         r  user_fir/acc_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/waddr_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/acc_r_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 4.568ns (67.614%)  route 2.188ns (32.386%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 FDCE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/waddr_r_reg[6]/C
                         FDCE (Prop_FDCE_C_Q)         0.114     0.114 r  user_fir/waddr_r_reg[6]/Q
                         net (fo=10, unplaced)        0.207     0.321    user_fir/waddr_r_reg_n_0_[6]
                                                                      r  user_fir/mul_a3_carry_i_15/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.546 f  user_fir/mul_a3_carry_i_15/O
                         net (fo=15, unplaced)        0.260     0.806    user_fir/mul_a3_carry_i_15_n_0
                                                                      f  user_fir/mul_a3_carry_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     0.864 r  user_fir/mul_a3_carry_i_1/O
                         net (fo=10, unplaced)        0.260     1.124    user_fir/mul_a3_carry_i_1_n_0
                                                                      r  user_fir/mul_a3_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[6])
                                                      0.263     1.387 r  user_fir/mul_a3_carry__0/CO[6]
                         net (fo=1, unplaced)         0.151     1.538    user_fir/mul_a3__14
                                                                      r  user_fir/mul_o_i_16/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     1.596 r  user_fir/mul_o_i_16/O
                         net (fo=32, unplaced)        0.278     1.874    data_RAM/mul_a1__4
                                                                      r  data_RAM/mul_o__0_i_9/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     1.966 f  data_RAM/mul_o__0_i_9/O
                         net (fo=1, unplaced)         0.246     2.212    user_fir/mul_o__0/A[8]
                                                                      f  user_fir/mul_o__0/DSP_A_B_DATA_INST/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.258     2.470 r  user_fir/mul_o__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     2.470    user_fir/mul_o__0/DSP_A_B_DATA.A2_DATA<8>
                                                                      r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2_DATA[8]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.114     2.584 r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     2.584    user_fir/mul_o__0/DSP_PREADD_DATA.A2A1<8>
                                                                      r  user_fir/mul_o__0/DSP_MULTIPLIER_INST/A2A1[8]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.700     3.284 f  user_fir/mul_o__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     3.284    user_fir/mul_o__0/DSP_MULTIPLIER.U<29>
                                                                      f  user_fir/mul_o__0/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.067     3.351 r  user_fir/mul_o__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     3.351    user_fir/mul_o__0/DSP_M_DATA.U_DATA<29>
                                                                      r  user_fir/mul_o__0/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.727     4.078 f  user_fir/mul_o__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.078    user_fir/mul_o__0/DSP_ALU.ALU_OUT<47>
                                                                      f  user_fir/mul_o__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.245 r  user_fir/mul_o__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.259    user_fir/mul_o__1/PCIN[47]
                                                                      r  user_fir/mul_o__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     4.998 f  user_fir/mul_o__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     4.998    user_fir/mul_o__1/DSP_ALU.ALU_OUT<0>
                                                                      f  user_fir/mul_o__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.144 r  user_fir/mul_o__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.402    user_fir/mul_o__1_n_105
                                                                      r  user_fir/mul_o_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.485 r  user_fir/mul_o_carry_i_7/O
                         net (fo=1, unplaced)         0.021     5.506    user_fir/mul_o_carry_i_7_n_0
                                                                      r  user_fir/mul_o_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.775 r  user_fir/mul_o_carry/CO[7]
                         net (fo=1, unplaced)         0.006     5.781    user_fir/mul_o_carry_n_0
                                                                      r  user_fir/mul_o_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.887 r  user_fir/mul_o_carry__0/O[1]
                         net (fo=2, unplaced)         0.216     6.103    user_fir/FSM/mul_o__3__0[9]
                                                                      r  user_fir/FSM/acc_r[24]_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.097     6.200 r  user_fir/FSM/acc_r[24]_i_7/O
                         net (fo=1, unplaced)         0.238     6.438    user_fir/FSM/acc_r[24]_i_7_n_0
                                                                      r  user_fir/FSM/acc_r_reg[24]_i_1/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[5])
                                                      0.285     6.723 r  user_fir/FSM/acc_r_reg[24]_i_1/O[5]
                         net (fo=1, unplaced)         0.033     6.756    user_fir/FSM_n_104
                         FDCE                                         r  user_fir/acc_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/waddr_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/acc_r_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.744ns  (logic 4.564ns (67.675%)  route 2.180ns (32.325%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 FDCE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/waddr_r_reg[6]/C
                         FDCE (Prop_FDCE_C_Q)         0.114     0.114 r  user_fir/waddr_r_reg[6]/Q
                         net (fo=10, unplaced)        0.207     0.321    user_fir/waddr_r_reg_n_0_[6]
                                                                      r  user_fir/mul_a3_carry_i_15/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.546 f  user_fir/mul_a3_carry_i_15/O
                         net (fo=15, unplaced)        0.260     0.806    user_fir/mul_a3_carry_i_15_n_0
                                                                      f  user_fir/mul_a3_carry_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     0.864 r  user_fir/mul_a3_carry_i_1/O
                         net (fo=10, unplaced)        0.260     1.124    user_fir/mul_a3_carry_i_1_n_0
                                                                      r  user_fir/mul_a3_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[6])
                                                      0.263     1.387 r  user_fir/mul_a3_carry__0/CO[6]
                         net (fo=1, unplaced)         0.151     1.538    user_fir/mul_a3__14
                                                                      r  user_fir/mul_o_i_16/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     1.596 r  user_fir/mul_o_i_16/O
                         net (fo=32, unplaced)        0.278     1.874    data_RAM/mul_a1__4
                                                                      r  data_RAM/mul_o__0_i_9/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     1.966 f  data_RAM/mul_o__0_i_9/O
                         net (fo=1, unplaced)         0.246     2.212    user_fir/mul_o__0/A[8]
                                                                      f  user_fir/mul_o__0/DSP_A_B_DATA_INST/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.258     2.470 r  user_fir/mul_o__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     2.470    user_fir/mul_o__0/DSP_A_B_DATA.A2_DATA<8>
                                                                      r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2_DATA[8]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.114     2.584 r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     2.584    user_fir/mul_o__0/DSP_PREADD_DATA.A2A1<8>
                                                                      r  user_fir/mul_o__0/DSP_MULTIPLIER_INST/A2A1[8]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.700     3.284 f  user_fir/mul_o__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     3.284    user_fir/mul_o__0/DSP_MULTIPLIER.U<29>
                                                                      f  user_fir/mul_o__0/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.067     3.351 r  user_fir/mul_o__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     3.351    user_fir/mul_o__0/DSP_M_DATA.U_DATA<29>
                                                                      r  user_fir/mul_o__0/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.727     4.078 f  user_fir/mul_o__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.078    user_fir/mul_o__0/DSP_ALU.ALU_OUT<47>
                                                                      f  user_fir/mul_o__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.245 r  user_fir/mul_o__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.259    user_fir/mul_o__1/PCIN[47]
                                                                      r  user_fir/mul_o__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     4.998 f  user_fir/mul_o__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     4.998    user_fir/mul_o__1/DSP_ALU.ALU_OUT<0>
                                                                      f  user_fir/mul_o__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.144 r  user_fir/mul_o__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.402    user_fir/mul_o__1_n_105
                                                                      r  user_fir/mul_o_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.485 r  user_fir/mul_o_carry_i_7/O
                         net (fo=1, unplaced)         0.021     5.506    user_fir/mul_o_carry_i_7_n_0
                                                                      r  user_fir/mul_o_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.775 r  user_fir/mul_o_carry/CO[7]
                         net (fo=1, unplaced)         0.006     5.781    user_fir/mul_o_carry_n_0
                                                                      r  user_fir/mul_o_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     5.859 r  user_fir/mul_o_carry__0/O[0]
                         net (fo=2, unplaced)         0.218     6.077    user_fir/FSM/mul_o__3__0[8]
                                                                      r  user_fir/FSM/acc_r[24]_i_8/I0
                         LUT2 (Prop_LUT2_I0_O)        0.092     6.169 r  user_fir/FSM/acc_r[24]_i_8/O
                         net (fo=1, unplaced)         0.227     6.396    user_fir/FSM/acc_r[24]_i_8_n_0
                                                                      r  user_fir/FSM/acc_r_reg[24]_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_O[6])
                                                      0.314     6.710 r  user_fir/FSM/acc_r_reg[24]_i_1/O[6]
                         net (fo=1, unplaced)         0.034     6.744    user_fir/FSM_n_103
                         FDCE                                         r  user_fir/acc_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/waddr_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/acc_r_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.737ns  (logic 4.550ns (67.537%)  route 2.187ns (32.463%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 FDCE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/waddr_r_reg[6]/C
                         FDCE (Prop_FDCE_C_Q)         0.114     0.114 r  user_fir/waddr_r_reg[6]/Q
                         net (fo=10, unplaced)        0.207     0.321    user_fir/waddr_r_reg_n_0_[6]
                                                                      r  user_fir/mul_a3_carry_i_15/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.546 f  user_fir/mul_a3_carry_i_15/O
                         net (fo=15, unplaced)        0.260     0.806    user_fir/mul_a3_carry_i_15_n_0
                                                                      f  user_fir/mul_a3_carry_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     0.864 r  user_fir/mul_a3_carry_i_1/O
                         net (fo=10, unplaced)        0.260     1.124    user_fir/mul_a3_carry_i_1_n_0
                                                                      r  user_fir/mul_a3_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[6])
                                                      0.263     1.387 r  user_fir/mul_a3_carry__0/CO[6]
                         net (fo=1, unplaced)         0.151     1.538    user_fir/mul_a3__14
                                                                      r  user_fir/mul_o_i_16/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     1.596 r  user_fir/mul_o_i_16/O
                         net (fo=32, unplaced)        0.278     1.874    data_RAM/mul_a1__4
                                                                      r  data_RAM/mul_o__0_i_9/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     1.966 f  data_RAM/mul_o__0_i_9/O
                         net (fo=1, unplaced)         0.246     2.212    user_fir/mul_o__0/A[8]
                                                                      f  user_fir/mul_o__0/DSP_A_B_DATA_INST/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.258     2.470 r  user_fir/mul_o__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     2.470    user_fir/mul_o__0/DSP_A_B_DATA.A2_DATA<8>
                                                                      r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2_DATA[8]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.114     2.584 r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     2.584    user_fir/mul_o__0/DSP_PREADD_DATA.A2A1<8>
                                                                      r  user_fir/mul_o__0/DSP_MULTIPLIER_INST/A2A1[8]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.700     3.284 f  user_fir/mul_o__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     3.284    user_fir/mul_o__0/DSP_MULTIPLIER.U<29>
                                                                      f  user_fir/mul_o__0/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.067     3.351 r  user_fir/mul_o__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     3.351    user_fir/mul_o__0/DSP_M_DATA.U_DATA<29>
                                                                      r  user_fir/mul_o__0/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.727     4.078 f  user_fir/mul_o__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.078    user_fir/mul_o__0/DSP_ALU.ALU_OUT<47>
                                                                      f  user_fir/mul_o__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.245 r  user_fir/mul_o__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.259    user_fir/mul_o__1/PCIN[47]
                                                                      r  user_fir/mul_o__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     4.998 f  user_fir/mul_o__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     4.998    user_fir/mul_o__1/DSP_ALU.ALU_OUT<0>
                                                                      f  user_fir/mul_o__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.144 r  user_fir/mul_o__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.402    user_fir/mul_o__1_n_105
                                                                      r  user_fir/mul_o_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.485 r  user_fir/mul_o_carry_i_7/O
                         net (fo=1, unplaced)         0.021     5.506    user_fir/mul_o_carry_i_7_n_0
                                                                      r  user_fir/mul_o_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.775 r  user_fir/mul_o_carry/CO[7]
                         net (fo=1, unplaced)         0.006     5.781    user_fir/mul_o_carry_n_0
                                                                      r  user_fir/mul_o_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.887 r  user_fir/mul_o_carry__0/O[1]
                         net (fo=2, unplaced)         0.216     6.103    user_fir/FSM/mul_o__3__0[9]
                                                                      r  user_fir/FSM/acc_r[24]_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.097     6.200 r  user_fir/FSM/acc_r[24]_i_7/O
                         net (fo=1, unplaced)         0.238     6.438    user_fir/FSM/acc_r[24]_i_7_n_0
                                                                      r  user_fir/FSM/acc_r_reg[24]_i_1/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.267     6.705 r  user_fir/FSM/acc_r_reg[24]_i_1/O[4]
                         net (fo=1, unplaced)         0.032     6.737    user_fir/FSM_n_105
                         FDCE                                         r  user_fir/acc_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/waddr_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/acc_r_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.619ns  (logic 4.430ns (66.929%)  route 2.189ns (33.071%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 FDCE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/waddr_r_reg[6]/C
                         FDCE (Prop_FDCE_C_Q)         0.114     0.114 r  user_fir/waddr_r_reg[6]/Q
                         net (fo=10, unplaced)        0.207     0.321    user_fir/waddr_r_reg_n_0_[6]
                                                                      r  user_fir/mul_a3_carry_i_15/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.546 f  user_fir/mul_a3_carry_i_15/O
                         net (fo=15, unplaced)        0.260     0.806    user_fir/mul_a3_carry_i_15_n_0
                                                                      f  user_fir/mul_a3_carry_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     0.864 r  user_fir/mul_a3_carry_i_1/O
                         net (fo=10, unplaced)        0.260     1.124    user_fir/mul_a3_carry_i_1_n_0
                                                                      r  user_fir/mul_a3_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[6])
                                                      0.263     1.387 r  user_fir/mul_a3_carry__0/CO[6]
                         net (fo=1, unplaced)         0.151     1.538    user_fir/mul_a3__14
                                                                      r  user_fir/mul_o_i_16/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     1.596 r  user_fir/mul_o_i_16/O
                         net (fo=32, unplaced)        0.278     1.874    data_RAM/mul_a1__4
                                                                      r  data_RAM/mul_o__0_i_9/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     1.966 f  data_RAM/mul_o__0_i_9/O
                         net (fo=1, unplaced)         0.246     2.212    user_fir/mul_o__0/A[8]
                                                                      f  user_fir/mul_o__0/DSP_A_B_DATA_INST/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.258     2.470 r  user_fir/mul_o__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     2.470    user_fir/mul_o__0/DSP_A_B_DATA.A2_DATA<8>
                                                                      r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2_DATA[8]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.114     2.584 r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     2.584    user_fir/mul_o__0/DSP_PREADD_DATA.A2A1<8>
                                                                      r  user_fir/mul_o__0/DSP_MULTIPLIER_INST/A2A1[8]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.700     3.284 f  user_fir/mul_o__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     3.284    user_fir/mul_o__0/DSP_MULTIPLIER.U<29>
                                                                      f  user_fir/mul_o__0/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.067     3.351 r  user_fir/mul_o__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     3.351    user_fir/mul_o__0/DSP_M_DATA.U_DATA<29>
                                                                      r  user_fir/mul_o__0/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.727     4.078 f  user_fir/mul_o__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.078    user_fir/mul_o__0/DSP_ALU.ALU_OUT<47>
                                                                      f  user_fir/mul_o__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.245 r  user_fir/mul_o__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.259    user_fir/mul_o__1/PCIN[47]
                                                                      r  user_fir/mul_o__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     4.998 f  user_fir/mul_o__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     4.998    user_fir/mul_o__1/DSP_ALU.ALU_OUT<0>
                                                                      f  user_fir/mul_o__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.144 r  user_fir/mul_o__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.402    user_fir/mul_o__1_n_105
                                                                      r  user_fir/mul_o_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.485 r  user_fir/mul_o_carry_i_7/O
                         net (fo=1, unplaced)         0.021     5.506    user_fir/mul_o_carry_i_7_n_0
                                                                      r  user_fir/mul_o_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.775 r  user_fir/mul_o_carry/CO[7]
                         net (fo=1, unplaced)         0.006     5.781    user_fir/mul_o_carry_n_0
                                                                      r  user_fir/mul_o_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.887 r  user_fir/mul_o_carry__0/O[1]
                         net (fo=2, unplaced)         0.216     6.103    user_fir/FSM/mul_o__3__0[9]
                                                                      r  user_fir/FSM/acc_r[24]_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.097     6.200 r  user_fir/FSM/acc_r[24]_i_7/O
                         net (fo=1, unplaced)         0.238     6.438    user_fir/FSM/acc_r[24]_i_7_n_0
                                                                      r  user_fir/FSM/acc_r_reg[24]_i_1/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[3])
                                                      0.147     6.585 r  user_fir/FSM/acc_r_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.034     6.619    user_fir/FSM_n_106
                         FDCE                                         r  user_fir/acc_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/waddr_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/acc_r_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 4.420ns (66.878%)  route 2.189ns (33.121%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 FDCE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/waddr_r_reg[6]/C
                         FDCE (Prop_FDCE_C_Q)         0.114     0.114 r  user_fir/waddr_r_reg[6]/Q
                         net (fo=10, unplaced)        0.207     0.321    user_fir/waddr_r_reg_n_0_[6]
                                                                      r  user_fir/mul_a3_carry_i_15/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.546 f  user_fir/mul_a3_carry_i_15/O
                         net (fo=15, unplaced)        0.260     0.806    user_fir/mul_a3_carry_i_15_n_0
                                                                      f  user_fir/mul_a3_carry_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     0.864 r  user_fir/mul_a3_carry_i_1/O
                         net (fo=10, unplaced)        0.260     1.124    user_fir/mul_a3_carry_i_1_n_0
                                                                      r  user_fir/mul_a3_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[6])
                                                      0.263     1.387 r  user_fir/mul_a3_carry__0/CO[6]
                         net (fo=1, unplaced)         0.151     1.538    user_fir/mul_a3__14
                                                                      r  user_fir/mul_o_i_16/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     1.596 r  user_fir/mul_o_i_16/O
                         net (fo=32, unplaced)        0.278     1.874    data_RAM/mul_a1__4
                                                                      r  data_RAM/mul_o__0_i_9/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     1.966 f  data_RAM/mul_o__0_i_9/O
                         net (fo=1, unplaced)         0.246     2.212    user_fir/mul_o__0/A[8]
                                                                      f  user_fir/mul_o__0/DSP_A_B_DATA_INST/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.258     2.470 r  user_fir/mul_o__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     2.470    user_fir/mul_o__0/DSP_A_B_DATA.A2_DATA<8>
                                                                      r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2_DATA[8]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.114     2.584 r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     2.584    user_fir/mul_o__0/DSP_PREADD_DATA.A2A1<8>
                                                                      r  user_fir/mul_o__0/DSP_MULTIPLIER_INST/A2A1[8]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.700     3.284 f  user_fir/mul_o__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     3.284    user_fir/mul_o__0/DSP_MULTIPLIER.U<29>
                                                                      f  user_fir/mul_o__0/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.067     3.351 r  user_fir/mul_o__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     3.351    user_fir/mul_o__0/DSP_M_DATA.U_DATA<29>
                                                                      r  user_fir/mul_o__0/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.727     4.078 f  user_fir/mul_o__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.078    user_fir/mul_o__0/DSP_ALU.ALU_OUT<47>
                                                                      f  user_fir/mul_o__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.245 r  user_fir/mul_o__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.259    user_fir/mul_o__1/PCIN[47]
                                                                      r  user_fir/mul_o__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     4.998 f  user_fir/mul_o__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     4.998    user_fir/mul_o__1/DSP_ALU.ALU_OUT<0>
                                                                      f  user_fir/mul_o__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.144 r  user_fir/mul_o__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.402    user_fir/mul_o__1_n_105
                                                                      r  user_fir/mul_o_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.485 r  user_fir/mul_o_carry_i_7/O
                         net (fo=1, unplaced)         0.021     5.506    user_fir/mul_o_carry_i_7_n_0
                                                                      r  user_fir/mul_o_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.775 r  user_fir/mul_o_carry/CO[7]
                         net (fo=1, unplaced)         0.006     5.781    user_fir/mul_o_carry_n_0
                                                                      r  user_fir/mul_o_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.887 r  user_fir/mul_o_carry__0/O[1]
                         net (fo=2, unplaced)         0.216     6.103    user_fir/FSM/mul_o__3__0[9]
                                                                      r  user_fir/FSM/acc_r[24]_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.097     6.200 r  user_fir/FSM/acc_r[24]_i_7/O
                         net (fo=1, unplaced)         0.238     6.438    user_fir/FSM/acc_r[24]_i_7_n_0
                                                                      r  user_fir/FSM/acc_r_reg[24]_i_1/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.137     6.575 r  user_fir/FSM/acc_r_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.034     6.609    user_fir/FSM_n_107
                         FDCE                                         r  user_fir/acc_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/waddr_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/acc_r_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.606ns  (logic 4.535ns (68.650%)  route 2.071ns (31.350%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 FDCE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/waddr_r_reg[6]/C
                         FDCE (Prop_FDCE_C_Q)         0.114     0.114 r  user_fir/waddr_r_reg[6]/Q
                         net (fo=10, unplaced)        0.207     0.321    user_fir/waddr_r_reg_n_0_[6]
                                                                      r  user_fir/mul_a3_carry_i_15/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.546 f  user_fir/mul_a3_carry_i_15/O
                         net (fo=15, unplaced)        0.260     0.806    user_fir/mul_a3_carry_i_15_n_0
                                                                      f  user_fir/mul_a3_carry_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     0.864 r  user_fir/mul_a3_carry_i_1/O
                         net (fo=10, unplaced)        0.260     1.124    user_fir/mul_a3_carry_i_1_n_0
                                                                      r  user_fir/mul_a3_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[6])
                                                      0.263     1.387 r  user_fir/mul_a3_carry__0/CO[6]
                         net (fo=1, unplaced)         0.151     1.538    user_fir/mul_a3__14
                                                                      r  user_fir/mul_o_i_16/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     1.596 r  user_fir/mul_o_i_16/O
                         net (fo=32, unplaced)        0.278     1.874    data_RAM/mul_a1__4
                                                                      r  data_RAM/mul_o__0_i_9/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     1.966 f  data_RAM/mul_o__0_i_9/O
                         net (fo=1, unplaced)         0.246     2.212    user_fir/mul_o__0/A[8]
                                                                      f  user_fir/mul_o__0/DSP_A_B_DATA_INST/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.258     2.470 r  user_fir/mul_o__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     2.470    user_fir/mul_o__0/DSP_A_B_DATA.A2_DATA<8>
                                                                      r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2_DATA[8]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.114     2.584 r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     2.584    user_fir/mul_o__0/DSP_PREADD_DATA.A2A1<8>
                                                                      r  user_fir/mul_o__0/DSP_MULTIPLIER_INST/A2A1[8]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.700     3.284 f  user_fir/mul_o__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     3.284    user_fir/mul_o__0/DSP_MULTIPLIER.U<29>
                                                                      f  user_fir/mul_o__0/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.067     3.351 r  user_fir/mul_o__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     3.351    user_fir/mul_o__0/DSP_M_DATA.U_DATA<29>
                                                                      r  user_fir/mul_o__0/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.727     4.078 f  user_fir/mul_o__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.078    user_fir/mul_o__0/DSP_ALU.ALU_OUT<47>
                                                                      f  user_fir/mul_o__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.245 r  user_fir/mul_o__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.259    user_fir/mul_o__1/PCIN[47]
                                                                      r  user_fir/mul_o__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     4.998 f  user_fir/mul_o__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     4.998    user_fir/mul_o__1/DSP_ALU.ALU_OUT<0>
                                                                      f  user_fir/mul_o__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.144 r  user_fir/mul_o__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.402    user_fir/mul_o__1_n_105
                                                                      r  user_fir/mul_o_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.485 r  user_fir/mul_o_carry_i_7/O
                         net (fo=1, unplaced)         0.021     5.506    user_fir/mul_o_carry_i_7_n_0
                                                                      r  user_fir/mul_o_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.326     5.832 r  user_fir/mul_o_carry/O[5]
                         net (fo=2, unplaced)         0.155     5.987    user_fir/FSM/mul_o__3__0[5]
                                                                      r  user_fir/FSM/acc_r[16]_i_4/I0
                         LUT2 (Prop_LUT2_I0_O)        0.144     6.131 r  user_fir/FSM/acc_r[16]_i_4/O
                         net (fo=1, unplaced)         0.182     6.313    user_fir/FSM/acc_r[16]_i_4_n_0
                                                                      r  user_fir/FSM/acc_r_reg[16]_i_1/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.148     6.461 r  user_fir/FSM/acc_r_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     6.467    user_fir/FSM/acc_r_reg[16]_i_1_n_0
                                                                      r  user_fir/FSM/acc_r_reg[24]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     6.573 r  user_fir/FSM/acc_r_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.033     6.606    user_fir/FSM_n_108
                         FDCE                                         r  user_fir/acc_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/waddr_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/acc_r_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.577ns  (logic 4.507ns (68.527%)  route 2.070ns (31.473%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 FDCE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/waddr_r_reg[6]/C
                         FDCE (Prop_FDCE_C_Q)         0.114     0.114 r  user_fir/waddr_r_reg[6]/Q
                         net (fo=10, unplaced)        0.207     0.321    user_fir/waddr_r_reg_n_0_[6]
                                                                      r  user_fir/mul_a3_carry_i_15/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.546 f  user_fir/mul_a3_carry_i_15/O
                         net (fo=15, unplaced)        0.260     0.806    user_fir/mul_a3_carry_i_15_n_0
                                                                      f  user_fir/mul_a3_carry_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     0.864 r  user_fir/mul_a3_carry_i_1/O
                         net (fo=10, unplaced)        0.260     1.124    user_fir/mul_a3_carry_i_1_n_0
                                                                      r  user_fir/mul_a3_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[6])
                                                      0.263     1.387 r  user_fir/mul_a3_carry__0/CO[6]
                         net (fo=1, unplaced)         0.151     1.538    user_fir/mul_a3__14
                                                                      r  user_fir/mul_o_i_16/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     1.596 r  user_fir/mul_o_i_16/O
                         net (fo=32, unplaced)        0.278     1.874    data_RAM/mul_a1__4
                                                                      r  data_RAM/mul_o__0_i_9/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     1.966 f  data_RAM/mul_o__0_i_9/O
                         net (fo=1, unplaced)         0.246     2.212    user_fir/mul_o__0/A[8]
                                                                      f  user_fir/mul_o__0/DSP_A_B_DATA_INST/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.258     2.470 r  user_fir/mul_o__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     2.470    user_fir/mul_o__0/DSP_A_B_DATA.A2_DATA<8>
                                                                      r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2_DATA[8]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.114     2.584 r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     2.584    user_fir/mul_o__0/DSP_PREADD_DATA.A2A1<8>
                                                                      r  user_fir/mul_o__0/DSP_MULTIPLIER_INST/A2A1[8]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.700     3.284 f  user_fir/mul_o__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     3.284    user_fir/mul_o__0/DSP_MULTIPLIER.U<29>
                                                                      f  user_fir/mul_o__0/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.067     3.351 r  user_fir/mul_o__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     3.351    user_fir/mul_o__0/DSP_M_DATA.U_DATA<29>
                                                                      r  user_fir/mul_o__0/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.727     4.078 f  user_fir/mul_o__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.078    user_fir/mul_o__0/DSP_ALU.ALU_OUT<47>
                                                                      f  user_fir/mul_o__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.245 r  user_fir/mul_o__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.259    user_fir/mul_o__1/PCIN[47]
                                                                      r  user_fir/mul_o__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     4.998 f  user_fir/mul_o__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     4.998    user_fir/mul_o__1/DSP_ALU.ALU_OUT<0>
                                                                      f  user_fir/mul_o__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.144 r  user_fir/mul_o__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.402    user_fir/mul_o__1_n_105
                                                                      r  user_fir/mul_o_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.485 r  user_fir/mul_o_carry_i_7/O
                         net (fo=1, unplaced)         0.021     5.506    user_fir/mul_o_carry_i_7_n_0
                                                                      r  user_fir/mul_o_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.326     5.832 r  user_fir/mul_o_carry/O[5]
                         net (fo=2, unplaced)         0.155     5.987    user_fir/FSM/mul_o__3__0[5]
                                                                      r  user_fir/FSM/acc_r[16]_i_4/I0
                         LUT2 (Prop_LUT2_I0_O)        0.144     6.131 r  user_fir/FSM/acc_r[16]_i_4/O
                         net (fo=1, unplaced)         0.182     6.313    user_fir/FSM/acc_r[16]_i_4_n_0
                                                                      r  user_fir/FSM/acc_r_reg[16]_i_1/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.148     6.461 r  user_fir/FSM/acc_r_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     6.467    user_fir/FSM/acc_r_reg[16]_i_1_n_0
                                                                      r  user_fir/FSM/acc_r_reg[24]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     6.545 r  user_fir/FSM/acc_r_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.032     6.577    user_fir/FSM_n_109
                         FDCE                                         r  user_fir/acc_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/waddr_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/acc_r_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.522ns  (logic 4.456ns (68.323%)  route 2.066ns (31.677%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 FDCE=1 LUT2=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/waddr_r_reg[6]/C
                         FDCE (Prop_FDCE_C_Q)         0.114     0.114 r  user_fir/waddr_r_reg[6]/Q
                         net (fo=10, unplaced)        0.207     0.321    user_fir/waddr_r_reg_n_0_[6]
                                                                      r  user_fir/mul_a3_carry_i_15/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.546 f  user_fir/mul_a3_carry_i_15/O
                         net (fo=15, unplaced)        0.260     0.806    user_fir/mul_a3_carry_i_15_n_0
                                                                      f  user_fir/mul_a3_carry_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     0.864 r  user_fir/mul_a3_carry_i_1/O
                         net (fo=10, unplaced)        0.260     1.124    user_fir/mul_a3_carry_i_1_n_0
                                                                      r  user_fir/mul_a3_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[6])
                                                      0.263     1.387 r  user_fir/mul_a3_carry__0/CO[6]
                         net (fo=1, unplaced)         0.151     1.538    user_fir/mul_a3__14
                                                                      r  user_fir/mul_o_i_16/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     1.596 r  user_fir/mul_o_i_16/O
                         net (fo=32, unplaced)        0.278     1.874    data_RAM/mul_a1__4
                                                                      r  data_RAM/mul_o__0_i_9/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     1.966 f  data_RAM/mul_o__0_i_9/O
                         net (fo=1, unplaced)         0.246     2.212    user_fir/mul_o__0/A[8]
                                                                      f  user_fir/mul_o__0/DSP_A_B_DATA_INST/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.258     2.470 r  user_fir/mul_o__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     2.470    user_fir/mul_o__0/DSP_A_B_DATA.A2_DATA<8>
                                                                      r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2_DATA[8]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.114     2.584 r  user_fir/mul_o__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     2.584    user_fir/mul_o__0/DSP_PREADD_DATA.A2A1<8>
                                                                      r  user_fir/mul_o__0/DSP_MULTIPLIER_INST/A2A1[8]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.700     3.284 f  user_fir/mul_o__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     3.284    user_fir/mul_o__0/DSP_MULTIPLIER.U<29>
                                                                      f  user_fir/mul_o__0/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.067     3.351 r  user_fir/mul_o__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     3.351    user_fir/mul_o__0/DSP_M_DATA.U_DATA<29>
                                                                      r  user_fir/mul_o__0/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.727     4.078 f  user_fir/mul_o__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.078    user_fir/mul_o__0/DSP_ALU.ALU_OUT<47>
                                                                      f  user_fir/mul_o__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.245 r  user_fir/mul_o__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.259    user_fir/mul_o__1/PCIN[47]
                                                                      r  user_fir/mul_o__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     4.998 f  user_fir/mul_o__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     4.998    user_fir/mul_o__1/DSP_ALU.ALU_OUT<0>
                                                                      f  user_fir/mul_o__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.144 r  user_fir/mul_o__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.402    user_fir/mul_o__1_n_105
                                                                      r  user_fir/mul_o_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.485 r  user_fir/mul_o_carry_i_7/O
                         net (fo=1, unplaced)         0.021     5.506    user_fir/mul_o_carry_i_7_n_0
                                                                      r  user_fir/mul_o_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.326     5.832 r  user_fir/mul_o_carry/O[5]
                         net (fo=2, unplaced)         0.155     5.987    user_fir/FSM/mul_o__3__0[5]
                                                                      r  user_fir/FSM/acc_r[16]_i_4/I0
                         LUT2 (Prop_LUT2_I0_O)        0.144     6.131 r  user_fir/FSM/acc_r[16]_i_4/O
                         net (fo=1, unplaced)         0.182     6.313    user_fir/FSM/acc_r[16]_i_4_n_0
                                                                      r  user_fir/FSM/acc_r_reg[16]_i_1/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.175     6.488 r  user_fir/FSM/acc_r_reg[16]_i_1/O[7]
                         net (fo=1, unplaced)         0.034     6.522    user_fir/FSM_n_94
                         FDCE                                         r  user_fir/acc_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[8]
                            (input port)
  Destination:            wbs_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 4.229ns (65.042%)  route 2.273ns (34.958%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i_IBUF[8]_inst/I
                                                                      r  wbs_adr_i_IBUF[8]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  wbs_adr_i_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    wbs_adr_i_IBUF[8]_inst/OUT
                                                                      r  wbs_adr_i_IBUF[8]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  wbs_adr_i_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=7, unplaced)         0.682     1.708    user_fir/axilite_0/wbs_adr_i_IBUF[8]
                                                                      r  user_fir/axilite_0/wbs_dat_o_OBUF[31]_inst_i_11/I0
                         LUT4 (Prop_LUT4_I0_O)        0.192     1.900 r  user_fir/axilite_0/wbs_dat_o_OBUF[31]_inst_i_11/O
                         net (fo=7, unplaced)         0.243     2.143    user_fir/axilite_0/wbs_adr_i[8]
                                                                      r  user_fir/axilite_0/wbs_dat_o_OBUF[31]_inst_i_10/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.201 f  user_fir/axilite_0/wbs_dat_o_OBUF[31]_inst_i_10/O
                         net (fo=8, unplaced)         0.182     2.383    user_fir/FSM/wbs_dat_o_OBUF[4]_inst_i_1_0
                                                                      f  user_fir/FSM/wbs_dat_o_OBUF[4]_inst_i_4/I1
                         LUT5 (Prop_LUT5_I1_O)        0.192     2.575 r  user_fir/FSM/wbs_dat_o_OBUF[4]_inst_i_4/O
                         net (fo=1, unplaced)         0.218     2.793    user_fir/FSM/wbs_dat_o_OBUF[4]_inst_i_4_n_0
                                                                      r  user_fir/FSM/wbs_dat_o_OBUF[4]_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.851 r  user_fir/FSM/wbs_dat_o_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.799    wbs_dat_o_OBUF[4]
                                                                      r  wbs_dat_o_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     6.502 r  wbs_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.502    wbs_dat_o[4]
                                                                      r  wbs_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_fir/FSM/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/FSM/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/FSM/FSM_onehot_state_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.084     0.084 r  user_fir/FSM/FSM_onehot_state_reg[1]/Q
                         net (fo=11, unplaced)        0.091     0.175    user_fir/FSM/FSM_onehot_state_reg_n_0_[1]
                         FDCE                                         r  user_fir/FSM/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/FSM/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/FSM/FSM_onehot_state_reg[2]/C
                         FDCE (Prop_FDCE_C_Q)         0.084     0.084 r  user_fir/FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=11, unplaced)        0.091     0.175    user_fir/FSM/FSM_onehot_state_reg_n_0_[2]
                         FDCE                                         r  user_fir/FSM/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.121ns (66.484%)  route 0.061ns (33.516%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  count_reg[0]/C
                         FDCE (Prop_FDCE_C_Q)         0.084     0.084 f  count_reg[0]/Q
                         net (fo=2, unplaced)         0.043     0.127    count[0]
                                                                      f  count[0]_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.164 r  count[0]_i_1/O
                         net (fo=1, unplaced)         0.018     0.182    count[0]_i_1_n_0
                         FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/FSM/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            user_fir/FSM/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.121ns (66.484%)  route 0.061ns (33.516%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  user_fir/FSM/FSM_onehot_state_reg[0]/C
                         FDPE (Prop_FDPE_C_Q)         0.084     0.084 r  user_fir/FSM/FSM_onehot_state_reg[0]/Q
                         net (fo=2, unplaced)         0.043     0.127    user_fir/FSM/FSM_onehot_state_reg_n_0_[0]
                                                                      r  user_fir/FSM/FSM_onehot_state[1]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.037     0.164 r  user_fir/FSM/FSM_onehot_state[1]_i_1/O
                         net (fo=1, unplaced)         0.018     0.182    user_fir/FSM/FSM_onehot_state[1]_i_1_n_0
                         FDCE                                         r  user_fir/FSM/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/axilite_0/rdata_r_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/axilite_0/rdata_r_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.121ns (66.484%)  route 0.061ns (33.516%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/axilite_0/rdata_r_reg[10]/C
                         FDCE (Prop_FDCE_C_Q)         0.084     0.084 r  user_fir/axilite_0/rdata_r_reg[10]/Q
                         net (fo=2, unplaced)         0.043     0.127    user_fir/axilite_0/rdata_r_reg_n_0_[10]
                                                                      r  user_fir/axilite_0/rdata_r[10]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.037     0.164 r  user_fir/axilite_0/rdata_r[10]_i_1/O
                         net (fo=1, unplaced)         0.018     0.182    user_fir/axilite_0/p_1_in[10]
                         FDCE                                         r  user_fir/axilite_0/rdata_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/axilite_0/rdata_r_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/axilite_0/rdata_r_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.121ns (66.484%)  route 0.061ns (33.516%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/axilite_0/rdata_r_reg[11]/C
                         FDCE (Prop_FDCE_C_Q)         0.084     0.084 r  user_fir/axilite_0/rdata_r_reg[11]/Q
                         net (fo=2, unplaced)         0.043     0.127    user_fir/axilite_0/rdata_r_reg_n_0_[11]
                                                                      r  user_fir/axilite_0/rdata_r[11]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.037     0.164 r  user_fir/axilite_0/rdata_r[11]_i_1/O
                         net (fo=1, unplaced)         0.018     0.182    user_fir/axilite_0/p_1_in[11]
                         FDCE                                         r  user_fir/axilite_0/rdata_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/axilite_0/rdata_r_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/axilite_0/rdata_r_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.121ns (66.484%)  route 0.061ns (33.516%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/axilite_0/rdata_r_reg[12]/C
                         FDCE (Prop_FDCE_C_Q)         0.084     0.084 r  user_fir/axilite_0/rdata_r_reg[12]/Q
                         net (fo=2, unplaced)         0.043     0.127    user_fir/axilite_0/rdata_r_reg_n_0_[12]
                                                                      r  user_fir/axilite_0/rdata_r[12]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.037     0.164 r  user_fir/axilite_0/rdata_r[12]_i_1/O
                         net (fo=1, unplaced)         0.018     0.182    user_fir/axilite_0/p_1_in[12]
                         FDCE                                         r  user_fir/axilite_0/rdata_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/axilite_0/rdata_r_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/axilite_0/rdata_r_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.121ns (66.484%)  route 0.061ns (33.516%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/axilite_0/rdata_r_reg[13]/C
                         FDCE (Prop_FDCE_C_Q)         0.084     0.084 r  user_fir/axilite_0/rdata_r_reg[13]/Q
                         net (fo=2, unplaced)         0.043     0.127    user_fir/axilite_0/rdata_r_reg_n_0_[13]
                                                                      r  user_fir/axilite_0/rdata_r[13]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.037     0.164 r  user_fir/axilite_0/rdata_r[13]_i_1/O
                         net (fo=1, unplaced)         0.018     0.182    user_fir/axilite_0/p_1_in[13]
                         FDCE                                         r  user_fir/axilite_0/rdata_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/axilite_0/rdata_r_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/axilite_0/rdata_r_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.121ns (66.484%)  route 0.061ns (33.516%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/axilite_0/rdata_r_reg[14]/C
                         FDCE (Prop_FDCE_C_Q)         0.084     0.084 r  user_fir/axilite_0/rdata_r_reg[14]/Q
                         net (fo=2, unplaced)         0.043     0.127    user_fir/axilite_0/rdata_r_reg_n_0_[14]
                                                                      r  user_fir/axilite_0/rdata_r[14]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.037     0.164 r  user_fir/axilite_0/rdata_r[14]_i_1/O
                         net (fo=1, unplaced)         0.018     0.182    user_fir/axilite_0/p_1_in[14]
                         FDCE                                         r  user_fir/axilite_0/rdata_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/axilite_0/rdata_r_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            user_fir/axilite_0/rdata_r_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.121ns (66.484%)  route 0.061ns (33.516%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  user_fir/axilite_0/rdata_r_reg[15]/C
                         FDCE (Prop_FDCE_C_Q)         0.084     0.084 r  user_fir/axilite_0/rdata_r_reg[15]/Q
                         net (fo=2, unplaced)         0.043     0.127    user_fir/axilite_0/rdata_r_reg_n_0_[15]
                                                                      r  user_fir/axilite_0/rdata_r[15]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.037     0.164 r  user_fir/axilite_0/rdata_r[15]_i_1/O
                         net (fo=1, unplaced)         0.018     0.182    user_fir/axilite_0/p_1_in[15]
                         FDCE                                         r  user_fir/axilite_0/rdata_r_reg[15]/D
  -------------------------------------------------------------------    -------------------





