// Seed: 3986970059
program module_0 (
    input supply1 id_0,
    output wand id_1
);
  wire [-1 : ""] id_3;
  assign id_3 = id_3;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign module_1.id_5 = 0;
  tri0 id_4;
  if (1) assign id_4 = 1;
endprogram
module module_1 (
    output wand id_0
    , id_7,
    input supply0 id_1,
    output logic id_2,
    input wand id_3,
    input supply1 id_4,
    input tri0 id_5
);
  initial id_2 <= 1;
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    input wand id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    output wand id_10,
    input tri1 id_11,
    output tri0 id_12,
    input supply0 id_13,
    output tri0 id_14,
    output tri id_15,
    input wor id_16
);
  logic id_18;
  ;
  wire  id_19;
  logic id_20;
  assign id_7 = 1;
  assign module_0.id_1 = 0;
  wire  id_21;
  logic id_22;
endmodule
