// Seed: 1967208288
module module_0 (
    output tri0 id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7
    , id_8
);
  assign id_0[~1'b0] = 1'h0;
endmodule
