;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @9, <-507
	SUB @421, 100
	SUB -100, -300
	SPL -0, <-32
	SUB -100, -100
	SUB @121, 106
	SUB -100, -100
	SPL -100, -300
	SUB -1, <20
	SUB -207, <-120
	SUB -1, <20
	SPL 0, <-32
	SPL 0, <-32
	ADD 270, 60
	SPL -100, -300
	SPL -100, -300
	SUB @-121, -100
	SUB @-127, 100
	ADD #130, 9
	JMN -0, -900
	SPL 100, -400
	JMZ @230, 9
	SUB #0, -3
	SPL 100, -400
	SUB 100, -400
	SPL <-127, 106
	SUB -20, <20
	SPL -207, @-120
	SPL <420, @700
	SUB @-127, 100
	SUB <0, @2
	SPL -100, -300
	SUB #0, -3
	SLT 300, 90
	SUB -207, <-120
	SPL <-127, 141
	CMP -207, <-120
	CMP -207, <-120
	SPL <420, @700
	SUB @421, 100
	SPL -0, <-32
	SPL 0, <-32
	SPL -0, <-32
	SUB @421, 100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @9, <-507
	SUB @421, 100
	SUB -100, -300
	SPL -0, <-32
	SUB @121, 106
	SUB @121, 106
