design myDesign2 is
	// port declarations
	
	port in[7:0] addr;
	port out[7:0] data;
begin

end;

// the design declaration
design myDesign is
	
	// a device declaration
	device opamp_dual is
		// attribute list
		refprefix = "U";
		name = "opamp1";
		value = "NE5532";
		package = "SOIC_8";
	begin
		// pin list
		in[1:2] +input = "3,5";
		in[1:2] -input = "2,6";
		out[1:2] output = "1,7";
		power[0:0] +vcc = "8";
		power -vcc = "4";
	end;	
	
	// another device declaration
	device resistor is
		refprefix = "R";
		name = "";
		value = "10K";
		package = "R0207";
		tolerance = "10%";
	begin
		passive a = "1";
		passive b = "2";
	end;
	
	net[3:0] resASide : attr1, attr2, attr3;	
	net[3:0] resBSide : attr4;
	
	net[7:0] addr;
	net[7:0] data;

begin
	
	// an instance (array) declaration
	inst resArray : resistor[6:0] is
		// (overridable) attribute assignments
		value[6:5] = "2.2K";
		value[4:2] = "2.5K";
		tolerance(0) = "5%";
		refDes(4) = "R1";
		refDes[1:1] = "R2";
	begin
		// pin assignments
		a[2:1] = mynet1(0) & mynet1[2:1];
		a(3) = mynet1(0);
		b = open;
	end;
	
	inst resArray : resistor[15:7] is
		value = "2.5K";
	begin
	end;
	
	// a sub-design (array) declaration
	sub mySubDesign : myDesign2[3:0] is
		addr = addr;
		data = data;
	end;

	// a sub-design (array) declaration
	sub mySubDesign2 : myDesign3[3:0] is
		addr = addr;
		data = data;
	end;
	
	// a net assignment
	testnet1[1:2] = open;
	testnet1[7:0] = myNet1[1:0] & myNet1[3:2] & myNet2[1:0] & myNet2[3:2];
	
end;
