// Seed: 3192847628
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd87,
    parameter id_21 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire _id_21;
  inout wire id_20;
  module_0 modCall_1 (
      id_23,
      id_10,
      id_3,
      id_20,
      id_25,
      id_9,
      id_1,
      id_19,
      id_4,
      id_8,
      id_3
  );
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire _id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  logic id_28;
  logic id_29;
  ;
  assign id_2['d0!=id_11 : id_21] = -1'b0;
  wire id_30;
  ;
endmodule
