<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Device structure &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../_static/jquery.js?v=5d32c60e"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../_static/doctools.js?v=9a2dae69"></script>
        <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Bitstream structure" href="bitstream.html" />
    <link rel="prev" title="Introduction" href="intro.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Xilinx Coolrunner II CPLDs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="intro.html">Introduction</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Device structure</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#overview">Overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="#aim-and-fb-inputs">AIM and FB inputs</a></li>
<li class="toctree-l3"><a class="reference internal" href="#product-terms">Product terms</a></li>
<li class="toctree-l3"><a class="reference internal" href="#sum-term-xor-gate">Sum term, XOR gate</a></li>
<li class="toctree-l3"><a class="reference internal" href="#register">Register</a></li>
<li class="toctree-l3"><a class="reference internal" href="#macrocell-and-iob-outputs">Macrocell and IOB outputs</a></li>
<li class="toctree-l3"><a class="reference internal" href="#input-output-buffer">Input/output buffer</a></li>
<li class="toctree-l3"><a class="reference internal" href="#global-networks">Global networks</a></li>
<li class="toctree-l3"><a class="reference internal" href="#clock-divider">Clock divider</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bank-configuration">Bank configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="#misc-configuration">Misc configuration</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="bitstream.html">Bitstream structure</a></li>
<li class="toctree-l2"><a class="reference internal" href="db-devices.html">Database — devices</a></li>
<li class="toctree-l2"><a class="reference internal" href="jtag.html">JTAG interface</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../xcv/index.html">Xilinx Virtex, Virtex E, Spartan 2, Spartan 2E FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../xc2v/index.html">Xilinx Virtex 2 and Spartan 3 FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../xc5v/index.html">Xilinx Virtex 5 FPGAs</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="index.html">Xilinx Coolrunner II CPLDs</a></li>
      <li class="breadcrumb-item active">Device structure</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/xc2c/structure.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="device-structure">
<h1>Device structure<a class="headerlink" href="#device-structure" title="Link to this heading"></a></h1>
<section id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Link to this heading"></a></h2>
<p>A Coolrunner II device is made of:</p>
<ul class="simple">
<li><p>the AIM (Advanced Interconnect Matrix), which routes MC outputs and input buffer outputs to FB inputs</p></li>
<li><p>2-32 FBs (function blocks), each of which has:</p>
<ul>
<li><p>40 routable inputs from AIM</p></li>
<li><p>56 PTs (product terms) shared between all MCs, most of them having one special function that can be used
instead of (or in addition to) being included in MC sum terms:</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">PT4</span></code>: also known as CTC (control term clock), routable to all register CLK inputs in this FB</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PT5</span></code>: also known as CTR (control term reset), routable to all register RST inputs in this FB</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PT6</span></code>: also known as CTS (control term set), routable to all register SET inputs in this FB</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PT7</span></code>: also known as CTE (control term enable), routable to all output enables in this FB</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PT{8+i*3}</span></code>: also known as <code class="docutils literal notranslate"><span class="pre">MC[i].PTA</span></code>, routable to the given MC’s register RST and SET inputs</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PT{9+i*3}</span></code>: also known as <code class="docutils literal notranslate"><span class="pre">MC[i].PTB</span></code>, routable to the given MC’s IOB output enable</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PT{10+i*3}</span></code>: also known as <code class="docutils literal notranslate"><span class="pre">MC[i].PTC</span></code>, routable to the given MC’s XOR gate and register CLK and CE inputs</p></li>
</ul>
</li>
<li><p>16 MCs (macrocells), each of which has:</p>
<ul>
<li><p>a sum term, including an arbitrary subset of this FB’s PTs</p></li>
<li><p>a dedicated XOR gate, which can XOR the sum term with <code class="docutils literal notranslate"><span class="pre">PTC</span></code> (or with 0)</p></li>
<li><p>optional inverter</p></li>
<li><p>a register, with:</p>
<ul>
<li><p>D input tied to either the XOR gate output, or this MC’s input buffer (sidestepping the ZIA)</p></li>
<li><p>configurable mode, one of: DFF, TFF, D latch, DFF with clock enable</p></li>
<li><p>clock (or latch gate), freely invertible and routable from FCLK, PTC, CTC</p></li>
<li><p>async reset, routable from PTA, FSR, CTR, const 0</p></li>
<li><p>async set, routable from PTA, FSR, CTS, const 0</p></li>
<li><p>clock enable, routable from PTC</p></li>
<li><p>configurable dual-edge mode</p></li>
<li><p>configurable initial value</p></li>
</ul>
</li>
<li><p>output to AIM, routed either from the XOR gate (combinatorial) or the register’s Q output (registered)</p></li>
<li><p>IOB (input/output buffer) (on larger devices, not all MCs have an IOB), with:</p>
<ul>
<li><p>input buffer (routed to AIM and this MC’s register D input), configurable in several modes:</p>
<ul>
<li><p>CMOS Input</p></li>
<li><p>Schmitt trigger input</p></li>
<li><p>differential input (with a per-bank voltage reference)</p></li>
<li><p>used <em>as</em> voltage reference for this bank</p></li>
</ul>
</li>
<li><p>output to AIM, routed either from the input buffer or from the MC’s register Q output</p></li>
<li><p>either combinatorial (from XOR gate) or registered (from register’s Q) output to the output buffer, selectable
independently from AIM output</p></li>
<li><p>output enable, routable from PTB, FOE, CTE, const 0, const 1</p></li>
<li><p>some special modes (replacing normal output enable mechanism):</p>
<ul>
<li><p>programmed ground (always-on const-0 output)</p></li>
<li><p>open drain output</p></li>
</ul>
</li>
<li><p>configurable slew rate (fast or slow)</p></li>
<li><p>termination enable (termination mode is selected globally)</p></li>
<li><p>(on larger devices) individually enabled data gate latch</p></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><p>(on larger devices) clock divider</p>
<ul>
<li><p>if enabled, drives the FCLK2 global net</p></li>
<li><p>driven by the GCLK2 pad</p></li>
<li><p>can divide by 2, 4, 6, 8, 10, 12, 14, 16</p></li>
<li><p>has a reset driven directly by the CDRST pad</p></li>
<li><p>has optional delay [?]</p></li>
</ul>
</li>
<li><p>global signals</p>
<ul>
<li><p>3 FCLK signals, hardwired 1-1 to GCLK pins, except for FCLK2 which can
optionally go through the clock divider</p></li>
<li><p>4 FOE signals, routable from:</p>
<ul>
<li><p>the corresponding GOE pad, directly</p></li>
<li><p>the corresponding GOE pad, inverted</p></li>
<li><p>MC output</p></li>
</ul>
</li>
<li><p>1 FSR signal, freely invertible, driven from GSR pads</p></li>
<li><p>(on larger devices) 1 DGE signal, driven from DGE pad</p></li>
</ul>
</li>
<li><p>per-bank configuration</p>
<ul>
<li><p>input buffer mode (high voltage or low voltage)</p></li>
<li><p>output buffer mode (high voltage or low voltage)</p></li>
</ul>
</li>
<li><p>special global configuration bits</p>
<ul>
<li><p>termination mode</p></li>
<li><p>global VREF enable</p></li>
<li><p>global DGE enable</p></li>
<li><p>32-bit standard JTAG USERCODE</p></li>
<li><p>read protection enable</p></li>
<li><p>DONE bit</p></li>
</ul>
</li>
</ul>
</section>
<section id="aim-and-fb-inputs">
<h2>AIM and FB inputs<a class="headerlink" href="#aim-and-fb-inputs" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>write me</p>
</div>
</section>
<section id="product-terms">
<h2>Product terms<a class="headerlink" href="#product-terms" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id2">
<p class="admonition-title">Todo</p>
<p>write me</p>
</div>
</section>
<section id="sum-term-xor-gate">
<h2>Sum term, XOR gate<a class="headerlink" href="#sum-term-xor-gate" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id3">
<p class="admonition-title">Todo</p>
<p>write me</p>
</div>
</section>
<section id="register">
<h2>Register<a class="headerlink" href="#register" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id4">
<p class="admonition-title">Todo</p>
<p>write me</p>
</div>
</section>
<section id="macrocell-and-iob-outputs">
<h2>Macrocell and IOB outputs<a class="headerlink" href="#macrocell-and-iob-outputs" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id5">
<p class="admonition-title">Todo</p>
<p>write me</p>
</div>
</section>
<section id="input-output-buffer">
<h2>Input/output buffer<a class="headerlink" href="#input-output-buffer" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id6">
<p class="admonition-title">Todo</p>
<p>write me</p>
</div>
</section>
<section id="global-networks">
<h2>Global networks<a class="headerlink" href="#global-networks" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id7">
<p class="admonition-title">Todo</p>
<p>write me</p>
</div>
</section>
<section id="clock-divider">
<h2>Clock divider<a class="headerlink" href="#clock-divider" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id8">
<p class="admonition-title">Todo</p>
<p>write me</p>
</div>
</section>
<section id="bank-configuration">
<h2>Bank configuration<a class="headerlink" href="#bank-configuration" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id9">
<p class="admonition-title">Todo</p>
<p>write me</p>
</div>
</section>
<section id="misc-configuration">
<h2>Misc configuration<a class="headerlink" href="#misc-configuration" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id10">
<p class="admonition-title">Todo</p>
<p>write me</p>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="intro.html" class="btn btn-neutral float-left" title="Introduction" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="bitstream.html" class="btn btn-neutral float-right" title="Bitstream structure" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>