\contentsline {section}{\numberline {1}Introduction}{2}
\contentsline {subsection}{\numberline {1.1}Objective}{2}
\contentsline {subsection}{\numberline {1.2}Tools}{2}
\contentsline {section}{\numberline {2}Modules}{2}
\contentsline {subsection}{\numberline {2.1}Adder}{2}
\contentsline {subsubsection}{\numberline {2.1.1}Half Adder}{2}
\contentsline {paragraph}{\numberline {2.1.1.1}Inputs}{2}
\contentsline {paragraph}{\numberline {2.1.1.2}Outputs}{2}
\contentsline {paragraph}{\numberline {2.1.1.3}Functionality}{2}
\contentsline {paragraph}{\numberline {2.1.1.4}Diagrams}{3}
\contentsline {paragraph}{\numberline {2.1.1.5}Testing}{3}
\contentsline {subsubsection}{\numberline {2.1.2}Full Adder}{4}
\contentsline {paragraph}{\numberline {2.1.2.1}Inputs}{4}
\contentsline {paragraph}{\numberline {2.1.2.2}Outputs}{4}
\contentsline {paragraph}{\numberline {2.1.2.3}Functionality}{5}
\contentsline {paragraph}{\numberline {2.1.2.4}Diagrams}{5}
\contentsline {paragraph}{\numberline {2.1.2.5}Testing}{5}
\contentsline {subsubsection}{\numberline {2.1.3}2 Bit Adder}{6}
\contentsline {paragraph}{\numberline {2.1.3.1}Inputs}{6}
\contentsline {paragraph}{\numberline {2.1.3.2}Outputs}{6}
\contentsline {paragraph}{\numberline {2.1.3.3}Functionality}{7}
\contentsline {paragraph}{\numberline {2.1.3.4}Diagrams}{7}
\contentsline {paragraph}{\numberline {2.1.3.5}Testing}{7}
\contentsline {subsubsection}{\numberline {2.1.4}4 Bit Adder}{8}
\contentsline {paragraph}{\numberline {2.1.4.1}Inputs}{8}
\contentsline {paragraph}{\numberline {2.1.4.2}Outputs}{8}
\contentsline {paragraph}{\numberline {2.1.4.3}Functionality}{9}
\contentsline {paragraph}{\numberline {2.1.4.4}Diagrams}{9}
\contentsline {paragraph}{\numberline {2.1.4.5}Testing}{9}
\contentsline {subsubsection}{\numberline {2.1.5}8 Bit Adder}{9}
\contentsline {paragraph}{\numberline {2.1.5.1}Inputs}{9}
\contentsline {paragraph}{\numberline {2.1.5.2}Outputs}{10}
\contentsline {paragraph}{\numberline {2.1.5.3}Functionality}{10}
\contentsline {paragraph}{\numberline {2.1.5.4}Diagrams}{10}
\contentsline {paragraph}{\numberline {2.1.5.5}Testing}{10}
\contentsline {subsubsection}{\numberline {2.1.6}16 Bit Adder}{10}
\contentsline {paragraph}{\numberline {2.1.6.1}Inputs}{10}
\contentsline {paragraph}{\numberline {2.1.6.2}Outputs}{11}
\contentsline {paragraph}{\numberline {2.1.6.3}Functionality}{11}
\contentsline {paragraph}{\numberline {2.1.6.4}Diagrams}{11}
\contentsline {paragraph}{\numberline {2.1.6.5}Testing}{11}
\contentsline {subsubsection}{\numberline {2.1.7}32 Bit Adder}{12}
\contentsline {paragraph}{\numberline {2.1.7.1}Inputs}{12}
\contentsline {paragraph}{\numberline {2.1.7.2}Outputs}{12}
\contentsline {paragraph}{\numberline {2.1.7.3}Functionality}{12}
\contentsline {paragraph}{\numberline {2.1.7.4}Diagrams}{12}
\contentsline {paragraph}{\numberline {2.1.7.5}Testing}{13}
\contentsline {subsection}{\numberline {2.2}32 Bit Multiplier}{14}
\contentsline {paragraph}{\numberline {2.2.0.1}Inputs}{14}
\contentsline {paragraph}{\numberline {2.2.0.2}Outputs}{14}
\contentsline {paragraph}{\numberline {2.2.0.3}Functionality}{14}
\contentsline {paragraph}{\numberline {2.2.0.4}Diagrams}{14}
\contentsline {paragraph}{\numberline {2.2.0.5}Testing}{15}
\contentsline {subsection}{\numberline {2.3}32 Bit Divider}{16}
\contentsline {paragraph}{\numberline {2.3.0.1}Inputs}{16}
\contentsline {paragraph}{\numberline {2.3.0.2}Outputs}{17}
\contentsline {paragraph}{\numberline {2.3.0.3}Functionality}{17}
\contentsline {paragraph}{\numberline {2.3.0.4}Diagrams}{17}
\contentsline {paragraph}{\numberline {2.3.0.5}Testing}{18}
\contentsline {subsection}{\numberline {2.4}32 Bit ALU}{19}
\contentsline {paragraph}{\numberline {2.4.0.1}Inputs}{19}
\contentsline {paragraph}{\numberline {2.4.0.2}Outputs}{20}
\contentsline {paragraph}{\numberline {2.4.0.3}Functionality}{20}
\contentsline {paragraph}{\numberline {2.4.0.4}Diagrams}{20}
\contentsline {paragraph}{\numberline {2.4.0.5}Testing}{21}
\contentsline {subsection}{\numberline {2.5}Left Shift}{22}
\contentsline {paragraph}{\numberline {2.5.0.1}Inputs}{22}
\contentsline {paragraph}{\numberline {2.5.0.2}Outputs}{22}
\contentsline {paragraph}{\numberline {2.5.0.3}Functionality}{22}
\contentsline {paragraph}{\numberline {2.5.0.4}Testing}{23}
\contentsline {subsection}{\numberline {2.6}4 Input Multiplexer}{24}
\contentsline {paragraph}{\numberline {2.6.0.1}Inputs}{24}
\contentsline {paragraph}{\numberline {2.6.0.2}Outputs}{25}
\contentsline {paragraph}{\numberline {2.6.0.3}Functionality}{25}
\contentsline {paragraph}{\numberline {2.6.0.4}Testing}{25}
\contentsline {subsection}{\numberline {2.7}Sign Extender}{26}
\contentsline {paragraph}{\numberline {2.7.0.1}Inputs}{26}
\contentsline {paragraph}{\numberline {2.7.0.2}Outputs}{26}
\contentsline {paragraph}{\numberline {2.7.0.3}Functionality}{26}
\contentsline {paragraph}{\numberline {2.7.0.4}Testing}{27}
\contentsline {subsection}{\numberline {2.8}Register}{28}
\contentsline {paragraph}{\numberline {2.8.0.1}Inputs}{28}
\contentsline {paragraph}{\numberline {2.8.0.2}Outputs}{29}
\contentsline {paragraph}{\numberline {2.8.0.3}Functionality}{29}
\contentsline {paragraph}{\numberline {2.8.0.4}Testing}{29}
