# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-DTRACE_FILE=_output.hex_ -DMAX_TEST_DEPTH=4096 -DPACKET_TRACE_PATH=_../data/basic.hex_ -GSIGMA=5 -GRATE=16 -GD_W=32 --trace -sv -CFLAGS -DVCD -CFLAGS -DVCD_FILE=\_torus_credit.vcd\_ -Itb --clk clk --cc rtl/fifo32.sv rtl/torus_xbar_1b.sv rtl/common_pkg.sv rtl/low_swing_rx.sv rtl/low_swing_tx.sv rtl/shadow_reg_combi.sv rtl/client.sv rtl/token_bucket.sv rtl/torus_switch_credit.sv rtl/dor_credit.sv rtl/credit_bp_rx.sv rtl/credit_bp_tx.sv rtl/noc_if.sv rtl/torus_credit.sv tb/test_torus_credit.sv --exe tb/test_base.cpp -top-module top --Mdir sim/"
S  10798696 71382040  1730396552   107856149  1730396552   107856149 "/usr/local/bin/verilator_bin"
S      5218   127202  1730396552   390879356  1730396552   390879356 "/usr/local/share/verilator/include/verilated_std.sv"
S      3854 36093430  1733446574   776663668  1733446574   776663668 "rtl/client.sv"
S      1469 36097965  1732750407   808484725  1732750407   808484725 "rtl/common_pkg.sv"
S      6292 36097966  1732750407   809484718  1732750407   809484718 "rtl/credit_bp_rx.sv"
S      4449 36097967  1732750407   809484718  1732750407   809484718 "rtl/credit_bp_tx.sv"
S      3107 36097970  1732751425   117930214  1732751425   117930214 "rtl/dor_credit.sv"
S      5189 36097971  1732750407   811484703  1732750407   811484703 "rtl/fifo32.sv"
S       108 36097972  1732750407   812484695  1732750407   812484695 "rtl/low_swing_rx.sv"
S       108 36097973  1732750407   813484687  1732750407   813484687 "rtl/low_swing_tx.sv"
S      4805 36093432  1732750407   813484687  1732750407   813484687 "rtl/noc_if.sv"
S       976 36097974  1732750407   814484680  1732750407   814484680 "rtl/shadow_reg_combi.sv"
S      1361 36097976  1732752899   245176555  1732752899   245176555 "rtl/token_bucket.sv"
S      6525 36097979  1733442076   355645335  1733442076   355645335 "rtl/torus_credit.sv"
S      4833 36097982  1732922992   582436327  1732922992   582436327 "rtl/torus_switch_credit.sv"
S       563 36097983  1732751162   471858549  1732751162   471858549 "rtl/torus_xbar_1b.sv"
T     18704  4259186  1733499303    67869957  1733499303    67869957 "sim//Vtop.cpp"
T     12246  4259185  1733499303    65869971  1733499303    65869971 "sim//Vtop.h"
T      2005  4259209  1733499303   367867806  1733499303   367867806 "sim//Vtop.mk"
T     36164  4259183  1733499303    63869986  1733499303    63869986 "sim//Vtop__Syms.cpp"
T     11179  4259184  1733499303    64869979  1733499303    64869979 "sim//Vtop__Syms.h"
T       290  4259307  1733499303   310868215  1733499303   310868215 "sim//Vtop__TraceDecls__0__Slow.cpp"
T    776639  4259309  1733499303   328868086  1733499303   328868086 "sim//Vtop__Trace__0.cpp"
T   2489058  4259306  1733499303   246868674  1733499303   246868674 "sim//Vtop__Trace__0__Slow.cpp"
T    795353  4259310  1733499303   344867971  1733499303   344867971 "sim//Vtop__Trace__1.cpp"
T   1089248  4258409  1733499303   270868501  1733499303   270868501 "sim//Vtop__Trace__1__Slow.cpp"
T   1084303  4259312  1733499303   365867820  1733499303   365867820 "sim//Vtop__Trace__2.cpp"
T    760141  4256633  1733499303   288868372  1733499303   288868372 "sim//Vtop__Trace__2__Slow.cpp"
T   1055972  4258410  1733499303   309868222  1733499303   309868222 "sim//Vtop__Trace__3__Slow.cpp"
T     92133  4259188  1733499303    69869943  1733499303    69869943 "sim//Vtop___024root.h"
T    979035  4259197  1733499303   144869405  1733499303   144869405 "sim//Vtop___024root__DepSet_h84412442__0.cpp"
T   1198217  4254015  1733499303    93869771  1733499303    93869771 "sim//Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T   1524677  4254016  1733499303   162869276  1733499303   162869276 "sim//Vtop___024root__DepSet_h84412442__1.cpp"
T   1512026  4259192  1733499303   111869641  1733499303   111869641 "sim//Vtop___024root__DepSet_h84412442__1__Slow.cpp"
T    397436  4259198  1733499303   168869233  1733499303   168869233 "sim//Vtop___024root__DepSet_h84412442__2.cpp"
T    388353  4259193  1733499303   118869591  1733499303   118869591 "sim//Vtop___024root__DepSet_h84412442__2__Slow.cpp"
T    667066  4259199  1733499303   179869154  1733499303   179869154 "sim//Vtop___024root__DepSet_heccd7ead__0.cpp"
T    113022  4259195  1733499303   122869563  1733499303   122869563 "sim//Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      4082  4259304  1733499303   180869147  1733499303   180869147 "sim//Vtop___024root__DepSet_heccd7ead__1.cpp"
T       620  4259191  1733499303    71869928  1733499303    71869928 "sim//Vtop___024root__Slow.cpp"
T       746  4259187  1733499303    67869957  1733499303    67869957 "sim//Vtop__pch.h"
T      1816  4254018  1733499303   367867806  1733499303   367867806 "sim//Vtop__ver.d"
T         0        0  1733499303   367867806  1733499303   367867806 "sim//Vtop__verFiles.dat"
T      2443  4259208  1733499303   366867813  1733499303   366867813 "sim//Vtop_classes.mk"
T      3049  4259558  1733499303    70869935  1733499303    70869935 "sim//Vtop_credit_bp_rx__pi34.h"
T    434301  4259567  1733499303   192869061  1733499303   192869061 "sim//Vtop_credit_bp_rx__pi34__DepSet_h5fd749be__0.cpp"
T     11717  4259566  1733499303   181869139  1733499303   181869139 "sim//Vtop_credit_bp_rx__pi34__DepSet_h935b1961__0__Slow.cpp"
T       701  4259561  1733499303   180869147  1733499303   180869147 "sim//Vtop_credit_bp_rx__pi34__Slow.cpp"
T       915  4259559  1733499303    70869935  1733499303    70869935 "sim//Vtop_noc_if__D20_X2_Y2_V3.h"
T       412  4259569  1733499303   193869053  1733499303   193869053 "sim//Vtop_noc_if__D20_X2_Y2_V3__DepSet_h1c8005e7__0.cpp"
T       793  4259568  1733499303   193869053  1733499303   193869053 "sim//Vtop_noc_if__D20_X2_Y2_V3__DepSet_h1c8005e7__0__Slow.cpp"
T       719  4252123  1733499303   192869061  1733499303   192869061 "sim//Vtop_noc_if__D20_X2_Y2_V3__Slow.cpp"
T       915  4259560  1733499303    71869928  1733499303    71869928 "sim//Vtop_noc_if__V3_X2_Y2_D20.h"
T       412  4259572  1733499303   194869046  1733499303   194869046 "sim//Vtop_noc_if__V3_X2_Y2_D20__DepSet_h39fd2e1c__0.cpp"
T       793  4259571  1733499303   194869046  1733499303   194869046 "sim//Vtop_noc_if__V3_X2_Y2_D20__DepSet_h39fd2e1c__0__Slow.cpp"
T       719  4259570  1733499303   193869053  1733499303   193869053 "sim//Vtop_noc_if__V3_X2_Y2_D20__Slow.cpp"
S      1127 36097991  1732750407   823484612  1732750407   823484612 "tb/test_torus_credit.sv"
