MIG: 15:34:58 : Running customizer.xit
MIG: 15:34:59 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 15:34:59 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/.Xil/Vivado-28592-SPX-Workstation/coregen/mig_7series_0
MIG: 15:34:59 : synp_flow:  -- synthesis_mode: Other
MIG: 15:34:59 : outputDirectory: /home/spartan/.Xil/Vivado-28592-SPX-Workstation/coregen/mig_7series_0/_tmp/
MIG: 15:34:59 : vivado_mode: xpg_pa
MIG: 15:34:59 :  locked false  
MIG: 15:34:59 : HDL Language: Verilog
MIG: 15:34:59 : compInfo: true
MIG: 15:34:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:34:59 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 15:34:59 : I am in catch area
MIG: 15:34:59 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/.Xil/Vivado-28592-SPX-Workstation/coregen/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/.Xil/Vivado-28592-SPX-Workstation/coregen/mig_7series_0/xil_txt.out ... 
MIG: 15:43:32 : Prasad before: xmlPropertyPrj --  .prj
MIG: 15:43:32 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 15:43:32 : XML_INPUT_FILE: /home/spartan/.Xil/Vivado-28592-SPX-Workstation/coregen/mig_7series_0/mig_a.prj
MIG: 15:43:32 : Component_Name: mig_7series_0
MIG: 15:43:32 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:43:32 : Moving mig_7series_0 ...
MIG: 15:43:32 : Moving mig_7series_0.veo ...
MIG: 15:43:32 : Sending back 0
MIG: 15:43:33 : xml_input_file: mig_a.prj
MIG: 15:43:33 : Absolute path of xml_input_file: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/build/zc706_mig_conf/zc706_mig_conf.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:43:33 : xml_input_file: mig_a.prj
MIG: 15:43:33 : Absolute path of xml_input_file: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/build/zc706_mig_conf/zc706_mig_conf.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:43:33 : In updateAllModelParams
MIG: 15:43:33 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:43:33 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:43:33 : XGUI hdlLanguage: Verilog
MIG: 15:43:33 : xgui vivado_mode: xpg_pa
MIG: 15:43:33 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:43:33 : Reading /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/build/zc706_mig_conf/zc706_mig_conf.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 15:43:34 : 1
MIG: 15:43:34 : Inside fn mem: DDR3
MIG: 15:43:34 : detect_uiclk: 200000000
MIG: 15:43:34 : cntrl:  memtype: DDR3
MIG: 15:43:34 : 800
MIG: 15:43:34 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:43:34 : 
MIG: 15:43:34 : 
MIG: 15:43:34 : 200000000
MIG: 15:43:34 : 
MIG: 15:43:34 :  polarity_value: 1
MIG: 15:43:34 : 
MIG: 15:43:34 : 
MIG: 15:43:34 : cntrl:  memtype: DDR3
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:43:34 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:43:34 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:43:34 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:43:34 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:43:34 : 8
MIG: 15:43:34 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:43:34 : 64
MIG: 15:43:34 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:43:34 : 8
MIG: 15:43:34 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:43:34 : 3
MIG: 15:43:34 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:43:34 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: ECC ==> OFF
MIG: 15:43:34 : 64
MIG: 15:43:34 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:43:34 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:43:34 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:43:34 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:43:34 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:43:34 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:43:34 : 28
MIG: 15:43:34 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:43:34 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:43:34 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:43:34 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:43:34 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:43:34 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:43:34 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:43:34 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:43:34 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:43:34 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:43:34 :  Invalid Param: DDR3_CL ==> 11
MIG: 15:43:34 :  Invalid Param: DDR3_CWL ==> 8
MIG: 15:43:34 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:43:34 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:43:34 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:43:34 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:43:34 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:43:34 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:43:34 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:43:34 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 15:43:34 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:43:34 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:43:34 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:43:34 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:43:34 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:43:34 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:43:34 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:43:34 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 15:43:34 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:43:34 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:43:34 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:43:34 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:43:34 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 15:43:34 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:43:34 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:43:34 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 15:43:34 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:43:34 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:43:34 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:43:34 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:43:34 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:43:34 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:43:34 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 15:43:34 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 15:43:34 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:43:34 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:43:34 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:43:34 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 15:43:34 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 15:43:34 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:43:34 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:43:34 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:43:34 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 15:43:34 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 15:43:34 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 15:43:34 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 15:43:34 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 15:43:34 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 15:43:34 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 15:43:34 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:43:34 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 15:43:34 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 15:43:34 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 15:43:34 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:43:34 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 15:43:34 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 15:43:34 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 15:43:34 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 15:43:34 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 15:43:34 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 15:43:34 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 15:43:34 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 15:43:34 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 15:43:34 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 15:43:34 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 15:43:34 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 15:43:34 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:43:34 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:43:34 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:43:34 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:43:34 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:43:34 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:43:34 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:43:34 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:43:34 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:43:34 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:43:34 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:43:34 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:43:34 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:43:34 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:43:34 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:43:34 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 15:43:34 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 15:43:34 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 15:43:34 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 15:43:34 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 15:43:34 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 15:43:34 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:43:34 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:43:34 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:43:34 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:43:34 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:43:34 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:43:34 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:43:34 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:43:34 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 15:43:34 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:43:34 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:43:34 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 15:43:34 : 4
MIG: 15:43:34 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:43:34 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:43:34 : 
MIG: 15:43:34 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:43:34 : 
MIG: 15:43:34 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:43:34 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:43:34 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:43:34 : NOBUF
MIG: 15:43:34 : NONE
MIG: 15:43:34 : 
MIG: 15:43:34 : Same Interface
MIG: 15:43:35 : Running synthesis.xit
MIG: 15:43:35 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:43:35 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:43:35 : Running vlog_synth_rpr.xit
MIG: 15:43:35 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:43:35 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:43:35 : Running simulation.xit
MIG: 15:43:36 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:43:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:43:36 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:43:36 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:43:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:43:36 : Running implementation.xit
MIG: 15:43:36 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:43:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:53:36 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:36 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 15:53:36 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:36 : outputDirectory: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 15:53:36 : vivado_mode: xpg_pa
MIG: 15:53:36 :  locked false  
MIG: 15:53:36 : HDL Language: Verilog
MIG: 15:53:36 : compInfo: false
MIG: 15:53:36 : Vivado Options xc7z045 ffg900 -2
MIG: 15:53:36 : 1: xc7z045 2: ffg900 3: -2
MIG: 15:53:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:53:36 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 15:53:36 : I am in catch area
MIG: 15:53:36 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 15:53:44 : XML_INPUT_FILE: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 15:53:44 : Component_Name: mig_7series_0
MIG: 15:53:44 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:53:44 : Moving mig_7series_0 ...
MIG: 15:53:44 : Moving mig_7series_0.veo ...
MIG: 15:54:07 : Running synthesis.xit
MIG: 15:54:07 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:54:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:54:07 : Running vlog_synth_rpr.xit
MIG: 15:54:07 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:54:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:54:07 : Running implementation.xit
MIG: 15:54:07 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:54:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:36:11 : xml_input_file: mig_a.prj
MIG: 12:36:11 : Absolute path of xml_input_file: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 12:36:11 : xml_input_file: mig_a.prj
MIG: 12:36:11 : Absolute path of xml_input_file: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 14:00:47 : Running synthesis.xit
MIG: 14:00:47 : ################# RUNNING MIG BATCH ###################
MIG: 14:00:47 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 14:00:47 : synp_flow:  -- synthesis_mode: Other
MIG: 14:00:47 : outputDirectory: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 14:00:47 : vivado_mode: xpg_pa
MIG: 14:00:47 :  locked false  
MIG: 14:00:47 : HDL Language: Verilog
MIG: 14:00:47 : compInfo: false
MIG: 14:00:47 : Vivado Options xc7z045 ffg900 -2
MIG: 14:00:47 : 1: xc7z045 2: ffg900 3: -2
MIG: 14:00:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:00:47 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 14:00:47 : I am in catch area
MIG: 14:00:47 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 14:00:55 : XML_INPUT_FILE: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 14:00:55 : Component_Name: mig_7series_0
MIG: 14:00:55 : Moving mig_7series_0_xmdf.tcl ...
MIG: 14:00:55 : Moving mig_7series_0 ...
MIG: 14:00:55 : Moving mig_7series_0.veo ...
MIG: 14:00:55 : Running vlog_synth_rpr.xit
MIG: 14:00:55 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 14:00:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:00:56 : Running implementation.xit
MIG: 14:00:56 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 14:00:56 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:12:12 : Running synthesis.xit
MIG: 16:12:12 : ################# RUNNING MIG BATCH ###################
MIG: 16:12:12 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 16:12:12 : synp_flow:  -- synthesis_mode: Other
MIG: 16:12:12 : outputDirectory: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 16:12:12 : vivado_mode: xpg_pa
MIG: 16:12:12 :  locked false  
MIG: 16:12:12 : HDL Language: Verilog
MIG: 16:12:12 : compInfo: false
MIG: 16:12:12 : Vivado Options xc7z045 ffg900 -2
MIG: 16:12:12 : 1: xc7z045 2: ffg900 3: -2
MIG: 16:12:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:12:12 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 16:12:12 : I am in catch area
MIG: 16:12:12 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 16:12:20 : XML_INPUT_FILE: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 16:12:20 : Component_Name: mig_7series_0
MIG: 16:12:20 : Moving mig_7series_0_xmdf.tcl ...
MIG: 16:12:20 : Moving mig_7series_0 ...
MIG: 16:12:20 : Moving mig_7series_0.veo ...
MIG: 16:12:20 : Running vlog_synth_rpr.xit
MIG: 16:12:20 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:12:20 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:12:20 : Running implementation.xit
MIG: 16:12:20 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:12:20 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:32:18 : xml_input_file: mig_a.prj
MIG: 17:32:18 : Absolute path of xml_input_file: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 17:32:18 : xml_input_file: mig_a.prj
MIG: 17:32:18 : Absolute path of xml_input_file: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 18:07:05 : Running synthesis.xit
MIG: 18:07:05 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:07:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:07:05 : Running vlog_synth_rpr.xit
MIG: 18:07:05 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:07:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:07:05 : Running implementation.xit
MIG: 18:07:05 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:07:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:19:36 : Running synthesis.xit
MIG: 21:19:36 : ################# RUNNING MIG BATCH ###################
MIG: 21:19:36 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 21:19:36 : synp_flow:  -- synthesis_mode: Other
MIG: 21:19:36 : outputDirectory: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 21:19:36 : vivado_mode: xpg_pa
MIG: 21:19:36 :  locked false  
MIG: 21:19:36 : HDL Language: Verilog
MIG: 21:19:36 : compInfo: false
MIG: 21:19:36 : Vivado Options xc7z045 ffg900 -2
MIG: 21:19:36 : 1: xc7z045 2: ffg900 3: -2
MIG: 21:19:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:19:36 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 21:19:36 : I am in catch area
MIG: 21:19:36 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 21:19:44 : XML_INPUT_FILE: /home/spartan/OpenPiton/openpiton-src-16-10-26-r4/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 21:19:44 : Component_Name: mig_7series_0
MIG: 21:19:44 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:19:44 : Moving mig_7series_0 ...
MIG: 21:19:44 : Moving mig_7series_0.veo ...
MIG: 21:19:44 : Running vlog_synth_rpr.xit
MIG: 21:19:44 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:19:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:19:44 : Running implementation.xit
MIG: 21:19:44 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:19:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:46:49 : ################# RUNNING MIG BATCH ###################
MIG: 00:46:49 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 00:46:49 : synp_flow:  -- synthesis_mode: Other
MIG: 00:46:49 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 00:46:49 : vivado_mode: xpg_pa
MIG: 00:46:49 :  locked false  
MIG: 00:46:49 : HDL Language: Verilog
MIG: 00:46:49 : compInfo: false
MIG: 00:46:49 : Vivado Options xc7z045 ffg900 -2
MIG: 00:46:49 : 1: xc7z045 2: ffg900 3: -2
MIG: 00:46:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:46:49 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 00:46:49 : I am in catch area
MIG: 00:46:49 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 00:46:57 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 00:46:57 : Component_Name: mig_7series_0
MIG: 00:46:57 : Moving mig_7series_0_xmdf.tcl ...
MIG: 00:46:57 : Moving mig_7series_0 ...
MIG: 00:46:57 : Moving mig_7series_0.veo ...
MIG: 01:07:20 : Running synthesis.xit
MIG: 01:07:20 : ################# RUNNING MIG BATCH ###################
MIG: 01:07:20 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 01:07:20 : synp_flow:  -- synthesis_mode: Other
MIG: 01:07:20 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 01:07:20 : vivado_mode: xpg_pa
MIG: 01:07:20 :  locked false  
MIG: 01:07:20 : HDL Language: Verilog
MIG: 01:07:20 : compInfo: false
MIG: 01:07:20 : Vivado Options xc7z045 ffg900 -2
MIG: 01:07:20 : 1: xc7z045 2: ffg900 3: -2
MIG: 01:07:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:07:20 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 01:07:20 : I am in catch area
MIG: 01:07:20 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 01:07:29 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 01:07:29 : Component_Name: mig_7series_0
MIG: 01:07:29 : Moving mig_7series_0_xmdf.tcl ...
MIG: 01:07:29 : Moving mig_7series_0 ...
MIG: 01:07:29 : Moving mig_7series_0.veo ...
MIG: 01:07:29 : Running vlog_synth_rpr.xit
MIG: 01:07:29 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:07:29 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:07:29 : Running implementation.xit
MIG: 01:07:29 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:07:29 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:15:24 : Running synthesis.xit
MIG: 01:15:24 : ################# RUNNING MIG BATCH ###################
MIG: 01:15:24 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 01:15:24 : synp_flow:  -- synthesis_mode: Other
MIG: 01:15:24 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 01:15:24 : vivado_mode: xpg_pa
MIG: 01:15:24 :  locked false  
MIG: 01:15:24 : HDL Language: Verilog
MIG: 01:15:24 : compInfo: false
MIG: 01:15:24 : Vivado Options xc7z045 ffg900 -2
MIG: 01:15:24 : 1: xc7z045 2: ffg900 3: -2
MIG: 01:15:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:15:24 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 01:15:24 : I am in catch area
MIG: 01:15:24 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 01:15:32 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 01:15:32 : Component_Name: mig_7series_0
MIG: 01:15:32 : Moving mig_7series_0_xmdf.tcl ...
MIG: 01:15:32 : Moving mig_7series_0 ...
MIG: 01:15:32 : Moving mig_7series_0.veo ...
MIG: 01:15:32 : Running vlog_synth_rpr.xit
MIG: 01:15:32 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:15:32 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:15:32 : Running implementation.xit
MIG: 01:15:32 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:15:32 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:11:41 : Running synthesis.xit
MIG: 00:11:41 : ################# RUNNING MIG BATCH ###################
MIG: 00:11:41 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 00:11:41 : synp_flow:  -- synthesis_mode: Other
MIG: 00:11:41 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 00:11:41 : vivado_mode: xpg_pa
MIG: 00:11:41 :  locked false  
MIG: 00:11:41 : HDL Language: Verilog
MIG: 00:11:41 : compInfo: false
MIG: 00:11:41 : Vivado Options xc7z045 ffg900 -2
MIG: 00:11:41 : 1: xc7z045 2: ffg900 3: -2
MIG: 00:11:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:11:41 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 00:11:41 : I am in catch area
MIG: 00:11:41 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 00:11:54 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 00:11:54 : Component_Name: mig_7series_0
MIG: 00:11:54 : Moving mig_7series_0_xmdf.tcl ...
MIG: 00:11:54 : Moving mig_7series_0 ...
MIG: 00:11:54 : Moving mig_7series_0.veo ...
MIG: 00:11:54 : Running vlog_synth_rpr.xit
MIG: 00:11:54 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:11:54 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:11:54 : Running implementation.xit
MIG: 00:11:54 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:11:54 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:53:07 : xml_input_file: mig_a.prj
MIG: 01:53:07 : Absolute path of xml_input_file: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 01:53:07 : xml_input_file: mig_a.prj
MIG: 01:53:07 : Absolute path of xml_input_file: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 12:31:46 : Running customizer.xit
MIG: 12:31:46 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 12:31:46 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0
MIG: 12:31:46 : synp_flow:  -- synthesis_mode: Other
MIG: 12:31:46 : outputDirectory: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/_tmp/
MIG: 12:31:46 : vivado_mode: xpg_pa
MIG: 12:31:46 :  locked false  
MIG: 12:31:46 : HDL Language: Verilog
MIG: 12:31:46 : compInfo: false
MIG: 12:31:46 : Vivado Options xc7z045 ffg900 -2
MIG: 12:31:46 : 1: xc7z045 2: ffg900 3: -2
MIG: 12:31:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:31:46 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 12:31:46 : I am in catch area
MIG: 12:31:46 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/xil_txt.out ... 
MIG: 12:32:51 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 12:32:51 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 12:32:51 : XML_INPUT_FILE: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/mig_b.prj
MIG: 12:32:51 : Component_Name: mig_7series_0
MIG: 12:32:51 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:32:51 : Moving mig_7series_0 ...
MIG: 12:32:51 : Moving mig_7series_0.veo ...
MIG: 12:32:51 : Sending back 0
MIG: 12:32:51 : xml_input_file: mig_b.prj
MIG: 12:32:51 : Absolute path of xml_input_file: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_b.prj
MIG: 12:32:51 : xml_input_file: mig_b.prj
MIG: 12:32:51 : Absolute path of xml_input_file: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_b.prj
MIG: 12:32:51 : In updateAllModelParams
MIG: 12:32:51 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:32:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:32:51 : XGUI hdlLanguage: Verilog
MIG: 12:32:51 : xgui vivado_mode: xpg_pa
MIG: 12:32:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:32:51 : Reading /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 12:32:53 : 
MIG: 12:32:53 : Inside fn mem: DDR3
MIG: 12:32:53 : detect_uiclk: 200000000
MIG: 12:32:53 : cntrl:  memtype: DDR3
MIG: 12:32:53 : 
MIG: 12:32:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:32:53 : 
MIG: 12:32:53 : 
MIG: 12:32:53 : 
MIG: 12:32:53 : 
MIG: 12:32:53 :  polarity_value: 1
MIG: 12:32:53 : 
MIG: 12:32:53 : 
MIG: 12:32:53 : cntrl:  memtype: DDR3
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:32:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:32:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:32:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:32:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:32:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: ECC ==> OFF
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:32:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:32:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:32:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:32:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:32:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:32:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:32:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:32:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:32:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:32:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:32:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:32:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:32:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:32:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:32:53 :  Invalid Param: DDR3_CL ==> 11
MIG: 12:32:53 :  Invalid Param: DDR3_CWL ==> 8
MIG: 12:32:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:32:53 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:32:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:32:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:32:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:32:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:32:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:32:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 12:32:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:32:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:32:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:32:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:32:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:32:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:32:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:32:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 12:32:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:32:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:32:53 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:32:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:32:53 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 12:32:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:32:53 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:32:53 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 12:32:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:32:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:32:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:32:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:32:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:32:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:32:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 12:32:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 12:32:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:32:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:32:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:32:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 12:32:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 12:32:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:32:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:32:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:32:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 12:32:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 12:32:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 12:32:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 12:32:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 12:32:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 12:32:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 12:32:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:32:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 12:32:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 12:32:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 12:32:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:32:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 12:32:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 12:32:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 12:32:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 12:32:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 12:32:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 12:32:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 12:32:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 12:32:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 12:32:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 12:32:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 12:32:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 12:32:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:32:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:32:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:32:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:32:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:32:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:32:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:32:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:32:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:32:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:32:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:32:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:32:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:32:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:32:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:32:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 12:32:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 12:32:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 12:32:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 12:32:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 12:32:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 12:32:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:32:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:32:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:32:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:32:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:32:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:32:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:32:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:32:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 12:32:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:32:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:32:53 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 12:32:53 : 
MIG: 12:32:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:32:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:32:53 : ON
MIG: 12:32:53 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 12:32:53 : ON
MIG: 12:32:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:32:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:32:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:32:53 : 
MIG: 12:32:53 : 
MIG: 12:32:53 : 
MIG: 12:32:53 : Same Interface
MIG: 12:32:55 : Running synthesis.xit
MIG: 12:32:55 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:32:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:32:55 : Running vlog_synth_rpr.xit
MIG: 12:32:55 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:32:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:32:55 : Running simulation.xit
MIG: 12:32:55 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:32:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:32:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:32:55 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:32:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:32:55 : Running implementation.xit
MIG: 12:32:55 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:32:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:59:19 : Running customizer.xit
MIG: 12:59:19 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 12:59:19 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0
MIG: 12:59:19 : synp_flow:  -- synthesis_mode: Other
MIG: 12:59:19 : outputDirectory: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/_tmp/
MIG: 12:59:19 : vivado_mode: xpg_pa
MIG: 12:59:19 :  locked false  
MIG: 12:59:19 : HDL Language: Verilog
MIG: 12:59:19 : compInfo: false
MIG: 12:59:19 : Vivado Options xc7z045 ffg900 -2
MIG: 12:59:19 : 1: xc7z045 2: ffg900 3: -2
MIG: 12:59:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:59:19 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 12:59:19 : I am in catch area
MIG: 12:59:19 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/xil_txt.out ... 
MIG: 12:59:52 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 12:59:52 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 12:59:52 : XML_INPUT_FILE: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/mig_a.prj
MIG: 12:59:52 : Component_Name: mig_7series_0
MIG: 12:59:52 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:59:52 : Moving mig_7series_0 ...
MIG: 12:59:52 : Moving mig_7series_0.veo ...
MIG: 12:59:52 : Sending back 0
MIG: 12:59:52 : xml_input_file: mig_a.prj
MIG: 12:59:52 : Absolute path of xml_input_file: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 12:59:52 : xml_input_file: mig_a.prj
MIG: 12:59:52 : Absolute path of xml_input_file: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 12:59:52 : In updateAllModelParams
MIG: 12:59:52 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:59:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:59:52 : XGUI hdlLanguage: Verilog
MIG: 12:59:52 : xgui vivado_mode: xpg_pa
MIG: 12:59:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:59:52 : Reading /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 12:59:53 : 
MIG: 12:59:53 : Inside fn mem: DDR3
MIG: 12:59:53 : detect_uiclk: 200000000
MIG: 12:59:53 : cntrl:  memtype: DDR3
MIG: 12:59:53 : 
MIG: 12:59:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:59:53 : 
MIG: 12:59:53 : 
MIG: 12:59:53 : 
MIG: 12:59:53 : 
MIG: 12:59:53 :  polarity_value: 1
MIG: 12:59:53 : 
MIG: 12:59:53 : 
MIG: 12:59:53 : cntrl:  memtype: DDR3
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:59:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:59:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:59:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:59:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:59:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: ECC ==> OFF
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:59:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:59:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:59:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:59:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:59:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:59:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:59:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:59:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:59:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:59:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:59:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:59:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:59:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:59:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:59:53 :  Invalid Param: DDR3_CL ==> 11
MIG: 12:59:53 :  Invalid Param: DDR3_CWL ==> 8
MIG: 12:59:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:59:53 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:59:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:59:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:59:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:59:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:59:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:59:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 12:59:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:59:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:59:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:59:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:59:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:59:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:59:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:59:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 12:59:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:59:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:59:53 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:59:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:59:53 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 12:59:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:59:53 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:59:53 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 12:59:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:59:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:59:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:59:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:59:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:59:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:59:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 12:59:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 12:59:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:59:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:59:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:59:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 12:59:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 12:59:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:59:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:59:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:59:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 12:59:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 12:59:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 12:59:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 12:59:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 12:59:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 12:59:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 12:59:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:59:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 12:59:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 12:59:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 12:59:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:59:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 12:59:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 12:59:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 12:59:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 12:59:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 12:59:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 12:59:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 12:59:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 12:59:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 12:59:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 12:59:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 12:59:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 12:59:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:59:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:59:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:59:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:59:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:59:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:59:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:59:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:59:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:59:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:59:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:59:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:59:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:59:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:59:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:59:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 12:59:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 12:59:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 12:59:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 12:59:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 12:59:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 12:59:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:59:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:59:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:59:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:59:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:59:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:59:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:59:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:59:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 12:59:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:59:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:59:53 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 12:59:53 : 
MIG: 12:59:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:59:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:59:53 : OFF
MIG: 12:59:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:59:53 : OFF
MIG: 12:59:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:59:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:59:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:59:53 : 
MIG: 12:59:53 : 
MIG: 12:59:53 : 
MIG: 12:59:53 : Same Interface
MIG: 13:00:00 : Running synthesis.xit
MIG: 13:00:00 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 13:00:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:00:00 : Running vlog_synth_rpr.xit
MIG: 13:00:00 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 13:00:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:00:00 : Running simulation.xit
MIG: 13:00:00 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 13:00:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:00:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:00:00 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 13:00:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:00:01 : Running implementation.xit
MIG: 13:00:01 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 13:00:01 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:11:44 : Running customizer.xit
MIG: 14:11:44 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 14:11:44 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0
MIG: 14:11:44 : synp_flow:  -- synthesis_mode: Other
MIG: 14:11:44 : outputDirectory: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/_tmp/
MIG: 14:11:44 : vivado_mode: xpg_pa
MIG: 14:11:44 :  locked false  
MIG: 14:11:44 : HDL Language: Verilog
MIG: 14:11:44 : compInfo: false
MIG: 14:11:44 : Vivado Options xc7z045 ffg900 -2
MIG: 14:11:44 : 1: xc7z045 2: ffg900 3: -2
MIG: 14:11:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:11:44 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 14:11:44 : I am in catch area
MIG: 14:11:44 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/xil_txt.out ... 
MIG: 14:14:34 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 14:14:34 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 14:14:34 : XML_INPUT_FILE: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/mig_b.prj
MIG: 14:14:34 : Component_Name: mig_7series_0
MIG: 14:14:34 : Moving mig_7series_0_xmdf.tcl ...
MIG: 14:14:34 : Moving mig_7series_0 ...
MIG: 14:14:34 : Moving mig_7series_0.veo ...
MIG: 14:14:34 : Sending back 0
MIG: 14:14:34 : xml_input_file: mig_b.prj
MIG: 14:14:34 : Absolute path of xml_input_file: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_b.prj
MIG: 14:14:34 : xml_input_file: mig_b.prj
MIG: 14:14:34 : Absolute path of xml_input_file: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_b.prj
MIG: 14:14:34 : In updateAllModelParams
MIG: 14:14:34 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 14:14:34 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:14:34 : XGUI hdlLanguage: Verilog
MIG: 14:14:34 : xgui vivado_mode: xpg_pa
MIG: 14:14:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:14:34 : Reading /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 14:14:36 : 
MIG: 14:14:36 : Inside fn mem: DDR3
MIG: 14:14:36 : detect_uiclk: 200000000
MIG: 14:14:36 : cntrl:  memtype: DDR3
MIG: 14:14:36 : 
MIG: 14:14:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:14:36 : 
MIG: 14:14:36 : 
MIG: 14:14:36 : 
MIG: 14:14:36 : 
MIG: 14:14:36 :  polarity_value: 1
MIG: 14:14:36 : 
MIG: 14:14:36 : 
MIG: 14:14:36 : cntrl:  memtype: DDR3
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:14:36 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:14:36 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:14:36 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 14:14:36 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 14:14:36 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: ECC ==> OFF
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 14:14:36 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:14:36 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:14:36 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:14:36 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:14:36 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:14:36 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:14:36 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:14:36 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 14:14:36 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:14:36 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 14:14:36 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:14:36 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:14:36 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:14:36 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:14:36 :  Invalid Param: DDR3_CL ==> 11
MIG: 14:14:36 :  Invalid Param: DDR3_CWL ==> 8
MIG: 14:14:36 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:14:36 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:14:36 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:14:36 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:14:36 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:14:36 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:14:36 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:14:36 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:14:36 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:14:36 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 14:14:36 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 14:14:36 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:14:36 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:14:36 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:14:36 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:14:36 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 14:14:36 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:14:36 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:14:36 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 14:14:36 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:14:36 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 14:14:36 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:14:36 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 14:14:36 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 14:14:36 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:14:36 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:14:36 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:14:36 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:14:36 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:14:36 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:14:36 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 14:14:36 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 14:14:36 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 14:14:36 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:14:36 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:14:36 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 14:14:36 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 14:14:36 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 14:14:36 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:14:36 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:14:36 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 14:14:36 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 14:14:36 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 14:14:36 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 14:14:36 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 14:14:36 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 14:14:36 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 14:14:36 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:14:36 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 14:14:36 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 14:14:36 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 14:14:36 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:14:36 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 14:14:36 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 14:14:36 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 14:14:36 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 14:14:36 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 14:14:36 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 14:14:36 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 14:14:36 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 14:14:36 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 14:14:36 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 14:14:36 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 14:14:36 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 14:14:36 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:14:36 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:14:36 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:14:36 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:14:36 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:14:36 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 14:14:36 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 14:14:36 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:14:36 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:14:36 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:14:36 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:14:36 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:14:36 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:14:36 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:14:36 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:14:36 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 14:14:36 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 14:14:36 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 14:14:36 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 14:14:36 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 14:14:36 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 14:14:36 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:14:36 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:14:36 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:14:36 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:14:36 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:14:36 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:14:36 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:14:36 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:14:36 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 14:14:36 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:14:36 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:14:36 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 14:14:36 : 
MIG: 14:14:36 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:14:36 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:14:36 : ON
MIG: 14:14:36 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 14:14:36 : ON
MIG: 14:14:36 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:14:36 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:14:36 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:14:36 : 
MIG: 14:14:36 : 
MIG: 14:14:36 : 
MIG: 14:14:36 : Same Interface
MIG: 14:14:38 : Running synthesis.xit
MIG: 14:14:38 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 14:14:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:14:38 : Running vlog_synth_rpr.xit
MIG: 14:14:38 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 14:14:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:14:38 : Running simulation.xit
MIG: 14:14:38 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 14:14:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:14:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:14:38 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 14:14:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:14:38 : Running implementation.xit
MIG: 14:14:38 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 14:14:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:35:03 : Running customizer.xit
MIG: 20:35:03 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:35:03 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0
MIG: 20:35:03 : synp_flow:  -- synthesis_mode: Other
MIG: 20:35:03 : outputDirectory: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/_tmp/
MIG: 20:35:03 : vivado_mode: xpg_pa
MIG: 20:35:03 :  locked false  
MIG: 20:35:03 : HDL Language: Verilog
MIG: 20:35:03 : compInfo: false
MIG: 20:35:03 : Vivado Options xc7z045 ffg900 -2
MIG: 20:35:03 : 1: xc7z045 2: ffg900 3: -2
MIG: 20:35:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:35:03 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 20:35:03 : I am in catch area
MIG: 20:35:03 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/xil_txt.out ... 
MIG: 20:36:08 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 20:36:08 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 20:36:08 : XML_INPUT_FILE: /home/spartan/.Xil/Vivado-2673-SPX-Workstation/coregen/mig_7series_0/mig_a.prj
MIG: 20:36:08 : Component_Name: mig_7series_0
MIG: 20:36:08 : Moving mig_7series_0_xmdf.tcl ...
MIG: 20:36:08 : Moving mig_7series_0 ...
MIG: 20:36:08 : Moving mig_7series_0.veo ...
MIG: 20:36:08 : Sending back 0
MIG: 20:36:09 : xml_input_file: mig_a.prj
MIG: 20:36:09 : Absolute path of xml_input_file: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 20:36:09 : xml_input_file: mig_a.prj
MIG: 20:36:09 : Absolute path of xml_input_file: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 20:36:09 : In updateAllModelParams
MIG: 20:36:09 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:36:09 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:36:09 : XGUI hdlLanguage: Verilog
MIG: 20:36:09 : xgui vivado_mode: xpg_pa
MIG: 20:36:09 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:36:09 : Reading /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 20:36:09 : 
MIG: 20:36:09 : Inside fn mem: DDR3
MIG: 20:36:09 : detect_uiclk: 200000000
MIG: 20:36:09 : cntrl:  memtype: DDR3
MIG: 20:36:09 : 
MIG: 20:36:09 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:36:09 : 
MIG: 20:36:09 : 
MIG: 20:36:09 : 
MIG: 20:36:09 : 
MIG: 20:36:09 :  polarity_value: 1
MIG: 20:36:09 : 
MIG: 20:36:09 : 
MIG: 20:36:09 : cntrl:  memtype: DDR3
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:36:09 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:36:09 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:36:09 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 20:36:09 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 20:36:09 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: ECC ==> OFF
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 20:36:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:36:09 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:36:09 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:36:09 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:36:09 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:36:09 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:36:09 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 20:36:09 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 20:36:09 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:36:09 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 20:36:09 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:36:09 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:36:09 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:36:09 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:36:09 :  Invalid Param: DDR3_CL ==> 11
MIG: 20:36:09 :  Invalid Param: DDR3_CWL ==> 8
MIG: 20:36:09 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:36:09 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:36:09 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:36:09 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:36:09 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:36:09 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:36:09 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 20:36:09 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:36:09 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:36:09 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 20:36:09 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 20:36:09 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:36:09 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:36:09 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:36:09 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:36:09 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 20:36:09 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:36:09 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:36:09 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 20:36:09 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:36:09 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:36:09 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:36:09 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 20:36:09 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:36:09 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 20:36:09 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:36:09 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:36:09 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:36:09 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:36:09 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:36:09 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 20:36:09 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 20:36:09 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 20:36:09 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:36:09 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:36:09 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 20:36:09 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 20:36:09 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 20:36:09 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:36:09 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:36:09 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 20:36:09 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 20:36:09 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 20:36:09 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 20:36:09 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 20:36:09 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 20:36:09 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 20:36:09 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:36:09 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 20:36:09 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 20:36:09 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 20:36:09 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:36:09 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 20:36:09 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 20:36:09 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 20:36:09 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 20:36:09 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 20:36:09 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 20:36:09 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 20:36:09 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 20:36:09 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 20:36:09 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 20:36:09 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 20:36:09 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 20:36:09 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:36:09 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:36:09 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:36:09 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:36:09 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:36:09 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 20:36:09 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 20:36:09 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:36:09 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:36:09 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:36:09 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:36:09 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:36:09 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:36:09 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:36:09 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:36:09 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 20:36:09 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 20:36:09 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 20:36:09 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 20:36:09 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 20:36:09 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 20:36:09 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:36:09 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:36:09 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:36:09 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 20:36:09 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:36:09 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:36:09 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:36:09 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:36:09 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 20:36:09 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:36:09 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:36:09 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 20:36:09 : 
MIG: 20:36:09 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:36:09 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:36:09 : OFF
MIG: 20:36:09 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:36:09 : OFF
MIG: 20:36:09 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:36:09 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:36:09 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:36:09 : 
MIG: 20:36:09 : 
MIG: 20:36:09 : 
MIG: 20:36:09 : Same Interface
MIG: 20:36:14 : Running synthesis.xit
MIG: 20:36:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:36:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:36:14 : Running vlog_synth_rpr.xit
MIG: 20:36:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:36:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:36:14 : Running simulation.xit
MIG: 20:36:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:36:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:36:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:36:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:36:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:36:14 : Running implementation.xit
MIG: 20:36:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:36:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:29:14 : Running synthesis.xit
MIG: 00:29:14 : ################# RUNNING MIG BATCH ###################
MIG: 00:29:14 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 00:29:14 : synp_flow:  -- synthesis_mode: Other
MIG: 00:29:14 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 00:29:14 : vivado_mode: xpg_pa
MIG: 00:29:14 :  locked false  
MIG: 00:29:14 : HDL Language: Verilog
MIG: 00:29:14 : compInfo: false
MIG: 00:29:14 : Vivado Options xc7z045 ffg900 -2
MIG: 00:29:14 : 1: xc7z045 2: ffg900 3: -2
MIG: 00:29:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:29:14 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 00:29:14 : I am in catch area
MIG: 00:29:14 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 00:29:26 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 00:29:26 : Component_Name: mig_7series_0
MIG: 00:29:26 : Moving mig_7series_0_xmdf.tcl ...
MIG: 00:29:26 : Moving mig_7series_0 ...
MIG: 00:29:26 : Moving mig_7series_0.veo ...
MIG: 00:29:26 : Running vlog_synth_rpr.xit
MIG: 00:29:26 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:29:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:29:26 : Running implementation.xit
MIG: 00:29:26 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:29:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:33:51 : Running synthesis.xit
MIG: 01:33:51 : ################# RUNNING MIG BATCH ###################
MIG: 01:33:51 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 01:33:51 : synp_flow:  -- synthesis_mode: Other
MIG: 01:33:51 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 01:33:51 : vivado_mode: xpg_pa
MIG: 01:33:51 :  locked false  
MIG: 01:33:51 : HDL Language: Verilog
MIG: 01:33:51 : compInfo: false
MIG: 01:33:51 : Vivado Options xc7z045 ffg900 -2
MIG: 01:33:51 : 1: xc7z045 2: ffg900 3: -2
MIG: 01:33:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:33:51 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 01:33:51 : I am in catch area
MIG: 01:33:51 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 01:33:59 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 01:33:59 : Component_Name: mig_7series_0
MIG: 01:33:59 : Moving mig_7series_0_xmdf.tcl ...
MIG: 01:33:59 : Moving mig_7series_0 ...
MIG: 01:33:59 : Moving mig_7series_0.veo ...
MIG: 01:33:59 : Running vlog_synth_rpr.xit
MIG: 01:33:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:33:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:33:59 : Running implementation.xit
MIG: 01:33:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:33:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 04:19:57 : Running synthesis.xit
MIG: 04:19:57 : ################# RUNNING MIG BATCH ###################
MIG: 04:19:57 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 04:19:57 : synp_flow:  -- synthesis_mode: Other
MIG: 04:19:57 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 04:19:57 : vivado_mode: xpg_pa
MIG: 04:19:57 :  locked false  
MIG: 04:19:57 : HDL Language: Verilog
MIG: 04:19:57 : compInfo: false
MIG: 04:19:57 : Vivado Options xc7z045 ffg900 -2
MIG: 04:19:57 : 1: xc7z045 2: ffg900 3: -2
MIG: 04:19:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 04:19:57 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 04:19:57 : I am in catch area
MIG: 04:19:57 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 04:20:05 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 04:20:05 : Component_Name: mig_7series_0
MIG: 04:20:05 : Moving mig_7series_0_xmdf.tcl ...
MIG: 04:20:05 : Moving mig_7series_0 ...
MIG: 04:20:05 : Moving mig_7series_0.veo ...
MIG: 04:20:05 : Running vlog_synth_rpr.xit
MIG: 04:20:05 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 04:20:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 04:20:05 : Running implementation.xit
MIG: 04:20:05 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 04:20:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:17:22 : Running synthesis.xit
MIG: 18:17:22 : ################# RUNNING MIG BATCH ###################
MIG: 18:17:22 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 18:17:22 : synp_flow:  -- synthesis_mode: Other
MIG: 18:17:22 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 18:17:22 : vivado_mode: xpg_pa
MIG: 18:17:22 :  locked false  
MIG: 18:17:22 : HDL Language: Verilog
MIG: 18:17:22 : compInfo: false
MIG: 18:17:22 : Vivado Options xc7z045 ffg900 -2
MIG: 18:17:22 : 1: xc7z045 2: ffg900 3: -2
MIG: 18:17:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:17:22 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 18:17:22 : I am in catch area
MIG: 18:17:22 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 18:17:30 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 18:17:30 : Component_Name: mig_7series_0
MIG: 18:17:30 : Moving mig_7series_0_xmdf.tcl ...
MIG: 18:17:30 : Moving mig_7series_0 ...
MIG: 18:17:30 : Moving mig_7series_0.veo ...
MIG: 18:17:30 : Running vlog_synth_rpr.xit
MIG: 18:17:30 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:17:30 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:17:30 : Running implementation.xit
MIG: 18:17:30 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:17:30 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:27:51 : Running synthesis.xit
MIG: 19:27:51 : ################# RUNNING MIG BATCH ###################
MIG: 19:27:51 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 19:27:51 : synp_flow:  -- synthesis_mode: Other
MIG: 19:27:51 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 19:27:51 : vivado_mode: xpg_pa
MIG: 19:27:51 :  locked false  
MIG: 19:27:51 : HDL Language: Verilog
MIG: 19:27:51 : compInfo: false
MIG: 19:27:51 : Vivado Options xc7z045 ffg900 -2
MIG: 19:27:51 : 1: xc7z045 2: ffg900 3: -2
MIG: 19:27:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:27:51 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 19:27:51 : I am in catch area
MIG: 19:27:51 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 19:27:59 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 19:27:59 : Component_Name: mig_7series_0
MIG: 19:27:59 : Moving mig_7series_0_xmdf.tcl ...
MIG: 19:27:59 : Moving mig_7series_0 ...
MIG: 19:27:59 : Moving mig_7series_0.veo ...
MIG: 19:27:59 : Running vlog_synth_rpr.xit
MIG: 19:27:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:27:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:27:59 : Running implementation.xit
MIG: 19:27:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:27:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:57:06 : Running synthesis.xit
MIG: 01:57:06 : ################# RUNNING MIG BATCH ###################
MIG: 01:57:06 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 01:57:06 : synp_flow:  -- synthesis_mode: Other
MIG: 01:57:06 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 01:57:06 : vivado_mode: xpg_pa
MIG: 01:57:06 :  locked false  
MIG: 01:57:06 : HDL Language: Verilog
MIG: 01:57:06 : compInfo: false
MIG: 01:57:06 : Vivado Options xc7z045 ffg900 -2
MIG: 01:57:06 : 1: xc7z045 2: ffg900 3: -2
MIG: 01:57:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:57:06 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 01:57:06 : I am in catch area
MIG: 01:57:06 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 01:57:15 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 01:57:15 : Component_Name: mig_7series_0
MIG: 01:57:15 : Moving mig_7series_0_xmdf.tcl ...
MIG: 01:57:15 : Moving mig_7series_0 ...
MIG: 01:57:15 : Moving mig_7series_0.veo ...
MIG: 01:57:15 : Running vlog_synth_rpr.xit
MIG: 01:57:15 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:57:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:57:15 : Running implementation.xit
MIG: 01:57:15 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:57:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:38:37 : Running synthesis.xit
MIG: 23:38:37 : ################# RUNNING MIG BATCH ###################
MIG: 23:38:37 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 23:38:37 : synp_flow:  -- synthesis_mode: Other
MIG: 23:38:37 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 23:38:37 : vivado_mode: xpg_pa
MIG: 23:38:37 :  locked false  
MIG: 23:38:37 : HDL Language: Verilog
MIG: 23:38:37 : compInfo: false
MIG: 23:38:37 : Vivado Options xc7z045 ffg900 -2
MIG: 23:38:37 : 1: xc7z045 2: ffg900 3: -2
MIG: 23:38:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:38:37 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 23:38:37 : I am in catch area
MIG: 23:38:37 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 23:38:49 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 23:38:49 : Component_Name: mig_7series_0
MIG: 23:38:49 : Moving mig_7series_0_xmdf.tcl ...
MIG: 23:38:49 : Moving mig_7series_0 ...
MIG: 23:38:49 : Moving mig_7series_0.veo ...
MIG: 23:38:49 : Running vlog_synth_rpr.xit
MIG: 23:38:49 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 23:38:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:38:49 : Running implementation.xit
MIG: 23:38:49 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 23:38:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:20:37 : Running synthesis.xit
MIG: 00:20:37 : ################# RUNNING MIG BATCH ###################
MIG: 00:20:37 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0
MIG: 00:20:37 : synp_flow:  -- synthesis_mode: Other
MIG: 00:20:37 : outputDirectory: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/_tmp/
MIG: 00:20:37 : vivado_mode: xpg_pa
MIG: 00:20:37 :  locked false  
MIG: 00:20:37 : HDL Language: Verilog
MIG: 00:20:37 : compInfo: false
MIG: 00:20:37 : Vivado Options xc7z045 ffg900 -2
MIG: 00:20:37 : 1: xc7z045 2: ffg900 3: -2
MIG: 00:20:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:20:37 : xilinx_path: /opt/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 00:20:37 : I am in catch area
MIG: 00:20:37 : Running /opt/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.in -cg_exc_out /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/xil_txt.out ... 
MIG: 00:20:45 : XML_INPUT_FILE: /home/spartan/OpenPiton/17-06-11/openpiton/piton/design/chipset/mc/xilinx/zc706/ip_cores/mig_7series_0/mig_a.prj
MIG: 00:20:45 : Component_Name: mig_7series_0
MIG: 00:20:45 : Moving mig_7series_0_xmdf.tcl ...
MIG: 00:20:45 : Moving mig_7series_0 ...
MIG: 00:20:45 : Moving mig_7series_0.veo ...
MIG: 00:20:45 : Running vlog_synth_rpr.xit
MIG: 00:20:45 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:20:45 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:20:45 : Running implementation.xit
MIG: 00:20:45 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:20:45 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
