LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY ex4 IS
	PORT (SW: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		  LEDR: OUT STD_LOGIC_VECTOR(15 DOWNTO 0); -- red LEDs
		  LEDG: OUT STD_LOGIC_VECTOR(7 DOWNTO 0) -- Green LEDs
	);
END ex4;

ARCHITECTURE Structure OF ex4 IS
	COMPONENT my_gates
		PORT (I0: IN STD_LOGIC;
			  I1: IN STD_LOGIC;
			  Sel: IN STD_LOGIC;
			  Y: OUT STD_LOGIC
		);
	END COMPONENT;

	BEGIN
		LEDR <= SW;
		DUT: my_gates PORT MAP (SW(0),SW(1),SW(2),LEDG(1));
		
END Structure;



library ieee;
use ieee.std_logic_1164.all;

ENTITY my_gates IS
	PORT (I0: IN STD_LOGIC;
			  I1: IN STD_LOGIC;
			  Sel: IN STD_LOGIC;
			  Y: OUT STD_LOGIC
	);
END my_gates;
  
ARCHITECTURE dataflow OF my_gates IS
BEGIN
     Y<=(((NOT Sel) AND I0) OR (I1 AND Sel));
END dataflow;