
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 28.08

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 471.92 fmax = 2119.03

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  35.43 source latency u_cpu.imem_addr[8]$_DFF_PN0_/CLK ^
 -31.91 target latency u_cpu.imem_addr[11]$_DFF_PN0_/CLK ^
  10.00 clock uncertainty
  -0.44 CRPR
--------------
  13.07 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u_cpu.id_ex_valid_a$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.valid_out_a$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.38    0.12    0.12 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.19    6.78   10.97   11.09 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  6.78    0.08   11.17 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    6.29   22.68   19.98   31.15 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 22.75    0.69   31.84 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.56   12.00   40.92   72.76 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _001_ (net)
                 12.00    0.04   72.80 ^ _261_/A (INVx1_ASAP7_75t_R)
     1    0.57    6.18    5.76   78.56 v _261_/Y (INVx1_ASAP7_75t_R)
                                         u_cpu.ex_wb_reg_write_a (net)
                  6.18    0.04   78.60 v u_cpu.valid_out_a$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 78.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.45    0.14    0.14 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.44    7.55   11.40   11.54 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.56    0.10   11.63 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    7.61   26.97   21.84   33.47 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 27.17    1.32   34.80 ^ u_cpu.valid_out_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         10.00   44.80   clock uncertainty
                         -2.32   42.47   clock reconvergence pessimism
                         15.09   57.56   library hold time
                                 57.56   data required time
-----------------------------------------------------------------------------
                                 57.56   data required time
                                -78.60   data arrival time
-----------------------------------------------------------------------------
                                 21.04   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[2]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[10]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.45    0.14    0.14 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.44    7.55   11.40   11.54 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.56    0.14   11.68 ^ clkbuf_1_0__f_clk/A (BUFx2_ASAP7_75t_R)
     9    7.88   27.65   22.36   34.04 ^ clkbuf_1_0__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk (net)
                 27.81    1.19   35.23 ^ u_cpu.imem_addr[2]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     2    1.78   20.59   47.57   82.80 ^ u_cpu.imem_addr[2]$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _078_ (net)
                 20.59    0.05   82.85 ^ _272_/A (INVx1_ASAP7_75t_R)
     3    2.82   18.46   14.23   97.08 v _272_/Y (INVx1_ASAP7_75t_R)
                                         net104 (net)
                 18.47    0.15   97.23 v _449_/A (HAxp5_ASAP7_75t_R)
     1    0.71   19.78   15.72  112.95 ^ _449_/CON (HAxp5_ASAP7_75t_R)
                                         _013_ (net)
                 19.78    0.05  113.00 ^ place596/A (BUFx3_ASAP7_75t_R)
     3    2.57    8.82   16.99  129.99 ^ place596/Y (BUFx3_ASAP7_75t_R)
                                         net595 (net)
                  8.85    0.23  130.22 ^ _259_/A (INVx1_ASAP7_75t_R)
     1    0.77    6.39    5.74  135.95 v _259_/Y (INVx1_ASAP7_75t_R)
                                         _009_ (net)
                  6.40    0.06  136.02 v place585/A (BUFx3_ASAP7_75t_R)
     2    3.45    9.38   14.64  150.66 v place585/Y (BUFx3_ASAP7_75t_R)
                                         net584 (net)
                  9.40    0.24  150.90 v _283_/A3 (OA31x2_ASAP7_75t_R)
     4    3.57   15.60   21.02  171.92 v _283_/Y (OA31x2_ASAP7_75t_R)
                                         _141_ (net)
                 15.61    0.18  172.10 v place578/A (BUFx3_ASAP7_75t_R)
     7    7.36   16.53   20.71  192.81 v place578/Y (BUFx3_ASAP7_75t_R)
                                         net577 (net)
                 16.77    1.09  193.90 v _292_/A (OR2x4_ASAP7_75t_R)
     1    1.12    9.91   28.45  222.35 v _292_/Y (OR2x4_ASAP7_75t_R)
                                         _113_ (net)
                  9.91    0.09  222.45 v _462_/A (HAxp5_ASAP7_75t_R)
     1    1.15   26.08   29.20  251.65 v _462_/SN (HAxp5_ASAP7_75t_R)
                                         _248_ (net)
                 26.09    0.10  251.75 v _463_/B (HAxp5_ASAP7_75t_R)
     1    0.82   21.06   17.79  269.54 ^ _463_/CON (HAxp5_ASAP7_75t_R)
                                         _232_ (net)
                 21.06    0.08  269.62 ^ place550/A (BUFx3_ASAP7_75t_R)
     1    1.66    7.09   16.24  285.85 ^ place550/Y (BUFx3_ASAP7_75t_R)
                                         net549 (net)
                  7.09    0.10  285.95 ^ _434_/CI (FAx1_ASAP7_75t_R)
     1    0.68   20.99   30.53  316.48 v _434_/SN (FAx1_ASAP7_75t_R)
                                         _047_ (net)
                 20.99    0.06  316.54 v wire622/A (BUFx2_ASAP7_75t_R)
     1    0.80    5.81   17.39  333.93 v wire622/Y (BUFx2_ASAP7_75t_R)
                                         net621 (net)
                  5.81    0.11  334.04 v wire621/A (BUFx2_ASAP7_75t_R)
     1    0.73    5.20   12.56  346.60 v wire621/Y (BUFx2_ASAP7_75t_R)
                                         net620 (net)
                  5.20    0.07  346.66 v wire620/A (BUFx2_ASAP7_75t_R)
     1    0.78    5.32   12.43  359.09 v wire620/Y (BUFx2_ASAP7_75t_R)
                                         net619 (net)
                  5.33    0.10  359.19 v wire619/A (BUFx2_ASAP7_75t_R)
     1    0.60    4.90   12.20  371.39 v wire619/Y (BUFx2_ASAP7_75t_R)
                                         net618 (net)
                  4.90    0.04  371.43 v wire616/A (BUFx2_ASAP7_75t_R)
     1    0.92    5.67   12.53  383.96 v wire616/Y (BUFx2_ASAP7_75t_R)
                                         net615 (net)
                  5.69    0.15  384.11 v wire615/A (BUFx2_ASAP7_75t_R)
     1    0.76    5.29   12.56  396.68 v wire615/Y (BUFx2_ASAP7_75t_R)
                                         net614 (net)
                  5.30    0.09  396.76 v wire614/A (BUFx2_ASAP7_75t_R)
     1    0.77    5.31   12.45  409.22 v wire614/Y (BUFx2_ASAP7_75t_R)
                                         net613 (net)
                  5.32    0.10  409.31 v wire613/A (BUFx2_ASAP7_75t_R)
     1    0.67    5.06   12.30  421.61 v wire613/Y (BUFx2_ASAP7_75t_R)
                                         net612 (net)
                  5.06    0.06  421.67 v wire612/A (BUFx2_ASAP7_75t_R)
     1    0.72    5.18   12.30  433.97 v wire612/Y (BUFx2_ASAP7_75t_R)
                                         net611 (net)
                  5.18    0.05  434.02 v place534/A (BUFx3_ASAP7_75t_R)
     2    1.47    5.86   12.24  446.26 v place534/Y (BUFx3_ASAP7_75t_R)
                                         net533 (net)
                  5.86    0.10  446.36 v _338_/A (INVx1_ASAP7_75t_R)
     2    1.40   10.44    7.23  453.59 ^ _338_/Y (INVx1_ASAP7_75t_R)
                                         _153_ (net)
                 10.45    0.14  453.73 ^ _339_/A (OR3x1_ASAP7_75t_R)
     1    0.56    6.81   12.37  466.10 ^ _339_/Y (OR3x1_ASAP7_75t_R)
                                         _154_ (net)
                  6.82    0.04  466.14 ^ _341_/B1 (AO32x1_ASAP7_75t_R)
     1    0.93   10.98   18.13  484.27 ^ _341_/Y (AO32x1_ASAP7_75t_R)
                                         u_cpu.next_pc[10] (net)
                 10.99    0.13  484.40 ^ u_cpu.imem_addr[10]$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                484.40   data arrival time

                        500.00  500.00   clock core_clock (rise edge)
                          0.00  500.00   clock source latency
     1    1.21    0.00    0.00  500.00 ^ clk (in)
                                         clk (net)
                  0.38    0.12  500.12 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.19    6.78   10.97  511.09 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  6.78    0.08  511.17 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    6.29   22.68   19.98  531.15 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 22.76    0.78  531.92 ^ u_cpu.imem_addr[10]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -10.00  521.92   clock uncertainty
                          0.44  522.37   clock reconvergence pessimism
                         -9.88  512.48   library setup time
                                512.48   data required time
-----------------------------------------------------------------------------
                                512.48   data required time
                               -484.40   data arrival time
-----------------------------------------------------------------------------
                                 28.08   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[2]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[10]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.45    0.14    0.14 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.44    7.55   11.40   11.54 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.56    0.14   11.68 ^ clkbuf_1_0__f_clk/A (BUFx2_ASAP7_75t_R)
     9    7.88   27.65   22.36   34.04 ^ clkbuf_1_0__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk (net)
                 27.81    1.19   35.23 ^ u_cpu.imem_addr[2]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     2    1.78   20.59   47.57   82.80 ^ u_cpu.imem_addr[2]$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _078_ (net)
                 20.59    0.05   82.85 ^ _272_/A (INVx1_ASAP7_75t_R)
     3    2.82   18.46   14.23   97.08 v _272_/Y (INVx1_ASAP7_75t_R)
                                         net104 (net)
                 18.47    0.15   97.23 v _449_/A (HAxp5_ASAP7_75t_R)
     1    0.71   19.78   15.72  112.95 ^ _449_/CON (HAxp5_ASAP7_75t_R)
                                         _013_ (net)
                 19.78    0.05  113.00 ^ place596/A (BUFx3_ASAP7_75t_R)
     3    2.57    8.82   16.99  129.99 ^ place596/Y (BUFx3_ASAP7_75t_R)
                                         net595 (net)
                  8.85    0.23  130.22 ^ _259_/A (INVx1_ASAP7_75t_R)
     1    0.77    6.39    5.74  135.95 v _259_/Y (INVx1_ASAP7_75t_R)
                                         _009_ (net)
                  6.40    0.06  136.02 v place585/A (BUFx3_ASAP7_75t_R)
     2    3.45    9.38   14.64  150.66 v place585/Y (BUFx3_ASAP7_75t_R)
                                         net584 (net)
                  9.40    0.24  150.90 v _283_/A3 (OA31x2_ASAP7_75t_R)
     4    3.57   15.60   21.02  171.92 v _283_/Y (OA31x2_ASAP7_75t_R)
                                         _141_ (net)
                 15.61    0.18  172.10 v place578/A (BUFx3_ASAP7_75t_R)
     7    7.36   16.53   20.71  192.81 v place578/Y (BUFx3_ASAP7_75t_R)
                                         net577 (net)
                 16.77    1.09  193.90 v _292_/A (OR2x4_ASAP7_75t_R)
     1    1.12    9.91   28.45  222.35 v _292_/Y (OR2x4_ASAP7_75t_R)
                                         _113_ (net)
                  9.91    0.09  222.45 v _462_/A (HAxp5_ASAP7_75t_R)
     1    1.15   26.08   29.20  251.65 v _462_/SN (HAxp5_ASAP7_75t_R)
                                         _248_ (net)
                 26.09    0.10  251.75 v _463_/B (HAxp5_ASAP7_75t_R)
     1    0.82   21.06   17.79  269.54 ^ _463_/CON (HAxp5_ASAP7_75t_R)
                                         _232_ (net)
                 21.06    0.08  269.62 ^ place550/A (BUFx3_ASAP7_75t_R)
     1    1.66    7.09   16.24  285.85 ^ place550/Y (BUFx3_ASAP7_75t_R)
                                         net549 (net)
                  7.09    0.10  285.95 ^ _434_/CI (FAx1_ASAP7_75t_R)
     1    0.68   20.99   30.53  316.48 v _434_/SN (FAx1_ASAP7_75t_R)
                                         _047_ (net)
                 20.99    0.06  316.54 v wire622/A (BUFx2_ASAP7_75t_R)
     1    0.80    5.81   17.39  333.93 v wire622/Y (BUFx2_ASAP7_75t_R)
                                         net621 (net)
                  5.81    0.11  334.04 v wire621/A (BUFx2_ASAP7_75t_R)
     1    0.73    5.20   12.56  346.60 v wire621/Y (BUFx2_ASAP7_75t_R)
                                         net620 (net)
                  5.20    0.07  346.66 v wire620/A (BUFx2_ASAP7_75t_R)
     1    0.78    5.32   12.43  359.09 v wire620/Y (BUFx2_ASAP7_75t_R)
                                         net619 (net)
                  5.33    0.10  359.19 v wire619/A (BUFx2_ASAP7_75t_R)
     1    0.60    4.90   12.20  371.39 v wire619/Y (BUFx2_ASAP7_75t_R)
                                         net618 (net)
                  4.90    0.04  371.43 v wire616/A (BUFx2_ASAP7_75t_R)
     1    0.92    5.67   12.53  383.96 v wire616/Y (BUFx2_ASAP7_75t_R)
                                         net615 (net)
                  5.69    0.15  384.11 v wire615/A (BUFx2_ASAP7_75t_R)
     1    0.76    5.29   12.56  396.68 v wire615/Y (BUFx2_ASAP7_75t_R)
                                         net614 (net)
                  5.30    0.09  396.76 v wire614/A (BUFx2_ASAP7_75t_R)
     1    0.77    5.31   12.45  409.22 v wire614/Y (BUFx2_ASAP7_75t_R)
                                         net613 (net)
                  5.32    0.10  409.31 v wire613/A (BUFx2_ASAP7_75t_R)
     1    0.67    5.06   12.30  421.61 v wire613/Y (BUFx2_ASAP7_75t_R)
                                         net612 (net)
                  5.06    0.06  421.67 v wire612/A (BUFx2_ASAP7_75t_R)
     1    0.72    5.18   12.30  433.97 v wire612/Y (BUFx2_ASAP7_75t_R)
                                         net611 (net)
                  5.18    0.05  434.02 v place534/A (BUFx3_ASAP7_75t_R)
     2    1.47    5.86   12.24  446.26 v place534/Y (BUFx3_ASAP7_75t_R)
                                         net533 (net)
                  5.86    0.10  446.36 v _338_/A (INVx1_ASAP7_75t_R)
     2    1.40   10.44    7.23  453.59 ^ _338_/Y (INVx1_ASAP7_75t_R)
                                         _153_ (net)
                 10.45    0.14  453.73 ^ _339_/A (OR3x1_ASAP7_75t_R)
     1    0.56    6.81   12.37  466.10 ^ _339_/Y (OR3x1_ASAP7_75t_R)
                                         _154_ (net)
                  6.82    0.04  466.14 ^ _341_/B1 (AO32x1_ASAP7_75t_R)
     1    0.93   10.98   18.13  484.27 ^ _341_/Y (AO32x1_ASAP7_75t_R)
                                         u_cpu.next_pc[10] (net)
                 10.99    0.13  484.40 ^ u_cpu.imem_addr[10]$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                484.40   data arrival time

                        500.00  500.00   clock core_clock (rise edge)
                          0.00  500.00   clock source latency
     1    1.21    0.00    0.00  500.00 ^ clk (in)
                                         clk (net)
                  0.38    0.12  500.12 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.19    6.78   10.97  511.09 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  6.78    0.08  511.17 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    6.29   22.68   19.98  531.15 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 22.76    0.78  531.92 ^ u_cpu.imem_addr[10]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -10.00  521.92   clock uncertainty
                          0.44  522.37   clock reconvergence pessimism
                         -9.88  512.48   library setup time
                                512.48   data required time
-----------------------------------------------------------------------------
                                512.48   data required time
                               -484.40   data arrival time
-----------------------------------------------------------------------------
                                 28.08   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.038360357284546

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
30.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0346

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
21.894794464111328

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9503

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[2]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[10]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  11.54   11.54 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  22.50   34.04 ^ clkbuf_1_0__f_clk/Y (BUFx2_ASAP7_75t_R)
   1.19   35.23 ^ u_cpu.imem_addr[2]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  47.57   82.80 ^ u_cpu.imem_addr[2]$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
  14.28   97.08 v _272_/Y (INVx1_ASAP7_75t_R)
  15.87  112.95 ^ _449_/CON (HAxp5_ASAP7_75t_R)
  17.04  129.99 ^ place596/Y (BUFx3_ASAP7_75t_R)
   5.97  135.95 v _259_/Y (INVx1_ASAP7_75t_R)
  14.70  150.66 v place585/Y (BUFx3_ASAP7_75t_R)
  21.26  171.92 v _283_/Y (OA31x2_ASAP7_75t_R)
  20.89  192.81 v place578/Y (BUFx3_ASAP7_75t_R)
  29.54  222.35 v _292_/Y (OR2x4_ASAP7_75t_R)
  29.30  251.65 v _462_/SN (HAxp5_ASAP7_75t_R)
  17.89  269.54 ^ _463_/CON (HAxp5_ASAP7_75t_R)
  16.31  285.85 ^ place550/Y (BUFx3_ASAP7_75t_R)
  30.63  316.48 v _434_/SN (FAx1_ASAP7_75t_R)
  17.45  333.93 v wire622/Y (BUFx2_ASAP7_75t_R)
  12.67  346.60 v wire621/Y (BUFx2_ASAP7_75t_R)
  12.49  359.09 v wire620/Y (BUFx2_ASAP7_75t_R)
  12.30  371.39 v wire619/Y (BUFx2_ASAP7_75t_R)
  12.57  383.96 v wire616/Y (BUFx2_ASAP7_75t_R)
  12.72  396.68 v wire615/Y (BUFx2_ASAP7_75t_R)
  12.54  409.22 v wire614/Y (BUFx2_ASAP7_75t_R)
  12.40  421.61 v wire613/Y (BUFx2_ASAP7_75t_R)
  12.36  433.97 v wire612/Y (BUFx2_ASAP7_75t_R)
  12.29  446.26 v place534/Y (BUFx3_ASAP7_75t_R)
   7.33  453.59 ^ _338_/Y (INVx1_ASAP7_75t_R)
  12.50  466.10 ^ _339_/Y (OR3x1_ASAP7_75t_R)
  18.17  484.27 ^ _341_/Y (AO32x1_ASAP7_75t_R)
   0.13  484.40 ^ u_cpu.imem_addr[10]$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
         484.40   data arrival time

 500.00  500.00   clock core_clock (rise edge)
   0.00  500.00   clock source latency
   0.00  500.00 ^ clk (in)
  11.09  511.09 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  20.05  531.15 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.78  531.92 ^ u_cpu.imem_addr[10]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
 -10.00  521.92   clock uncertainty
   0.44  522.37   clock reconvergence pessimism
  -9.88  512.48   library setup time
         512.48   data required time
---------------------------------------------------------
         512.48   data required time
        -484.40   data arrival time
---------------------------------------------------------
          28.08   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u_cpu.id_ex_valid_a$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.valid_out_a$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  11.09   11.09 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  20.05   31.15 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.69   31.84 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  40.92   72.76 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
   5.81   78.56 v _261_/Y (INVx1_ASAP7_75t_R)
   0.04   78.60 v u_cpu.valid_out_a$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
          78.60   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  11.54   11.54 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  21.94   33.47 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   1.32   34.80 ^ u_cpu.valid_out_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  10.00   44.80   clock uncertainty
  -2.32   42.47   clock reconvergence pessimism
  15.09   57.56   library hold time
          57.56   data required time
---------------------------------------------------------
          57.56   data required time
         -78.60   data arrival time
---------------------------------------------------------
          21.04   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
484.3976

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
28.0850

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
5.797923

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.05e-05   0.00e+00   1.51e-09   3.05e-05  41.1%
Combinational          6.58e-07   1.15e-06   4.55e-08   1.86e-06   2.5%
Clock                  2.17e-05   2.01e-05   3.59e-10   4.18e-05  56.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.29e-05   2.12e-05   4.73e-08   7.42e-05 100.0%
                          71.3%      28.6%       0.1%
