// Seed: 2850070351
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    input supply1 id_3
    , id_7,
    input supply0 id_4,
    output supply0 id_5
);
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wire id_6,
    input uwire id_7,
    output supply0 id_8,
    output wor id_9,
    output tri0 id_10,
    input uwire id_11,
    input wand id_12,
    input tri1 id_13,
    input supply0 id_14,
    input tri0 id_15,
    input wire id_16,
    input wire id_17,
    output uwire id_18,
    input tri id_19,
    output tri id_20,
    output tri0 id_21,
    output tri1 id_22,
    input tri0 id_23,
    output tri0 id_24,
    output supply1 id_25,
    input supply0 id_26,
    input supply1 id_27,
    input tri0 id_28,
    output wire id_29,
    output wire id_30,
    output wor id_31
);
  wire id_33;
  wire id_34;
  wire id_35;
  assign id_25 = id_16;
  module_0(
      id_18, id_27, id_2, id_4, id_7, id_10
  );
  wire id_36;
  wire id_37;
endmodule
