{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 09:01:54 2013 " "Info: Processing started: Mon May 27 09:01:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock2 -c clock2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock2 -c clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Info: Found entity 1: clk" {  } { { "clk.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clk.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock2 " "Info: Found entity 1: clock2" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Info: Found entity 1: delay" {  } { { "delay.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/delay.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display.v(73) " "Warning (10273): Verilog HDL warning at display.v(73): extended using \"x\" or \"z\"" {  } { { "display.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/display.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Info: Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/fdiv.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_ms.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_ms " "Info: Found entity 1: fdiv_ms" {  } { { "fdiv_ms.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/fdiv_ms.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_press.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_press.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_press " "Info: Found entity 1: key_press" {  } { { "key_press.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/key_press.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 display.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at display.v(16): created implicit net for \"clk2\"" {  } { { "display.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/display.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock2 " "Info: Elaborating entity \"clock2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock2.v(94) " "Warning (10230): Verilog HDL assignment warning at clock2.v(94): truncated value with size 32 to match size of target (8)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(105) " "Warning (10230): Verilog HDL assignment warning at clock2.v(105): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(110) " "Warning (10230): Verilog HDL assignment warning at clock2.v(110): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(122) " "Warning (10230): Verilog HDL assignment warning at clock2.v(122): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(127) " "Warning (10230): Verilog HDL assignment warning at clock2.v(127): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(142) " "Warning (10230): Verilog HDL assignment warning at clock2.v(142): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(146) " "Warning (10230): Verilog HDL assignment warning at clock2.v(146): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(156) " "Warning (10230): Verilog HDL assignment warning at clock2.v(156): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(160) " "Warning (10230): Verilog HDL assignment warning at clock2.v(160): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(174) " "Warning (10230): Verilog HDL assignment warning at clock2.v(174): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(178) " "Warning (10230): Verilog HDL assignment warning at clock2.v(178): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(188) " "Warning (10230): Verilog HDL assignment warning at clock2.v(188): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(192) " "Warning (10230): Verilog HDL assignment warning at clock2.v(192): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(215) " "Warning (10230): Verilog HDL assignment warning at clock2.v(215): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(223) " "Warning (10230): Verilog HDL assignment warning at clock2.v(223): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(230) " "Warning (10230): Verilog HDL assignment warning at clock2.v(230): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(234) " "Warning (10230): Verilog HDL assignment warning at clock2.v(234): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock2.v(248) " "Warning (10230): Verilog HDL assignment warning at clock2.v(248): truncated value with size 32 to match size of target (1)" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:fdiv " "Info: Elaborating entity \"fdiv\" for hierarchy \"fdiv:fdiv\"" {  } { { "clock2.v" "fdiv" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fdiv.v(24) " "Warning (10230): Verilog HDL assignment warning at fdiv.v(24): truncated value with size 32 to match size of target (25)" {  } { { "fdiv.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/fdiv.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_ms fdiv_ms:fdiv_ms " "Info: Elaborating entity \"fdiv_ms\" for hierarchy \"fdiv_ms:fdiv_ms\"" {  } { { "clock2.v" "fdiv_ms" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 fdiv_ms.v(25) " "Warning (10230): Verilog HDL assignment warning at fdiv_ms.v(25): truncated value with size 32 to match size of target (23)" {  } { { "fdiv_ms.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/fdiv_ms.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_press key_press:key_press1 " "Info: Elaborating entity \"key_press\" for hierarchy \"key_press:key_press1\"" {  } { { "clock2.v" "key_press1" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "335 " "Info: Implemented 335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "310 " "Info: Implemented 310 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORKPLACE/VerilogPRJ/clock2/clock2.map.smsg " "Info: Generated suppressed messages file D:/WORKPLACE/VerilogPRJ/clock2/clock2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 09:01:58 2013 " "Info: Processing ended: Mon May 27 09:01:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
