{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624689116236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624689116257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 12:01:55 2021 " "Processing started: Sat Jun 26 12:01:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624689116257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624689116257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DRAM -c DRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DRAM -c DRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624689116258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624689117440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624689117440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624689145667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624689145667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM_tb " "Found entity 1: DRAM_tb" {  } { { "DRAM_tb.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624689145674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624689145674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DRAM " "Elaborating entity \"DRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624689145754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram DRAM.v(8) " "Verilog HDL or VHDL warning at DRAM.v(8): object \"ram\" assigned a value but never read" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624689145759 "|DRAM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg DRAM.v(10) " "Verilog HDL or VHDL warning at DRAM.v(10): object \"addr_reg\" assigned a value but never read" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624689145760 "|DRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q DRAM.v(6) " "Output port \"q\" at DRAM.v(6) has no driver" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624689145760 "|DRAM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] GND " "Pin \"q\[0\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[4\] GND " "Pin \"q\[4\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] GND " "Pin \"q\[6\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[7\] GND " "Pin \"q\[7\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[8\] GND " "Pin \"q\[8\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[9\] GND " "Pin \"q\[9\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[10\] GND " "Pin \"q\[10\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[11\] GND " "Pin \"q\[11\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[12\] GND " "Pin \"q\[12\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[13\] GND " "Pin \"q\[13\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[14\] GND " "Pin \"q\[14\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[15\] GND " "Pin \"q\[15\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[16\] GND " "Pin \"q\[16\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[17\] GND " "Pin \"q\[17\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[18\] GND " "Pin \"q\[18\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[19\] GND " "Pin \"q\[19\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[20\] GND " "Pin \"q\[20\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[21\] GND " "Pin \"q\[21\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[22\] GND " "Pin \"q\[22\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[23\] GND " "Pin \"q\[23\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[24\] GND " "Pin \"q\[24\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[25\] GND " "Pin \"q\[25\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[26\] GND " "Pin \"q\[26\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[27\] GND " "Pin \"q\[27\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[28\] GND " "Pin \"q\[28\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[29\] GND " "Pin \"q\[29\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[30\] GND " "Pin \"q\[30\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[31\] GND " "Pin \"q\[31\]\" is stuck at GND" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624689146681 "|DRAM|q[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624689146681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624689147058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624689147058 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "46 " "Design contains 46 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[6\] " "No output dependent on input pin \"data\[6\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[7\] " "No output dependent on input pin \"data\[7\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[8\] " "No output dependent on input pin \"data\[8\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[9\] " "No output dependent on input pin \"data\[9\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[10\] " "No output dependent on input pin \"data\[10\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[11\] " "No output dependent on input pin \"data\[11\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[12\] " "No output dependent on input pin \"data\[12\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[13\] " "No output dependent on input pin \"data\[13\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[14\] " "No output dependent on input pin \"data\[14\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[15\] " "No output dependent on input pin \"data\[15\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[16\] " "No output dependent on input pin \"data\[16\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[17\] " "No output dependent on input pin \"data\[17\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[18\] " "No output dependent on input pin \"data\[18\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[19\] " "No output dependent on input pin \"data\[19\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[20\] " "No output dependent on input pin \"data\[20\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[21\] " "No output dependent on input pin \"data\[21\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[22\] " "No output dependent on input pin \"data\[22\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[23\] " "No output dependent on input pin \"data\[23\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[24\] " "No output dependent on input pin \"data\[24\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[25\] " "No output dependent on input pin \"data\[25\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[26\] " "No output dependent on input pin \"data\[26\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[27\] " "No output dependent on input pin \"data\[27\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[28\] " "No output dependent on input pin \"data\[28\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[29\] " "No output dependent on input pin \"data\[29\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[30\] " "No output dependent on input pin \"data\[30\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[31\] " "No output dependent on input pin \"data\[31\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[7\] " "No output dependent on input pin \"addr\[7\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[8\] " "No output dependent on input pin \"addr\[8\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[9\] " "No output dependent on input pin \"addr\[9\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[10\] " "No output dependent on input pin \"addr\[10\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[11\] " "No output dependent on input pin \"addr\[11\]\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "we " "No output dependent on input pin \"we\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|we"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624689147130 "|DRAM|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624689147130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624689147135 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624689147135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624689147135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624689147195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 12:02:27 2021 " "Processing ended: Sat Jun 26 12:02:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624689147195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624689147195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624689147195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624689147195 ""}
