Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_gen_config_data_gen_config_...
Compiling module xil_defaultlib.data_gen_config_data_gen_config_...
Compiling module xil_defaultlib.data_gen_config_data_gen_config_...
Compiling module xil_defaultlib.data_gen_config_data_gen_config_...
Compiling module xil_defaultlib.data_gen_config_data_gen_config_...
Compiling module xil_defaultlib.data_gen_config_data_gen_config_...
Compiling module xil_defaultlib.data_gen_config_data_gen_config_...
Compiling module xil_defaultlib.data_gen_config_data_gen_config_...
Compiling module xil_defaultlib.data_gen_config_data_gen_config_...
Compiling module xil_defaultlib.data_gen_config_flow_control_loo...
Compiling module xil_defaultlib.data_gen_config_data_gen_config_...
Compiling module xil_defaultlib.data_gen_config_regslice_both(Da...
Compiling module xil_defaultlib.data_gen_config_regslice_both(Da...
Compiling module xil_defaultlib.data_gen_config
Compiling module xpm.xpm_cdc_async_rst(RST_ACTIVE_HIG...
Compiling module xil_defaultlib.rise_detect(data_width=1)
Compiling module xpm.xpm_cdc_single_default
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=9)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module xil_defaultlib.stream_shell(WRITE_DATA_WIDTH=64...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=7)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=8)
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module xil_defaultlib.stream_shell(WRITE_DATA_WIDTH=51...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module xil_defaultlib.stream_shell_default
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module xil_defaultlib.stream_shell(WRITE_DATA_WIDTH=25...
Compiling module xil_defaultlib.stall_cnt
Compiling module xil_defaultlib.coloringFB_i1_coloringFB_i1_stre...
Compiling module xil_defaultlib.coloringFB_i1_flow_control_loop_...
Compiling module xil_defaultlib.coloringFB_i1_coloringFB_i1_Pipe...
Compiling module xil_defaultlib.coloringFB_i1_coloringFB_i1_Pipe...
Compiling module xil_defaultlib.coloringFB_i1_coloringFB_i1_Pipe...
Compiling module xil_defaultlib.coloringFB_i1_regslice_both
Compiling module xil_defaultlib.coloringFB_i1
Compiling module xil_defaultlib.output_data_flow_control_loop_pi...
Compiling module xil_defaultlib.output_data_regslice_both
Compiling module xil_defaultlib.output_data_regslice_both(DataWi...
Compiling module xil_defaultlib.output_data
Compiling module xil_defaultlib.prj_rast1_regslice_both(DataWidt...
Compiling module xil_defaultlib.prj_rast1_data_transfer
Compiling module xil_defaultlib.prj_rast1_mul_8ns_10ns_17_1_1(NU...
Compiling module xil_defaultlib.prj_rast1_projection_i1
Compiling module xil_defaultlib.prj_rast1_mul_9s_9s_18_1_1(NUM_S...
Compiling module xil_defaultlib.prj_rast1_mul_9s_9s_16_1_1(NUM_S...
Compiling module xil_defaultlib.prj_rast1_rasterization1_i1
Compiling module xil_defaultlib.prj_rast1_regslice_both
Compiling module xil_defaultlib.prj_rast1_p_r1_module
Compiling module xil_defaultlib.prj_rast1_fifo_w128_d2_S_shiftRe...
Compiling module xil_defaultlib.prj_rast1_fifo_w128_d2_S
Compiling module xil_defaultlib.prj_rast1_start_for_p_r1_module_...
Compiling module xil_defaultlib.prj_rast1_start_for_p_r1_module_...
Compiling module xil_defaultlib.prj_rast1
Compiling module xil_defaultlib.rast2_i1_rasterization2_fragment...
Compiling module xil_defaultlib.rast2_i1_rasterization2_fragment...
Compiling module xil_defaultlib.rast2_i1_urem_16ns_8ns_8_20_1_di...
Compiling module xil_defaultlib.rast2_i1_urem_16ns_8ns_8_20_1(NU...
Compiling module xil_defaultlib.rast2_i1_udiv_16ns_8ns_8_20_1_di...
Compiling module xil_defaultlib.rast2_i1_udiv_16ns_8ns_8_20_1(NU...
Compiling module xil_defaultlib.rast2_i1_mul_9s_9s_18_1_1(NUM_ST...
Compiling module xil_defaultlib.rast2_i1_mac_mulsub_9s_9s_18s_18...
Compiling module xil_defaultlib.rast2_i1_mac_mulsub_9s_9s_18s_18...
Compiling module xil_defaultlib.rast2_i1_flow_control_loop_pipe_...
Compiling module xil_defaultlib.rast2_i1_rasterization2_Pipeline...
Compiling module xil_defaultlib.rast2_i1_rasterization2_Pipeline...
Compiling module xil_defaultlib.rast2_i1_rasterization2
Compiling module xil_defaultlib.rast2_i1_regslice_both
Compiling module xil_defaultlib.rast2_i1
Compiling module xil_defaultlib.zculling_i1_z_buffer_V_RAM_AUTO_...
Compiling module xil_defaultlib.zculling_i1_pixels_x_V_RAM_AUTO_...
Compiling module xil_defaultlib.zculling_i1_flow_control_loop_pi...
Compiling module xil_defaultlib.zculling_i1_zculling_i1_Pipeline...
Compiling module xil_defaultlib.zculling_i1_zculling_i1_Pipeline...
Compiling module xil_defaultlib.zculling_i1_zculling_i1_Pipeline...
Compiling module xil_defaultlib.zculling_i1_regslice_both
Compiling module xil_defaultlib.zculling_i1
Compiling module xil_defaultlib.mono
Compiling module xil_defaultlib.dut
Compiling module xil_defaultlib.counter1
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
