// Seed: 3883799005
module module_0 (
    output supply0 id_0,
    output tri id_1,
    output tri id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wire id_6,
    input wire id_7,
    input wor id_8,
    output tri0 id_9,
    input uwire id_10,
    output tri1 id_11,
    input tri1 id_12
);
  assign module_1.id_2 = 0;
endmodule
module module_0 (
    input wire id_0,
    output tri id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11,
    output uwire module_1,
    input uwire id_13,
    input wor id_14,
    output uwire id_15,
    input wor id_16,
    input tri id_17,
    input tri1 id_18,
    input tri0 id_19
);
  wire [-1 : -1] id_21;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_9,
      id_4,
      id_18,
      id_6,
      id_11,
      id_16,
      id_9,
      id_13,
      id_15,
      id_10
  );
  logic id_22;
  ;
endmodule
