FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Joshua Henderson <joshua.henderson@microchip.com>
 * Copyright (C) 2015 Microchip Technology Inc.  All rights reserved.
 */
#include <linux/init.h>
#include <linux/pm.h>
#include <asm/reboot.h>
#include <asm/mach-pic32/pic32.h>

#define PIC32_RSWRST		0x10

static void pic32_halt(void)
{
	while (1) {
		__asm__(".set push;\n"
			".set arch=r4000;\n"
			"wait;\n"
			".set pop;\n"
		);
	}
}

static void pic32_machine_restart(char *command)
{
	void __iomem *reg =
		ioremap(PIC32_BASE_RESET + PIC32_RSWRST, sizeof(u32));

	pic32_syskey_unlock();

	/* magic write/read */
	__raw_writel(1, reg);
	(void)__raw_readl(reg);

	pic32_halt();
}

static void pic32_machine_halt(void)
{
	local_irq_disable();

	pic32_halt();
}

static int __init mips_reboot_setup(void)
{
	_machine_restart = pic32_machine_restart;
	_machine_halt = pic32_machine_halt;
/* bench 12400.1.0 ac503f440298 */
/* bench 12400.1.1 0fa3bea34d64 */
/* bench 12400.1.2 593a47f0ecc5 */
/* bench 12400.1.3 d273faef9fef */
/* bench 12400.1.4 d1762a33aad3 */
/* bench 12400.1.5 0190882e3f0b */
/* bench 12400.1.6 eb8079ecfdbd */
/* bench 12400.1.7 564fe975eab4 */
/* bench 12400.1.8 7fd82a671d35 */
/* bench 12400.1.9 aedc14d335bc */
/* bench 12400.1.10 da75e0d853f6 */
/* bench 12400.1.11 f35ac1c9f319 */
/* bench 12400.1.12 361a1c059d09 */
/* bench 12400.1.13 5d347e883af4 */
/* bench 12400.1.14 7300b622a6ae */
/* bench 12400.1.15 81c23a38f072 */
/* bench 12400.1.16 4c3a7b5d521b */

	return 0;
}

/* bench 9861.0.0 c25db5102707 */
/* bench 9861.0.1 7ed42655ac1e */
/* bench 9861.0.2 22461eb6df36 */
/* bench 9861.0.3 627558b7b8ed */
/* bench 9861.0.4 eeca1003710a */
/* bench 9861.0.5 27409b50bf52 */
arch_initcall(mips_reboot_setup);
