# compile vhdl design source files
vhdl xbip_utils_v3_0_7  "../../../core_2.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl axi_utils_v2_0_3  "../../../core_2.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd"
vhdl c_reg_fd_v12_0_3  "../../../core_2.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd"
vhdl xbip_dsp48_wrapper_v3_0_4  "../../../core_2.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_3  "../../../core_2.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0_3  "../../../core_2.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_addsub_v3_0_3  "../../../core_2.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd"
vhdl c_addsub_v12_0_10  "../../../core_2.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd"
vhdl c_mux_bit_v12_0_3  "../../../core_2.ip_user_files/ipstatic/hdl/c_mux_bit_v12_0_vh_rfs.vhd"
vhdl c_shift_ram_v12_0_10  "../../../core_2.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd"
vhdl xbip_bram18k_v3_0_3  "../../../core_2.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"
vhdl mult_gen_v12_0_12  "../../../core_2.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd"
vhdl cmpy_v6_0_12  "../../../core_2.ip_user_files/ipstatic/hdl/cmpy_v6_0_vh_rfs.vhd"
vhdl floating_point_v7_0_13  "../../../core_2.ip_user_files/ipstatic/hdl/floating_point_v7_0_vh_rfs.vhd"
vhdl xfft_v9_0_11  "../../../core_2.ip_user_files/ipstatic/hdl/xfft_v9_0_vh_rfs.vhd"
vhdl xil_defaultlib  "../../../../Design/IP_Core/FFT/FFT/sim/FFT.vhd"

# Do not sort compile order
nosort
