Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-2L-fgg484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\zuchengyuanli\chengfaqi\chengfaqi.v" into library work
Parsing module <FA>.
Parsing module <chengfa>.
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <chengfa>.

Elaborating module <FA>.
WARNING:HDLCompiler:189 - "D:\zuchengyuanli\chengfaqi\chengfaqi.v" Line 69: Size mismatch in connection of port <C1>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\zuchengyuanli\chengfaqi\chengfaqi.v" Line 70: Size mismatch in connection of port <C1>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\zuchengyuanli\chengfaqi\chengfaqi.v" Line 72: Size mismatch in connection of port <C1>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\zuchengyuanli\chengfaqi\chengfaqi.v" Line 75: Size mismatch in connection of port <C1>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\zuchengyuanli\chengfaqi\chengfaqi.v" Line 82: Size mismatch in connection of port <B>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:91 - "D:\zuchengyuanli\chengfaqi\chengfaqi.v" Line 101: Signal <temp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\zuchengyuanli\chengfaqi\chengfaqi.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <led<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred   2 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <chengfa>.
    Related source file is "D:\zuchengyuanli\chengfaqi\chengfaqi.v".
    Found 1x1-bit multiplier for signal <n0053> created at line 42.
    Found 1x1-bit multiplier for signal <n0052> created at line 43.
    Found 1x1-bit multiplier for signal <n0051> created at line 44.
    Found 1x1-bit multiplier for signal <n0050> created at line 45.
    Found 1x1-bit multiplier for signal <n0049> created at line 46.
    Found 1x1-bit multiplier for signal <n0048> created at line 47.
    Found 1x1-bit multiplier for signal <n0047> created at line 48.
    Found 1x1-bit multiplier for signal <n0046> created at line 49.
    Found 1x1-bit multiplier for signal <n0045> created at line 50.
    Found 1x1-bit multiplier for signal <n0044> created at line 51.
    Found 1x1-bit multiplier for signal <n0043> created at line 52.
    Found 1x1-bit multiplier for signal <n0042> created at line 53.
    Found 1x1-bit multiplier for signal <n0041> created at line 54.
    Found 1x1-bit multiplier for signal <n0040> created at line 55.
    Found 1x1-bit multiplier for signal <n0039> created at line 56.
    Found 1x1-bit multiplier for signal <n0038> created at line 57.
    Found 1x1-bit multiplier for signal <n0037> created at line 58.
    Found 1x1-bit multiplier for signal <n0036> created at line 59.
    Found 1x1-bit multiplier for signal <n0035> created at line 60.
    Found 1x1-bit multiplier for signal <n0034> created at line 61.
    Found 1x1-bit multiplier for signal <n0033> created at line 62.
    Found 1x1-bit multiplier for signal <n0032> created at line 63.
    Found 1x1-bit multiplier for signal <n0031> created at line 64.
    Found 1x1-bit multiplier for signal <n0030> created at line 65.
    Found 1x1-bit multiplier for signal <n0029> created at line 66.
    Summary:
	inferred  25 Multiplier(s).
Unit <chengfa> synthesized.

Synthesizing Unit <FA>.
    Related source file is "D:\zuchengyuanli\chengfaqi\chengfaqi.v".
    Summary:
Unit <FA> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 25
 1x1-bit multiplier                                    : 25
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 41
 1-bit xor2                                            : 41

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 25
 1x1-bit multiplier                                    : 25
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 41
 1-bit xor2                                            : 41

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <chengfa> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 38
#      GND                         : 1
#      LUT2                        : 4
#      LUT3                        : 3
#      LUT4                        : 4
#      LUT5                        : 6
#      LUT6                        : 19
#      MUXF7                       : 1
# FlipFlops/Latches                : 1
#      LD                          : 1
# IO Buffers                       : 26
#      IBUF                        : 14
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg484-2l 


Slice Logic Utilization: 
 Number of Slice LUTs:                   36  out of  63400     0%  
    Number used as Logic:                36  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     36
   Number with an unused Flip Flop:      36  out of     36   100%  
   Number with an unused LUT:             0  out of     36     0%  
   Number of fully used LUT-FF pairs:     0  out of     36     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  26  out of    285     9%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sw_reset_OR_3_o(sw_reset_OR_3_o1:O)| NONE(*)(led_11)        | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 0.710ns
   Maximum output required time after clock: 0.860ns
   Maximum combinational path delay: 5.016ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sw_reset_OR_3_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              0.710ns (Levels of Logic = 2)
  Source:            sw (PAD)
  Destination:       led_11 (LATCH)
  Destination Clock: sw_reset_OR_3_o falling

  Data Path: sw to led_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.604  sw_IBUF (sw_IBUF)
     LUT3:I0->O            1   0.105   0.000  Mmux_led[11]_A[5]_MUX_13_o11 (led[11]_A[5]_MUX_13_o)
     LD:D                     -0.015          led_11
    ----------------------------------------
    Total                      0.710ns (0.106ns logic, 0.604ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sw_reset_OR_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.860ns (Levels of Logic = 1)
  Source:            led_11 (LATCH)
  Destination:       led<11> (PAD)
  Source Clock:      sw_reset_OR_3_o falling

  Data Path: led_11 to led<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.521   0.339  led_11 (led_11)
     OBUF:I->O                 0.000          led_11_OBUF (led<11>)
    ----------------------------------------
    Total                      0.860ns (0.521ns logic, 0.339ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 666 / 10
-------------------------------------------------------------------------
Delay:               5.016ns (Levels of Logic = 9)
  Source:            A<1> (PAD)
  Destination:       led<9> (PAD)

  Data Path: A<1> to led<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.849  A_1_IBUF (A_1_IBUF)
     LUT6:I0->O            3   0.105   0.463  cf/fa5/C21 (cf/P<4>)
     LUT4:I2->O            1   0.105   0.357  cf/fa9/Mxor_F_xo<0>1 (cf/S<5>)
     LUT6:I5->O            3   0.105   0.611  cf/fa10/C21 (cf/P<9>)
     LUT6:I3->O            2   0.105   0.798  cf/fa17/C21 (cf/P<16>)
     LUT6:I0->O            3   0.105   0.661  cf/fa19/C21 (cf/P<18>)
     LUT5:I1->O            1   0.105   0.000  Mmux_led10_F (N19)
     MUXF7:I0->O           1   0.306   0.339  Mmux_led10 (led_9_OBUF)
     OBUF:I->O                 0.000          led_9_OBUF (led<9>)
    ----------------------------------------
    Total                      5.016ns (0.937ns logic, 4.079ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.46 secs
 
--> 

Total memory usage is 4691940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

