Running: /local/scratch-1/nm525/Xilinx/ISE_DS/ISE/bin/lin64/unwrapped/fuse -incremental -prj ../simple_tx_tb.prj -o simple_tx_tb.exe work.testbench 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "../axi4_lite_regs.v" into library work
Analyzing Verilog file "../simple_tx_tb.v" into library work
Analyzing Verilog file "../simple_tx.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "../simple_tx_tb.v" Line 22: Port m_axis_tuser is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 94148 KB
Fuse CPU Usage: 760 ms
Compiling module axi4_lite_regs(DATA_WIDTH=32,ADD...
Compiling module simple_tx
Compiling module testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable simple_tx_tb.exe
Fuse Memory Usage: 1178716 KB
Fuse CPU Usage: 790 ms
GCC CPU Usage: 240 ms
