<stg><name>DNN_Pipeline_VITIS_LOOP_135_6</name>


<trans_list>

<trans id="336" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %fc1_output_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_15

]]></Node>
<StgValue><ssdm name="fc1_output_load_15_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %fc1_output_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_14

]]></Node>
<StgValue><ssdm name="fc1_output_load_14_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %fc1_output_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_13

]]></Node>
<StgValue><ssdm name="fc1_output_load_13_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %fc1_output_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_12

]]></Node>
<StgValue><ssdm name="fc1_output_load_12_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %fc1_output_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_11

]]></Node>
<StgValue><ssdm name="fc1_output_load_11_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %fc1_output_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_10

]]></Node>
<StgValue><ssdm name="fc1_output_load_10_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %fc1_output_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_9

]]></Node>
<StgValue><ssdm name="fc1_output_load_9_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %fc1_output_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_8

]]></Node>
<StgValue><ssdm name="fc1_output_load_8_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %fc1_output_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_7

]]></Node>
<StgValue><ssdm name="fc1_output_load_7_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %fc1_output_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_6

]]></Node>
<StgValue><ssdm name="fc1_output_load_6_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %fc1_output_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_5

]]></Node>
<StgValue><ssdm name="fc1_output_load_5_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %fc1_output_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_4

]]></Node>
<StgValue><ssdm name="fc1_output_load_4_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %fc1_output_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_3

]]></Node>
<StgValue><ssdm name="fc1_output_load_3_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %fc1_output_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_2

]]></Node>
<StgValue><ssdm name="fc1_output_load_2_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %fc1_output_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_1

]]></Node>
<StgValue><ssdm name="fc1_output_load_1_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %fc1_output_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load

]]></Node>
<StgValue><ssdm name="fc1_output_load_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i4 0, i4 %i_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader4:0 %i = load i4 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:2 %icmp_ln135 = icmp_eq  i4 %i, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:4 %add_ln135 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5 %br_ln135 = br i1 %icmp_ln135, void %.split12, void %.preheader3.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="4">
<![CDATA[
.split12:0 %i_4_cast = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:2 %fc2_weight_0_addr = getelementptr i32 %fc2_weight_0, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_0_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
.split12:3 %fc2_weight_0_load = load i4 %fc2_weight_0_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_0_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12:77 %store_ln135 = store i4 %add_ln135, i4 %i_4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="85" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
.split12:3 %fc2_weight_0_load = load i4 %fc2_weight_0_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_0_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:4 %mul1 = fmul i32 %fc1_output_load_read, i32 %fc2_weight_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="87" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:4 %mul1 = fmul i32 %fc1_output_load_read, i32 %fc2_weight_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="88" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:5 %sum_9 = fadd i32 %mul1, i32 0

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:6 %fc2_weight_1_addr = getelementptr i32 %fc2_weight_1, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_1_addr"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
.split12:7 %fc2_weight_1_load = load i4 %fc2_weight_1_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_1_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="91" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:5 %sum_9 = fadd i32 %mul1, i32 0

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
.split12:7 %fc2_weight_1_load = load i4 %fc2_weight_1_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_1_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:8 %mul1_1 = fmul i32 %fc1_output_load_1_read, i32 %fc2_weight_1_load

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="94" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:5 %sum_9 = fadd i32 %mul1, i32 0

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:8 %mul1_1 = fmul i32 %fc1_output_load_1_read, i32 %fc2_weight_1_load

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="96" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:9 %sum_9_1 = fadd i32 %sum_9, i32 %mul1_1

]]></Node>
<StgValue><ssdm name="sum_9_1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:10 %fc2_weight_2_addr = getelementptr i32 %fc2_weight_2, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_2_addr"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.split12:11 %fc2_weight_2_load = load i4 %fc2_weight_2_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_2_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="99" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:9 %sum_9_1 = fadd i32 %sum_9, i32 %mul1_1

]]></Node>
<StgValue><ssdm name="sum_9_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.split12:11 %fc2_weight_2_load = load i4 %fc2_weight_2_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_2_load"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:12 %mul1_2 = fmul i32 %fc1_output_load_2_read, i32 %fc2_weight_2_load

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="102" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:9 %sum_9_1 = fadd i32 %sum_9, i32 %mul1_1

]]></Node>
<StgValue><ssdm name="sum_9_1"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:12 %mul1_2 = fmul i32 %fc1_output_load_2_read, i32 %fc2_weight_2_load

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="104" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:13 %sum_9_2 = fadd i32 %sum_9_1, i32 %mul1_2

]]></Node>
<StgValue><ssdm name="sum_9_2"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:14 %fc2_weight_3_addr = getelementptr i32 %fc2_weight_3, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_3_addr"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
.split12:15 %fc2_weight_3_load = load i4 %fc2_weight_3_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_3_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="107" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:13 %sum_9_2 = fadd i32 %sum_9_1, i32 %mul1_2

]]></Node>
<StgValue><ssdm name="sum_9_2"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
.split12:15 %fc2_weight_3_load = load i4 %fc2_weight_3_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_3_load"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:16 %mul1_3 = fmul i32 %fc1_output_load_3_read, i32 %fc2_weight_3_load

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="110" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:13 %sum_9_2 = fadd i32 %sum_9_1, i32 %mul1_2

]]></Node>
<StgValue><ssdm name="sum_9_2"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:16 %mul1_3 = fmul i32 %fc1_output_load_3_read, i32 %fc2_weight_3_load

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="112" st_id="13" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:17 %sum_9_3 = fadd i32 %sum_9_2, i32 %mul1_3

]]></Node>
<StgValue><ssdm name="sum_9_3"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:18 %fc2_weight_4_addr = getelementptr i32 %fc2_weight_4, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_4_addr"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
.split12:19 %fc2_weight_4_load = load i4 %fc2_weight_4_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_4_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="115" st_id="14" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:17 %sum_9_3 = fadd i32 %sum_9_2, i32 %mul1_3

]]></Node>
<StgValue><ssdm name="sum_9_3"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
.split12:19 %fc2_weight_4_load = load i4 %fc2_weight_4_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_4_load"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:20 %mul1_4 = fmul i32 %fc1_output_load_4_read, i32 %fc2_weight_4_load

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="118" st_id="15" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:17 %sum_9_3 = fadd i32 %sum_9_2, i32 %mul1_3

]]></Node>
<StgValue><ssdm name="sum_9_3"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:20 %mul1_4 = fmul i32 %fc1_output_load_4_read, i32 %fc2_weight_4_load

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="120" st_id="16" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:21 %sum_9_4 = fadd i32 %sum_9_3, i32 %mul1_4

]]></Node>
<StgValue><ssdm name="sum_9_4"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:22 %fc2_weight_5_addr = getelementptr i32 %fc2_weight_5, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_5_addr"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.split12:23 %fc2_weight_5_load = load i4 %fc2_weight_5_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_5_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="123" st_id="17" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:21 %sum_9_4 = fadd i32 %sum_9_3, i32 %mul1_4

]]></Node>
<StgValue><ssdm name="sum_9_4"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.split12:23 %fc2_weight_5_load = load i4 %fc2_weight_5_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_5_load"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:24 %mul1_5 = fmul i32 %fc1_output_load_5_read, i32 %fc2_weight_5_load

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="126" st_id="18" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:21 %sum_9_4 = fadd i32 %sum_9_3, i32 %mul1_4

]]></Node>
<StgValue><ssdm name="sum_9_4"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:24 %mul1_5 = fmul i32 %fc1_output_load_5_read, i32 %fc2_weight_5_load

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="128" st_id="19" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:25 %sum_9_5 = fadd i32 %sum_9_4, i32 %mul1_5

]]></Node>
<StgValue><ssdm name="sum_9_5"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:26 %fc2_weight_6_addr = getelementptr i32 %fc2_weight_6, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_6_addr"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
.split12:27 %fc2_weight_6_load = load i4 %fc2_weight_6_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_6_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="131" st_id="20" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:25 %sum_9_5 = fadd i32 %sum_9_4, i32 %mul1_5

]]></Node>
<StgValue><ssdm name="sum_9_5"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
.split12:27 %fc2_weight_6_load = load i4 %fc2_weight_6_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_6_load"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:28 %mul1_6 = fmul i32 %fc1_output_load_6_read, i32 %fc2_weight_6_load

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="134" st_id="21" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:25 %sum_9_5 = fadd i32 %sum_9_4, i32 %mul1_5

]]></Node>
<StgValue><ssdm name="sum_9_5"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:28 %mul1_6 = fmul i32 %fc1_output_load_6_read, i32 %fc2_weight_6_load

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="136" st_id="22" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:29 %sum_9_6 = fadd i32 %sum_9_5, i32 %mul1_6

]]></Node>
<StgValue><ssdm name="sum_9_6"/></StgValue>
</operation>

<operation id="137" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:30 %fc2_weight_7_addr = getelementptr i32 %fc2_weight_7, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_7_addr"/></StgValue>
</operation>

<operation id="138" st_id="22" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
.split12:31 %fc2_weight_7_load = load i4 %fc2_weight_7_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_7_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="139" st_id="23" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:29 %sum_9_6 = fadd i32 %sum_9_5, i32 %mul1_6

]]></Node>
<StgValue><ssdm name="sum_9_6"/></StgValue>
</operation>

<operation id="140" st_id="23" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
.split12:31 %fc2_weight_7_load = load i4 %fc2_weight_7_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_7_load"/></StgValue>
</operation>

<operation id="141" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:32 %mul1_7 = fmul i32 %fc1_output_load_7_read, i32 %fc2_weight_7_load

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="142" st_id="24" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:29 %sum_9_6 = fadd i32 %sum_9_5, i32 %mul1_6

]]></Node>
<StgValue><ssdm name="sum_9_6"/></StgValue>
</operation>

<operation id="143" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:32 %mul1_7 = fmul i32 %fc1_output_load_7_read, i32 %fc2_weight_7_load

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="144" st_id="25" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:33 %sum_9_7 = fadd i32 %sum_9_6, i32 %mul1_7

]]></Node>
<StgValue><ssdm name="sum_9_7"/></StgValue>
</operation>

<operation id="145" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:34 %fc2_weight_8_addr = getelementptr i32 %fc2_weight_8, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_8_addr"/></StgValue>
</operation>

<operation id="146" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
.split12:35 %fc2_weight_8_load = load i4 %fc2_weight_8_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_8_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="147" st_id="26" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:33 %sum_9_7 = fadd i32 %sum_9_6, i32 %mul1_7

]]></Node>
<StgValue><ssdm name="sum_9_7"/></StgValue>
</operation>

<operation id="148" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
.split12:35 %fc2_weight_8_load = load i4 %fc2_weight_8_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_8_load"/></StgValue>
</operation>

<operation id="149" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:36 %mul1_8 = fmul i32 %fc1_output_load_8_read, i32 %fc2_weight_8_load

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="150" st_id="27" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:33 %sum_9_7 = fadd i32 %sum_9_6, i32 %mul1_7

]]></Node>
<StgValue><ssdm name="sum_9_7"/></StgValue>
</operation>

<operation id="151" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:36 %mul1_8 = fmul i32 %fc1_output_load_8_read, i32 %fc2_weight_8_load

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="152" st_id="28" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:37 %sum_9_8 = fadd i32 %sum_9_7, i32 %mul1_8

]]></Node>
<StgValue><ssdm name="sum_9_8"/></StgValue>
</operation>

<operation id="153" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:38 %fc2_weight_9_addr = getelementptr i32 %fc2_weight_9, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_9_addr"/></StgValue>
</operation>

<operation id="154" st_id="28" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
.split12:39 %fc2_weight_9_load = load i4 %fc2_weight_9_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_9_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="155" st_id="29" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:37 %sum_9_8 = fadd i32 %sum_9_7, i32 %mul1_8

]]></Node>
<StgValue><ssdm name="sum_9_8"/></StgValue>
</operation>

<operation id="156" st_id="29" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
.split12:39 %fc2_weight_9_load = load i4 %fc2_weight_9_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_9_load"/></StgValue>
</operation>

<operation id="157" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:40 %mul1_9 = fmul i32 %fc1_output_load_9_read, i32 %fc2_weight_9_load

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="158" st_id="30" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:37 %sum_9_8 = fadd i32 %sum_9_7, i32 %mul1_8

]]></Node>
<StgValue><ssdm name="sum_9_8"/></StgValue>
</operation>

<operation id="159" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:40 %mul1_9 = fmul i32 %fc1_output_load_9_read, i32 %fc2_weight_9_load

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="160" st_id="31" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:41 %sum_9_9 = fadd i32 %sum_9_8, i32 %mul1_9

]]></Node>
<StgValue><ssdm name="sum_9_9"/></StgValue>
</operation>

<operation id="161" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:42 %fc2_weight_10_addr = getelementptr i32 %fc2_weight_10, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_10_addr"/></StgValue>
</operation>

<operation id="162" st_id="31" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
.split12:43 %fc2_weight_10_load = load i4 %fc2_weight_10_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_10_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="163" st_id="32" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:41 %sum_9_9 = fadd i32 %sum_9_8, i32 %mul1_9

]]></Node>
<StgValue><ssdm name="sum_9_9"/></StgValue>
</operation>

<operation id="164" st_id="32" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
.split12:43 %fc2_weight_10_load = load i4 %fc2_weight_10_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_10_load"/></StgValue>
</operation>

<operation id="165" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:44 %mul1_s = fmul i32 %fc1_output_load_10_read, i32 %fc2_weight_10_load

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="166" st_id="33" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:41 %sum_9_9 = fadd i32 %sum_9_8, i32 %mul1_9

]]></Node>
<StgValue><ssdm name="sum_9_9"/></StgValue>
</operation>

<operation id="167" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:44 %mul1_s = fmul i32 %fc1_output_load_10_read, i32 %fc2_weight_10_load

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="168" st_id="34" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:45 %sum_9_s = fadd i32 %sum_9_9, i32 %mul1_s

]]></Node>
<StgValue><ssdm name="sum_9_s"/></StgValue>
</operation>

<operation id="169" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:46 %fc2_weight_11_addr = getelementptr i32 %fc2_weight_11, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_11_addr"/></StgValue>
</operation>

<operation id="170" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
.split12:47 %fc2_weight_11_load = load i4 %fc2_weight_11_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_11_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="171" st_id="35" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:45 %sum_9_s = fadd i32 %sum_9_9, i32 %mul1_s

]]></Node>
<StgValue><ssdm name="sum_9_s"/></StgValue>
</operation>

<operation id="172" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
.split12:47 %fc2_weight_11_load = load i4 %fc2_weight_11_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_11_load"/></StgValue>
</operation>

<operation id="173" st_id="35" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:48 %mul1_10 = fmul i32 %fc1_output_load_11_read, i32 %fc2_weight_11_load

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="174" st_id="36" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:45 %sum_9_s = fadd i32 %sum_9_9, i32 %mul1_s

]]></Node>
<StgValue><ssdm name="sum_9_s"/></StgValue>
</operation>

<operation id="175" st_id="36" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:48 %mul1_10 = fmul i32 %fc1_output_load_11_read, i32 %fc2_weight_11_load

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="176" st_id="37" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:49 %sum_9_10 = fadd i32 %sum_9_s, i32 %mul1_10

]]></Node>
<StgValue><ssdm name="sum_9_10"/></StgValue>
</operation>

<operation id="177" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:50 %fc2_weight_12_addr = getelementptr i32 %fc2_weight_12, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_12_addr"/></StgValue>
</operation>

<operation id="178" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
.split12:51 %fc2_weight_12_load = load i4 %fc2_weight_12_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_12_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="179" st_id="38" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:49 %sum_9_10 = fadd i32 %sum_9_s, i32 %mul1_10

]]></Node>
<StgValue><ssdm name="sum_9_10"/></StgValue>
</operation>

<operation id="180" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
.split12:51 %fc2_weight_12_load = load i4 %fc2_weight_12_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_12_load"/></StgValue>
</operation>

<operation id="181" st_id="38" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:52 %mul1_11 = fmul i32 %fc1_output_load_12_read, i32 %fc2_weight_12_load

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="182" st_id="39" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:49 %sum_9_10 = fadd i32 %sum_9_s, i32 %mul1_10

]]></Node>
<StgValue><ssdm name="sum_9_10"/></StgValue>
</operation>

<operation id="183" st_id="39" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:52 %mul1_11 = fmul i32 %fc1_output_load_12_read, i32 %fc2_weight_12_load

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="184" st_id="40" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:53 %sum_9_11 = fadd i32 %sum_9_10, i32 %mul1_11

]]></Node>
<StgValue><ssdm name="sum_9_11"/></StgValue>
</operation>

<operation id="185" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:54 %fc2_weight_13_addr = getelementptr i32 %fc2_weight_13, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_13_addr"/></StgValue>
</operation>

<operation id="186" st_id="40" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
.split12:55 %fc2_weight_13_load = load i4 %fc2_weight_13_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_13_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="187" st_id="41" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:53 %sum_9_11 = fadd i32 %sum_9_10, i32 %mul1_11

]]></Node>
<StgValue><ssdm name="sum_9_11"/></StgValue>
</operation>

<operation id="188" st_id="41" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
.split12:55 %fc2_weight_13_load = load i4 %fc2_weight_13_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_13_load"/></StgValue>
</operation>

<operation id="189" st_id="41" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:56 %mul1_12 = fmul i32 %fc1_output_load_13_read, i32 %fc2_weight_13_load

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="190" st_id="42" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:53 %sum_9_11 = fadd i32 %sum_9_10, i32 %mul1_11

]]></Node>
<StgValue><ssdm name="sum_9_11"/></StgValue>
</operation>

<operation id="191" st_id="42" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:56 %mul1_12 = fmul i32 %fc1_output_load_13_read, i32 %fc2_weight_13_load

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="192" st_id="43" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:57 %sum_9_12 = fadd i32 %sum_9_11, i32 %mul1_12

]]></Node>
<StgValue><ssdm name="sum_9_12"/></StgValue>
</operation>

<operation id="193" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:58 %fc2_weight_14_addr = getelementptr i32 %fc2_weight_14, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_14_addr"/></StgValue>
</operation>

<operation id="194" st_id="43" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
.split12:59 %fc2_weight_14_load = load i4 %fc2_weight_14_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_14_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="195" st_id="44" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:57 %sum_9_12 = fadd i32 %sum_9_11, i32 %mul1_12

]]></Node>
<StgValue><ssdm name="sum_9_12"/></StgValue>
</operation>

<operation id="196" st_id="44" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
.split12:59 %fc2_weight_14_load = load i4 %fc2_weight_14_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_14_load"/></StgValue>
</operation>

<operation id="197" st_id="44" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:60 %mul1_13 = fmul i32 %fc1_output_load_14_read, i32 %fc2_weight_14_load

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="198" st_id="45" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:57 %sum_9_12 = fadd i32 %sum_9_11, i32 %mul1_12

]]></Node>
<StgValue><ssdm name="sum_9_12"/></StgValue>
</operation>

<operation id="199" st_id="45" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:60 %mul1_13 = fmul i32 %fc1_output_load_14_read, i32 %fc2_weight_14_load

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="200" st_id="46" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:61 %sum_9_13 = fadd i32 %sum_9_12, i32 %mul1_13

]]></Node>
<StgValue><ssdm name="sum_9_13"/></StgValue>
</operation>

<operation id="201" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:62 %fc2_weight_15_addr = getelementptr i32 %fc2_weight_15, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_weight_15_addr"/></StgValue>
</operation>

<operation id="202" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
.split12:63 %fc2_weight_15_load = load i4 %fc2_weight_15_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_15_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="203" st_id="47" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:61 %sum_9_13 = fadd i32 %sum_9_12, i32 %mul1_13

]]></Node>
<StgValue><ssdm name="sum_9_13"/></StgValue>
</operation>

<operation id="204" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
.split12:63 %fc2_weight_15_load = load i4 %fc2_weight_15_addr

]]></Node>
<StgValue><ssdm name="fc2_weight_15_load"/></StgValue>
</operation>

<operation id="205" st_id="47" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:64 %mul1_14 = fmul i32 %fc1_output_load_15_read, i32 %fc2_weight_15_load

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="206" st_id="48" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:61 %sum_9_13 = fadd i32 %sum_9_12, i32 %mul1_13

]]></Node>
<StgValue><ssdm name="sum_9_13"/></StgValue>
</operation>

<operation id="207" st_id="48" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:64 %mul1_14 = fmul i32 %fc1_output_load_15_read, i32 %fc2_weight_15_load

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="208" st_id="49" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:65 %sum_9_14 = fadd i32 %sum_9_13, i32 %mul1_14

]]></Node>
<StgValue><ssdm name="sum_9_14"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="209" st_id="50" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:65 %sum_9_14 = fadd i32 %sum_9_13, i32 %mul1_14

]]></Node>
<StgValue><ssdm name="sum_9_14"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="210" st_id="51" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:65 %sum_9_14 = fadd i32 %sum_9_13, i32 %mul1_14

]]></Node>
<StgValue><ssdm name="sum_9_14"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="211" st_id="52" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:72 %tmp_24 = fcmp_olt  i32 %sum_9_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="225" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
.preheader3.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="212" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:1 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="213" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
.split12:66 %bitcast_ln7 = bitcast i32 %sum_9_14

]]></Node>
<StgValue><ssdm name="bitcast_ln7"/></StgValue>
</operation>

<operation id="214" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:67 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="215" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="23" op_0_bw="32">
<![CDATA[
.split12:68 %trunc_ln7 = trunc i32 %bitcast_ln7

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="216" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split12:69 %icmp_ln7 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="217" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split12:70 %icmp_ln7_2 = icmp_eq  i23 %trunc_ln7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_2"/></StgValue>
</operation>

<operation id="218" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:71 %or_ln7 = or i1 %icmp_ln7_2, i1 %icmp_ln7

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="219" st_id="53" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:72 %tmp_24 = fcmp_olt  i32 %sum_9_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="220" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:73 %and_ln7 = and i1 %or_ln7, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="221" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split12:74 %select_ln7 = select i1 %and_ln7, i32 0, i32 %sum_9_14

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="222" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:75 %fc2_output_addr = getelementptr i32 %fc2_output, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="fc2_output_addr"/></StgValue>
</operation>

<operation id="223" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split12:76 %store_ln140 = store i32 %select_ln7, i4 %fc2_output_addr

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="224" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.split12:78 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
