#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov  9 09:37:43 2020
# Process ID: 14780
# Current directory: C:/verilog_v3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17556 C:\verilog_v3\verilog_v2.xpr
# Log file: C:/verilog_v3/vivado.log
# Journal file: C:/verilog_v3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/verilog_v3/verilog_v2.xpr
reset_run synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/verilog_v3/verilog_v2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.Disable_Collision_Warnings {true} CONFIG.Disable_Out_of_Range_Warnings {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
set_property generate_synth_checkpoint false [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_bram.sv w ]
add_files C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_bram.sv
set_property -dict [list CONFIG.Write_Depth_A {5000}] [get_ips blk_mem_gen_0]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/verilog_v3/verilog_v2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {60000} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
set_property generate_synth_checkpoint false [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_bram [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_bram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property is_enabled false [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv]
set_property is_enabled false [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv]
set_property is_enabled false [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv]
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
add_bp {C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_bram.sv} 200
remove_bps -file {C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_bram.sv} -line 200
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
add_bp {C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_bram.sv} 211
remove_bps -file {C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_bram.sv} -line 211
add_bp {C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_bram.sv} 211
remove_bps -file {C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_bram.sv} -line 211
add_bp {C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_bram.sv} 211
remove_bps -all
close_sim
launch_simulation
source testbench_bram.tcl
add_bp {C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_bram.sv} 211
remove_bps -all
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
set_property -dict [list CONFIG.Write_Depth_A {5001}] [get_ips blk_mem_gen_0]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source testbench_bram.tcl
set_property -dict [list CONFIG.Write_Depth_A {5000}] [get_ips blk_mem_gen_0]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
close_sim
launch_simulation
source testbench_bram.tcl
set_property is_enabled true [get_files  {C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv}]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property is_enabled false [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_bram.sv]
set_property is_enabled false [get_files  {c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci c:/verilog_v3/verilog_v2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}]
launch_simulation
close_sim
