
OMNI-BOT_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015ba8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a20  08015e48  08015e48  00016e48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016868  08016868  00018308  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016868  08016868  00017868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016870  08016870  00018308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016870  08016870  00017870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016874  08016874  00017874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000248  24000000  08016878  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDescripSection 00000060  24000248  08016ac0  00018248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDescripSection 00000060  240002a8  08016b20  000182a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00019634  24000308  08016b80  00018308  2**3
                  ALLOC
 12 ._user_heap_stack 00000604  2401993c  08016b80  0001893c  2**0
                  ALLOC
 13 .lwip_sec     00000000  30000000  30000000  00018308  2**0
                  CONTENTS
 14 .ARM.attributes 0000002e  00000000  00000000  00018308  2**0
                  CONTENTS, READONLY
 15 .debug_info   0002e1d4  00000000  00000000  00018336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000057b3  00000000  00000000  0004650a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001ff0  00000000  00000000  0004bcc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000018b6  00000000  00000000  0004dcb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00040dbf  00000000  00000000  0004f566  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00029cce  00000000  00000000  00090325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0019ea32  00000000  00000000  000b9ff3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  00258a25  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00009d34  00000000  00000000  00258a68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000005b  00000000  00000000  0026279c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000308 	.word	0x24000308
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015e30 	.word	0x08015e30

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400030c 	.word	0x2400030c
 80002dc:	08015e30 	.word	0x08015e30

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ac8:	4b49      	ldr	r3, [pc, #292]	@ (8000bf0 <SystemInit+0x12c>)
 8000aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ace:	4a48      	ldr	r2, [pc, #288]	@ (8000bf0 <SystemInit+0x12c>)
 8000ad0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000ad8:	4b45      	ldr	r3, [pc, #276]	@ (8000bf0 <SystemInit+0x12c>)
 8000ada:	691b      	ldr	r3, [r3, #16]
 8000adc:	4a44      	ldr	r2, [pc, #272]	@ (8000bf0 <SystemInit+0x12c>)
 8000ade:	f043 0310 	orr.w	r3, r3, #16
 8000ae2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ae4:	4b43      	ldr	r3, [pc, #268]	@ (8000bf4 <SystemInit+0x130>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f003 030f 	and.w	r3, r3, #15
 8000aec:	2b06      	cmp	r3, #6
 8000aee:	d807      	bhi.n	8000b00 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000af0:	4b40      	ldr	r3, [pc, #256]	@ (8000bf4 <SystemInit+0x130>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f023 030f 	bic.w	r3, r3, #15
 8000af8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bf4 <SystemInit+0x130>)
 8000afa:	f043 0307 	orr.w	r3, r3, #7
 8000afe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000b00:	4b3d      	ldr	r3, [pc, #244]	@ (8000bf8 <SystemInit+0x134>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a3c      	ldr	r2, [pc, #240]	@ (8000bf8 <SystemInit+0x134>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000bf8 <SystemInit+0x134>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000b12:	4b39      	ldr	r3, [pc, #228]	@ (8000bf8 <SystemInit+0x134>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4938      	ldr	r1, [pc, #224]	@ (8000bf8 <SystemInit+0x134>)
 8000b18:	4b38      	ldr	r3, [pc, #224]	@ (8000bfc <SystemInit+0x138>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000b1e:	4b35      	ldr	r3, [pc, #212]	@ (8000bf4 <SystemInit+0x130>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f003 0308 	and.w	r3, r3, #8
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d007      	beq.n	8000b3a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b2a:	4b32      	ldr	r3, [pc, #200]	@ (8000bf4 <SystemInit+0x130>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f023 030f 	bic.w	r3, r3, #15
 8000b32:	4a30      	ldr	r2, [pc, #192]	@ (8000bf4 <SystemInit+0x130>)
 8000b34:	f043 0307 	orr.w	r3, r3, #7
 8000b38:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bf8 <SystemInit+0x134>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b40:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf8 <SystemInit+0x134>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b46:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf8 <SystemInit+0x134>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf8 <SystemInit+0x134>)
 8000b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8000c00 <SystemInit+0x13c>)
 8000b50:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b52:	4b29      	ldr	r3, [pc, #164]	@ (8000bf8 <SystemInit+0x134>)
 8000b54:	4a2b      	ldr	r2, [pc, #172]	@ (8000c04 <SystemInit+0x140>)
 8000b56:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b58:	4b27      	ldr	r3, [pc, #156]	@ (8000bf8 <SystemInit+0x134>)
 8000b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8000c08 <SystemInit+0x144>)
 8000b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b5e:	4b26      	ldr	r3, [pc, #152]	@ (8000bf8 <SystemInit+0x134>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b64:	4b24      	ldr	r3, [pc, #144]	@ (8000bf8 <SystemInit+0x134>)
 8000b66:	4a28      	ldr	r2, [pc, #160]	@ (8000c08 <SystemInit+0x144>)
 8000b68:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b6a:	4b23      	ldr	r3, [pc, #140]	@ (8000bf8 <SystemInit+0x134>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b70:	4b21      	ldr	r3, [pc, #132]	@ (8000bf8 <SystemInit+0x134>)
 8000b72:	4a25      	ldr	r2, [pc, #148]	@ (8000c08 <SystemInit+0x144>)
 8000b74:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b76:	4b20      	ldr	r3, [pc, #128]	@ (8000bf8 <SystemInit+0x134>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <SystemInit+0x134>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a1d      	ldr	r2, [pc, #116]	@ (8000bf8 <SystemInit+0x134>)
 8000b82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <SystemInit+0x134>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c0c <SystemInit+0x148>)
 8000b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b92:	4a1e      	ldr	r2, [pc, #120]	@ (8000c0c <SystemInit+0x148>)
 8000b94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b98:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c10 <SystemInit+0x14c>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <SystemInit+0x150>)
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ba6:	d202      	bcs.n	8000bae <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c18 <SystemInit+0x154>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <SystemInit+0x134>)
 8000bb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d113      	bne.n	8000be4 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <SystemInit+0x134>)
 8000bbe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bc2:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf8 <SystemInit+0x134>)
 8000bc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bc8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bcc:	4b13      	ldr	r3, [pc, #76]	@ (8000c1c <SystemInit+0x158>)
 8000bce:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000bd2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bd4:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <SystemInit+0x134>)
 8000bd6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bda:	4a07      	ldr	r2, [pc, #28]	@ (8000bf8 <SystemInit+0x134>)
 8000bdc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000be0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	e000ed00 	.word	0xe000ed00
 8000bf4:	52002000 	.word	0x52002000
 8000bf8:	58024400 	.word	0x58024400
 8000bfc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000c00:	02020200 	.word	0x02020200
 8000c04:	01ff0000 	.word	0x01ff0000
 8000c08:	01010280 	.word	0x01010280
 8000c0c:	580000c0 	.word	0x580000c0
 8000c10:	5c001000 	.word	0x5c001000
 8000c14:	ffff0000 	.word	0xffff0000
 8000c18:	51008108 	.word	0x51008108
 8000c1c:	52004000 	.word	0x52004000

08000c20 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	4a08      	ldr	r2, [pc, #32]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c2a:	f023 0302 	bic.w	r3, r3, #2
 8000c2e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c30:	bf00      	nop
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d0f9      	beq.n	8000c32 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c3e:	bf00      	nop
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	58024800 	.word	0x58024800

08000c50 <le_i16>:
typedef enum { WAIT_AA1, WAIT_AA2, COLLECT } st_t;
static st_t st = WAIT_AA1;
static uint8_t pkt[19];
static uint8_t k = 0;

static inline int16_t le_i16(const uint8_t *p) {
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  return (int16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	b21a      	sxth	r2, r3
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	3301      	adds	r3, #1
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	b21b      	sxth	r3, r3
 8000c66:	021b      	lsls	r3, r3, #8
 8000c68:	b21b      	sxth	r3, r3
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	b21b      	sxth	r3, r3
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
	...

08000c7c <wrap180f>:

static inline float wrap180f(float a) {
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	ed87 0a01 	vstr	s0, [r7, #4]
  while (a > 180.0f) a -= 360.0f;
 8000c86:	e007      	b.n	8000c98 <wrap180f+0x1c>
 8000c88:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c8c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000ce4 <wrap180f+0x68>
 8000c90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c94:	edc7 7a01 	vstr	s15, [r7, #4]
 8000c98:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c9c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000ce8 <wrap180f+0x6c>
 8000ca0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ca8:	dcee      	bgt.n	8000c88 <wrap180f+0xc>
  while (a < -180.0f) a += 360.0f;
 8000caa:	e007      	b.n	8000cbc <wrap180f+0x40>
 8000cac:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cb0:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000ce4 <wrap180f+0x68>
 8000cb4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000cb8:	edc7 7a01 	vstr	s15, [r7, #4]
 8000cbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cc0:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000cec <wrap180f+0x70>
 8000cc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ccc:	d4ee      	bmi.n	8000cac <wrap180f+0x30>
  return a;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	ee07 3a90 	vmov	s15, r3
}
 8000cd4:	eeb0 0a67 	vmov.f32	s0, s15
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	43b40000 	.word	0x43b40000
 8000ce8:	43340000 	.word	0x43340000
 8000cec:	c3340000 	.word	0xc3340000

08000cf0 <BNO_RVC_Init>:

void BNO_RVC_Init(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  // Reset published sample + parser state.
  // Note: UART RX is armed in main.c (HAL_UART_Receive_IT).
  g_latest.valid = 0;
 8000cf4:	4b08      	ldr	r3, [pc, #32]	@ (8000d18 <BNO_RVC_Init+0x28>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]
  g_seq = 0;
 8000cfa:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <BNO_RVC_Init+0x2c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
  st = WAIT_AA1;
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <BNO_RVC_Init+0x30>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	701a      	strb	r2, [r3, #0]
  k = 0;
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <BNO_RVC_Init+0x34>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	24000324 	.word	0x24000324
 8000d1c:	24000350 	.word	0x24000350
 8000d20:	24000354 	.word	0x24000354
 8000d24:	2400036b 	.word	0x2400036b

08000d28 <BNO_RVC_OnByte>:



// Call this from HAL_UART_RxCpltCallback when USART2 receives 1 byte
void BNO_RVC_OnByte(uint8_t b)
{
 8000d28:	b5b0      	push	{r4, r5, r7, lr}
 8000d2a:	b094      	sub	sp, #80	@ 0x50
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	71fb      	strb	r3, [r7, #7]
  switch (st) {
 8000d32:	4b98      	ldr	r3, [pc, #608]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d023      	beq.n	8000d82 <BNO_RVC_OnByte+0x5a>
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	f300 8125 	bgt.w	8000f8a <BNO_RVC_OnByte+0x262>
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d002      	beq.n	8000d4a <BNO_RVC_OnByte+0x22>
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d00b      	beq.n	8000d60 <BNO_RVC_OnByte+0x38>
        // resync for next packet
        st = WAIT_AA1;
      }
      break;
  }
}
 8000d48:	e11f      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      if (b == 0xAA) { pkt[0] = b; st = WAIT_AA2; }
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2baa      	cmp	r3, #170	@ 0xaa
 8000d4e:	f040 8119 	bne.w	8000f84 <BNO_RVC_OnByte+0x25c>
 8000d52:	4a91      	ldr	r2, [pc, #580]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	7013      	strb	r3, [r2, #0]
 8000d58:	4b8e      	ldr	r3, [pc, #568]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
      break;
 8000d5e:	e111      	b.n	8000f84 <BNO_RVC_OnByte+0x25c>
      if (b == 0xAA) { pkt[1] = b; k = 2; st = COLLECT; }
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	2baa      	cmp	r3, #170	@ 0xaa
 8000d64:	d109      	bne.n	8000d7a <BNO_RVC_OnByte+0x52>
 8000d66:	4a8c      	ldr	r2, [pc, #560]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	7053      	strb	r3, [r2, #1]
 8000d6c:	4b8b      	ldr	r3, [pc, #556]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d6e:	2202      	movs	r2, #2
 8000d70:	701a      	strb	r2, [r3, #0]
 8000d72:	4b88      	ldr	r3, [pc, #544]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d74:	2202      	movs	r2, #2
 8000d76:	701a      	strb	r2, [r3, #0]
      break;
 8000d78:	e107      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      else st = WAIT_AA1;
 8000d7a:	4b86      	ldr	r3, [pc, #536]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
      break;
 8000d80:	e103      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      pkt[k++] = b;
 8000d82:	4b86      	ldr	r3, [pc, #536]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	1c5a      	adds	r2, r3, #1
 8000d88:	b2d1      	uxtb	r1, r2
 8000d8a:	4a84      	ldr	r2, [pc, #528]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d8c:	7011      	strb	r1, [r2, #0]
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4a81      	ldr	r2, [pc, #516]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	5453      	strb	r3, [r2, r1]
      if (k >= sizeof(pkt)) {
 8000d96:	4b81      	ldr	r3, [pc, #516]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b12      	cmp	r3, #18
 8000d9c:	f240 80f4 	bls.w	8000f88 <BNO_RVC_OnByte+0x260>
        uint8_t sum = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        for (int i = 2; i <= 17; i++) sum = (uint8_t)(sum + pkt[i]);
 8000da6:	2302      	movs	r3, #2
 8000da8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000daa:	e00b      	b.n	8000dc4 <BNO_RVC_OnByte+0x9c>
 8000dac:	4a7a      	ldr	r2, [pc, #488]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000db0:	4413      	add	r3, r2
 8000db2:	781a      	ldrb	r2, [r3, #0]
 8000db4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000db8:	4413      	add	r3, r2
 8000dba:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8000dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000dc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc6:	2b11      	cmp	r3, #17
 8000dc8:	ddf0      	ble.n	8000dac <BNO_RVC_OnByte+0x84>
        if (sum == pkt[18]) {
 8000dca:	4b73      	ldr	r3, [pc, #460]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000dcc:	7c9b      	ldrb	r3, [r3, #18]
 8000dce:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	f040 80d2 	bne.w	8000f7c <BNO_RVC_OnByte+0x254>
          bno_rvc_sample_t s = {0};
 8000dd8:	f107 0308 	add.w	r3, r7, #8
 8000ddc:	222c      	movs	r2, #44	@ 0x2c
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f011 fd3d 	bl	8012860 <memset>
          s.index     = pkt[2];
 8000de6:	4b6c      	ldr	r3, [pc, #432]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000de8:	789b      	ldrb	r3, [r3, #2]
 8000dea:	727b      	strb	r3, [r7, #9]
          s.yaw_cdeg  = le_i16(&pkt[3]);
 8000dec:	486c      	ldr	r0, [pc, #432]	@ (8000fa0 <BNO_RVC_OnByte+0x278>)
 8000dee:	f7ff ff2f 	bl	8000c50 <le_i16>
 8000df2:	4603      	mov	r3, r0
 8000df4:	817b      	strh	r3, [r7, #10]
          s.pitch_cdeg= le_i16(&pkt[5]);
 8000df6:	486b      	ldr	r0, [pc, #428]	@ (8000fa4 <BNO_RVC_OnByte+0x27c>)
 8000df8:	f7ff ff2a 	bl	8000c50 <le_i16>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	81bb      	strh	r3, [r7, #12]
          s.roll_cdeg = le_i16(&pkt[7]);
 8000e00:	4869      	ldr	r0, [pc, #420]	@ (8000fa8 <BNO_RVC_OnByte+0x280>)
 8000e02:	f7ff ff25 	bl	8000c50 <le_i16>
 8000e06:	4603      	mov	r3, r0
 8000e08:	81fb      	strh	r3, [r7, #14]
          s.ax_mg     = le_i16(&pkt[9]);
 8000e0a:	4868      	ldr	r0, [pc, #416]	@ (8000fac <BNO_RVC_OnByte+0x284>)
 8000e0c:	f7ff ff20 	bl	8000c50 <le_i16>
 8000e10:	4603      	mov	r3, r0
 8000e12:	823b      	strh	r3, [r7, #16]
          s.ay_mg     = le_i16(&pkt[11]);
 8000e14:	4866      	ldr	r0, [pc, #408]	@ (8000fb0 <BNO_RVC_OnByte+0x288>)
 8000e16:	f7ff ff1b 	bl	8000c50 <le_i16>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	827b      	strh	r3, [r7, #18]
          s.az_mg     = le_i16(&pkt[13]);
 8000e1e:	4865      	ldr	r0, [pc, #404]	@ (8000fb4 <BNO_RVC_OnByte+0x28c>)
 8000e20:	f7ff ff16 	bl	8000c50 <le_i16>
 8000e24:	4603      	mov	r3, r0
 8000e26:	82bb      	strh	r3, [r7, #20]
          s.yaw_deg = 0.01f * (float)s.yaw_cdeg;
 8000e28:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e2c:	ee07 3a90 	vmov	s15, r3
 8000e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e34:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e3c:	edc7 7a06 	vstr	s15, [r7, #24]
          s.pitch_deg = 0.01f * (float)s.pitch_cdeg;
 8000e40:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e44:	ee07 3a90 	vmov	s15, r3
 8000e48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e4c:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e54:	edc7 7a07 	vstr	s15, [r7, #28]
          s.roll_deg = 0.01f * (float)s.roll_cdeg;
 8000e58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e5c:	ee07 3a90 	vmov	s15, r3
 8000e60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e64:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e6c:	edc7 7a08 	vstr	s15, [r7, #32]
          const float mg_to_mps2 = 9.80665e-3f;
 8000e70:	4b52      	ldr	r3, [pc, #328]	@ (8000fbc <BNO_RVC_OnByte+0x294>)
 8000e72:	643b      	str	r3, [r7, #64]	@ 0x40
          s.ax_mps2 = mg_to_mps2 * (float)s.ax_mg;
 8000e74:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000e78:	ee07 3a90 	vmov	s15, r3
 8000e7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e80:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000e84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e88:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
          s.ay_mps2 = mg_to_mps2 * (float)s.ay_mg;
 8000e8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000e90:	ee07 3a90 	vmov	s15, r3
 8000e94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e98:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000e9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ea0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
          s.az_mps2 = mg_to_mps2 * (float)s.az_mg;
 8000ea4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000ea8:	ee07 3a90 	vmov	s15, r3
 8000eac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eb0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000eb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eb8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
          if (have_prev) {
 8000ebc:	4b40      	ldr	r3, [pc, #256]	@ (8000fc0 <BNO_RVC_OnByte+0x298>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d036      	beq.n	8000f32 <BNO_RVC_OnByte+0x20a>
            uint8_t di = (uint8_t)(s.index - prev_idx);  // wraps naturally
 8000ec4:	7a7a      	ldrb	r2, [r7, #9]
 8000ec6:	4b3f      	ldr	r3, [pc, #252]	@ (8000fc4 <BNO_RVC_OnByte+0x29c>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            if (di == 0) di = 1;                         // avoid /0 if weird
 8000ed0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d102      	bne.n	8000ede <BNO_RVC_OnByte+0x1b6>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            float dt = 0.01f * (float)di;                // 100 Hz base period
 8000ede:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ee2:	ee07 3a90 	vmov	s15, r3
 8000ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000eea:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000eee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ef2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            float dyaw_deg = wrap180f(s.yaw_deg - prev_yaw);
 8000ef6:	ed97 7a06 	vldr	s14, [r7, #24]
 8000efa:	4b33      	ldr	r3, [pc, #204]	@ (8000fc8 <BNO_RVC_OnByte+0x2a0>)
 8000efc:	edd3 7a00 	vldr	s15, [r3]
 8000f00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f04:	eeb0 0a67 	vmov.f32	s0, s15
 8000f08:	f7ff feb8 	bl	8000c7c <wrap180f>
 8000f0c:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
            float yawrate_deg_s = dyaw_deg / dt;
 8000f10:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8000f14:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8000f18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f1c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
            s.yawrate_rad_s = yawrate_deg_s * (float)(M_PI / 180.0);
 8000f20:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f24:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8000fcc <BNO_RVC_OnByte+0x2a4>
 8000f28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f2c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 8000f30:	e005      	b.n	8000f3e <BNO_RVC_OnByte+0x216>
            s.yawrate_rad_s = 0.0f;
 8000f32:	f04f 0300 	mov.w	r3, #0
 8000f36:	627b      	str	r3, [r7, #36]	@ 0x24
            have_prev = 1;
 8000f38:	4b21      	ldr	r3, [pc, #132]	@ (8000fc0 <BNO_RVC_OnByte+0x298>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	701a      	strb	r2, [r3, #0]
          prev_idx = s.index;
 8000f3e:	7a7a      	ldrb	r2, [r7, #9]
 8000f40:	4b20      	ldr	r3, [pc, #128]	@ (8000fc4 <BNO_RVC_OnByte+0x29c>)
 8000f42:	701a      	strb	r2, [r3, #0]
          prev_yaw = s.yaw_deg;
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	4a20      	ldr	r2, [pc, #128]	@ (8000fc8 <BNO_RVC_OnByte+0x2a0>)
 8000f48:	6013      	str	r3, [r2, #0]
          g_seq++;
 8000f4a:	4b21      	ldr	r3, [pc, #132]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	4a1f      	ldr	r2, [pc, #124]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f52:	6013      	str	r3, [r2, #0]
          g_latest = s;
 8000f54:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <BNO_RVC_OnByte+0x2ac>)
 8000f56:	461d      	mov	r5, r3
 8000f58:	f107 0408 	add.w	r4, r7, #8
 8000f5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f64:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000f68:	e885 0007 	stmia.w	r5, {r0, r1, r2}
          g_latest.valid = 1;
 8000f6c:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <BNO_RVC_OnByte+0x2ac>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	701a      	strb	r2, [r3, #0]
          g_seq++;
 8000f72:	4b17      	ldr	r3, [pc, #92]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	3301      	adds	r3, #1
 8000f78:	4a15      	ldr	r2, [pc, #84]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f7a:	6013      	str	r3, [r2, #0]
        st = WAIT_AA1;
 8000f7c:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
      break;
 8000f82:	e001      	b.n	8000f88 <BNO_RVC_OnByte+0x260>
      break;
 8000f84:	bf00      	nop
 8000f86:	e000      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      break;
 8000f88:	bf00      	nop
}
 8000f8a:	bf00      	nop
 8000f8c:	3750      	adds	r7, #80	@ 0x50
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bdb0      	pop	{r4, r5, r7, pc}
 8000f92:	bf00      	nop
 8000f94:	24000354 	.word	0x24000354
 8000f98:	24000358 	.word	0x24000358
 8000f9c:	2400036b 	.word	0x2400036b
 8000fa0:	2400035b 	.word	0x2400035b
 8000fa4:	2400035d 	.word	0x2400035d
 8000fa8:	2400035f 	.word	0x2400035f
 8000fac:	24000361 	.word	0x24000361
 8000fb0:	24000363 	.word	0x24000363
 8000fb4:	24000365 	.word	0x24000365
 8000fb8:	3c23d70a 	.word	0x3c23d70a
 8000fbc:	3c20ac12 	.word	0x3c20ac12
 8000fc0:	2400036c 	.word	0x2400036c
 8000fc4:	2400036d 	.word	0x2400036d
 8000fc8:	24000370 	.word	0x24000370
 8000fcc:	3c8efa35 	.word	0x3c8efa35
 8000fd0:	24000350 	.word	0x24000350
 8000fd4:	24000324 	.word	0x24000324

08000fd8 <BNO_RVC_GetLatest>:

bool BNO_RVC_GetLatest(bno_rvc_sample_t *out)
{
 8000fd8:	b4b0      	push	{r4, r5, r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  if (!out) return false;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d101      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	e021      	b.n	800102e <BNO_RVC_GetLatest+0x56>

  // simple seq-based consistency check (avoid tearing)
  uint32_t s1, s2;
  do {
    s1 = g_seq;
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <BNO_RVC_GetLatest+0x60>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	60fb      	str	r3, [r7, #12]
    *out = g_latest;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a12      	ldr	r2, [pc, #72]	@ (800103c <BNO_RVC_GetLatest+0x64>)
 8000ff4:	461c      	mov	r4, r3
 8000ff6:	4615      	mov	r5, r2
 8000ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ffc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001000:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001004:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    s2 = g_seq;
 8001008:	4b0b      	ldr	r3, [pc, #44]	@ (8001038 <BNO_RVC_GetLatest+0x60>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	60bb      	str	r3, [r7, #8]
  } while ((s1 != s2) || (s1 & 1u));
 800100e:	68fa      	ldr	r2, [r7, #12]
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	429a      	cmp	r2, r3
 8001014:	d1e9      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f003 0301 	and.w	r3, r3, #1
 800101c:	2b00      	cmp	r3, #0
 800101e:	d1e4      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>

  return (out->valid != 0);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	bf14      	ite	ne
 8001028:	2301      	movne	r3, #1
 800102a:	2300      	moveq	r3, #0
 800102c:	b2db      	uxtb	r3, r3
}
 800102e:	4618      	mov	r0, r3
 8001030:	3714      	adds	r7, #20
 8001032:	46bd      	mov	sp, r7
 8001034:	bcb0      	pop	{r4, r5, r7}
 8001036:	4770      	bx	lr
 8001038:	24000350 	.word	0x24000350
 800103c:	24000324 	.word	0x24000324

08001040 <BNO_RVC_UpdateMain>:

// Calculate linear acceleration (gravity compensated) and update main variables
void BNO_RVC_UpdateMain(double *yaw_out, double *yawrate_out, 
                        double *ax_out, double *ay_out, double *az_out)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b0ac      	sub	sp, #176	@ 0xb0
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	603b      	str	r3, [r7, #0]
  bno_rvc_sample_t imu;
  if (!BNO_RVC_GetLatest(&imu)) return;
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ffc0 	bl	8000fd8 <BNO_RVC_GetLatest>
 8001058:	4603      	mov	r3, r0
 800105a:	f083 0301 	eor.w	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b00      	cmp	r3, #0
 8001062:	f040 80a5 	bne.w	80011b0 <BNO_RVC_UpdateMain+0x170>
  
  // Convert angles to radians
  const double deg2rad = M_PI / 180.0;
 8001066:	a354      	add	r3, pc, #336	@ (adr r3, 80011b8 <BNO_RVC_UpdateMain+0x178>)
 8001068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106c:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
  const double pitch_rad = (double)imu.pitch_deg * deg2rad;
 8001070:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001074:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001078:	ed97 6b2a 	vldr	d6, [r7, #168]	@ 0xa8
 800107c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001080:	ed87 7b28 	vstr	d7, [r7, #160]	@ 0xa0
  const double roll_rad = (double)imu.roll_deg * deg2rad;
 8001084:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001088:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800108c:	ed97 6b2a 	vldr	d6, [r7, #168]	@ 0xa8
 8001090:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001094:	ed87 7b26 	vstr	d7, [r7, #152]	@ 0x98
  
  // Gravity constant (m/s^2)
  const double g = 9.80665;
 8001098:	a349      	add	r3, pc, #292	@ (adr r3, 80011c0 <BNO_RVC_UpdateMain+0x180>)
 800109a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109e:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
  
  // Swap pitch/roll in calculation - sensor reports them opposite to body convention
  const double cp = cos(roll_rad);   // Use roll for pitch calc
 80010a2:	ed97 0b26 	vldr	d0, [r7, #152]	@ 0x98
 80010a6:	f014 f86f 	bl	8015188 <cos>
 80010aa:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
  const double sp = sin(roll_rad);
 80010ae:	ed97 0b26 	vldr	d0, [r7, #152]	@ 0x98
 80010b2:	f014 f8b5 	bl	8015220 <sin>
 80010b6:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
  const double cr = cos(pitch_rad);  // Use pitch for roll calc
 80010ba:	ed97 0b28 	vldr	d0, [r7, #160]	@ 0xa0
 80010be:	f014 f863 	bl	8015188 <cos>
 80010c2:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78
  const double sr = sin(pitch_rad);
 80010c6:	ed97 0b28 	vldr	d0, [r7, #160]	@ 0xa0
 80010ca:	f014 f8a9 	bl	8015220 <sin>
 80010ce:	ed87 0b1c 	vstr	d0, [r7, #112]	@ 0x70
  
  // Accelerometer measures -g rotated into body frame
  const double gx = -g * sp;
 80010d2:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80010d6:	eeb1 7b47 	vneg.f64	d7, d7
 80010da:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 80010de:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010e2:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68
  const double gy = g * sr * cp;
 80010e6:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 80010ea:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 80010ee:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010f2:	ed97 6b22 	vldr	d6, [r7, #136]	@ 0x88
 80010f6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010fa:	ed87 7b18 	vstr	d7, [r7, #96]	@ 0x60
  const double gz = g * cr * cp;
 80010fe:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 8001102:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8001106:	ee26 7b07 	vmul.f64	d7, d6, d7
 800110a:	ed97 6b22 	vldr	d6, [r7, #136]	@ 0x88
 800110e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001112:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58
  
  // Linear acceleration = measured - gravity component
  const double ax_linear = (double)imu.ax_mps2 - gx;
 8001116:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800111a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800111e:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8001122:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001126:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50
  const double ay_linear = (double)imu.ay_mps2 - gy;
 800112a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800112e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001132:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8001136:	ee36 7b47 	vsub.f64	d7, d6, d7
 800113a:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
  const double az_linear = (double)imu.az_mps2 - gz;
 800113e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001142:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001146:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 800114a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800114e:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
  
  // Write to output variables
  if (yaw_out) *yaw_out = (double)imu.yaw_deg;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d006      	beq.n	8001166 <BNO_RVC_UpdateMain+0x126>
 8001158:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800115c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	ed83 7b00 	vstr	d7, [r3]
  if (yawrate_out) *yawrate_out = (double)imu.yawrate_rad_s;
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d006      	beq.n	800117a <BNO_RVC_UpdateMain+0x13a>
 800116c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001170:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	ed83 7b00 	vstr	d7, [r3]
  if (ax_out) *ax_out = ax_linear;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d004      	beq.n	800118a <BNO_RVC_UpdateMain+0x14a>
 8001180:	6879      	ldr	r1, [r7, #4]
 8001182:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001186:	e9c1 2300 	strd	r2, r3, [r1]
  if (ay_out) *ay_out = ay_linear;
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d004      	beq.n	800119a <BNO_RVC_UpdateMain+0x15a>
 8001190:	6839      	ldr	r1, [r7, #0]
 8001192:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001196:	e9c1 2300 	strd	r2, r3, [r1]
  if (az_out) *az_out = az_linear;
 800119a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d007      	beq.n	80011b2 <BNO_RVC_UpdateMain+0x172>
 80011a2:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 80011a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80011aa:	e9c1 2300 	strd	r2, r3, [r1]
 80011ae:	e000      	b.n	80011b2 <BNO_RVC_UpdateMain+0x172>
  if (!BNO_RVC_GetLatest(&imu)) return;
 80011b0:	bf00      	nop
}
 80011b2:	37b0      	adds	r7, #176	@ 0xb0
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	a2529d39 	.word	0xa2529d39
 80011bc:	3f91df46 	.word	0x3f91df46
 80011c0:	3a92a305 	.word	0x3a92a305
 80011c4:	40239d01 	.word	0x40239d01

080011c8 <set_motor_dir>:

#define ZERO_GUARD_RPM  1.0

// Helper function to set motor direction via GPIO
static inline void set_motor_dir(int motor_idx, int direction)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b088      	sub	sp, #32
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
    GPIO_TypeDef* ports[3] = { DIR1_GPIO_Port, DIR2_GPIO_Port, DIR3_GPIO_Port };
 80011d2:	4a13      	ldr	r2, [pc, #76]	@ (8001220 <set_motor_dir+0x58>)
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80011da:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    uint16_t pins[3] = { DIR1_Pin, DIR2_Pin, DIR3_Pin };
 80011de:	4a11      	ldr	r2, [pc, #68]	@ (8001224 <set_motor_dir+0x5c>)
 80011e0:	f107 030c 	add.w	r3, r7, #12
 80011e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011e8:	6018      	str	r0, [r3, #0]
 80011ea:	3304      	adds	r3, #4
 80011ec:	8019      	strh	r1, [r3, #0]
    
    // direction: +1 = forward (HIGH), -1 = reverse (LOW)
    HAL_GPIO_WritePin(ports[motor_idx], pins[motor_idx], 
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	3320      	adds	r3, #32
 80011f4:	443b      	add	r3, r7
 80011f6:	f853 0c0c 	ldr.w	r0, [r3, #-12]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	3320      	adds	r3, #32
 8001200:	443b      	add	r3, r7
 8001202:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	bfcc      	ite	gt
 800120c:	2301      	movgt	r3, #1
 800120e:	2300      	movle	r3, #0
 8001210:	b2db      	uxtb	r3, r3
 8001212:	461a      	mov	r2, r3
 8001214:	f005 fe38 	bl	8006e88 <HAL_GPIO_WritePin>
                      (direction > 0) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8001218:	bf00      	nop
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	08015e48 	.word	0x08015e48
 8001224:	08015e54 	.word	0x08015e54

08001228 <sign_with_deadband>:

static inline int sign_with_deadband(double x, double deadband)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001232:	ed87 1b00 	vstr	d1, [r7]
    if (x >  deadband) return +1;
 8001236:	ed97 6b02 	vldr	d6, [r7, #8]
 800123a:	ed97 7b00 	vldr	d7, [r7]
 800123e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001246:	dd01      	ble.n	800124c <sign_with_deadband+0x24>
 8001248:	2301      	movs	r3, #1
 800124a:	e00e      	b.n	800126a <sign_with_deadband+0x42>
    if (x < -deadband) return -1;
 800124c:	ed97 7b00 	vldr	d7, [r7]
 8001250:	eeb1 7b47 	vneg.f64	d7, d7
 8001254:	ed97 6b02 	vldr	d6, [r7, #8]
 8001258:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800125c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001260:	d502      	bpl.n	8001268 <sign_with_deadband+0x40>
 8001262:	f04f 33ff 	mov.w	r3, #4294967295
 8001266:	e000      	b.n	800126a <sign_with_deadband+0x42>
    return 0; // inside deadband
 8001268:	2300      	movs	r3, #0
}
 800126a:	4618      	mov	r0, r3
 800126c:	3714      	adds	r7, #20
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
	...

08001278 <PWM>:

void PWM(double rpm[3], double dt)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b0b6      	sub	sp, #216	@ 0xd8
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	ed87 0b00 	vstr	d0, [r7]
    static const double MOTOR_POL[3] = { +1.0, -1.0, +1.0 }; // motor 2 reversed

    // Store previous *signed* duty cycle command (0 to PWM_RANGE)
    static double cmd_prev[N_MOTORS] = {0};

    const double FLIP_THRESH_RPM   = 10.0;                 // must be near-stop to reverse
 8001284:	f04f 0200 	mov.w	r2, #0
 8001288:	4b9d      	ldr	r3, [pc, #628]	@ (8001500 <PWM+0x288>)
 800128a:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
    const double FLIP_THRESH_CMD   = (double)PWM_RANGE * 0.05; // must be near-zero to reverse
 800128e:	a398      	add	r3, pc, #608	@ (adr r3, 80014f0 <PWM+0x278>)
 8001290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001294:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

    // ---------------------------------
    // 1) Direction selection / safe flip
    // ---------------------------------
    for (int i = 0; i < N_MOTORS; i++)
 8001298:	2300      	movs	r3, #0
 800129a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800129e:	e07f      	b.n	80013a0 <PWM+0x128>
    {
        sp_rpm[i] = MOTOR_POL[i] * speed[i] * sixtyon2pi;
 80012a0:	4a98      	ldr	r2, [pc, #608]	@ (8001504 <PWM+0x28c>)
 80012a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80012a6:	00db      	lsls	r3, r3, #3
 80012a8:	4413      	add	r3, r2
 80012aa:	ed93 6b00 	vldr	d6, [r3]
 80012ae:	4a96      	ldr	r2, [pc, #600]	@ (8001508 <PWM+0x290>)
 80012b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80012b4:	00db      	lsls	r3, r3, #3
 80012b6:	4413      	add	r3, r2
 80012b8:	ed93 7b00 	vldr	d7, [r3]
 80012bc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80012c0:	ed9f 6b8d 	vldr	d6, [pc, #564]	@ 80014f8 <PWM+0x280>
 80012c4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80012c8:	4a90      	ldr	r2, [pc, #576]	@ (800150c <PWM+0x294>)
 80012ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80012ce:	00db      	lsls	r3, r3, #3
 80012d0:	4413      	add	r3, r2
 80012d2:	ed83 7b00 	vstr	d7, [r3]

        const int req_dir = sign_with_deadband(sp_rpm[i], DB_RPM); // -1/0/+1
 80012d6:	4a8d      	ldr	r2, [pc, #564]	@ (800150c <PWM+0x294>)
 80012d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80012dc:	00db      	lsls	r3, r3, #3
 80012de:	4413      	add	r3, r2
 80012e0:	ed93 7b00 	vldr	d7, [r3]
 80012e4:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 80012e8:	eeb0 1b46 	vmov.f64	d1, d6
 80012ec:	eeb0 0b47 	vmov.f64	d0, d7
 80012f0:	f7ff ff9a 	bl	8001228 <sign_with_deadband>
 80012f4:	6278      	str	r0, [r7, #36]	@ 0x24
        int new_dir = dir_state[i];
 80012f6:	4a86      	ldr	r2, [pc, #536]	@ (8001510 <PWM+0x298>)
 80012f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80012fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001300:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

        if (req_dir == 0)
 8001304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001306:	2b00      	cmp	r3, #0
 8001308:	d107      	bne.n	800131a <PWM+0xa2>
        {
            new_dir = dir_state[i]; // keep last in deadband
 800130a:	4a81      	ldr	r2, [pc, #516]	@ (8001510 <PWM+0x298>)
 800130c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001310:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001314:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001318:	e030      	b.n	800137c <PWM+0x104>
        }
        else if (req_dir != dir_state[i])
 800131a:	4a7d      	ldr	r2, [pc, #500]	@ (8001510 <PWM+0x298>)
 800131c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001324:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001326:	429a      	cmp	r2, r3
 8001328:	d028      	beq.n	800137c <PWM+0x104>
        {
            const double wheel_rpm_mag = fabs(rpm[i]);
 800132a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800132e:	00db      	lsls	r3, r3, #3
 8001330:	68fa      	ldr	r2, [r7, #12]
 8001332:	4413      	add	r3, r2
 8001334:	ed93 7b00 	vldr	d7, [r3]
 8001338:	eeb0 7bc7 	vabs.f64	d7, d7
 800133c:	ed87 7b06 	vstr	d7, [r7, #24]
            const double prev_cmd_mag  = cmd_prev[i];
 8001340:	4a74      	ldr	r2, [pc, #464]	@ (8001514 <PWM+0x29c>)
 8001342:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001346:	00db      	lsls	r3, r3, #3
 8001348:	4413      	add	r3, r2
 800134a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134e:	e9c7 2304 	strd	r2, r3, [r7, #16]

            if (wheel_rpm_mag < FLIP_THRESH_RPM && prev_cmd_mag < FLIP_THRESH_CMD)
 8001352:	ed97 6b06 	vldr	d6, [r7, #24]
 8001356:	ed97 7b2a 	vldr	d7, [r7, #168]	@ 0xa8
 800135a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800135e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001362:	d50b      	bpl.n	800137c <PWM+0x104>
 8001364:	ed97 6b04 	vldr	d6, [r7, #16]
 8001368:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 800136c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001374:	d502      	bpl.n	800137c <PWM+0x104>
            {
                new_dir = req_dir;
 8001376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001378:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
            }
        }

        dir_state[i] = new_dir;
 800137c:	4964      	ldr	r1, [pc, #400]	@ (8001510 <PWM+0x298>)
 800137e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001382:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        set_motor_dir(i, new_dir);  // Set GPIO direction pin
 800138a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800138e:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8001392:	f7ff ff19 	bl	80011c8 <set_motor_dir>
    for (int i = 0; i < N_MOTORS; i++)
 8001396:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800139a:	3301      	adds	r3, #1
 800139c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80013a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	f77f af7b 	ble.w	80012a0 <PWM+0x28>
    }

    // ---------------------------------
    // 2) PI + FF (magnitude), 0-100% duty cycle
    // ---------------------------------
    for (int i = 0; i < N_MOTORS; i++)
 80013aa:	2300      	movs	r3, #0
 80013ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80013b0:	e2ad      	b.n	800190e <PWM+0x696>
    {
        const int chosen_dir = dir_state[i];
 80013b2:	4a57      	ldr	r2, [pc, #348]	@ (8001510 <PWM+0x298>)
 80013b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80013b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        // Determine what sign the setpoint wants (if outside deadband)
        const double sp = sp_rpm[i];
 80013c0:	4a52      	ldr	r2, [pc, #328]	@ (800150c <PWM+0x294>)
 80013c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80013c6:	00db      	lsls	r3, r3, #3
 80013c8:	4413      	add	r3, r2
 80013ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ce:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
        const int want_dir = (fabs(sp) > DB_RPM) ? (sp >= 0.0 ? +1 : -1) : chosen_dir;
 80013d2:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80013d6:	eeb0 7bc7 	vabs.f64	d7, d7
 80013da:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 80013de:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80013e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e6:	dd0b      	ble.n	8001400 <PWM+0x188>
 80013e8:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80013ec:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80013f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f4:	db01      	blt.n	80013fa <PWM+0x182>
 80013f6:	2301      	movs	r3, #1
 80013f8:	e004      	b.n	8001404 <PWM+0x18c>
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
 80013fe:	e001      	b.n	8001404 <PWM+0x18c>
 8001400:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001404:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

        // If the setpoint wants opposite sign but we haven't flipped yet -> coast at zero
        double sp_mag = fabs(sp);
 8001408:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 800140c:	eeb0 7bc7 	vabs.f64	d7, d7
 8001410:	ed87 7b30 	vstr	d7, [r7, #192]	@ 0xc0
        if (want_dir != chosen_dir)
 8001414:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001418:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800141c:	429a      	cmp	r2, r3
 800141e:	d005      	beq.n	800142c <PWM+0x1b4>
        {
            sp_mag = 0.0; // command zero until flip allowed
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
        }

        if (sp_mag < ZERO_GUARD_RPM)
 800142c:	ed97 7b30 	vldr	d7, [r7, #192]	@ 0xc0
 8001430:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8001434:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800143c:	d572      	bpl.n	8001524 <PWM+0x2ac>
        {
            integ[i] = 0.0;
 800143e:	4a36      	ldr	r2, [pc, #216]	@ (8001518 <PWM+0x2a0>)
 8001440:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	18d1      	adds	r1, r2, r3
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	e9c1 2300 	strd	r2, r3, [r1]
            cmd_prev[i] = 0.0;
 8001454:	4a2f      	ldr	r2, [pc, #188]	@ (8001514 <PWM+0x29c>)
 8001456:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800145a:	00db      	lsls	r3, r3, #3
 800145c:	18d1      	adds	r1, r2, r3
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	f04f 0300 	mov.w	r3, #0
 8001466:	e9c1 2300 	strd	r2, r3, [r1]
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 800146a:	4a2c      	ldr	r2, [pc, #176]	@ (800151c <PWM+0x2a4>)
 800146c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d104      	bne.n	8001482 <PWM+0x20a>
 8001478:	4b29      	ldr	r3, [pc, #164]	@ (8001520 <PWM+0x2a8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2200      	movs	r2, #0
 800147e:	635a      	str	r2, [r3, #52]	@ 0x34
            continue;
 8001480:	e240      	b.n	8001904 <PWM+0x68c>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 8001482:	4a26      	ldr	r2, [pc, #152]	@ (800151c <PWM+0x2a4>)
 8001484:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001488:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800148c:	2b04      	cmp	r3, #4
 800148e:	d104      	bne.n	800149a <PWM+0x222>
 8001490:	4b23      	ldr	r3, [pc, #140]	@ (8001520 <PWM+0x2a8>)
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	2300      	movs	r3, #0
 8001496:	6393      	str	r3, [r2, #56]	@ 0x38
            continue;
 8001498:	e234      	b.n	8001904 <PWM+0x68c>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 800149a:	4a20      	ldr	r2, [pc, #128]	@ (800151c <PWM+0x2a4>)
 800149c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80014a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a4:	2b08      	cmp	r3, #8
 80014a6:	d104      	bne.n	80014b2 <PWM+0x23a>
 80014a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001520 <PWM+0x2a8>)
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	2300      	movs	r3, #0
 80014ae:	63d3      	str	r3, [r2, #60]	@ 0x3c
            continue;
 80014b0:	e228      	b.n	8001904 <PWM+0x68c>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 80014b2:	4a1a      	ldr	r2, [pc, #104]	@ (800151c <PWM+0x2a4>)
 80014b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80014b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014bc:	2b0c      	cmp	r3, #12
 80014be:	d104      	bne.n	80014ca <PWM+0x252>
 80014c0:	4b17      	ldr	r3, [pc, #92]	@ (8001520 <PWM+0x2a8>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	2300      	movs	r3, #0
 80014c6:	6413      	str	r3, [r2, #64]	@ 0x40
            continue;
 80014c8:	e21c      	b.n	8001904 <PWM+0x68c>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 80014ca:	4a14      	ldr	r2, [pc, #80]	@ (800151c <PWM+0x2a4>)
 80014cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80014d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d4:	2b10      	cmp	r3, #16
 80014d6:	d104      	bne.n	80014e2 <PWM+0x26a>
 80014d8:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <PWM+0x2a8>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	2300      	movs	r3, #0
 80014de:	6593      	str	r3, [r2, #88]	@ 0x58
            continue;
 80014e0:	e210      	b.n	8001904 <PWM+0x68c>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 80014e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001520 <PWM+0x2a8>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	2300      	movs	r3, #0
 80014e8:	65d3      	str	r3, [r2, #92]	@ 0x5c
            continue;
 80014ea:	e20b      	b.n	8001904 <PWM+0x68c>
 80014ec:	f3af 8000 	nop.w
 80014f0:	cccccccd 	.word	0xcccccccd
 80014f4:	407708cc 	.word	0x407708cc
 80014f8:	66ed23cc 	.word	0x66ed23cc
 80014fc:	4023193d 	.word	0x4023193d
 8001500:	40240000 	.word	0x40240000
 8001504:	08016138 	.word	0x08016138
 8001508:	240004d8 	.word	0x240004d8
 800150c:	24000390 	.word	0x24000390
 8001510:	24000008 	.word	0x24000008
 8001514:	240003a8 	.word	0x240003a8
 8001518:	24000378 	.word	0x24000378
 800151c:	08016128 	.word	0x08016128
 8001520:	24000640 	.word	0x24000640
        }

        const double y_meas = fabs(rpm[i]);   // magnitude feedback
 8001524:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001528:	00db      	lsls	r3, r3, #3
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	4413      	add	r3, r2
 800152e:	ed93 7b00 	vldr	d7, [r3]
 8001532:	eeb0 7bc7 	vabs.f64	d7, d7
 8001536:	ed87 7b20 	vstr	d7, [r7, #128]	@ 0x80

        // PI on magnitude
        const double err  = sp_mag - y_meas;
 800153a:	ed97 6b30 	vldr	d6, [r7, #192]	@ 0xc0
 800153e:	ed97 7b20 	vldr	d7, [r7, #128]	@ 0x80
 8001542:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001546:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
        const double u_ff = (sp_mag / RPM_FS[i]) * (double)PWM_RANGE;
 800154a:	4acb      	ldr	r2, [pc, #812]	@ (8001878 <PWM+0x600>)
 800154c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	4413      	add	r3, r2
 8001554:	ed93 6b00 	vldr	d6, [r3]
 8001558:	ed97 5b30 	vldr	d5, [r7, #192]	@ 0xc0
 800155c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001560:	ed9f 6bbd 	vldr	d6, [pc, #756]	@ 8001858 <PWM+0x5e0>
 8001564:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001568:	ed87 7b1c 	vstr	d7, [r7, #112]	@ 0x70
        const double u_fb = Kp * err + Ki * integ[i];
 800156c:	eeb0 6b04 	vmov.f64	d6, #4	@ 0x40200000  2.5
 8001570:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8001574:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001578:	4ac0      	ldr	r2, [pc, #768]	@ (800187c <PWM+0x604>)
 800157a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	4413      	add	r3, r2
 8001582:	ed93 7b00 	vldr	d7, [r3]
 8001586:	eeb2 5b00 	vmov.f64	d5, #32	@ 0x41000000  8.0
 800158a:	ee27 7b05 	vmul.f64	d7, d7, d5
 800158e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001592:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68

        double mag_cmd = u_ff + u_fb; // magnitude in duty cycle counts (0..PWM_RANGE)
 8001596:	ed97 6b1c 	vldr	d6, [r7, #112]	@ 0x70
 800159a:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 800159e:	ee36 7b07 	vadd.f64	d7, d6, d7
 80015a2:	ed87 7b2e 	vstr	d7, [r7, #184]	@ 0xb8

        // clamp magnitude
        if (mag_cmd < 0.0) mag_cmd = 0.0;
 80015a6:	ed97 7b2e 	vldr	d7, [r7, #184]	@ 0xb8
 80015aa:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80015ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b2:	d505      	bpl.n	80015c0 <PWM+0x348>
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	f04f 0300 	mov.w	r3, #0
 80015bc:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8
        if (mag_cmd > (double)PWM_RANGE) mag_cmd = (double)PWM_RANGE;
 80015c0:	ed97 7b2e 	vldr	d7, [r7, #184]	@ 0xb8
 80015c4:	ed9f 6ba4 	vldr	d6, [pc, #656]	@ 8001858 <PWM+0x5e0>
 80015c8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80015cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d0:	dd04      	ble.n	80015dc <PWM+0x364>
 80015d2:	a3a1      	add	r3, pc, #644	@ (adr r3, 8001858 <PWM+0x5e0>)
 80015d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d8:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8

        // anti-windup: only integrate if not driving deeper into saturation
        const bool sat_lo = (mag_cmd <= 0.0);
 80015dc:	ed97 7b2e 	vldr	d7, [r7, #184]	@ 0xb8
 80015e0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80015e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e8:	bf94      	ite	ls
 80015ea:	2301      	movls	r3, #1
 80015ec:	2300      	movhi	r3, #0
 80015ee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        const bool sat_hi = (mag_cmd >= (double)PWM_RANGE);
 80015f2:	ed97 7b2e 	vldr	d7, [r7, #184]	@ 0xb8
 80015f6:	ed9f 6b98 	vldr	d6, [pc, #608]	@ 8001858 <PWM+0x5e0>
 80015fa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80015fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001602:	bfac      	ite	ge
 8001604:	2301      	movge	r3, #1
 8001606:	2300      	movlt	r3, #0
 8001608:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
        const bool drives_deeper = (sat_lo && err < 0.0) || (sat_hi && err > 0.0);
 800160c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001610:	2b00      	cmp	r3, #0
 8001612:	d006      	beq.n	8001622 <PWM+0x3aa>
 8001614:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8001618:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800161c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001620:	d40a      	bmi.n	8001638 <PWM+0x3c0>
 8001622:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001626:	2b00      	cmp	r3, #0
 8001628:	d008      	beq.n	800163c <PWM+0x3c4>
 800162a:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 800162e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001636:	dd01      	ble.n	800163c <PWM+0x3c4>
 8001638:	2301      	movs	r3, #1
 800163a:	e000      	b.n	800163e <PWM+0x3c6>
 800163c:	2300      	movs	r3, #0
 800163e:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8001642:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

        if (!drives_deeper)
 800164e:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8001652:	f083 0301 	eor.w	r3, r3, #1
 8001656:	b2db      	uxtb	r3, r3
 8001658:	2b00      	cmp	r3, #0
 800165a:	d015      	beq.n	8001688 <PWM+0x410>
        {
            integ[i] += err * dt;
 800165c:	4a87      	ldr	r2, [pc, #540]	@ (800187c <PWM+0x604>)
 800165e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	4413      	add	r3, r2
 8001666:	ed93 6b00 	vldr	d6, [r3]
 800166a:	ed97 5b1e 	vldr	d5, [r7, #120]	@ 0x78
 800166e:	ed97 7b00 	vldr	d7, [r7]
 8001672:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001676:	ee36 7b07 	vadd.f64	d7, d6, d7
 800167a:	4a80      	ldr	r2, [pc, #512]	@ (800187c <PWM+0x604>)
 800167c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	4413      	add	r3, r2
 8001684:	ed83 7b00 	vstr	d7, [r3]
        }

        // cap integrator
        const double INTEG_CAP = (0.20 * (double)PWM_RANGE) / fmax(1e-6, Ki);
 8001688:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 800168c:	ed9f 1b74 	vldr	d1, [pc, #464]	@ 8001860 <PWM+0x5e8>
 8001690:	eeb0 0b47 	vmov.f64	d0, d7
 8001694:	f013 fe10 	bl	80152b8 <fmax>
 8001698:	eeb0 6b40 	vmov.f64	d6, d0
 800169c:	ed9f 5b72 	vldr	d5, [pc, #456]	@ 8001868 <PWM+0x5f0>
 80016a0:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80016a4:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58
        if (integ[i] >  INTEG_CAP) integ[i] =  INTEG_CAP;
 80016a8:	4a74      	ldr	r2, [pc, #464]	@ (800187c <PWM+0x604>)
 80016aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	4413      	add	r3, r2
 80016b2:	ed93 7b00 	vldr	d7, [r3]
 80016b6:	ed97 6b16 	vldr	d6, [r7, #88]	@ 0x58
 80016ba:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80016be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c2:	d508      	bpl.n	80016d6 <PWM+0x45e>
 80016c4:	4a6d      	ldr	r2, [pc, #436]	@ (800187c <PWM+0x604>)
 80016c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80016ca:	00db      	lsls	r3, r3, #3
 80016cc:	18d1      	adds	r1, r2, r3
 80016ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80016d2:	e9c1 2300 	strd	r2, r3, [r1]
        if (integ[i] < -INTEG_CAP) integ[i] = -INTEG_CAP;
 80016d6:	4a69      	ldr	r2, [pc, #420]	@ (800187c <PWM+0x604>)
 80016d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	4413      	add	r3, r2
 80016e0:	ed93 6b00 	vldr	d6, [r3]
 80016e4:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 80016e8:	eeb1 7b47 	vneg.f64	d7, d7
 80016ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80016f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f4:	d50a      	bpl.n	800170c <PWM+0x494>
 80016f6:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 80016fa:	eeb1 7b47 	vneg.f64	d7, d7
 80016fe:	4a5f      	ldr	r2, [pc, #380]	@ (800187c <PWM+0x604>)
 8001700:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001704:	00db      	lsls	r3, r3, #3
 8001706:	4413      	add	r3, r2
 8001708:	ed83 7b00 	vstr	d7, [r3]

        // --- Slew limiting (DOWN + UP), magnitude-based ---
        const double SLEW_DOWN = (double)PWM_RANGE * 0.15;  // toward zero
 800170c:	a358      	add	r3, pc, #352	@ (adr r3, 8001870 <PWM+0x5f8>)
 800170e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001712:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        const double SLEW_UP   = (double)PWM_RANGE * 0.15;  // away from zero
 8001716:	a356      	add	r3, pc, #344	@ (adr r3, 8001870 <PWM+0x5f8>)
 8001718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

        const double prev_mag = cmd_prev[i];
 8001720:	4a57      	ldr	r2, [pc, #348]	@ (8001880 <PWM+0x608>)
 8001722:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001726:	00db      	lsls	r3, r3, #3
 8001728:	4413      	add	r3, r2
 800172a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172e:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
        const double targ_mag = mag_cmd;
 8001732:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8001736:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

        double final_cmd = targ_mag;
 800173a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800173e:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0

        if (targ_mag < prev_mag)
 8001742:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 8001746:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 800174a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800174e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001752:	d519      	bpl.n	8001788 <PWM+0x510>
        {
            // Slew down (limit how fast duty cycle can decrease)
            const double dm = prev_mag - targ_mag;
 8001754:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 8001758:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 800175c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001760:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
            if (dm > SLEW_DOWN)
 8001764:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 8001768:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 800176c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001774:	dd2a      	ble.n	80017cc <PWM+0x554>
            {
                final_cmd = prev_mag - SLEW_DOWN;
 8001776:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 800177a:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 800177e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001782:	ed87 7b2c 	vstr	d7, [r7, #176]	@ 0xb0
 8001786:	e021      	b.n	80017cc <PWM+0x554>
            }
        }
        else if (targ_mag > prev_mag)
 8001788:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 800178c:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8001790:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001798:	dd18      	ble.n	80017cc <PWM+0x554>
        {
            // Slew up (limit how fast duty cycle can increase)
            const double dm = targ_mag - prev_mag;
 800179a:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 800179e:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80017a2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80017a6:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
            if (dm > SLEW_UP)
 80017aa:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 80017ae:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80017b2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80017b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ba:	dd07      	ble.n	80017cc <PWM+0x554>
            {
                final_cmd = prev_mag + SLEW_UP;
 80017bc:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 80017c0:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80017c4:	ee36 7b07 	vadd.f64	d7, d6, d7
 80017c8:	ed87 7b2c 	vstr	d7, [r7, #176]	@ 0xb0
            }
        }

        // Save for next loop
        cmd_prev[i] = final_cmd;
 80017cc:	4a2c      	ldr	r2, [pc, #176]	@ (8001880 <PWM+0x608>)
 80017ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	18d1      	adds	r1, r2, r3
 80017d6:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 80017da:	e9c1 2300 	strd	r2, r3, [r1]

        // Clamp to valid range and set PWM
        if (final_cmd > (double)PWM_MAX) final_cmd = (double)PWM_MAX;
 80017de:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80017e2:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 8001858 <PWM+0x5e0>
 80017e6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80017ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ee:	dd04      	ble.n	80017fa <PWM+0x582>
 80017f0:	a319      	add	r3, pc, #100	@ (adr r3, 8001858 <PWM+0x5e0>)
 80017f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f6:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
        if (final_cmd < (double)PWM_MIN) final_cmd = (double)PWM_MIN;
 80017fa:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80017fe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001806:	d505      	bpl.n	8001814 <PWM+0x59c>
 8001808:	f04f 0200 	mov.w	r2, #0
 800180c:	f04f 0300 	mov.w	r3, #0
 8001810:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
        static int counter = 0;
        /*if (counter++%10==0)
        {
        	printf("%.3f ",final_cmd);
        }*/
        __HAL_TIM_SET_COMPARE(&htim2, CH[i], (uint32_t)final_cmd);
 8001814:	4a1b      	ldr	r2, [pc, #108]	@ (8001884 <PWM+0x60c>)
 8001816:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800181a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d109      	bne.n	8001836 <PWM+0x5be>
 8001822:	4b19      	ldr	r3, [pc, #100]	@ (8001888 <PWM+0x610>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 800182a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800182e:	ee17 2a90 	vmov	r2, s15
 8001832:	635a      	str	r2, [r3, #52]	@ 0x34
 8001834:	e066      	b.n	8001904 <PWM+0x68c>
 8001836:	4a13      	ldr	r2, [pc, #76]	@ (8001884 <PWM+0x60c>)
 8001838:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800183c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001840:	2b04      	cmp	r3, #4
 8001842:	d123      	bne.n	800188c <PWM+0x614>
 8001844:	4b10      	ldr	r3, [pc, #64]	@ (8001888 <PWM+0x610>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 800184c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001850:	ee17 3a90 	vmov	r3, s15
 8001854:	6393      	str	r3, [r2, #56]	@ 0x38
 8001856:	e055      	b.n	8001904 <PWM+0x68c>
 8001858:	00000000 	.word	0x00000000
 800185c:	40bccb00 	.word	0x40bccb00
 8001860:	a0b5ed8d 	.word	0xa0b5ed8d
 8001864:	3eb0c6f7 	.word	0x3eb0c6f7
 8001868:	cccccccd 	.word	0xcccccccd
 800186c:	409708cc 	.word	0x409708cc
 8001870:	99999999 	.word	0x99999999
 8001874:	40914699 	.word	0x40914699
 8001878:	08016110 	.word	0x08016110
 800187c:	24000378 	.word	0x24000378
 8001880:	240003a8 	.word	0x240003a8
 8001884:	08016128 	.word	0x08016128
 8001888:	24000640 	.word	0x24000640
 800188c:	4a25      	ldr	r2, [pc, #148]	@ (8001924 <PWM+0x6ac>)
 800188e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001896:	2b08      	cmp	r3, #8
 8001898:	d109      	bne.n	80018ae <PWM+0x636>
 800189a:	4b23      	ldr	r3, [pc, #140]	@ (8001928 <PWM+0x6b0>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80018a2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80018a6:	ee17 3a90 	vmov	r3, s15
 80018aa:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80018ac:	e02a      	b.n	8001904 <PWM+0x68c>
 80018ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001924 <PWM+0x6ac>)
 80018b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80018b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b8:	2b0c      	cmp	r3, #12
 80018ba:	d109      	bne.n	80018d0 <PWM+0x658>
 80018bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001928 <PWM+0x6b0>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80018c4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80018c8:	ee17 3a90 	vmov	r3, s15
 80018cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ce:	e019      	b.n	8001904 <PWM+0x68c>
 80018d0:	4a14      	ldr	r2, [pc, #80]	@ (8001924 <PWM+0x6ac>)
 80018d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80018d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018da:	2b10      	cmp	r3, #16
 80018dc:	d109      	bne.n	80018f2 <PWM+0x67a>
 80018de:	4b12      	ldr	r3, [pc, #72]	@ (8001928 <PWM+0x6b0>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80018e6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80018ea:	ee17 3a90 	vmov	r3, s15
 80018ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80018f0:	e008      	b.n	8001904 <PWM+0x68c>
 80018f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001928 <PWM+0x6b0>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80018fa:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80018fe:	ee17 3a90 	vmov	r3, s15
 8001902:	65d3      	str	r3, [r2, #92]	@ 0x5c
    for (int i = 0; i < N_MOTORS; i++)
 8001904:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001908:	3301      	adds	r3, #1
 800190a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800190e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001912:	2b02      	cmp	r3, #2
 8001914:	f77f ad4d 	ble.w	80013b2 <PWM+0x13a>
    }
    //printf("\n");
}
 8001918:	bf00      	nop
 800191a:	bf00      	nop
 800191c:	37d8      	adds	r7, #216	@ 0xd8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	08016128 	.word	0x08016128
 8001928:	24000640 	.word	0x24000640

0800192c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001930:	f3bf 8f4f 	dsb	sy
}
 8001934:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001936:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <__NVIC_SystemReset+0x24>)
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800193e:	4904      	ldr	r1, [pc, #16]	@ (8001950 <__NVIC_SystemReset+0x24>)
 8001940:	4b04      	ldr	r3, [pc, #16]	@ (8001954 <__NVIC_SystemReset+0x28>)
 8001942:	4313      	orrs	r3, r2
 8001944:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001946:	f3bf 8f4f 	dsb	sy
}
 800194a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800194c:	bf00      	nop
 800194e:	e7fd      	b.n	800194c <__NVIC_SystemReset+0x20>
 8001950:	e000ed00 	.word	0xe000ed00
 8001954:	05fa0004 	.word	0x05fa0004

08001958 <rb_next>:
static const size_t s_cmdTableCount = sizeof(s_cmdTable) / sizeof(s_cmdTable[0]);

/* ------------------------- Ring buffer helpers ------------------------ */

static inline uint16_t rb_next(uint16_t idx)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	80fb      	strh	r3, [r7, #6]
    return (uint16_t)((idx + 1u) & (CMD_RX_RING_SIZE - 1u));
 8001962:	88fb      	ldrh	r3, [r7, #6]
 8001964:	3301      	adds	r3, #1
 8001966:	b29b      	uxth	r3, r3
 8001968:	b2db      	uxtb	r3, r3
 800196a:	b29b      	uxth	r3, r3
}
 800196c:	4618      	mov	r0, r3
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <rb_is_empty>:
{
    return (rb_next(s_rbHead) == s_rbTail);
}

static inline bool rb_is_empty(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
    return (s_rbHead == s_rbTail);
 800197c:	4b07      	ldr	r3, [pc, #28]	@ (800199c <rb_is_empty+0x24>)
 800197e:	881b      	ldrh	r3, [r3, #0]
 8001980:	b29a      	uxth	r2, r3
 8001982:	4b07      	ldr	r3, [pc, #28]	@ (80019a0 <rb_is_empty+0x28>)
 8001984:	881b      	ldrh	r3, [r3, #0]
 8001986:	b29b      	uxth	r3, r3
 8001988:	429a      	cmp	r2, r3
 800198a:	bf0c      	ite	eq
 800198c:	2301      	moveq	r3, #1
 800198e:	2300      	movne	r3, #0
 8001990:	b2db      	uxtb	r3, r3
}
 8001992:	4618      	mov	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	240004cc 	.word	0x240004cc
 80019a0:	240004ce 	.word	0x240004ce

080019a4 <rb_push>:

static bool rb_push(uint8_t b)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	71fb      	strb	r3, [r7, #7]
    uint16_t next = rb_next(s_rbHead);
 80019ae:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <rb_push+0x48>)
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff ffcf 	bl	8001958 <rb_next>
 80019ba:	4603      	mov	r3, r0
 80019bc:	81fb      	strh	r3, [r7, #14]
    if (next == s_rbTail)
 80019be:	4b0c      	ldr	r3, [pc, #48]	@ (80019f0 <rb_push+0x4c>)
 80019c0:	881b      	ldrh	r3, [r3, #0]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	89fa      	ldrh	r2, [r7, #14]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d101      	bne.n	80019ce <rb_push+0x2a>
    {
        // full
        return false;
 80019ca:	2300      	movs	r3, #0
 80019cc:	e00a      	b.n	80019e4 <rb_push+0x40>
    }
    s_rb[s_rbHead] = b;
 80019ce:	4b07      	ldr	r3, [pc, #28]	@ (80019ec <rb_push+0x48>)
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	4619      	mov	r1, r3
 80019d6:	4a07      	ldr	r2, [pc, #28]	@ (80019f4 <rb_push+0x50>)
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	5453      	strb	r3, [r2, r1]
    s_rbHead = next;
 80019dc:	4a03      	ldr	r2, [pc, #12]	@ (80019ec <rb_push+0x48>)
 80019de:	89fb      	ldrh	r3, [r7, #14]
 80019e0:	8013      	strh	r3, [r2, #0]
    return true;
 80019e2:	2301      	movs	r3, #1
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3710      	adds	r7, #16
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	240004cc 	.word	0x240004cc
 80019f0:	240004ce 	.word	0x240004ce
 80019f4:	240003cc 	.word	0x240003cc

080019f8 <rb_pop>:

static bool rb_pop(uint8_t *out)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
    if (rb_is_empty()) return false;
 8001a00:	f7ff ffba 	bl	8001978 <rb_is_empty>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <rb_pop+0x16>
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	e012      	b.n	8001a34 <rb_pop+0x3c>
    *out = s_rb[s_rbTail];
 8001a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a3c <rb_pop+0x44>)
 8001a10:	881b      	ldrh	r3, [r3, #0]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	461a      	mov	r2, r3
 8001a16:	4b0a      	ldr	r3, [pc, #40]	@ (8001a40 <rb_pop+0x48>)
 8001a18:	5c9a      	ldrb	r2, [r3, r2]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	701a      	strb	r2, [r3, #0]
    s_rbTail = rb_next(s_rbTail);
 8001a1e:	4b07      	ldr	r3, [pc, #28]	@ (8001a3c <rb_pop+0x44>)
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ff97 	bl	8001958 <rb_next>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b03      	ldr	r3, [pc, #12]	@ (8001a3c <rb_pop+0x44>)
 8001a30:	801a      	strh	r2, [r3, #0]
    return true;
 8001a32:	2301      	movs	r3, #1
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	240004ce 	.word	0x240004ce
 8001a40:	240003cc 	.word	0x240003cc

08001a44 <CMD_Init>:
 * If you already have HAL_UART_RxCpltCallback elsewhere, call CMD_OnUartRxByteFromISR()
 * from your callback and restart HAL_UART_Receive_IT() similarly.
 */

void CMD_Init(UART_HandleTypeDef *huart)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
    s_huart = huart;
 8001a4c:	4a08      	ldr	r2, [pc, #32]	@ (8001a70 <CMD_Init+0x2c>)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6013      	str	r3, [r2, #0]

    if (s_txMutex == NULL)
 8001a52:	4b08      	ldr	r3, [pc, #32]	@ (8001a74 <CMD_Init+0x30>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d105      	bne.n	8001a66 <CMD_Init+0x22>
    {
        s_txMutex = xSemaphoreCreateMutex();
 8001a5a:	2001      	movs	r0, #1
 8001a5c:	f00c fcdd 	bl	800e41a <xQueueCreateMutex>
 8001a60:	4603      	mov	r3, r0
 8001a62:	4a04      	ldr	r2, [pc, #16]	@ (8001a74 <CMD_Init+0x30>)
 8001a64:	6013      	str	r3, [r2, #0]
    }
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	240003c0 	.word	0x240003c0
 8001a74:	240003c8 	.word	0x240003c8

08001a78 <CMD_StartTask>:

bool CMD_StartTask(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af02      	add	r7, sp, #8
    if (s_cmdTaskHandle != NULL) return true;
 8001a7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <CMD_StartTask+0x4c>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <CMD_StartTask+0x12>
 8001a86:	2301      	movs	r3, #1
 8001a88:	e017      	b.n	8001aba <CMD_StartTask+0x42>
    if (s_huart == NULL) return false;
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <CMD_StartTask+0x50>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <CMD_StartTask+0x1e>
 8001a92:	2300      	movs	r3, #0
 8001a94:	e011      	b.n	8001aba <CMD_StartTask+0x42>

    BaseType_t ok = xTaskCreate(
 8001a96:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac4 <CMD_StartTask+0x4c>)
 8001a98:	9301      	str	r3, [sp, #4]
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	9300      	str	r3, [sp, #0]
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001aa4:	4909      	ldr	r1, [pc, #36]	@ (8001acc <CMD_StartTask+0x54>)
 8001aa6:	480a      	ldr	r0, [pc, #40]	@ (8001ad0 <CMD_StartTask+0x58>)
 8001aa8:	f00d fa48 	bl	800ef3c <xTaskCreate>
 8001aac:	6078      	str	r0, [r7, #4]
        NULL,
        CMD_TASK_PRIO,
        &s_cmdTaskHandle
    );

    return (ok == pdPASS);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	bf0c      	ite	eq
 8001ab4:	2301      	moveq	r3, #1
 8001ab6:	2300      	movne	r3, #0
 8001ab8:	b2db      	uxtb	r3, r3
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	240003c4 	.word	0x240003c4
 8001ac8:	240003c0 	.word	0x240003c0
 8001acc:	08015f2c 	.word	0x08015f2c
 8001ad0:	08001b29 	.word	0x08001b29

08001ad4 <CMD_OnUartRxByteFromISR>:

/*
 * Optional: if you want to feed bytes from another UART callback location.
 */
void CMD_OnUartRxByteFromISR(uint8_t b)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
    BaseType_t hpw = pdFALSE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
    (void)rb_push(b);               // drop on overflow
 8001ae2:	79fb      	ldrb	r3, [r7, #7]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff ff5d 	bl	80019a4 <rb_push>
    if (s_cmdTaskHandle)
 8001aea:	4b0d      	ldr	r3, [pc, #52]	@ (8001b20 <CMD_OnUartRxByteFromISR+0x4c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d012      	beq.n	8001b18 <CMD_OnUartRxByteFromISR+0x44>
    {
        vTaskNotifyGiveFromISR(s_cmdTaskHandle, &hpw);
 8001af2:	4b0b      	ldr	r3, [pc, #44]	@ (8001b20 <CMD_OnUartRxByteFromISR+0x4c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f107 020c 	add.w	r2, r7, #12
 8001afa:	4611      	mov	r1, r2
 8001afc:	4618      	mov	r0, r3
 8001afe:	f00e fa93 	bl	8010028 <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(hpw);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d007      	beq.n	8001b18 <CMD_OnUartRxByteFromISR+0x44>
 8001b08:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <CMD_OnUartRxByteFromISR+0x50>)
 8001b0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	f3bf 8f4f 	dsb	sy
 8001b14:	f3bf 8f6f 	isb	sy
    }
}
 8001b18:	bf00      	nop
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	240003c4 	.word	0x240003c4
 8001b24:	e000ed04 	.word	0xe000ed04

08001b28 <CMD_Task>:
}
#endif
/* ------------------------------- Task --------------------------------- */

static void CMD_Task(void *argument)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b096      	sub	sp, #88	@ 0x58
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
    (void)argument;

    char line[CMD_MAX_LINE + 1u];
    uint32_t lineLen = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	657b      	str	r3, [r7, #84]	@ 0x54

    for (;;)
    {
        // Sleep until we get at least one byte
        (void)ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001b34:	f04f 31ff 	mov.w	r1, #4294967295
 8001b38:	2001      	movs	r0, #1
 8001b3a:	f00e fa29 	bl	800ff90 <ulTaskNotifyTake>

        // Drain ring buffer
        uint8_t b;
        while (rb_pop(&b))
 8001b3e:	e023      	b.n	8001b88 <CMD_Task+0x60>
            // Echo raw UART1 stream to the PC console (printf retarget).
            // This runs in the task context (safe), not in the ISR.
            (void)putchar((int)b);     // or: printf("%c", b);
        #endif

            if (b == '\r')
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	2b0d      	cmp	r3, #13
 8001b44:	d01f      	beq.n	8001b86 <CMD_Task+0x5e>
            {
                // keep ignoring CR for line parsing (but it already got echoed above)
                continue;
            }

            if (b == '\n')
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
 8001b48:	2b0a      	cmp	r3, #10
 8001b4a:	d10d      	bne.n	8001b68 <CMD_Task+0x40>
            {
                line[lineLen] = '\0';
 8001b4c:	f107 0210 	add.w	r2, r7, #16
 8001b50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b52:	4413      	add	r3, r2
 8001b54:	2200      	movs	r2, #0
 8001b56:	701a      	strb	r2, [r3, #0]

#if CMD_ECHO_RX
                CMD_Printf("> %s\r\n", line);
#endif

                CMD_ProcessLine(line);
 8001b58:	f107 0310 	add.w	r3, r7, #16
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f000 f81d 	bl	8001b9c <CMD_ProcessLine>
                lineLen = 0;
 8001b62:	2300      	movs	r3, #0
 8001b64:	657b      	str	r3, [r7, #84]	@ 0x54
                continue;
 8001b66:	e00f      	b.n	8001b88 <CMD_Task+0x60>
            }

            // normal char
            if (lineLen < CMD_MAX_LINE)
 8001b68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b6a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b6c:	d808      	bhi.n	8001b80 <CMD_Task+0x58>
            {
                line[lineLen++] = (char)b;
 8001b6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b70:	1c5a      	adds	r2, r3, #1
 8001b72:	657a      	str	r2, [r7, #84]	@ 0x54
 8001b74:	7bfa      	ldrb	r2, [r7, #15]
 8001b76:	3358      	adds	r3, #88	@ 0x58
 8001b78:	443b      	add	r3, r7
 8001b7a:	f803 2c48 	strb.w	r2, [r3, #-72]
 8001b7e:	e003      	b.n	8001b88 <CMD_Task+0x60>
            }
            else
            {
                // overflow -> reset line (or you could keep last CMD_MAX_LINE chars)
                lineLen = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	657b      	str	r3, [r7, #84]	@ 0x54
 8001b84:	e000      	b.n	8001b88 <CMD_Task+0x60>
                continue;
 8001b86:	bf00      	nop
        while (rb_pop(&b))
 8001b88:	f107 030f 	add.w	r3, r7, #15
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff33 	bl	80019f8 <rb_pop>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d1d3      	bne.n	8001b40 <CMD_Task+0x18>
    {
 8001b98:	e7cc      	b.n	8001b34 <CMD_Task+0xc>
	...

08001b9c <CMD_ProcessLine>:
}

/* --------------------------- Parsing logic ---------------------------- */

static void CMD_ProcessLine(char *line)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b088      	sub	sp, #32
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
    char *s = CMD_Trim(line);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f000 f86d 	bl	8001c84 <CMD_Trim>
 8001baa:	61f8      	str	r0, [r7, #28]
    if (s[0] == '\0') return;
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d05d      	beq.n	8001c70 <CMD_ProcessLine+0xd4>

    // Numeric-only => ID lookup
    if (CMD_IsPureNumber(s))
 8001bb4:	69f8      	ldr	r0, [r7, #28]
 8001bb6:	f000 f89b 	bl	8001cf0 <CMD_IsPureNumber>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d01a      	beq.n	8001bf6 <CMD_ProcessLine+0x5a>
    {
        uint32_t id = (uint32_t)strtoul(s, NULL, 10);
 8001bc0:	220a      	movs	r2, #10
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	69f8      	ldr	r0, [r7, #28]
 8001bc6:	f00f fd9f 	bl	8011708 <strtoul>
 8001bca:	60f8      	str	r0, [r7, #12]
        const cmd_entry_t *e = CMD_FindById(id);
 8001bcc:	68f8      	ldr	r0, [r7, #12]
 8001bce:	f000 f8bd 	bl	8001d4c <CMD_FindById>
 8001bd2:	60b8      	str	r0, [r7, #8]
        if (e && e->fn)
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d008      	beq.n	8001bec <CMD_ProcessLine+0x50>
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d004      	beq.n	8001bec <CMD_ProcessLine+0x50>
        {
            e->fn(NULL);
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	2000      	movs	r0, #0
 8001be8:	4798      	blx	r3
        {
#if CMD_PRINT_UNKNOWN
            CMD_Printf("ERR unknown id %lu\r\n", (unsigned long)id);
#endif
        }
        return;
 8001bea:	e042      	b.n	8001c72 <CMD_ProcessLine+0xd6>
            CMD_Printf("ERR unknown id %lu\r\n", (unsigned long)id);
 8001bec:	68f9      	ldr	r1, [r7, #12]
 8001bee:	4822      	ldr	r0, [pc, #136]	@ (8001c78 <CMD_ProcessLine+0xdc>)
 8001bf0:	f000 f938 	bl	8001e64 <CMD_Printf>
        return;
 8001bf4:	e03d      	b.n	8001c72 <CMD_ProcessLine+0xd6>
    }

#if CMD_ENABLE_NAME_COMMANDS
    // Name-based: token = command, remainder = args
    char *cmd = s;
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	61bb      	str	r3, [r7, #24]
    while (*s && !isspace((unsigned char)*s)) s++;
 8001bfa:	e002      	b.n	8001c02 <CMD_ProcessLine+0x66>
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	61fb      	str	r3, [r7, #28]
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d009      	beq.n	8001c1e <CMD_ProcessLine+0x82>
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	4a1a      	ldr	r2, [pc, #104]	@ (8001c7c <CMD_ProcessLine+0xe0>)
 8001c12:	4413      	add	r3, r2
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d0ee      	beq.n	8001bfc <CMD_ProcessLine+0x60>
    if (*s) { *s++ = '\0'; }
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d004      	beq.n	8001c30 <CMD_ProcessLine+0x94>
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	1c5a      	adds	r2, r3, #1
 8001c2a:	61fa      	str	r2, [r7, #28]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]
    char *args = CMD_Trim(s);
 8001c30:	69f8      	ldr	r0, [r7, #28]
 8001c32:	f000 f827 	bl	8001c84 <CMD_Trim>
 8001c36:	6178      	str	r0, [r7, #20]

    const cmd_entry_t *e = CMD_FindByName(cmd);
 8001c38:	69b8      	ldr	r0, [r7, #24]
 8001c3a:	f000 f8ad 	bl	8001d98 <CMD_FindByName>
 8001c3e:	6138      	str	r0, [r7, #16]
    if (e && e->fn)
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d00f      	beq.n	8001c66 <CMD_ProcessLine+0xca>
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d00b      	beq.n	8001c66 <CMD_ProcessLine+0xca>
    {
        e->fn(args[0] ? args : NULL);
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	68da      	ldr	r2, [r3, #12]
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <CMD_ProcessLine+0xc2>
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	e000      	b.n	8001c60 <CMD_ProcessLine+0xc4>
 8001c5e:	2300      	movs	r3, #0
 8001c60:	4618      	mov	r0, r3
 8001c62:	4790      	blx	r2
 8001c64:	e005      	b.n	8001c72 <CMD_ProcessLine+0xd6>
    }
    else
    {
#if CMD_PRINT_UNKNOWN
        CMD_Printf("ERR unknown cmd '%s'\r\n", cmd);
 8001c66:	69b9      	ldr	r1, [r7, #24]
 8001c68:	4805      	ldr	r0, [pc, #20]	@ (8001c80 <CMD_ProcessLine+0xe4>)
 8001c6a:	f000 f8fb 	bl	8001e64 <CMD_Printf>
 8001c6e:	e000      	b.n	8001c72 <CMD_ProcessLine+0xd6>
    if (s[0] == '\0') return;
 8001c70:	bf00      	nop
#else
#if CMD_PRINT_UNKNOWN
    CMD_Send("ERR expected numeric id\r\n");
#endif
#endif
}
 8001c72:	3720      	adds	r7, #32
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	08015f30 	.word	0x08015f30
 8001c7c:	08016490 	.word	0x08016490
 8001c80:	08015f48 	.word	0x08015f48

08001c84 <CMD_Trim>:

static char *CMD_Trim(char *s)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
    while (isspace((unsigned char)*s)) s++;
 8001c8c:	e002      	b.n	8001c94 <CMD_Trim+0x10>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	3301      	adds	r3, #1
 8001c92:	607b      	str	r3, [r7, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	4a14      	ldr	r2, [pc, #80]	@ (8001cec <CMD_Trim+0x68>)
 8001c9c:	4413      	add	r3, r2
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	f003 0308 	and.w	r3, r3, #8
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1f2      	bne.n	8001c8e <CMD_Trim+0xa>

    char *end = s + strlen(s);
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f7fe fb79 	bl	80003a0 <strlen>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	60fb      	str	r3, [r7, #12]
    while (end > s && isspace((unsigned char)end[-1])) end--;
 8001cb6:	e002      	b.n	8001cbe <CMD_Trim+0x3a>
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d90a      	bls.n	8001cdc <CMD_Trim+0x58>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	4a07      	ldr	r2, [pc, #28]	@ (8001cec <CMD_Trim+0x68>)
 8001cd0:	4413      	add	r3, r2
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	f003 0308 	and.w	r3, r3, #8
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d1ed      	bne.n	8001cb8 <CMD_Trim+0x34>
    *end = '\0';
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	701a      	strb	r2, [r3, #0]
    return s;
 8001ce2:	687b      	ldr	r3, [r7, #4]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	08016490 	.word	0x08016490

08001cf0 <CMD_IsPureNumber>:

static bool CMD_IsPureNumber(const char *s)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
    // allow leading/trailing spaces already trimmed; allow optional + sign
    if (*s == '+') s++;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	2b2b      	cmp	r3, #43	@ 0x2b
 8001cfe:	d102      	bne.n	8001d06 <CMD_IsPureNumber+0x16>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3301      	adds	r3, #1
 8001d04:	607b      	str	r3, [r7, #4]
    if (*s == '\0') return false;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d110      	bne.n	8001d30 <CMD_IsPureNumber+0x40>
 8001d0e:	2300      	movs	r3, #0
 8001d10:	e013      	b.n	8001d3a <CMD_IsPureNumber+0x4a>

    while (*s)
    {
        if (!isdigit((unsigned char)*s)) return false;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	3301      	adds	r3, #1
 8001d18:	4a0b      	ldr	r2, [pc, #44]	@ (8001d48 <CMD_IsPureNumber+0x58>)
 8001d1a:	4413      	add	r3, r2
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	f003 0304 	and.w	r3, r3, #4
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <CMD_IsPureNumber+0x3a>
 8001d26:	2300      	movs	r3, #0
 8001d28:	e007      	b.n	8001d3a <CMD_IsPureNumber+0x4a>
        s++;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	607b      	str	r3, [r7, #4]
    while (*s)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d1ec      	bne.n	8001d12 <CMD_IsPureNumber+0x22>
    }
    return true;
 8001d38:	2301      	movs	r3, #1
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	08016490 	.word	0x08016490

08001d4c <CMD_FindById>:

static const cmd_entry_t *CMD_FindById(uint32_t id)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001d54:	2300      	movs	r3, #0
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	e010      	b.n	8001d7c <CMD_FindById+0x30>
    {
        if ((uint32_t)s_cmdTable[i].id == id) return &s_cmdTable[i];
 8001d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001d94 <CMD_FindById+0x48>)
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	011b      	lsls	r3, r3, #4
 8001d60:	4413      	add	r3, r2
 8001d62:	881b      	ldrh	r3, [r3, #0]
 8001d64:	461a      	mov	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d104      	bne.n	8001d76 <CMD_FindById+0x2a>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	011b      	lsls	r3, r3, #4
 8001d70:	4a08      	ldr	r2, [pc, #32]	@ (8001d94 <CMD_FindById+0x48>)
 8001d72:	4413      	add	r3, r2
 8001d74:	e007      	b.n	8001d86 <CMD_FindById+0x3a>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	2209      	movs	r2, #9
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d3ea      	bcc.n	8001d5a <CMD_FindById+0xe>
    }
    return NULL;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3714      	adds	r7, #20
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	08016150 	.word	0x08016150

08001d98 <CMD_FindByName>:

static const cmd_entry_t *CMD_FindByName(const char *name)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001da0:	2300      	movs	r3, #0
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	e018      	b.n	8001dd8 <CMD_FindByName+0x40>
    {
        const char *n = s_cmdTable[i].name;
 8001da6:	4a11      	ldr	r2, [pc, #68]	@ (8001dec <CMD_FindByName+0x54>)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	011b      	lsls	r3, r3, #4
 8001dac:	4413      	add	r3, r2
 8001dae:	3304      	adds	r3, #4
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	60bb      	str	r3, [r7, #8]
        if (n && (strcmp(n, name) == 0)) return &s_cmdTable[i];
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d00b      	beq.n	8001dd2 <CMD_FindByName+0x3a>
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	68b8      	ldr	r0, [r7, #8]
 8001dbe:	f7fe fa8f 	bl	80002e0 <strcmp>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d104      	bne.n	8001dd2 <CMD_FindByName+0x3a>
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	011b      	lsls	r3, r3, #4
 8001dcc:	4a07      	ldr	r2, [pc, #28]	@ (8001dec <CMD_FindByName+0x54>)
 8001dce:	4413      	add	r3, r2
 8001dd0:	e007      	b.n	8001de2 <CMD_FindByName+0x4a>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	2209      	movs	r2, #9
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d3e2      	bcc.n	8001da6 <CMD_FindByName+0xe>
    }
    return NULL;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3710      	adds	r7, #16
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	08016150 	.word	0x08016150

08001df0 <CMD_Send>:

/* -------------------------- TX helper funcs --------------------------- */

void CMD_Send(const char *s)
{
 8001df0:	b590      	push	{r4, r7, lr}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
    if (!s_huart || !s) return;
 8001df8:	4b18      	ldr	r3, [pc, #96]	@ (8001e5c <CMD_Send+0x6c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d027      	beq.n	8001e50 <CMD_Send+0x60>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d024      	beq.n	8001e50 <CMD_Send+0x60>

    // Use 100ms timeout instead of blocking forever to prevent deadlock
    if (s_txMutex) {
 8001e06:	4b16      	ldr	r3, [pc, #88]	@ (8001e60 <CMD_Send+0x70>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d008      	beq.n	8001e20 <CMD_Send+0x30>
        if (xSemaphoreTake(s_txMutex, pdMS_TO_TICKS(100)) != pdTRUE) {
 8001e0e:	4b14      	ldr	r3, [pc, #80]	@ (8001e60 <CMD_Send+0x70>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2164      	movs	r1, #100	@ 0x64
 8001e14:	4618      	mov	r0, r3
 8001e16:	f00c fd9b 	bl	800e950 <xQueueSemaphoreTake>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d119      	bne.n	8001e54 <CMD_Send+0x64>
            return;  // Timeout, skip this send
        }
    }
    (void)HAL_UART_Transmit(s_huart, (uint8_t*)s, (uint16_t)strlen(s), 100);
 8001e20:	4b0e      	ldr	r3, [pc, #56]	@ (8001e5c <CMD_Send+0x6c>)
 8001e22:	681c      	ldr	r4, [r3, #0]
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7fe fabb 	bl	80003a0 <strlen>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	b29a      	uxth	r2, r3
 8001e2e:	2364      	movs	r3, #100	@ 0x64
 8001e30:	6879      	ldr	r1, [r7, #4]
 8001e32:	4620      	mov	r0, r4
 8001e34:	f008 ff42 	bl	800acbc <HAL_UART_Transmit>
    if (s_txMutex) (void)xSemaphoreGive(s_txMutex);
 8001e38:	4b09      	ldr	r3, [pc, #36]	@ (8001e60 <CMD_Send+0x70>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d00a      	beq.n	8001e56 <CMD_Send+0x66>
 8001e40:	4b07      	ldr	r3, [pc, #28]	@ (8001e60 <CMD_Send+0x70>)
 8001e42:	6818      	ldr	r0, [r3, #0]
 8001e44:	2300      	movs	r3, #0
 8001e46:	2200      	movs	r2, #0
 8001e48:	2100      	movs	r1, #0
 8001e4a:	f00c faff 	bl	800e44c <xQueueGenericSend>
 8001e4e:	e002      	b.n	8001e56 <CMD_Send+0x66>
    if (!s_huart || !s) return;
 8001e50:	bf00      	nop
 8001e52:	e000      	b.n	8001e56 <CMD_Send+0x66>
            return;  // Timeout, skip this send
 8001e54:	bf00      	nop
}
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd90      	pop	{r4, r7, pc}
 8001e5c:	240003c0 	.word	0x240003c0
 8001e60:	240003c8 	.word	0x240003c8

08001e64 <CMD_Printf>:

static void CMD_Printf(const char *fmt, ...)
{
 8001e64:	b40f      	push	{r0, r1, r2, r3}
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b0a2      	sub	sp, #136	@ 0x88
 8001e6a:	af00      	add	r7, sp, #0
    if (!fmt) return;
 8001e6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d010      	beq.n	8001e96 <CMD_Printf+0x32>

    char buf[128];
    va_list ap;
    va_start(ap, fmt);
 8001e74:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001e78:	607b      	str	r3, [r7, #4]
    (void)vsnprintf(buf, sizeof(buf), fmt, ap);
 8001e7a:	f107 0008 	add.w	r0, r7, #8
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001e84:	2180      	movs	r1, #128	@ 0x80
 8001e86:	f010 fc49 	bl	801271c <vsniprintf>
    va_end(ap);

    CMD_Send(buf);
 8001e8a:	f107 0308 	add.w	r3, r7, #8
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff ffae 	bl	8001df0 <CMD_Send>
 8001e94:	e000      	b.n	8001e98 <CMD_Printf+0x34>
    if (!fmt) return;
 8001e96:	bf00      	nop
}
 8001e98:	3788      	adds	r7, #136	@ 0x88
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ea0:	b004      	add	sp, #16
 8001ea2:	4770      	bx	lr

08001ea4 <cmd_rotate>:
volatile double vxd = 0;
volatile double vyd = 0;
volatile double yawrated = 0;
double vdes = 0;
static void cmd_rotate(const char *args)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
    if (!args) return;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d015      	beq.n	8001ede <cmd_rotate+0x3a>

    char *end = NULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60bb      	str	r3, [r7, #8]
    float wd = strtof(args, &end);
 8001eb6:	f107 0308 	add.w	r3, r7, #8
 8001eba:	4619      	mov	r1, r3
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f00f fb67 	bl	8011590 <strtof>
 8001ec2:	ed87 0a03 	vstr	s0, [r7, #12]

    if (end == args) return;
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d009      	beq.n	8001ee2 <cmd_rotate+0x3e>

    yawrated = wd;
 8001ece:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ed2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ed6:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <cmd_rotate+0x48>)
 8001ed8:	ed83 7b00 	vstr	d7, [r3]
 8001edc:	e002      	b.n	8001ee4 <cmd_rotate+0x40>
    if (!args) return;
 8001ede:	bf00      	nop
 8001ee0:	e000      	b.n	8001ee4 <cmd_rotate+0x40>
    if (end == args) return;
 8001ee2:	bf00      	nop
}
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	24000500 	.word	0x24000500

08001ef0 <cmd_dir>:
static void cmd_dir(const char *args)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
    if (!args) return;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d040      	beq.n	8001f80 <cmd_dir+0x90>

    char *end = NULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	60bb      	str	r3, [r7, #8]
    float deg = strtof(args, &end);
 8001f02:	f107 0308 	add.w	r3, r7, #8
 8001f06:	4619      	mov	r1, r3
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f00f fb41 	bl	8011590 <strtof>
 8001f0e:	ed87 0a03 	vstr	s0, [r7, #12]

    if (end == args) return;
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d034      	beq.n	8001f84 <cmd_dir+0x94>

    direction = deg * pion180 + 0.261799;   // radians + 15deg offset
 8001f1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f1e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001f22:	4b1d      	ldr	r3, [pc, #116]	@ (8001f98 <cmd_dir+0xa8>)
 8001f24:	ed93 7b00 	vldr	d7, [r3]
 8001f28:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001f2c:	ed9f 6b18 	vldr	d6, [pc, #96]	@ 8001f90 <cmd_dir+0xa0>
 8001f30:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001f34:	4b19      	ldr	r3, [pc, #100]	@ (8001f9c <cmd_dir+0xac>)
 8001f36:	ed83 7b00 	vstr	d7, [r3]
    vxd = vdes * cos(direction);
 8001f3a:	4b18      	ldr	r3, [pc, #96]	@ (8001f9c <cmd_dir+0xac>)
 8001f3c:	ed93 7b00 	vldr	d7, [r3]
 8001f40:	eeb0 0b47 	vmov.f64	d0, d7
 8001f44:	f013 f920 	bl	8015188 <cos>
 8001f48:	eeb0 6b40 	vmov.f64	d6, d0
 8001f4c:	4b14      	ldr	r3, [pc, #80]	@ (8001fa0 <cmd_dir+0xb0>)
 8001f4e:	ed93 7b00 	vldr	d7, [r3]
 8001f52:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001f56:	4b13      	ldr	r3, [pc, #76]	@ (8001fa4 <cmd_dir+0xb4>)
 8001f58:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 8001f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f9c <cmd_dir+0xac>)
 8001f5e:	ed93 7b00 	vldr	d7, [r3]
 8001f62:	eeb0 0b47 	vmov.f64	d0, d7
 8001f66:	f013 f95b 	bl	8015220 <sin>
 8001f6a:	eeb0 6b40 	vmov.f64	d6, d0
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <cmd_dir+0xb0>)
 8001f70:	ed93 7b00 	vldr	d7, [r3]
 8001f74:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001f78:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa8 <cmd_dir+0xb8>)
 8001f7a:	ed83 7b00 	vstr	d7, [r3]
 8001f7e:	e002      	b.n	8001f86 <cmd_dir+0x96>
    if (!args) return;
 8001f80:	bf00      	nop
 8001f82:	e000      	b.n	8001f86 <cmd_dir+0x96>
    if (end == args) return;
 8001f84:	bf00      	nop
}
 8001f86:	3710      	adds	r7, #16
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	f3af 8000 	nop.w
 8001f90:	97c80842 	.word	0x97c80842
 8001f94:	3fd0c150 	.word	0x3fd0c150
 8001f98:	080161e0 	.word	0x080161e0
 8001f9c:	240004d0 	.word	0x240004d0
 8001fa0:	24000508 	.word	0x24000508
 8001fa4:	240004f0 	.word	0x240004f0
 8001fa8:	240004f8 	.word	0x240004f8
 8001fac:	00000000 	.word	0x00000000

08001fb0 <cmd_slow>:

static void cmd_slow(const char *args)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Slow\r\n");
 8001fb8:	4819      	ldr	r0, [pc, #100]	@ (8002020 <cmd_slow+0x70>)
 8001fba:	f7ff ff19 	bl	8001df0 <CMD_Send>
    vdes = 0.3;
 8001fbe:	4919      	ldr	r1, [pc, #100]	@ (8002024 <cmd_slow+0x74>)
 8001fc0:	a315      	add	r3, pc, #84	@ (adr r3, 8002018 <cmd_slow+0x68>)
 8001fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc6:	e9c1 2300 	strd	r2, r3, [r1]
    vxd = vdes * cos(direction);
 8001fca:	4b17      	ldr	r3, [pc, #92]	@ (8002028 <cmd_slow+0x78>)
 8001fcc:	ed93 7b00 	vldr	d7, [r3]
 8001fd0:	eeb0 0b47 	vmov.f64	d0, d7
 8001fd4:	f013 f8d8 	bl	8015188 <cos>
 8001fd8:	eeb0 6b40 	vmov.f64	d6, d0
 8001fdc:	4b11      	ldr	r3, [pc, #68]	@ (8002024 <cmd_slow+0x74>)
 8001fde:	ed93 7b00 	vldr	d7, [r3]
 8001fe2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001fe6:	4b11      	ldr	r3, [pc, #68]	@ (800202c <cmd_slow+0x7c>)
 8001fe8:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 8001fec:	4b0e      	ldr	r3, [pc, #56]	@ (8002028 <cmd_slow+0x78>)
 8001fee:	ed93 7b00 	vldr	d7, [r3]
 8001ff2:	eeb0 0b47 	vmov.f64	d0, d7
 8001ff6:	f013 f913 	bl	8015220 <sin>
 8001ffa:	eeb0 6b40 	vmov.f64	d6, d0
 8001ffe:	4b09      	ldr	r3, [pc, #36]	@ (8002024 <cmd_slow+0x74>)
 8002000:	ed93 7b00 	vldr	d7, [r3]
 8002004:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002008:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <cmd_slow+0x80>)
 800200a:	ed83 7b00 	vstr	d7, [r3]
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, SLOW);
}
 800200e:	bf00      	nop
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	33333333 	.word	0x33333333
 800201c:	3fd33333 	.word	0x3fd33333
 8002020:	08015f60 	.word	0x08015f60
 8002024:	24000508 	.word	0x24000508
 8002028:	240004d0 	.word	0x240004d0
 800202c:	240004f0 	.word	0x240004f0
 8002030:	240004f8 	.word	0x240004f8
 8002034:	00000000 	.word	0x00000000

08002038 <cmd_med>:
static void cmd_med(const char *args)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Medium\r\n");
 8002040:	4819      	ldr	r0, [pc, #100]	@ (80020a8 <cmd_med+0x70>)
 8002042:	f7ff fed5 	bl	8001df0 <CMD_Send>
    vdes = 0.6;
 8002046:	4919      	ldr	r1, [pc, #100]	@ (80020ac <cmd_med+0x74>)
 8002048:	a315      	add	r3, pc, #84	@ (adr r3, 80020a0 <cmd_med+0x68>)
 800204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204e:	e9c1 2300 	strd	r2, r3, [r1]
    vxd = vdes * cos(direction);
 8002052:	4b17      	ldr	r3, [pc, #92]	@ (80020b0 <cmd_med+0x78>)
 8002054:	ed93 7b00 	vldr	d7, [r3]
 8002058:	eeb0 0b47 	vmov.f64	d0, d7
 800205c:	f013 f894 	bl	8015188 <cos>
 8002060:	eeb0 6b40 	vmov.f64	d6, d0
 8002064:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <cmd_med+0x74>)
 8002066:	ed93 7b00 	vldr	d7, [r3]
 800206a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800206e:	4b11      	ldr	r3, [pc, #68]	@ (80020b4 <cmd_med+0x7c>)
 8002070:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 8002074:	4b0e      	ldr	r3, [pc, #56]	@ (80020b0 <cmd_med+0x78>)
 8002076:	ed93 7b00 	vldr	d7, [r3]
 800207a:	eeb0 0b47 	vmov.f64	d0, d7
 800207e:	f013 f8cf 	bl	8015220 <sin>
 8002082:	eeb0 6b40 	vmov.f64	d6, d0
 8002086:	4b09      	ldr	r3, [pc, #36]	@ (80020ac <cmd_med+0x74>)
 8002088:	ed93 7b00 	vldr	d7, [r3]
 800208c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002090:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <cmd_med+0x80>)
 8002092:	ed83 7b00 	vstr	d7, [r3]
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, MED);
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	33333333 	.word	0x33333333
 80020a4:	3fe33333 	.word	0x3fe33333
 80020a8:	08015f68 	.word	0x08015f68
 80020ac:	24000508 	.word	0x24000508
 80020b0:	240004d0 	.word	0x240004d0
 80020b4:	240004f0 	.word	0x240004f0
 80020b8:	240004f8 	.word	0x240004f8

080020bc <cmd_stop>:

void cmd_stop(const char *args)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Stop\r\n");
 80020c4:	480a      	ldr	r0, [pc, #40]	@ (80020f0 <cmd_stop+0x34>)
 80020c6:	f7ff fe93 	bl	8001df0 <CMD_Send>
    vxd = 0;
 80020ca:	490a      	ldr	r1, [pc, #40]	@ (80020f4 <cmd_stop+0x38>)
 80020cc:	f04f 0200 	mov.w	r2, #0
 80020d0:	f04f 0300 	mov.w	r3, #0
 80020d4:	e9c1 2300 	strd	r2, r3, [r1]
    vyd = 0;
 80020d8:	4907      	ldr	r1, [pc, #28]	@ (80020f8 <cmd_stop+0x3c>)
 80020da:	f04f 0200 	mov.w	r2, #0
 80020de:	f04f 0300 	mov.w	r3, #0
 80020e2:	e9c1 2300 	strd	r2, r3, [r1]
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, NEUTRAL);
}
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	08015f74 	.word	0x08015f74
 80020f4:	240004f0 	.word	0x240004f0
 80020f8:	240004f8 	.word	0x240004f8

080020fc <cmd_hello>:


static void cmd_hello(const char *args)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
    (void)args;
    BSP_LED_Toggle(LED_RED);
 8002104:	2002      	movs	r0, #2
 8002106:	f002 fe7f 	bl	8004e08 <BSP_LED_Toggle>
    CMD_Send("hello\r\n");
 800210a:	4803      	ldr	r0, [pc, #12]	@ (8002118 <cmd_hello+0x1c>)
 800210c:	f7ff fe70 	bl	8001df0 <CMD_Send>
}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	08015f7c 	.word	0x08015f7c

0800211c <cmd_reset>:

static void cmd_reset(const char *args)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
    (void)args;

    // Optional: tell the phone first
    CMD_Send("resetting...\r\n");
 8002124:	4806      	ldr	r0, [pc, #24]	@ (8002140 <cmd_reset+0x24>)
 8002126:	f7ff fe63 	bl	8001df0 <CMD_Send>

    // Give UART a moment to flush (FreeRTOS-safe delay)
    vTaskDelay(pdMS_TO_TICKS(50));
 800212a:	2032      	movs	r0, #50	@ 0x32
 800212c:	f00d f8e4 	bl	800f2f8 <vTaskDelay>
  __ASM volatile ("dsb 0xF":::"memory");
 8002130:	f3bf 8f4f 	dsb	sy
}
 8002134:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002136:	f3bf 8f6f 	isb	sy
}
 800213a:	bf00      	nop

    __DSB();
    __ISB();
    NVIC_SystemReset();
 800213c:	f7ff fbf6 	bl	800192c <__NVIC_SystemReset>
 8002140:	08015f84 	.word	0x08015f84

08002144 <cmd_help>:
}

static void cmd_help(const char *args)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Commands:\r\n");
 800214c:	4816      	ldr	r0, [pc, #88]	@ (80021a8 <cmd_help+0x64>)
 800214e:	f7ff fe4f 	bl	8001df0 <CMD_Send>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	e01d      	b.n	8002194 <cmd_help+0x50>
    {
        const cmd_entry_t *e = &s_cmdTable[i];
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	011b      	lsls	r3, r3, #4
 800215c:	4a13      	ldr	r2, [pc, #76]	@ (80021ac <cmd_help+0x68>)
 800215e:	4413      	add	r3, r2
 8002160:	60bb      	str	r3, [r7, #8]
#if CMD_ENABLE_NAME_COMMANDS
        CMD_Printf("  %u  %-8s  %s\r\n", (unsigned)e->id, (e->name ? e->name : ""), (e->help ? e->help : ""));
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	4619      	mov	r1, r3
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d002      	beq.n	8002176 <cmd_help+0x32>
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	685a      	ldr	r2, [r3, #4]
 8002174:	e000      	b.n	8002178 <cmd_help+0x34>
 8002176:	4a0e      	ldr	r2, [pc, #56]	@ (80021b0 <cmd_help+0x6c>)
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d002      	beq.n	8002186 <cmd_help+0x42>
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	e000      	b.n	8002188 <cmd_help+0x44>
 8002186:	4b0a      	ldr	r3, [pc, #40]	@ (80021b0 <cmd_help+0x6c>)
 8002188:	480a      	ldr	r0, [pc, #40]	@ (80021b4 <cmd_help+0x70>)
 800218a:	f7ff fe6b 	bl	8001e64 <CMD_Printf>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	3301      	adds	r3, #1
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	2209      	movs	r2, #9
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	4293      	cmp	r3, r2
 800219a:	d3dd      	bcc.n	8002158 <cmd_help+0x14>
#else
        CMD_Printf("  %u  %s\r\n", (unsigned)e->id, (e->help ? e->help : ""));
#endif
    }
}
 800219c:	bf00      	nop
 800219e:	bf00      	nop
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	08015f94 	.word	0x08015f94
 80021ac:	08016150 	.word	0x08016150
 80021b0:	08015fa0 	.word	0x08015fa0
 80021b4:	08015fa4 	.word	0x08015fa4

080021b8 <cmd_traj>:

static void cmd_traj(const char *args)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Trajectory command removed\r\n");
 80021c0:	4803      	ldr	r0, [pc, #12]	@ (80021d0 <cmd_traj+0x18>)
 80021c2:	f7ff fe15 	bl	8001df0 <CMD_Send>
}
 80021c6:	bf00      	nop
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	08015fb8 	.word	0x08015fb8
 80021d4:	00000000 	.word	0x00000000

080021d8 <Controller_Step>:
void Controller_Step(const double           x[3],
                     const double           xd[5],
					 const double			vd[3],
					 int selector,
					 double dt)
{
 80021d8:	b590      	push	{r4, r7, lr}
 80021da:	f5ad 7d69 	sub.w	sp, sp, #932	@ 0x3a4
 80021de:	af00      	add	r7, sp, #0
 80021e0:	f507 7468 	add.w	r4, r7, #928	@ 0x3a0
 80021e4:	f5a4 7463 	sub.w	r4, r4, #908	@ 0x38c
 80021e8:	6020      	str	r0, [r4, #0]
 80021ea:	f507 7068 	add.w	r0, r7, #928	@ 0x3a0
 80021ee:	f5a0 7064 	sub.w	r0, r0, #912	@ 0x390
 80021f2:	6001      	str	r1, [r0, #0]
 80021f4:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 80021f8:	f5a1 7165 	sub.w	r1, r1, #916	@ 0x394
 80021fc:	600a      	str	r2, [r1, #0]
 80021fe:	f507 7268 	add.w	r2, r7, #928	@ 0x3a0
 8002202:	f5a2 7266 	sub.w	r2, r2, #920	@ 0x398
 8002206:	6013      	str	r3, [r2, #0]
 8002208:	463b      	mov	r3, r7
 800220a:	ed83 0b00 	vstr	d0, [r3]
    if (!x || !xd) return;
 800220e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002212:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2b00      	cmp	r3, #0
 800221a:	f001 81b0 	beq.w	800357e <Controller_Step+0x13a6>
 800221e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002222:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2b00      	cmp	r3, #0
 800222a:	f001 81a8 	beq.w	800357e <Controller_Step+0x13a6>
    //if (dt <= 0.0) dt = 1e-3;

    // -------------------------
    // current state
    // -------------------------
    const double pos[2] = { x[0], x[1] };
 800222e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002232:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800223c:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8002240:	f5a1 711a 	sub.w	r1, r1, #616	@ 0x268
 8002244:	e9c1 2300 	strd	r2, r3, [r1]
 8002248:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800224c:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	3308      	adds	r3, #8
 8002254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002258:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 800225c:	f5a1 711a 	sub.w	r1, r1, #616	@ 0x268
 8002260:	e9c1 2302 	strd	r2, r3, [r1, #8]
    const double yaw    = x[2];
 8002264:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002268:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	3310      	adds	r3, #16
 8002270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002274:	e9c7 23dc 	strd	r2, r3, [r7, #880]	@ 0x370

    // desired state
    const double pos_d[2] = { xd[0], xd[1] };
 8002278:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800227c:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002286:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 800228a:	f5a1 711e 	sub.w	r1, r1, #632	@ 0x278
 800228e:	e9c1 2300 	strd	r2, r3, [r1]
 8002292:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002296:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	3308      	adds	r3, #8
 800229e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a2:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 80022a6:	f5a1 711e 	sub.w	r1, r1, #632	@ 0x278
 80022aa:	e9c1 2302 	strd	r2, r3, [r1, #8]
    const double yaw_d    = xd[2];
 80022ae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80022b2:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	3310      	adds	r3, #16
 80022ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022be:	e9c7 23da 	strd	r2, r3, [r7, #872]	@ 0x368
    const double vx_world = xd[3];  // Feedforward velocity from trajectory
 80022c2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80022c6:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	3318      	adds	r3, #24
 80022ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d2:	e9c7 23d8 	strd	r2, r3, [r7, #864]	@ 0x360
    const double vy_world = xd[4];
 80022d6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80022da:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	3320      	adds	r3, #32
 80022e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e6:	e9c7 23d6 	strd	r2, r3, [r7, #856]	@ 0x358
    
    double v_des_body[2] = {0};
 80022ea:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80022ee:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80022f2:	461a      	mov	r2, r3
 80022f4:	2300      	movs	r3, #0
 80022f6:	6013      	str	r3, [r2, #0]
 80022f8:	6053      	str	r3, [r2, #4]
 80022fa:	6093      	str	r3, [r2, #8]
 80022fc:	60d3      	str	r3, [r2, #12]
    if (selector)
 80022fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002302:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	f000 8173 	beq.w	80025f4 <Controller_Step+0x41c>
    {
		// ================================
		// 1) FEEDFORWARD + ERROR CORRECTION
		// ================================
		const double c = cos(yaw);
 800230e:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 8002312:	f012 ff39 	bl	8015188 <cos>
 8002316:	ed87 0bd0 	vstr	d0, [r7, #832]	@ 0x340
		const double s = sin(yaw);
 800231a:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 800231e:	f012 ff7f 	bl	8015220 <sin>
 8002322:	ed87 0bce 	vstr	d0, [r7, #824]	@ 0x338

		// Feedforward: convert trajectory velocity to body frame
		// R' = [ c  s; -s  c]
		double v_ff_body[2];
		v_ff_body[0] =  c * vx_world + s * vy_world;
 8002326:	ed97 6bd0 	vldr	d6, [r7, #832]	@ 0x340
 800232a:	ed97 7bd8 	vldr	d7, [r7, #864]	@ 0x360
 800232e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002332:	ed97 5bce 	vldr	d5, [r7, #824]	@ 0x338
 8002336:	ed97 7bd6 	vldr	d7, [r7, #856]	@ 0x358
 800233a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800233e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002342:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002346:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 800234a:	ed83 7b00 	vstr	d7, [r3]
		v_ff_body[1] = -s * vx_world + c * vy_world;
 800234e:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 8002352:	eeb1 6b47 	vneg.f64	d6, d7
 8002356:	ed97 7bd8 	vldr	d7, [r7, #864]	@ 0x360
 800235a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800235e:	ed97 5bd0 	vldr	d5, [r7, #832]	@ 0x340
 8002362:	ed97 7bd6 	vldr	d7, [r7, #856]	@ 0x358
 8002366:	ee25 7b07 	vmul.f64	d7, d5, d7
 800236a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800236e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002372:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 8002376:	ed83 7b02 	vstr	d7, [r3, #8]

		// Small position error correction
		const double d_world[2] = { pos_d[0] - pos[0], pos_d[1] - pos[1] };
 800237a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800237e:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 8002382:	ed93 6b00 	vldr	d6, [r3]
 8002386:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800238a:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 800238e:	ed93 7b00 	vldr	d7, [r3]
 8002392:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002396:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800239a:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 800239e:	ed83 7b00 	vstr	d7, [r3]
 80023a2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023a6:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 80023aa:	ed93 6b02 	vldr	d6, [r3, #8]
 80023ae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023b2:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80023b6:	ed93 7b02 	vldr	d7, [r3, #8]
 80023ba:	ee36 7b47 	vsub.f64	d7, d6, d7
 80023be:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023c2:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80023c6:	ed83 7b02 	vstr	d7, [r3, #8]
		
		// d_body = R' * d_world
		double d_body[2];
		d_body[0] =  c * d_world[0] + s * d_world[1];
 80023ca:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023ce:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80023d2:	ed93 6b00 	vldr	d6, [r3]
 80023d6:	ed97 7bd0 	vldr	d7, [r7, #832]	@ 0x340
 80023da:	ee26 6b07 	vmul.f64	d6, d6, d7
 80023de:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023e2:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80023e6:	ed93 5b02 	vldr	d5, [r3, #8]
 80023ea:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 80023ee:	ee25 7b07 	vmul.f64	d7, d5, d7
 80023f2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80023f6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023fa:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 80023fe:	ed83 7b00 	vstr	d7, [r3]
		d_body[1] = -s * d_world[0] + c * d_world[1];
 8002402:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 8002406:	eeb1 6b47 	vneg.f64	d6, d7
 800240a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800240e:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 8002412:	ed93 7b00 	vldr	d7, [r3]
 8002416:	ee26 6b07 	vmul.f64	d6, d6, d7
 800241a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800241e:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 8002422:	ed93 5b02 	vldr	d5, [r3, #8]
 8002426:	ed97 7bd0 	vldr	d7, [r7, #832]	@ 0x340
 800242a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800242e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002432:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002436:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 800243a:	ed83 7b02 	vstr	d7, [r3, #8]

		// Use small P gain for position error correction only
		double v_corr_body[2];
		v_corr_body[0] = k_p * d_body[0];
 800243e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002442:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 8002446:	ed93 6b00 	vldr	d6, [r3]
 800244a:	4bdf      	ldr	r3, [pc, #892]	@ (80027c8 <Controller_Step+0x5f0>)
 800244c:	ed93 7b00 	vldr	d7, [r3]
 8002450:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002454:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002458:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 800245c:	ed83 7b00 	vstr	d7, [r3]
		v_corr_body[1] = k_p * d_body[1];
 8002460:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002464:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 8002468:	ed93 6b02 	vldr	d6, [r3, #8]
 800246c:	4bd6      	ldr	r3, [pc, #856]	@ (80027c8 <Controller_Step+0x5f0>)
 800246e:	ed93 7b00 	vldr	d7, [r3]
 8002472:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002476:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800247a:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 800247e:	ed83 7b02 	vstr	d7, [r3, #8]

		// Combined velocity (feedforward dominates)
		v_des_body[0] = v_ff_body[0] + v_corr_body[0];
 8002482:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002486:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 800248a:	ed93 6b00 	vldr	d6, [r3]
 800248e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002492:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002496:	ed93 7b00 	vldr	d7, [r3]
 800249a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800249e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024a2:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80024a6:	ed83 7b00 	vstr	d7, [r3]
		v_des_body[1] = v_ff_body[1] + v_corr_body[1];
 80024aa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024ae:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80024b2:	ed93 6b02 	vldr	d6, [r3, #8]
 80024b6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024ba:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80024be:	ed93 7b02 	vldr	d7, [r3, #8]
 80024c2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80024c6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024ca:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80024ce:	ed83 7b02 	vstr	d7, [r3, #8]
 80024d2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024d6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80024da:	f107 0218 	add.w	r2, r7, #24
 80024de:	601a      	str	r2, [r3, #0]
    const double x = v[0];
 80024e0:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80024e4:	4619      	mov	r1, r3
 80024e6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024ea:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f4:	e9c1 2300 	strd	r2, r3, [r1]
    const double y = v[1];
 80024f8:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024fc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	3308      	adds	r3, #8
 8002504:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8002508:	4611      	mov	r1, r2
 800250a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250e:	e941 2302 	strd	r2, r3, [r1, #-8]
    return sqrt(x*x + y*y);
 8002512:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002516:	ed93 7b00 	vldr	d7, [r3]
 800251a:	ee27 6b07 	vmul.f64	d6, d7, d7
 800251e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002522:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002526:	ee27 7b07 	vmul.f64	d7, d7, d7
 800252a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800252e:	eeb0 0b47 	vmov.f64	d0, d7
 8002532:	f012 fe09 	bl	8015148 <sqrt>
 8002536:	eeb0 7b40 	vmov.f64	d7, d0

		// Limit correction to avoid fighting trajectory (max 0.1 m/s)
		const double v_corr_mag = norm2_2(v_corr_body);
 800253a:	ed87 7bcc 	vstr	d7, [r7, #816]	@ 0x330
		if (v_corr_mag > 0.1) {
 800253e:	ed97 7bcc 	vldr	d7, [r7, #816]	@ 0x330
 8002542:	ed9f 6b95 	vldr	d6, [pc, #596]	@ 8002798 <Controller_Step+0x5c0>
 8002546:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800254a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254e:	f340 80a4 	ble.w	800269a <Controller_Step+0x4c2>
			const double scale = 0.1 / v_corr_mag;
 8002552:	ed9f 5b91 	vldr	d5, [pc, #580]	@ 8002798 <Controller_Step+0x5c0>
 8002556:	ed97 6bcc 	vldr	d6, [r7, #816]	@ 0x330
 800255a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800255e:	ed87 7bca 	vstr	d7, [r7, #808]	@ 0x328
			v_corr_body[0] *= scale;
 8002562:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002566:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 800256a:	ed93 6b00 	vldr	d6, [r3]
 800256e:	ed97 7bca 	vldr	d7, [r7, #808]	@ 0x328
 8002572:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002576:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800257a:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 800257e:	ed83 7b00 	vstr	d7, [r3]
			v_corr_body[1] *= scale;
 8002582:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002586:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 800258a:	ed93 6b02 	vldr	d6, [r3, #8]
 800258e:	ed97 7bca 	vldr	d7, [r7, #808]	@ 0x328
 8002592:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002596:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800259a:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 800259e:	ed83 7b02 	vstr	d7, [r3, #8]
			v_des_body[0] = v_ff_body[0] + v_corr_body[0];
 80025a2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025a6:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80025aa:	ed93 6b00 	vldr	d6, [r3]
 80025ae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025b2:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80025b6:	ed93 7b00 	vldr	d7, [r3]
 80025ba:	ee36 7b07 	vadd.f64	d7, d6, d7
 80025be:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025c2:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80025c6:	ed83 7b00 	vstr	d7, [r3]
			v_des_body[1] = v_ff_body[1] + v_corr_body[1];
 80025ca:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025ce:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80025d2:	ed93 6b02 	vldr	d6, [r3, #8]
 80025d6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025da:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80025de:	ed93 7b02 	vldr	d7, [r3, #8]
 80025e2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80025e6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025ea:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80025ee:	ed83 7b02 	vstr	d7, [r3, #8]
 80025f2:	e052      	b.n	800269a <Controller_Step+0x4c2>
		}
    }
	else if (!selector)
 80025f4:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025f8:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d14b      	bne.n	800269a <Controller_Step+0x4c2>
	{
        const double c = cos(yaw);
 8002602:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 8002606:	f012 fdbf 	bl	8015188 <cos>
 800260a:	ed87 0bd4 	vstr	d0, [r7, #848]	@ 0x350
        const double s = sin(yaw);
 800260e:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 8002612:	f012 fe05 	bl	8015220 <sin>
 8002616:	ed87 0bd2 	vstr	d0, [r7, #840]	@ 0x348

        // body = R^T * world
        v_des_body[0] =  c*vd[0] + s*vd[1];
 800261a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800261e:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	ed93 6b00 	vldr	d6, [r3]
 8002628:	ed97 7bd4 	vldr	d7, [r7, #848]	@ 0x350
 800262c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002630:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002634:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	3308      	adds	r3, #8
 800263c:	ed93 5b00 	vldr	d5, [r3]
 8002640:	ed97 7bd2 	vldr	d7, [r7, #840]	@ 0x348
 8002644:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002648:	ee36 7b07 	vadd.f64	d7, d6, d7
 800264c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002650:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002654:	ed83 7b00 	vstr	d7, [r3]
        v_des_body[1] = -s*vd[0] + c*vd[1];
 8002658:	ed97 7bd2 	vldr	d7, [r7, #840]	@ 0x348
 800265c:	eeb1 6b47 	vneg.f64	d6, d7
 8002660:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002664:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	ed93 7b00 	vldr	d7, [r3]
 800266e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002672:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002676:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	3308      	adds	r3, #8
 800267e:	ed93 5b00 	vldr	d5, [r3]
 8002682:	ed97 7bd4 	vldr	d7, [r7, #848]	@ 0x350
 8002686:	ee25 7b07 	vmul.f64	d7, d5, d7
 800268a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800268e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002692:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002696:	ed83 7b02 	vstr	d7, [r3, #8]
	}
    
    // No translational accel limiting - using velocity directly
    const double vx_body = v_des_body[0];
 800269a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800269e:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80026a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a6:	e9c7 23c8 	strd	r2, r3, [r7, #800]	@ 0x320
    const double vy_body = v_des_body[1];
 80026aa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026ae:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80026b2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80026b6:	e9c7 23c6 	strd	r2, r3, [r7, #792]	@ 0x318

    // ================================
    // 3) YAW CONTROL
    // ================================
    double omega = 0;
 80026ba:	f04f 0200 	mov.w	r2, #0
 80026be:	f04f 0300 	mov.w	r3, #0
 80026c2:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
    if (selector)
 80026c6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026ca:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f000 8107 	beq.w	80028e4 <Controller_Step+0x70c>
    {
		const double e = wrapPi(yaw_d - yaw);
 80026d6:	ed97 6bda 	vldr	d6, [r7, #872]	@ 0x368
 80026da:	ed97 7bdc 	vldr	d7, [r7, #880]	@ 0x370
 80026de:	ee36 7b47 	vsub.f64	d7, d6, d7
 80026e2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80026e6:	ed83 7b00 	vstr	d7, [r3]
    while (a > M_PI)  a -= TWO_PI;
 80026ea:	e00b      	b.n	8002704 <Controller_Step+0x52c>
 80026ec:	ed9f 6b2c 	vldr	d6, [pc, #176]	@ 80027a0 <Controller_Step+0x5c8>
 80026f0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80026f4:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 80026f8:	ed92 7b00 	vldr	d7, [r2]
 80026fc:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002700:	ed83 7b00 	vstr	d7, [r3]
 8002704:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002708:	ed93 7b00 	vldr	d7, [r3]
 800270c:	ed9f 6b26 	vldr	d6, [pc, #152]	@ 80027a8 <Controller_Step+0x5d0>
 8002710:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002718:	dce8      	bgt.n	80026ec <Controller_Step+0x514>
    while (a <= -M_PI) a += TWO_PI;
 800271a:	e00b      	b.n	8002734 <Controller_Step+0x55c>
 800271c:	ed9f 6b20 	vldr	d6, [pc, #128]	@ 80027a0 <Controller_Step+0x5c8>
 8002720:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002724:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8002728:	ed92 7b00 	vldr	d7, [r2]
 800272c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002730:	ed83 7b00 	vstr	d7, [r3]
 8002734:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002738:	ed93 7b00 	vldr	d7, [r3]
 800273c:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 80027b0 <Controller_Step+0x5d8>
 8002740:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002748:	d9e8      	bls.n	800271c <Controller_Step+0x544>
    return a;
 800274a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800274e:	e9d3 2300 	ldrd	r2, r3, [r3]
		const double e = wrapPi(yaw_d - yaw);
 8002752:	e9c7 23c4 	strd	r2, r3, [r7, #784]	@ 0x310

		const double yaw_dead = (1.0 * M_PI / 180.0);  // 1 deg
 8002756:	a318      	add	r3, pc, #96	@ (adr r3, 80027b8 <Controller_Step+0x5e0>)
 8002758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275c:	e9c7 23c2 	strd	r2, r3, [r7, #776]	@ 0x308
		const double yaw_lin  = (6.0 * M_PI / 180.0);  // 6 deg
 8002760:	a317      	add	r3, pc, #92	@ (adr r3, 80027c0 <Controller_Step+0x5e8>)
 8002762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002766:	e9c7 23c0 	strd	r2, r3, [r7, #768]	@ 0x300

		const double ae = fabs(e);
 800276a:	ed97 7bc4 	vldr	d7, [r7, #784]	@ 0x310
 800276e:	eeb0 7bc7 	vabs.f64	d7, d7
 8002772:	ed87 7bbe 	vstr	d7, [r7, #760]	@ 0x2f8
		if (ae < yaw_dead) {
 8002776:	ed97 6bbe 	vldr	d6, [r7, #760]	@ 0x2f8
 800277a:	ed97 7bc2 	vldr	d7, [r7, #776]	@ 0x308
 800277e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002786:	d521      	bpl.n	80027cc <Controller_Step+0x5f4>
			omega = 0.0;
 8002788:	f04f 0200 	mov.w	r2, #0
 800278c:	f04f 0300 	mov.w	r3, #0
 8002790:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
 8002794:	e061      	b.n	800285a <Controller_Step+0x682>
 8002796:	bf00      	nop
 8002798:	9999999a 	.word	0x9999999a
 800279c:	3fb99999 	.word	0x3fb99999
 80027a0:	54442d18 	.word	0x54442d18
 80027a4:	401921fb 	.word	0x401921fb
 80027a8:	54442d18 	.word	0x54442d18
 80027ac:	400921fb 	.word	0x400921fb
 80027b0:	54442d18 	.word	0x54442d18
 80027b4:	c00921fb 	.word	0xc00921fb
 80027b8:	a2529d39 	.word	0xa2529d39
 80027bc:	3f91df46 	.word	0x3f91df46
 80027c0:	f37bebd5 	.word	0xf37bebd5
 80027c4:	3fbacee9 	.word	0x3fbacee9
 80027c8:	24000018 	.word	0x24000018
		} else if (ae < yaw_lin) {
 80027cc:	ed97 6bbe 	vldr	d6, [r7, #760]	@ 0x2f8
 80027d0:	ed97 7bc0 	vldr	d7, [r7, #768]	@ 0x300
 80027d4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80027d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027dc:	d511      	bpl.n	8002802 <Controller_Step+0x62a>
			const double k_small = wmax / yaw_lin;
 80027de:	4b91      	ldr	r3, [pc, #580]	@ (8002a24 <Controller_Step+0x84c>)
 80027e0:	ed93 5b00 	vldr	d5, [r3]
 80027e4:	ed97 6bc0 	vldr	d6, [r7, #768]	@ 0x300
 80027e8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80027ec:	ed87 7bbc 	vstr	d7, [r7, #752]	@ 0x2f0
			omega = k_small * e;
 80027f0:	ed97 6bbc 	vldr	d6, [r7, #752]	@ 0x2f0
 80027f4:	ed97 7bc4 	vldr	d7, [r7, #784]	@ 0x310
 80027f8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80027fc:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
 8002800:	e02b      	b.n	800285a <Controller_Step+0x682>
 8002802:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002806:	4619      	mov	r1, r3
 8002808:	e9d7 23c4 	ldrd	r2, r3, [r7, #784]	@ 0x310
 800280c:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x > 0.0) - (x < 0.0);
 8002810:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002814:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002818:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800281c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002820:	bfcc      	ite	gt
 8002822:	2301      	movgt	r3, #1
 8002824:	2300      	movle	r3, #0
 8002826:	b2db      	uxtb	r3, r3
 8002828:	461a      	mov	r2, r3
 800282a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800282e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002832:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800283a:	bf4c      	ite	mi
 800283c:	2301      	movmi	r3, #1
 800283e:	2300      	movpl	r3, #0
 8002840:	b2db      	uxtb	r3, r3
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	ee07 3a90 	vmov	s15, r3
 8002848:	eeb8 6be7 	vcvt.f64.s32	d6, s15
		} else {
			omega = wmax * signum(e);
 800284c:	4b75      	ldr	r3, [pc, #468]	@ (8002a24 <Controller_Step+0x84c>)
 800284e:	ed93 7b00 	vldr	d7, [r3]
 8002852:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002856:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
		}

		omega = clampd(omega, -wmax, wmax);
 800285a:	4b72      	ldr	r3, [pc, #456]	@ (8002a24 <Controller_Step+0x84c>)
 800285c:	ed93 7b00 	vldr	d7, [r3]
 8002860:	eeb1 7b47 	vneg.f64	d7, d7
 8002864:	4b6f      	ldr	r3, [pc, #444]	@ (8002a24 <Controller_Step+0x84c>)
 8002866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800286a:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 800286e:	460c      	mov	r4, r1
 8002870:	e9d7 01e6 	ldrd	r0, r1, [r7, #920]	@ 0x398
 8002874:	e9c4 0100 	strd	r0, r1, [r4]
 8002878:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 800287c:	ed01 7b02 	vstr	d7, [r1, #-8]
 8002880:	f507 7110 	add.w	r1, r7, #576	@ 0x240
 8002884:	e9c1 2300 	strd	r2, r3, [r1]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8002888:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800288c:	461a      	mov	r2, r3
 800288e:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002892:	ed92 6b00 	vldr	d6, [r2]
 8002896:	ed13 7b02 	vldr	d7, [r3, #-8]
 800289a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800289e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a2:	d504      	bpl.n	80028ae <Controller_Step+0x6d6>
 80028a4:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80028a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80028ac:	e017      	b.n	80028de <Controller_Step+0x706>
 80028ae:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80028b2:	461a      	mov	r2, r3
 80028b4:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80028b8:	ed92 6b00 	vldr	d6, [r2]
 80028bc:	ed93 7b00 	vldr	d7, [r3]
 80028c0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80028c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028c8:	dd04      	ble.n	80028d4 <Controller_Step+0x6fc>
 80028ca:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80028ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d2:	e004      	b.n	80028de <Controller_Step+0x706>
 80028d4:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80028d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028dc:	bf00      	nop
		omega = clampd(omega, -wmax, wmax);
 80028de:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
 80028e2:	e04f      	b.n	8002984 <Controller_Step+0x7ac>
    }
    else if (!selector)
 80028e4:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80028e8:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d148      	bne.n	8002984 <Controller_Step+0x7ac>
    {
        omega = clampd(vd[2], -wmax, wmax);
 80028f2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80028f6:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	3310      	adds	r3, #16
 80028fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002902:	4b48      	ldr	r3, [pc, #288]	@ (8002a24 <Controller_Step+0x84c>)
 8002904:	ed93 7b00 	vldr	d7, [r3]
 8002908:	eeb1 7b47 	vneg.f64	d7, d7
 800290c:	4b45      	ldr	r3, [pc, #276]	@ (8002a24 <Controller_Step+0x84c>)
 800290e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002912:	f507 7410 	add.w	r4, r7, #576	@ 0x240
 8002916:	e944 0102 	strd	r0, r1, [r4, #-8]
 800291a:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 800291e:	ed81 7b00 	vstr	d7, [r1]
 8002922:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8002926:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 800292a:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800292e:	461a      	mov	r2, r3
 8002930:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002934:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002938:	ed93 7b00 	vldr	d7, [r3]
 800293c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002944:	d504      	bpl.n	8002950 <Controller_Step+0x778>
 8002946:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800294a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294e:	e017      	b.n	8002980 <Controller_Step+0x7a8>
 8002950:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002954:	461a      	mov	r2, r3
 8002956:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800295a:	ed12 6b02 	vldr	d6, [r2, #-8]
 800295e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002962:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800296a:	dd04      	ble.n	8002976 <Controller_Step+0x79e>
 800296c:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002970:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002974:	e004      	b.n	8002980 <Controller_Step+0x7a8>
 8002976:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800297a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800297e:	bf00      	nop
        omega = clampd(vd[2], -wmax, wmax);
 8002980:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
    }
    // yaw accel limit
    double domega = omega - yawrate_prev;
 8002984:	4b28      	ldr	r3, [pc, #160]	@ (8002a28 <Controller_Step+0x850>)
 8002986:	ed93 7b00 	vldr	d7, [r3]
 800298a:	ed97 6be6 	vldr	d6, [r7, #920]	@ 0x398
 800298e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002992:	ed87 7bba 	vstr	d7, [r7, #744]	@ 0x2e8
    const double domega_max = dwmax * dt;
 8002996:	4b25      	ldr	r3, [pc, #148]	@ (8002a2c <Controller_Step+0x854>)
 8002998:	ed93 7b00 	vldr	d7, [r3]
 800299c:	463b      	mov	r3, r7
 800299e:	ed93 6b00 	vldr	d6, [r3]
 80029a2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80029a6:	ed87 7bb8 	vstr	d7, [r7, #736]	@ 0x2e0
    domega = clampd(domega, -domega_max, domega_max);
 80029aa:	ed97 7bb8 	vldr	d7, [r7, #736]	@ 0x2e0
 80029ae:	eeb1 7b47 	vneg.f64	d7, d7
 80029b2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80029b6:	4619      	mov	r1, r3
 80029b8:	e9d7 23ba 	ldrd	r2, r3, [r7, #744]	@ 0x2e8
 80029bc:	e9c1 2300 	strd	r2, r3, [r1]
 80029c0:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80029c4:	ed03 7b02 	vstr	d7, [r3, #-8]
 80029c8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80029cc:	4619      	mov	r1, r3
 80029ce:	e9d7 23b8 	ldrd	r2, r3, [r7, #736]	@ 0x2e0
 80029d2:	e9c1 2300 	strd	r2, r3, [r1]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 80029d6:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80029da:	461a      	mov	r2, r3
 80029dc:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80029e0:	ed92 6b00 	vldr	d6, [r2]
 80029e4:	ed13 7b02 	vldr	d7, [r3, #-8]
 80029e8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80029ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f0:	d504      	bpl.n	80029fc <Controller_Step+0x824>
 80029f2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80029f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80029fa:	e01e      	b.n	8002a3a <Controller_Step+0x862>
 80029fc:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002a00:	461a      	mov	r2, r3
 8002a02:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002a06:	ed92 6b00 	vldr	d6, [r2]
 8002a0a:	ed93 7b00 	vldr	d7, [r3]
 8002a0e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a16:	dd0b      	ble.n	8002a30 <Controller_Step+0x858>
 8002a18:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a20:	e00b      	b.n	8002a3a <Controller_Step+0x862>
 8002a22:	bf00      	nop
 8002a24:	24000038 	.word	0x24000038
 8002a28:	24000528 	.word	0x24000528
 8002a2c:	24000040 	.word	0x24000040
 8002a30:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a38:	bf00      	nop
    domega = clampd(domega, -domega_max, domega_max);
 8002a3a:	e9c7 23ba 	strd	r2, r3, [r7, #744]	@ 0x2e8

    omega = yawrate_prev + domega;
 8002a3e:	4bdc      	ldr	r3, [pc, #880]	@ (8002db0 <Controller_Step+0xbd8>)
 8002a40:	ed93 7b00 	vldr	d7, [r3]
 8002a44:	ed97 6bba 	vldr	d6, [r7, #744]	@ 0x2e8
 8002a48:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002a4c:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
    yawrate_prev = omega;
 8002a50:	49d7      	ldr	r1, [pc, #860]	@ (8002db0 <Controller_Step+0xbd8>)
 8002a52:	e9d7 23e6 	ldrd	r2, r3, [r7, #920]	@ 0x398
 8002a56:	e9c1 2300 	strd	r2, r3, [r1]
 8002a5a:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002a5e:	4619      	mov	r1, r3
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	f04f 0300 	mov.w	r3, #0
 8002a68:	e9c1 2300 	strd	r2, r3, [r1]
 8002a6c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002a70:	4619      	mov	r1, r3
 8002a72:	f04f 0200 	mov.w	r2, #0
 8002a76:	f04f 0300 	mov.w	r3, #0
 8002a7a:	e941 2302 	strd	r2, r3, [r1, #-8]
 8002a7e:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002a82:	4619      	mov	r1, r3
 8002a84:	e9d7 23e6 	ldrd	r2, r3, [r7, #920]	@ 0x398
 8002a88:	e9c1 2300 	strd	r2, r3, [r1]
 8002a8c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a90:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002a94:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 8002a98:	601a      	str	r2, [r3, #0]
    const double r_inv = 1.0 / rw;
 8002a9a:	4bc6      	ldr	r3, [pc, #792]	@ (8002db4 <Controller_Step+0xbdc>)
 8002a9c:	ed93 6b00 	vldr	d6, [r3]
 8002aa0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002aa4:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8002aa8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002aac:	ed83 7b00 	vstr	d7, [r3]
    const double Lc = L; /* use global L */
 8002ab0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	4bc0      	ldr	r3, [pc, #768]	@ (8002db8 <Controller_Step+0xbe0>)
 8002ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002abc:	e941 2302 	strd	r2, r3, [r1, #-8]
    u_out[0] = r_inv * ( vy_body + Lc * omega );
 8002ac0:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002aca:	ed92 6b00 	vldr	d6, [r2]
 8002ace:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002ad2:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002ad6:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002ada:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002ade:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002ae2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002ae6:	ed93 7b00 	vldr	d7, [r3]
 8002aea:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002aee:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002af2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	ed83 7b00 	vstr	d7, [r3]
    u_out[1] = r_inv * ( -0.5 * vy_body + (SQRT3_2) * vx_body + Lc * omega );
 8002afc:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002b00:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002b04:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002b08:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002b0c:	ed9f 5ba4 	vldr	d5, [pc, #656]	@ 8002da0 <Controller_Step+0xbc8>
 8002b10:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002b14:	ed93 7b00 	vldr	d7, [r3]
 8002b18:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002b1c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002b20:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002b24:	461a      	mov	r2, r3
 8002b26:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002b2a:	ed92 5b00 	vldr	d5, [r2]
 8002b2e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002b32:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002b36:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002b3a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002b3e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	3308      	adds	r3, #8
 8002b46:	f507 72e8 	add.w	r2, r7, #464	@ 0x1d0
 8002b4a:	ed92 7b00 	vldr	d7, [r2]
 8002b4e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002b52:	ed83 7b00 	vstr	d7, [r3]
    u_out[2] = r_inv * ( -0.5 * vy_body - (SQRT3_2) * vx_body + Lc * omega );
 8002b56:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002b5a:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002b5e:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002b62:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002b66:	ed9f 5b8e 	vldr	d5, [pc, #568]	@ 8002da0 <Controller_Step+0xbc8>
 8002b6a:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002b6e:	ed93 7b00 	vldr	d7, [r3]
 8002b72:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002b76:	ee36 6b47 	vsub.f64	d6, d6, d7
 8002b7a:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002b7e:	461a      	mov	r2, r3
 8002b80:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002b84:	ed92 5b00 	vldr	d5, [r2]
 8002b88:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002b8c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002b90:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002b94:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002b98:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	3310      	adds	r3, #16
 8002ba0:	f507 72e8 	add.w	r2, r7, #464	@ 0x1d0
 8002ba4:	ed92 7b00 	vldr	d7, [r2]
 8002ba8:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002bac:	ed83 7b00 	vstr	d7, [r3]
}
 8002bb0:	bf00      	nop
 8002bb2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	e9d7 23c8 	ldrd	r2, r3, [r7, #800]	@ 0x320
 8002bbc:	e9c1 2300 	strd	r2, r3, [r1]
 8002bc0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	e9d7 23c6 	ldrd	r2, r3, [r7, #792]	@ 0x318
 8002bca:	e941 2302 	strd	r2, r3, [r1, #-8]
 8002bce:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	f04f 0300 	mov.w	r3, #0
 8002bdc:	e9c1 2300 	strd	r2, r3, [r1]
 8002be0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002be4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002be8:	f107 02e8 	add.w	r2, r7, #232	@ 0xe8
 8002bec:	601a      	str	r2, [r3, #0]
    const double r_inv = 1.0 / rw;
 8002bee:	4b71      	ldr	r3, [pc, #452]	@ (8002db4 <Controller_Step+0xbdc>)
 8002bf0:	ed93 6b00 	vldr	d6, [r3]
 8002bf4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bf8:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8002bfc:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002c00:	ed83 7b00 	vstr	d7, [r3]
    const double Lc = L; /* use global L */
 8002c04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4b6b      	ldr	r3, [pc, #428]	@ (8002db8 <Controller_Step+0xbe0>)
 8002c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c10:	e941 2302 	strd	r2, r3, [r1, #-8]
    u_out[0] = r_inv * ( vy_body + Lc * omega );
 8002c14:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002c18:	461a      	mov	r2, r3
 8002c1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c1e:	ed92 6b00 	vldr	d6, [r2]
 8002c22:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002c26:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002c2a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002c2e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002c32:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002c36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c3a:	ed93 7b00 	vldr	d7, [r3]
 8002c3e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002c42:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c46:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	ed83 7b00 	vstr	d7, [r3]
    u_out[1] = r_inv * ( -0.5 * vy_body + (SQRT3_2) * vx_body + Lc * omega );
 8002c50:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002c54:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002c58:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002c5c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002c60:	ed9f 5b4f 	vldr	d5, [pc, #316]	@ 8002da0 <Controller_Step+0xbc8>
 8002c64:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002c68:	ed93 7b00 	vldr	d7, [r3]
 8002c6c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002c70:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002c74:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002c78:	461a      	mov	r2, r3
 8002c7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c7e:	ed92 5b00 	vldr	d5, [r2]
 8002c82:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002c86:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002c8a:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002c8e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c92:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	3308      	adds	r3, #8
 8002c9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c9e:	ed92 7b00 	vldr	d7, [r2]
 8002ca2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002ca6:	ed83 7b00 	vstr	d7, [r3]
    u_out[2] = r_inv * ( -0.5 * vy_body - (SQRT3_2) * vx_body + Lc * omega );
 8002caa:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002cae:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002cb2:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002cb6:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002cba:	ed9f 5b39 	vldr	d5, [pc, #228]	@ 8002da0 <Controller_Step+0xbc8>
 8002cbe:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002cc2:	ed93 7b00 	vldr	d7, [r3]
 8002cc6:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002cca:	ee36 6b47 	vsub.f64	d6, d6, d7
 8002cce:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cd8:	ed92 5b00 	vldr	d5, [r2]
 8002cdc:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002ce0:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002ce4:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002ce8:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002cec:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	3310      	adds	r3, #16
 8002cf4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cf8:	ed92 7b00 	vldr	d7, [r2]
 8002cfc:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002d00:	ed83 7b00 	vstr	d7, [r3]
}
 8002d04:	bf00      	nop
    double u_rot[3], u_trans[3];
    inverse_kinematics(0.0,     0.0,     omega, u_rot);
    inverse_kinematics(vx_body, vy_body, 0.0,   u_trans);

    // Find max s in [0,1] such that |u_rot + s*u_trans| <= umax for all wheels
    double s_lo = 0.0;
 8002d06:	f04f 0200 	mov.w	r2, #0
 8002d0a:	f04f 0300 	mov.w	r3, #0
 8002d0e:	e9c7 23e4 	strd	r2, r3, [r7, #912]	@ 0x390
    double s_hi = 1.0;
 8002d12:	f04f 0200 	mov.w	r2, #0
 8002d16:	4b29      	ldr	r3, [pc, #164]	@ (8002dbc <Controller_Step+0xbe4>)
 8002d18:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388

    for (int i = 0; i < 3; i++) {
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8002d22:	e0d2      	b.n	8002eca <Controller_Step+0xcf2>
        const double a = u_trans[i];
 8002d24:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002d28:	f5a3 722e 	sub.w	r2, r3, #696	@ 0x2b8
 8002d2c:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	4413      	add	r3, r2
 8002d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d38:	e9c7 23aa 	strd	r2, r3, [r7, #680]	@ 0x2a8
        const double b = u_rot[i];
 8002d3c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002d40:	4619      	mov	r1, r3
 8002d42:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002d46:	f5a3 7228 	sub.w	r2, r3, #672	@ 0x2a0
 8002d4a:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	4413      	add	r3, r2
 8002d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d56:	e9c1 2300 	strd	r2, r3, [r1]

        if (fabs(a) < 1e-12) {
 8002d5a:	ed97 7baa 	vldr	d7, [r7, #680]	@ 0x2a8
 8002d5e:	eeb0 7bc7 	vabs.f64	d7, d7
 8002d62:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 8002da8 <Controller_Step+0xbd0>
 8002d66:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d6e:	d52b      	bpl.n	8002dc8 <Controller_Step+0xbf0>
            if (fabs(b) > umax) {
 8002d70:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002d74:	ed93 7b00 	vldr	d7, [r3]
 8002d78:	eeb0 6bc7 	vabs.f64	d6, d7
 8002d7c:	4b10      	ldr	r3, [pc, #64]	@ (8002dc0 <Controller_Step+0xbe8>)
 8002d7e:	ed93 7b00 	vldr	d7, [r3]
 8002d82:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d8a:	dc00      	bgt.n	8002d8e <Controller_Step+0xbb6>
                s_hi = -1.0; // impossible even at s=0
            }
            continue;
 8002d8c:	e098      	b.n	8002ec0 <Controller_Step+0xce8>
                s_hi = -1.0; // impossible even at s=0
 8002d8e:	f04f 0200 	mov.w	r2, #0
 8002d92:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc4 <Controller_Step+0xbec>)
 8002d94:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388
            continue;
 8002d98:	e092      	b.n	8002ec0 <Controller_Step+0xce8>
 8002d9a:	bf00      	nop
 8002d9c:	f3af 8000 	nop.w
 8002da0:	e8584caa 	.word	0xe8584caa
 8002da4:	3febb67a 	.word	0x3febb67a
 8002da8:	812dea11 	.word	0x812dea11
 8002dac:	3d719799 	.word	0x3d719799
 8002db0:	24000528 	.word	0x24000528
 8002db4:	24000048 	.word	0x24000048
 8002db8:	24000050 	.word	0x24000050
 8002dbc:	3ff00000 	.word	0x3ff00000
 8002dc0:	24000020 	.word	0x24000020
 8002dc4:	bff00000 	.word	0xbff00000
        }

        // -umax <= b + s*a <= umax
        const double s1 = (-umax - b) / a;
 8002dc8:	4bd1      	ldr	r3, [pc, #836]	@ (8003110 <Controller_Step+0xf38>)
 8002dca:	ed93 7b00 	vldr	d7, [r3]
 8002dce:	eeb1 6b47 	vneg.f64	d6, d7
 8002dd2:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002dd6:	ed93 7b00 	vldr	d7, [r3]
 8002dda:	ee36 5b47 	vsub.f64	d5, d6, d7
 8002dde:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002de2:	ed97 6baa 	vldr	d6, [r7, #680]	@ 0x2a8
 8002de6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002dea:	ed03 7b02 	vstr	d7, [r3, #-8]
        const double s2 = ( umax - b) / a;
 8002dee:	4bc8      	ldr	r3, [pc, #800]	@ (8003110 <Controller_Step+0xf38>)
 8002df0:	ed93 6b00 	vldr	d6, [r3]
 8002df4:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002df8:	ed93 7b00 	vldr	d7, [r3]
 8002dfc:	ee36 5b47 	vsub.f64	d5, d6, d7
 8002e00:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002e04:	ed97 6baa 	vldr	d6, [r7, #680]	@ 0x2a8
 8002e08:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002e0c:	ed83 7b00 	vstr	d7, [r3]

        const double smin = (s1 < s2) ? s1 : s2;
 8002e10:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002e14:	461a      	mov	r2, r3
 8002e16:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002e1a:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002e1e:	ed93 7b00 	vldr	d7, [r3]
 8002e22:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e2a:	d504      	bpl.n	8002e36 <Controller_Step+0xc5e>
 8002e2c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002e30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002e34:	e003      	b.n	8002e3e <Controller_Step+0xc66>
 8002e36:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3e:	f507 7124 	add.w	r1, r7, #656	@ 0x290
 8002e42:	e941 2302 	strd	r2, r3, [r1, #-8]
        const double smax = (s1 > s2) ? s1 : s2;
 8002e46:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002e50:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002e54:	ed93 7b00 	vldr	d7, [r3]
 8002e58:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e60:	dd04      	ble.n	8002e6c <Controller_Step+0xc94>
 8002e62:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002e66:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002e6a:	e003      	b.n	8002e74 <Controller_Step+0xc9c>
 8002e6c:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e74:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 8002e78:	e9c1 2300 	strd	r2, r3, [r1]

        if (smin > s_lo) s_lo = smin;
 8002e7c:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002e80:	ed13 6b02 	vldr	d6, [r3, #-8]
 8002e84:	ed97 7be4 	vldr	d7, [r7, #912]	@ 0x390
 8002e88:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e90:	dd05      	ble.n	8002e9e <Controller_Step+0xcc6>
 8002e92:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002e96:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002e9a:	e9c7 23e4 	strd	r2, r3, [r7, #912]	@ 0x390
        if (smax < s_hi) s_hi = smax;
 8002e9e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8002ea2:	ed93 6b00 	vldr	d6, [r3]
 8002ea6:	ed97 7be2 	vldr	d7, [r7, #904]	@ 0x388
 8002eaa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb2:	d505      	bpl.n	8002ec0 <Controller_Step+0xce8>
 8002eb4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8002eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ebc:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388
    for (int i = 0; i < 3; i++) {
 8002ec0:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8002eca:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	f77f af28 	ble.w	8002d24 <Controller_Step+0xb4c>
    }

    double s_scale;
    if (s_hi < s_lo) {
 8002ed4:	ed97 6be2 	vldr	d6, [r7, #904]	@ 0x388
 8002ed8:	ed97 7be4 	vldr	d7, [r7, #912]	@ 0x390
 8002edc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee4:	d506      	bpl.n	8002ef4 <Controller_Step+0xd1c>
        s_scale = 0.0;                // no room for translation -> keep yaw
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	f04f 0300 	mov.w	r3, #0
 8002eee:	e9c7 23de 	strd	r2, r3, [r7, #888]	@ 0x378
 8002ef2:	e044      	b.n	8002f7e <Controller_Step+0xda6>
 8002ef4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002ef8:	4619      	mov	r1, r3
 8002efa:	e9d7 23e2 	ldrd	r2, r3, [r7, #904]	@ 0x388
 8002efe:	e941 2302 	strd	r2, r3, [r1, #-8]
 8002f02:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002f06:	4619      	mov	r1, r3
 8002f08:	f04f 0200 	mov.w	r2, #0
 8002f0c:	f04f 0300 	mov.w	r3, #0
 8002f10:	e9c1 2300 	strd	r2, r3, [r1]
 8002f14:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002f18:	4619      	mov	r1, r3
 8002f1a:	f04f 0200 	mov.w	r2, #0
 8002f1e:	4b7d      	ldr	r3, [pc, #500]	@ (8003114 <Controller_Step+0xf3c>)
 8002f20:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8002f24:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002f28:	461a      	mov	r2, r3
 8002f2a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002f2e:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002f32:	ed93 7b00 	vldr	d7, [r3]
 8002f36:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f3e:	d504      	bpl.n	8002f4a <Controller_Step+0xd72>
 8002f40:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f48:	e017      	b.n	8002f7a <Controller_Step+0xda2>
 8002f4a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002f4e:	461a      	mov	r2, r3
 8002f50:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002f54:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002f58:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002f5c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f64:	dd04      	ble.n	8002f70 <Controller_Step+0xd98>
 8002f66:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002f6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002f6e:	e004      	b.n	8002f7a <Controller_Step+0xda2>
 8002f70:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002f74:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002f78:	bf00      	nop
    } else {
        s_scale = clampd(s_hi, 0.0, 1.0); // largest feasible
 8002f7a:	e9c7 23de 	strd	r2, r3, [r7, #888]	@ 0x378
    }

    double u_des[3] = {
        u_rot[0] + s_scale * u_trans[0],
 8002f7e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002f82:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8002f86:	ed93 6b00 	vldr	d6, [r3]
 8002f8a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002f8e:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 8002f92:	ed93 5b00 	vldr	d5, [r3]
 8002f96:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 8002f9a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002f9e:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 8002fa2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002fa6:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8002faa:	ed83 7b00 	vstr	d7, [r3]
        u_rot[1] + s_scale * u_trans[1],
 8002fae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002fb2:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8002fb6:	ed93 6b02 	vldr	d6, [r3, #8]
 8002fba:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002fbe:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 8002fc2:	ed93 5b02 	vldr	d5, [r3, #8]
 8002fc6:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 8002fca:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002fce:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 8002fd2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002fd6:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8002fda:	ed83 7b02 	vstr	d7, [r3, #8]
        u_rot[2] + s_scale * u_trans[2]
 8002fde:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002fe2:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8002fe6:	ed93 6b04 	vldr	d6, [r3, #16]
 8002fea:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002fee:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 8002ff2:	ed93 5b04 	vldr	d5, [r3, #16]
 8002ff6:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 8002ffa:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002ffe:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 8003002:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003006:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 800300a:	ed83 7b04 	vstr	d7, [r3, #16]

    // ================================
    // 6) WHEEL ACCEL + JERK LIMITING
    // ================================
    double du_des[3] = {
        u_des[0] - u_prev[0],
 800300e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003012:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8003016:	ed93 6b00 	vldr	d6, [r3]
 800301a:	4b3f      	ldr	r3, [pc, #252]	@ (8003118 <Controller_Step+0xf40>)
 800301c:	ed93 7b00 	vldr	d7, [r3]
 8003020:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 8003024:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003028:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800302c:	ed83 7b00 	vstr	d7, [r3]
        u_des[1] - u_prev[1],
 8003030:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003034:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8003038:	ed93 6b02 	vldr	d6, [r3, #8]
 800303c:	4b36      	ldr	r3, [pc, #216]	@ (8003118 <Controller_Step+0xf40>)
 800303e:	ed93 7b02 	vldr	d7, [r3, #8]
 8003042:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 8003046:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800304a:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800304e:	ed83 7b02 	vstr	d7, [r3, #8]
        u_des[2] - u_prev[2]
 8003052:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003056:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 800305a:	ed93 6b04 	vldr	d6, [r3, #16]
 800305e:	4b2e      	ldr	r3, [pc, #184]	@ (8003118 <Controller_Step+0xf40>)
 8003060:	ed93 7b04 	vldr	d7, [r3, #16]
 8003064:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 8003068:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800306c:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003070:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    // Accel limit (inf-norm like MATLAB)
    const double du_max = aumax * dt;
 8003074:	4b29      	ldr	r3, [pc, #164]	@ (800311c <Controller_Step+0xf44>)
 8003076:	ed93 7b00 	vldr	d7, [r3]
 800307a:	463b      	mov	r3, r7
 800307c:	ed93 6b00 	vldr	d6, [r3]
 8003080:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003084:	ed87 7bb6 	vstr	d7, [r7, #728]	@ 0x2d8
 8003088:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800308c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8003090:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 8003094:	601a      	str	r2, [r3, #0]
    const double a0 = fabs(v[0]);
 8003096:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800309a:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	ed93 7b00 	vldr	d7, [r3]
 80030a4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80030a8:	eeb0 7bc7 	vabs.f64	d7, d7
 80030ac:	ed03 7b02 	vstr	d7, [r3, #-8]
    const double a1 = fabs(v[1]);
 80030b0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030b4:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	3308      	adds	r3, #8
 80030bc:	ed93 7b00 	vldr	d7, [r3]
 80030c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80030c4:	eeb0 7bc7 	vabs.f64	d7, d7
 80030c8:	ed83 7b00 	vstr	d7, [r3]
    const double a2 = fabs(v[2]);
 80030cc:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030d0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	3310      	adds	r3, #16
 80030d8:	ed93 7b00 	vldr	d7, [r3]
 80030dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80030e0:	eeb0 7bc7 	vabs.f64	d7, d7
 80030e4:	ed03 7b02 	vstr	d7, [r3, #-8]
    double m = (a0 > a1) ? a0 : a1;
 80030e8:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80030ec:	461a      	mov	r2, r3
 80030ee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80030f2:	ed12 6b02 	vldr	d6, [r2, #-8]
 80030f6:	ed93 7b00 	vldr	d7, [r3]
 80030fa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80030fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003102:	dd0d      	ble.n	8003120 <Controller_Step+0xf48>
 8003104:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8003108:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800310c:	e00c      	b.n	8003128 <Controller_Step+0xf50>
 800310e:	bf00      	nop
 8003110:	24000020 	.word	0x24000020
 8003114:	3ff00000 	.word	0x3ff00000
 8003118:	24000530 	.word	0x24000530
 800311c:	24000028 	.word	0x24000028
 8003120:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003128:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 800312c:	e9c1 2300 	strd	r2, r3, [r1]
    return (m > a2) ? m : a2;
 8003130:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003134:	461a      	mov	r2, r3
 8003136:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800313a:	ed12 6b02 	vldr	d6, [r2, #-8]
 800313e:	ed93 7b00 	vldr	d7, [r3]
 8003142:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314a:	d504      	bpl.n	8003156 <Controller_Step+0xf7e>
 800314c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8003150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003154:	e003      	b.n	800315e <Controller_Step+0xf86>
 8003156:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800315a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    const double du_inf = maxabs3(du_des);
 800315e:	e9c7 23b4 	strd	r2, r3, [r7, #720]	@ 0x2d0

    double du_acc[3];
    if (du_inf > du_max && du_inf > 0.0) {
 8003162:	ed97 6bb4 	vldr	d6, [r7, #720]	@ 0x2d0
 8003166:	ed97 7bb6 	vldr	d7, [r7, #728]	@ 0x2d8
 800316a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800316e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003172:	dd3f      	ble.n	80031f4 <Controller_Step+0x101c>
 8003174:	ed97 7bb4 	vldr	d7, [r7, #720]	@ 0x2d0
 8003178:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800317c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003180:	dd38      	ble.n	80031f4 <Controller_Step+0x101c>
        const double scale = du_max / du_inf;
 8003182:	ed97 5bb6 	vldr	d5, [r7, #728]	@ 0x2d8
 8003186:	ed97 6bb4 	vldr	d6, [r7, #720]	@ 0x2d0
 800318a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800318e:	ed87 7bb2 	vstr	d7, [r7, #712]	@ 0x2c8
        du_acc[0] = du_des[0] * scale;
 8003192:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003196:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800319a:	ed93 6b00 	vldr	d6, [r3]
 800319e:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 80031a2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80031a6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031aa:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80031ae:	ed83 7b00 	vstr	d7, [r3]
        du_acc[1] = du_des[1] * scale;
 80031b2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031b6:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80031ba:	ed93 6b02 	vldr	d6, [r3, #8]
 80031be:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 80031c2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80031c6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031ca:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80031ce:	ed83 7b02 	vstr	d7, [r3, #8]
        du_acc[2] = du_des[2] * scale;
 80031d2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031d6:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80031da:	ed93 6b04 	vldr	d6, [r3, #16]
 80031de:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 80031e2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80031e6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031ea:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80031ee:	ed83 7b04 	vstr	d7, [r3, #16]
    if (du_inf > du_max && du_inf > 0.0) {
 80031f2:	e023      	b.n	800323c <Controller_Step+0x1064>
    } else {
        du_acc[0] = du_des[0];
 80031f4:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031f8:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80031fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003200:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8003204:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 8003208:	e9c1 2300 	strd	r2, r3, [r1]
        du_acc[1] = du_des[1];
 800320c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003210:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003214:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003218:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 800321c:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 8003220:	e9c1 2302 	strd	r2, r3, [r1, #8]
        du_acc[2] = du_des[2];
 8003224:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003228:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800322c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003230:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8003234:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 8003238:	e9c1 2304 	strd	r2, r3, [r1, #16]
    }

    // Jerk limit on du (inf-norm)
    double ddu[3] = {
        du_acc[0] - du_prev[0],
 800323c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003240:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8003244:	ed93 6b00 	vldr	d6, [r3]
 8003248:	4bcf      	ldr	r3, [pc, #828]	@ (8003588 <Controller_Step+0x13b0>)
 800324a:	ed93 7b00 	vldr	d7, [r3]
 800324e:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 8003252:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003256:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800325a:	ed83 7b00 	vstr	d7, [r3]
        du_acc[1] - du_prev[1],
 800325e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003262:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8003266:	ed93 6b02 	vldr	d6, [r3, #8]
 800326a:	4bc7      	ldr	r3, [pc, #796]	@ (8003588 <Controller_Step+0x13b0>)
 800326c:	ed93 7b02 	vldr	d7, [r3, #8]
 8003270:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 8003274:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003278:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800327c:	ed83 7b02 	vstr	d7, [r3, #8]
        du_acc[2] - du_prev[2]
 8003280:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003284:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8003288:	ed93 6b04 	vldr	d6, [r3, #16]
 800328c:	4bbe      	ldr	r3, [pc, #760]	@ (8003588 <Controller_Step+0x13b0>)
 800328e:	ed93 7b04 	vldr	d7, [r3, #16]
 8003292:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 8003296:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800329a:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800329e:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    const double ddu_max = jerkmax * dt;
 80032a2:	4bba      	ldr	r3, [pc, #744]	@ (800358c <Controller_Step+0x13b4>)
 80032a4:	ed93 7b00 	vldr	d7, [r3]
 80032a8:	463b      	mov	r3, r7
 80032aa:	ed93 6b00 	vldr	d6, [r3]
 80032ae:	ee26 7b07 	vmul.f64	d7, d6, d7
 80032b2:	ed87 7bb0 	vstr	d7, [r7, #704]	@ 0x2c0
 80032b6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032ba:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80032be:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 80032c2:	601a      	str	r2, [r3, #0]
    const double a0 = fabs(v[0]);
 80032c4:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032c8:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	ed93 7b00 	vldr	d7, [r3]
 80032d2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80032d6:	eeb0 7bc7 	vabs.f64	d7, d7
 80032da:	ed83 7b00 	vstr	d7, [r3]
    const double a1 = fabs(v[1]);
 80032de:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032e2:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	3308      	adds	r3, #8
 80032ea:	ed93 7b00 	vldr	d7, [r3]
 80032ee:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80032f2:	eeb0 7bc7 	vabs.f64	d7, d7
 80032f6:	ed03 7b02 	vstr	d7, [r3, #-8]
    const double a2 = fabs(v[2]);
 80032fa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032fe:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	3310      	adds	r3, #16
 8003306:	ed93 7b00 	vldr	d7, [r3]
 800330a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800330e:	eeb0 7bc7 	vabs.f64	d7, d7
 8003312:	ed83 7b00 	vstr	d7, [r3]
    double m = (a0 > a1) ? a0 : a1;
 8003316:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800331a:	461a      	mov	r2, r3
 800331c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003320:	ed92 6b00 	vldr	d6, [r2]
 8003324:	ed13 7b02 	vldr	d7, [r3, #-8]
 8003328:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800332c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003330:	dd04      	ble.n	800333c <Controller_Step+0x1164>
 8003332:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800333a:	e003      	b.n	8003344 <Controller_Step+0x116c>
 800333c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003340:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003344:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 8003348:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (m > a2) ? m : a2;
 800334c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003350:	461a      	mov	r2, r3
 8003352:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003356:	ed92 6b00 	vldr	d6, [r2]
 800335a:	ed13 7b02 	vldr	d7, [r3, #-8]
 800335e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003366:	d504      	bpl.n	8003372 <Controller_Step+0x119a>
 8003368:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800336c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003370:	e003      	b.n	800337a <Controller_Step+0x11a2>
 8003372:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003376:	e9d3 2300 	ldrd	r2, r3, [r3]
    const double ddu_inf = maxabs3(ddu);
 800337a:	e9c7 23ae 	strd	r2, r3, [r7, #696]	@ 0x2b8

    if (ddu_inf > ddu_max && ddu_inf > 0.0) {
 800337e:	ed97 6bae 	vldr	d6, [r7, #696]	@ 0x2b8
 8003382:	ed97 7bb0 	vldr	d7, [r7, #704]	@ 0x2c0
 8003386:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800338a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800338e:	dd3e      	ble.n	800340e <Controller_Step+0x1236>
 8003390:	ed97 7bae 	vldr	d7, [r7, #696]	@ 0x2b8
 8003394:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8003398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800339c:	dd37      	ble.n	800340e <Controller_Step+0x1236>
        const double scale = ddu_max / ddu_inf;
 800339e:	ed97 5bb0 	vldr	d5, [r7, #704]	@ 0x2c0
 80033a2:	ed97 6bae 	vldr	d6, [r7, #696]	@ 0x2b8
 80033a6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80033aa:	ed87 7bac 	vstr	d7, [r7, #688]	@ 0x2b0
        ddu[0] *= scale;
 80033ae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80033b2:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80033b6:	ed93 6b00 	vldr	d6, [r3]
 80033ba:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 80033be:	ee26 7b07 	vmul.f64	d7, d6, d7
 80033c2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80033c6:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80033ca:	ed83 7b00 	vstr	d7, [r3]
        ddu[1] *= scale;
 80033ce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80033d2:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80033d6:	ed93 6b02 	vldr	d6, [r3, #8]
 80033da:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 80033de:	ee26 7b07 	vmul.f64	d7, d6, d7
 80033e2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80033e6:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80033ea:	ed83 7b02 	vstr	d7, [r3, #8]
        ddu[2] *= scale;
 80033ee:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80033f2:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80033f6:	ed93 6b04 	vldr	d6, [r3, #16]
 80033fa:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 80033fe:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003402:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003406:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800340a:	ed83 7b04 	vstr	d7, [r3, #16]
    }

    double du[3] = {
        du_prev[0] + ddu[0],
 800340e:	4b5e      	ldr	r3, [pc, #376]	@ (8003588 <Controller_Step+0x13b0>)
 8003410:	ed93 6b00 	vldr	d6, [r3]
 8003414:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003418:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800341c:	ed93 7b00 	vldr	d7, [r3]
 8003420:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 8003424:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003428:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800342c:	ed83 7b00 	vstr	d7, [r3]
        du_prev[1] + ddu[1],
 8003430:	4b55      	ldr	r3, [pc, #340]	@ (8003588 <Controller_Step+0x13b0>)
 8003432:	ed93 6b02 	vldr	d6, [r3, #8]
 8003436:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800343a:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800343e:	ed93 7b02 	vldr	d7, [r3, #8]
 8003442:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 8003446:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800344a:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800344e:	ed83 7b02 	vstr	d7, [r3, #8]
        du_prev[2] + ddu[2]
 8003452:	4b4d      	ldr	r3, [pc, #308]	@ (8003588 <Controller_Step+0x13b0>)
 8003454:	ed93 6b04 	vldr	d6, [r3, #16]
 8003458:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800345c:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003460:	ed93 7b04 	vldr	d7, [r3, #16]
 8003464:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 8003468:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800346c:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003470:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    double u_cmd[3] = {
        u_prev[0] + du[0],
 8003474:	4b46      	ldr	r3, [pc, #280]	@ (8003590 <Controller_Step+0x13b8>)
 8003476:	ed93 6b00 	vldr	d6, [r3]
 800347a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800347e:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003482:	ed93 7b00 	vldr	d7, [r3]
 8003486:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 800348a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800348e:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003492:	ed83 7b00 	vstr	d7, [r3]
        u_prev[1] + du[1],
 8003496:	4b3e      	ldr	r3, [pc, #248]	@ (8003590 <Controller_Step+0x13b8>)
 8003498:	ed93 6b02 	vldr	d6, [r3, #8]
 800349c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034a0:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 80034a4:	ed93 7b02 	vldr	d7, [r3, #8]
 80034a8:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 80034ac:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034b0:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 80034b4:	ed83 7b02 	vstr	d7, [r3, #8]
        u_prev[2] + du[2]
 80034b8:	4b35      	ldr	r3, [pc, #212]	@ (8003590 <Controller_Step+0x13b8>)
 80034ba:	ed93 6b04 	vldr	d6, [r3, #16]
 80034be:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034c2:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 80034c6:	ed93 7b04 	vldr	d7, [r3, #16]
 80034ca:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 80034ce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034d2:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 80034d6:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    // outputs
    speed[0] = u_cmd[0];
 80034da:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034de:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 80034e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e6:	492b      	ldr	r1, [pc, #172]	@ (8003594 <Controller_Step+0x13bc>)
 80034e8:	e9c1 2300 	strd	r2, r3, [r1]
    speed[1] = u_cmd[1];
 80034ec:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034f0:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 80034f4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80034f8:	4926      	ldr	r1, [pc, #152]	@ (8003594 <Controller_Step+0x13bc>)
 80034fa:	e9c1 2302 	strd	r2, r3, [r1, #8]
    speed[2] = u_cmd[2];
 80034fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003502:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003506:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800350a:	4922      	ldr	r1, [pc, #136]	@ (8003594 <Controller_Step+0x13bc>)
 800350c:	e9c1 2304 	strd	r2, r3, [r1, #16]

    // update persistent state
    du_prev[0] = du[0];
 8003510:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003514:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351c:	491a      	ldr	r1, [pc, #104]	@ (8003588 <Controller_Step+0x13b0>)
 800351e:	e9c1 2300 	strd	r2, r3, [r1]
    du_prev[1] = du[1];
 8003522:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003526:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800352a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800352e:	4916      	ldr	r1, [pc, #88]	@ (8003588 <Controller_Step+0x13b0>)
 8003530:	e9c1 2302 	strd	r2, r3, [r1, #8]
    du_prev[2] = du[2];
 8003534:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003538:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800353c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003540:	4911      	ldr	r1, [pc, #68]	@ (8003588 <Controller_Step+0x13b0>)
 8003542:	e9c1 2304 	strd	r2, r3, [r1, #16]

    u_prev[0]  = u_cmd[0];
 8003546:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800354a:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 800354e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003552:	490f      	ldr	r1, [pc, #60]	@ (8003590 <Controller_Step+0x13b8>)
 8003554:	e9c1 2300 	strd	r2, r3, [r1]
    u_prev[1]  = u_cmd[1];
 8003558:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800355c:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003560:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003564:	490a      	ldr	r1, [pc, #40]	@ (8003590 <Controller_Step+0x13b8>)
 8003566:	e9c1 2302 	strd	r2, r3, [r1, #8]
    u_prev[2]  = u_cmd[2];
 800356a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800356e:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003572:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003576:	4906      	ldr	r1, [pc, #24]	@ (8003590 <Controller_Step+0x13b8>)
 8003578:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800357c:	e000      	b.n	8003580 <Controller_Step+0x13a8>
    if (!x || !xd) return;
 800357e:	bf00      	nop
}
 8003580:	f507 7769 	add.w	r7, r7, #932	@ 0x3a4
 8003584:	46bd      	mov	sp, r7
 8003586:	bd90      	pop	{r4, r7, pc}
 8003588:	24000510 	.word	0x24000510
 800358c:	24000030 	.word	0x24000030
 8003590:	24000530 	.word	0x24000530
 8003594:	240004d8 	.word	0x240004d8

08003598 <vApplicationStackOverflowHook>:
  * @param  xTask: Task handle
  * @param  pcTaskName: Task name
  * @retval None
  */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	6039      	str	r1, [r7, #0]
  (void)xTask;
  printf("\r\n\r\n*** STACK OVERFLOW ***\r\n");
 80035a2:	480c      	ldr	r0, [pc, #48]	@ (80035d4 <vApplicationStackOverflowHook+0x3c>)
 80035a4:	f00f f81e 	bl	80125e4 <puts>
  printf("Task: %s\r\n", pcTaskName);
 80035a8:	6839      	ldr	r1, [r7, #0]
 80035aa:	480b      	ldr	r0, [pc, #44]	@ (80035d8 <vApplicationStackOverflowHook+0x40>)
 80035ac:	f00e ffb2 	bl	8012514 <iprintf>
  printf("Increase stack size for this task\r\n");
 80035b0:	480a      	ldr	r0, [pc, #40]	@ (80035dc <vApplicationStackOverflowHook+0x44>)
 80035b2:	f00f f817 	bl	80125e4 <puts>
  printf("System halted.\r\n\r\n");
 80035b6:	480a      	ldr	r0, [pc, #40]	@ (80035e0 <vApplicationStackOverflowHook+0x48>)
 80035b8:	f00f f814 	bl	80125e4 <puts>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80035bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035c0:	f383 8811 	msr	BASEPRI, r3
 80035c4:	f3bf 8f6f 	isb	sy
 80035c8:	f3bf 8f4f 	dsb	sy
 80035cc:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80035ce:	bf00      	nop
  taskDISABLE_INTERRUPTS();
  for(;;);
 80035d0:	bf00      	nop
 80035d2:	e7fd      	b.n	80035d0 <vApplicationStackOverflowHook+0x38>
 80035d4:	08016078 	.word	0x08016078
 80035d8:	08016094 	.word	0x08016094
 80035dc:	080160a0 	.word	0x080160a0
 80035e0:	08016064 	.word	0x08016064

080035e4 <UartStartRx>:
/* USER CODE BEGIN 0 */
static uint8_t rx1_byte;
static uint8_t rx2_byte;

void UartStartRx(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(&huart1, &rx1_byte, 1);
 80035e8:	2201      	movs	r2, #1
 80035ea:	4905      	ldr	r1, [pc, #20]	@ (8003600 <UartStartRx+0x1c>)
 80035ec:	4805      	ldr	r0, [pc, #20]	@ (8003604 <UartStartRx+0x20>)
 80035ee:	f007 fbf3 	bl	800add8 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &rx2_byte, 1);
 80035f2:	2201      	movs	r2, #1
 80035f4:	4904      	ldr	r1, [pc, #16]	@ (8003608 <UartStartRx+0x24>)
 80035f6:	4805      	ldr	r0, [pc, #20]	@ (800360c <UartStartRx+0x28>)
 80035f8:	f007 fbee 	bl	800add8 <HAL_UART_Receive_IT>
}
 80035fc:	bf00      	nop
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	240008a0 	.word	0x240008a0
 8003604:	24000770 	.word	0x24000770
 8003608:	240008a1 	.word	0x240008a1
 800360c:	24000804 	.word	0x24000804

08003610 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  if (huart == &huart1)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4a10      	ldr	r2, [pc, #64]	@ (800365c <HAL_UART_RxCpltCallback+0x4c>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d10a      	bne.n	8003636 <HAL_UART_RxCpltCallback+0x26>
  {
    CMD_OnUartRxByteFromISR(rx1_byte);
 8003620:	4b0f      	ldr	r3, [pc, #60]	@ (8003660 <HAL_UART_RxCpltCallback+0x50>)
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	4618      	mov	r0, r3
 8003626:	f7fe fa55 	bl	8001ad4 <CMD_OnUartRxByteFromISR>
    (void)HAL_UART_Receive_IT(&huart1, &rx1_byte, 1);
 800362a:	2201      	movs	r2, #1
 800362c:	490c      	ldr	r1, [pc, #48]	@ (8003660 <HAL_UART_RxCpltCallback+0x50>)
 800362e:	480b      	ldr	r0, [pc, #44]	@ (800365c <HAL_UART_RxCpltCallback+0x4c>)
 8003630:	f007 fbd2 	bl	800add8 <HAL_UART_Receive_IT>
  else if (huart == &huart2)
  {
    BNO_RVC_OnByte(rx2_byte);
    (void)HAL_UART_Receive_IT(&huart2, &rx2_byte, 1);
  }
}
 8003634:	e00d      	b.n	8003652 <HAL_UART_RxCpltCallback+0x42>
  else if (huart == &huart2)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a0a      	ldr	r2, [pc, #40]	@ (8003664 <HAL_UART_RxCpltCallback+0x54>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d109      	bne.n	8003652 <HAL_UART_RxCpltCallback+0x42>
    BNO_RVC_OnByte(rx2_byte);
 800363e:	4b0a      	ldr	r3, [pc, #40]	@ (8003668 <HAL_UART_RxCpltCallback+0x58>)
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	4618      	mov	r0, r3
 8003644:	f7fd fb70 	bl	8000d28 <BNO_RVC_OnByte>
    (void)HAL_UART_Receive_IT(&huart2, &rx2_byte, 1);
 8003648:	2201      	movs	r2, #1
 800364a:	4907      	ldr	r1, [pc, #28]	@ (8003668 <HAL_UART_RxCpltCallback+0x58>)
 800364c:	4805      	ldr	r0, [pc, #20]	@ (8003664 <HAL_UART_RxCpltCallback+0x54>)
 800364e:	f007 fbc3 	bl	800add8 <HAL_UART_Receive_IT>
}
 8003652:	bf00      	nop
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	24000770 	.word	0x24000770
 8003660:	240008a0 	.word	0x240008a0
 8003664:	24000804 	.word	0x24000804
 8003668:	240008a1 	.word	0x240008a1

0800366c <TIM_init>:
void TIM_init(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	af00      	add	r7, sp, #0
// Initialize MD20A motor drivers: 0% duty cycle and forward direction
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8003670:	4b21      	ldr	r3, [pc, #132]	@ (80036f8 <TIM_init+0x8c>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2200      	movs	r2, #0
 8003676:	635a      	str	r2, [r3, #52]	@ 0x34
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8003678:	4b1f      	ldr	r3, [pc, #124]	@ (80036f8 <TIM_init+0x8c>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2200      	movs	r2, #0
 800367e:	639a      	str	r2, [r3, #56]	@ 0x38
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8003680:	4b1d      	ldr	r3, [pc, #116]	@ (80036f8 <TIM_init+0x8c>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2200      	movs	r2, #0
 8003686:	63da      	str	r2, [r3, #60]	@ 0x3c

// Set all direction pins to forward (HIGH)
HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_SET);
 8003688:	2201      	movs	r2, #1
 800368a:	2110      	movs	r1, #16
 800368c:	481b      	ldr	r0, [pc, #108]	@ (80036fc <TIM_init+0x90>)
 800368e:	f003 fbfb 	bl	8006e88 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_SET);
 8003692:	2201      	movs	r2, #1
 8003694:	2120      	movs	r1, #32
 8003696:	4819      	ldr	r0, [pc, #100]	@ (80036fc <TIM_init+0x90>)
 8003698:	f003 fbf6 	bl	8006e88 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(DIR3_GPIO_Port, DIR3_Pin, GPIO_PIN_SET);
 800369c:	2201      	movs	r2, #1
 800369e:	2140      	movs	r1, #64	@ 0x40
 80036a0:	4816      	ldr	r0, [pc, #88]	@ (80036fc <TIM_init+0x90>)
 80036a2:	f003 fbf1 	bl	8006e88 <HAL_GPIO_WritePin>

HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80036a6:	2100      	movs	r1, #0
 80036a8:	4813      	ldr	r0, [pc, #76]	@ (80036f8 <TIM_init+0x8c>)
 80036aa:	f006 fb37 	bl	8009d1c <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80036ae:	2104      	movs	r1, #4
 80036b0:	4811      	ldr	r0, [pc, #68]	@ (80036f8 <TIM_init+0x8c>)
 80036b2:	f006 fb33 	bl	8009d1c <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80036b6:	2108      	movs	r1, #8
 80036b8:	480f      	ldr	r0, [pc, #60]	@ (80036f8 <TIM_init+0x8c>)
 80036ba:	f006 fb2f 	bl	8009d1c <HAL_TIM_PWM_Start>

HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80036be:	213c      	movs	r1, #60	@ 0x3c
 80036c0:	480f      	ldr	r0, [pc, #60]	@ (8003700 <TIM_init+0x94>)
 80036c2:	f006 fcdf 	bl	800a084 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim3, CNT_MID);
 80036c6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80036ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003700 <TIM_init+0x94>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	625a      	str	r2, [r3, #36]	@ 0x24
HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80036d0:	213c      	movs	r1, #60	@ 0x3c
 80036d2:	480c      	ldr	r0, [pc, #48]	@ (8003704 <TIM_init+0x98>)
 80036d4:	f006 fcd6 	bl	800a084 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim4, CNT_MID);
 80036d8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80036dc:	4b09      	ldr	r3, [pc, #36]	@ (8003704 <TIM_init+0x98>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	625a      	str	r2, [r3, #36]	@ 0x24
HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 80036e2:	213c      	movs	r1, #60	@ 0x3c
 80036e4:	4808      	ldr	r0, [pc, #32]	@ (8003708 <TIM_init+0x9c>)
 80036e6:	f006 fccd 	bl	800a084 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim8, CNT_MID);
 80036ea:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80036ee:	4b06      	ldr	r3, [pc, #24]	@ (8003708 <TIM_init+0x9c>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80036f4:	bf00      	nop
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	24000640 	.word	0x24000640
 80036fc:	58020000 	.word	0x58020000
 8003700:	2400068c 	.word	0x2400068c
 8003704:	240006d8 	.word	0x240006d8
 8003708:	24000724 	.word	0x24000724

0800370c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8003712:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003716:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8003718:	bf00      	nop
 800371a:	4b4a      	ldr	r3, [pc, #296]	@ (8003844 <main+0x138>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d004      	beq.n	8003730 <main+0x24>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	1e5a      	subs	r2, r3, #1
 800372a:	607a      	str	r2, [r7, #4]
 800372c:	2b00      	cmp	r3, #0
 800372e:	dcf4      	bgt.n	800371a <main+0xe>
  if ( timeout < 0 )
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	da01      	bge.n	800373a <main+0x2e>
  {
  Error_Handler();
 8003736:	f000 fdac 	bl	8004292 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800373a:	f001 fcd5 	bl	80050e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800373e:	f000 f893 	bl	8003868 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8003742:	4b40      	ldr	r3, [pc, #256]	@ (8003844 <main+0x138>)
 8003744:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003748:	4a3e      	ldr	r2, [pc, #248]	@ (8003844 <main+0x138>)
 800374a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800374e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003752:	4b3c      	ldr	r3, [pc, #240]	@ (8003844 <main+0x138>)
 8003754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003758:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800375c:	603b      	str	r3, [r7, #0]
 800375e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8003760:	2000      	movs	r0, #0
 8003762:	f003 fbe9 	bl	8006f38 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8003766:	2100      	movs	r1, #0
 8003768:	2000      	movs	r0, #0
 800376a:	f003 fbff 	bl	8006f6c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800376e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003772:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8003774:	bf00      	nop
 8003776:	4b33      	ldr	r3, [pc, #204]	@ (8003844 <main+0x138>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d104      	bne.n	800378c <main+0x80>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	1e5a      	subs	r2, r3, #1
 8003786:	607a      	str	r2, [r7, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	dcf4      	bgt.n	8003776 <main+0x6a>
if ( timeout < 0 )
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	da01      	bge.n	8003796 <main+0x8a>
{
Error_Handler();
 8003792:	f000 fd7e 	bl	8004292 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003796:	f000 fb3f 	bl	8003e18 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800379a:	f000 faa5 	bl	8003ce8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800379e:	f000 f92d 	bl	80039fc <MX_TIM2_Init>
  MX_TIM4_Init();
 80037a2:	f000 f9f1 	bl	8003b88 <MX_TIM4_Init>
  MX_TIM8_Init();
 80037a6:	f000 fa45 	bl	8003c34 <MX_TIM8_Init>
  MX_TIM3_Init();
 80037aa:	f000 f997 	bl	8003adc <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80037ae:	f000 fae7 	bl	8003d80 <MX_USART2_UART_Init>
  MX_ETH_Init();
 80037b2:	f000 f8d7 	bl	8003964 <MX_ETH_Init>
  /* USER CODE BEGIN 2 */
  CMD_Init(&huart1);
 80037b6:	4824      	ldr	r0, [pc, #144]	@ (8003848 <main+0x13c>)
 80037b8:	f7fe f944 	bl	8001a44 <CMD_Init>
  BNO_RVC_Init();
 80037bc:	f7fd fa98 	bl	8000cf0 <BNO_RVC_Init>
  UartStartRx();
 80037c0:	f7ff ff10 	bl	80035e4 <UartStartRx>
  TIM_init();
 80037c4:	f7ff ff52 	bl	800366c <TIM_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80037c8:	f009 fea6 	bl	800d518 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80037cc:	4a1f      	ldr	r2, [pc, #124]	@ (800384c <main+0x140>)
 80037ce:	2100      	movs	r1, #0
 80037d0:	481f      	ldr	r0, [pc, #124]	@ (8003850 <main+0x144>)
 80037d2:	f009 feeb 	bl	800d5ac <osThreadNew>
 80037d6:	4603      	mov	r3, r0
 80037d8:	4a1e      	ldr	r2, [pc, #120]	@ (8003854 <main+0x148>)
 80037da:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  CMD_StartTask();
 80037dc:	f7fe f94c 	bl	8001a78 <CMD_StartTask>
  remote_id = osThreadNew(remote, NULL, &remote_att);
 80037e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003858 <main+0x14c>)
 80037e2:	2100      	movs	r1, #0
 80037e4:	481d      	ldr	r0, [pc, #116]	@ (800385c <main+0x150>)
 80037e6:	f009 fee1 	bl	800d5ac <osThreadNew>
 80037ea:	4603      	mov	r3, r0
 80037ec:	4a1c      	ldr	r2, [pc, #112]	@ (8003860 <main+0x154>)
 80037ee:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80037f0:	2000      	movs	r0, #0
 80037f2:	f001 fa93 	bl	8004d1c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80037f6:	2001      	movs	r0, #1
 80037f8:	f001 fa90 	bl	8004d1c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80037fc:	2002      	movs	r0, #2
 80037fe:	f001 fa8d 	bl	8004d1c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8003802:	2101      	movs	r1, #1
 8003804:	2000      	movs	r0, #0
 8003806:	f001 fb29 	bl	8004e5c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800380a:	4b16      	ldr	r3, [pc, #88]	@ (8003864 <main+0x158>)
 800380c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003810:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8003812:	4b14      	ldr	r3, [pc, #80]	@ (8003864 <main+0x158>)
 8003814:	2200      	movs	r2, #0
 8003816:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8003818:	4b12      	ldr	r3, [pc, #72]	@ (8003864 <main+0x158>)
 800381a:	2200      	movs	r2, #0
 800381c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800381e:	4b11      	ldr	r3, [pc, #68]	@ (8003864 <main+0x158>)
 8003820:	2200      	movs	r2, #0
 8003822:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8003824:	4b0f      	ldr	r3, [pc, #60]	@ (8003864 <main+0x158>)
 8003826:	2200      	movs	r2, #0
 8003828:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800382a:	490e      	ldr	r1, [pc, #56]	@ (8003864 <main+0x158>)
 800382c:	2000      	movs	r0, #0
 800382e:	f001 fb99 	bl	8004f64 <BSP_COM_Init>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <main+0x130>
  {
    Error_Handler();
 8003838:	f000 fd2b 	bl	8004292 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 800383c:	f009 fe90 	bl	800d560 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003840:	bf00      	nop
 8003842:	e7fd      	b.n	8003840 <main+0x134>
 8003844:	58024400 	.word	0x58024400
 8003848:	24000770 	.word	0x24000770
 800384c:	080161e8 	.word	0x080161e8
 8003850:	08004279 	.word	0x08004279
 8003854:	24000898 	.word	0x24000898
 8003858:	0801620c 	.word	0x0801620c
 800385c:	08004139 	.word	0x08004139
 8003860:	2400089c 	.word	0x2400089c
 8003864:	24000580 	.word	0x24000580

08003868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b09c      	sub	sp, #112	@ 0x70
 800386c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800386e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003872:	224c      	movs	r2, #76	@ 0x4c
 8003874:	2100      	movs	r1, #0
 8003876:	4618      	mov	r0, r3
 8003878:	f00e fff2 	bl	8012860 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800387c:	1d3b      	adds	r3, r7, #4
 800387e:	2220      	movs	r2, #32
 8003880:	2100      	movs	r1, #0
 8003882:	4618      	mov	r0, r3
 8003884:	f00e ffec 	bl	8012860 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8003888:	2004      	movs	r0, #4
 800388a:	f003 fb83 	bl	8006f94 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800388e:	2300      	movs	r3, #0
 8003890:	603b      	str	r3, [r7, #0]
 8003892:	4b32      	ldr	r3, [pc, #200]	@ (800395c <SystemClock_Config+0xf4>)
 8003894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003896:	4a31      	ldr	r2, [pc, #196]	@ (800395c <SystemClock_Config+0xf4>)
 8003898:	f023 0301 	bic.w	r3, r3, #1
 800389c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800389e:	4b2f      	ldr	r3, [pc, #188]	@ (800395c <SystemClock_Config+0xf4>)
 80038a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a2:	f003 0301 	and.w	r3, r3, #1
 80038a6:	603b      	str	r3, [r7, #0]
 80038a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003960 <SystemClock_Config+0xf8>)
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80038b0:	4a2b      	ldr	r2, [pc, #172]	@ (8003960 <SystemClock_Config+0xf8>)
 80038b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038b6:	6193      	str	r3, [r2, #24]
 80038b8:	4b29      	ldr	r3, [pc, #164]	@ (8003960 <SystemClock_Config+0xf8>)
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80038c0:	603b      	str	r3, [r7, #0]
 80038c2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80038c4:	bf00      	nop
 80038c6:	4b26      	ldr	r3, [pc, #152]	@ (8003960 <SystemClock_Config+0xf8>)
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038d2:	d1f8      	bne.n	80038c6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80038d4:	2302      	movs	r3, #2
 80038d6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80038d8:	2301      	movs	r3, #1
 80038da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80038dc:	2340      	movs	r3, #64	@ 0x40
 80038de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80038e0:	2302      	movs	r3, #2
 80038e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80038e4:	2300      	movs	r3, #0
 80038e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80038e8:	2305      	movs	r3, #5
 80038ea:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 46;
 80038ec:	232e      	movs	r3, #46	@ 0x2e
 80038ee:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80038f0:	2302      	movs	r3, #2
 80038f2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80038f4:	2305      	movs	r3, #5
 80038f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80038f8:	2302      	movs	r3, #2
 80038fa:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80038fc:	230c      	movs	r3, #12
 80038fe:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003900:	2300      	movs	r3, #0
 8003902:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 640;
 8003904:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8003908:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800390a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800390e:	4618      	mov	r0, r3
 8003910:	f003 fb9a 	bl	8007048 <HAL_RCC_OscConfig>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800391a:	f000 fcba 	bl	8004292 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800391e:	233f      	movs	r3, #63	@ 0x3f
 8003920:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003922:	2303      	movs	r3, #3
 8003924:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003926:	2300      	movs	r3, #0
 8003928:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800392a:	2308      	movs	r3, #8
 800392c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800392e:	2340      	movs	r3, #64	@ 0x40
 8003930:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003932:	2340      	movs	r3, #64	@ 0x40
 8003934:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003936:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800393a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800393c:	2340      	movs	r3, #64	@ 0x40
 800393e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003940:	1d3b      	adds	r3, r7, #4
 8003942:	2102      	movs	r1, #2
 8003944:	4618      	mov	r0, r3
 8003946:	f003 ffd9 	bl	80078fc <HAL_RCC_ClockConfig>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <SystemClock_Config+0xec>
  {
    Error_Handler();
 8003950:	f000 fc9f 	bl	8004292 <Error_Handler>
  }
}
 8003954:	bf00      	nop
 8003956:	3770      	adds	r7, #112	@ 0x70
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	58000400 	.word	0x58000400
 8003960:	58024800 	.word	0x58024800

08003964 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8003968:	4b1e      	ldr	r3, [pc, #120]	@ (80039e4 <MX_ETH_Init+0x80>)
 800396a:	4a1f      	ldr	r2, [pc, #124]	@ (80039e8 <MX_ETH_Init+0x84>)
 800396c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800396e:	4b1f      	ldr	r3, [pc, #124]	@ (80039ec <MX_ETH_Init+0x88>)
 8003970:	2200      	movs	r2, #0
 8003972:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8003974:	4b1d      	ldr	r3, [pc, #116]	@ (80039ec <MX_ETH_Init+0x88>)
 8003976:	2280      	movs	r2, #128	@ 0x80
 8003978:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800397a:	4b1c      	ldr	r3, [pc, #112]	@ (80039ec <MX_ETH_Init+0x88>)
 800397c:	22e1      	movs	r2, #225	@ 0xe1
 800397e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8003980:	4b1a      	ldr	r3, [pc, #104]	@ (80039ec <MX_ETH_Init+0x88>)
 8003982:	2200      	movs	r2, #0
 8003984:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8003986:	4b19      	ldr	r3, [pc, #100]	@ (80039ec <MX_ETH_Init+0x88>)
 8003988:	2200      	movs	r2, #0
 800398a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800398c:	4b17      	ldr	r3, [pc, #92]	@ (80039ec <MX_ETH_Init+0x88>)
 800398e:	2200      	movs	r2, #0
 8003990:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8003992:	4b14      	ldr	r3, [pc, #80]	@ (80039e4 <MX_ETH_Init+0x80>)
 8003994:	4a15      	ldr	r2, [pc, #84]	@ (80039ec <MX_ETH_Init+0x88>)
 8003996:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8003998:	4b12      	ldr	r3, [pc, #72]	@ (80039e4 <MX_ETH_Init+0x80>)
 800399a:	2201      	movs	r2, #1
 800399c:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800399e:	4b11      	ldr	r3, [pc, #68]	@ (80039e4 <MX_ETH_Init+0x80>)
 80039a0:	4a13      	ldr	r2, [pc, #76]	@ (80039f0 <MX_ETH_Init+0x8c>)
 80039a2:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80039a4:	4b0f      	ldr	r3, [pc, #60]	@ (80039e4 <MX_ETH_Init+0x80>)
 80039a6:	4a13      	ldr	r2, [pc, #76]	@ (80039f4 <MX_ETH_Init+0x90>)
 80039a8:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 80039aa:	4b0e      	ldr	r3, [pc, #56]	@ (80039e4 <MX_ETH_Init+0x80>)
 80039ac:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80039b0:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80039b2:	480c      	ldr	r0, [pc, #48]	@ (80039e4 <MX_ETH_Init+0x80>)
 80039b4:	f002 fad0 	bl	8005f58 <HAL_ETH_Init>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 80039be:	f000 fc68 	bl	8004292 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80039c2:	2238      	movs	r2, #56	@ 0x38
 80039c4:	2100      	movs	r1, #0
 80039c6:	480c      	ldr	r0, [pc, #48]	@ (80039f8 <MX_ETH_Init+0x94>)
 80039c8:	f00e ff4a 	bl	8012860 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80039cc:	4b0a      	ldr	r3, [pc, #40]	@ (80039f8 <MX_ETH_Init+0x94>)
 80039ce:	2221      	movs	r2, #33	@ 0x21
 80039d0:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80039d2:	4b09      	ldr	r3, [pc, #36]	@ (80039f8 <MX_ETH_Init+0x94>)
 80039d4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80039d8:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80039da:	4b07      	ldr	r3, [pc, #28]	@ (80039f8 <MX_ETH_Init+0x94>)
 80039dc:	2200      	movs	r2, #0
 80039de:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80039e0:	bf00      	nop
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	24000590 	.word	0x24000590
 80039e8:	40028000 	.word	0x40028000
 80039ec:	24000928 	.word	0x24000928
 80039f0:	240002a8 	.word	0x240002a8
 80039f4:	24000248 	.word	0x24000248
 80039f8:	24000548 	.word	0x24000548

080039fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b08a      	sub	sp, #40	@ 0x28
 8003a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a02:	f107 031c 	add.w	r3, r7, #28
 8003a06:	2200      	movs	r2, #0
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	605a      	str	r2, [r3, #4]
 8003a0c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a0e:	463b      	mov	r3, r7
 8003a10:	2200      	movs	r2, #0
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	605a      	str	r2, [r3, #4]
 8003a16:	609a      	str	r2, [r3, #8]
 8003a18:	60da      	str	r2, [r3, #12]
 8003a1a:	611a      	str	r2, [r3, #16]
 8003a1c:	615a      	str	r2, [r3, #20]
 8003a1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003a20:	4b2d      	ldr	r3, [pc, #180]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003a22:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003a26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003a28:	4b2b      	ldr	r3, [pc, #172]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a2e:	4b2a      	ldr	r3, [pc, #168]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003a30:	2200      	movs	r2, #0
 8003a32:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7371;
 8003a34:	4b28      	ldr	r3, [pc, #160]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003a36:	f641 42cb 	movw	r2, #7371	@ 0x1ccb
 8003a3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a3c:	4b26      	ldr	r3, [pc, #152]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003a42:	4b25      	ldr	r3, [pc, #148]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003a44:	2280      	movs	r2, #128	@ 0x80
 8003a46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003a48:	4823      	ldr	r0, [pc, #140]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003a4a:	f006 f90f 	bl	8009c6c <HAL_TIM_PWM_Init>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d001      	beq.n	8003a58 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003a54:	f000 fc1d 	bl	8004292 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a60:	f107 031c 	add.w	r3, r7, #28
 8003a64:	4619      	mov	r1, r3
 8003a66:	481c      	ldr	r0, [pc, #112]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003a68:	f007 f84a 	bl	800ab00 <HAL_TIMEx_MasterConfigSynchronization>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8003a72:	f000 fc0e 	bl	8004292 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a76:	2360      	movs	r3, #96	@ 0x60
 8003a78:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a82:	2300      	movs	r3, #0
 8003a84:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a86:	463b      	mov	r3, r7
 8003a88:	2200      	movs	r2, #0
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	4812      	ldr	r0, [pc, #72]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003a8e:	f006 fb87 	bl	800a1a0 <HAL_TIM_PWM_ConfigChannel>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d001      	beq.n	8003a9c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003a98:	f000 fbfb 	bl	8004292 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003a9c:	463b      	mov	r3, r7
 8003a9e:	2204      	movs	r2, #4
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	480d      	ldr	r0, [pc, #52]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003aa4:	f006 fb7c 	bl	800a1a0 <HAL_TIM_PWM_ConfigChannel>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8003aae:	f000 fbf0 	bl	8004292 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003ab2:	463b      	mov	r3, r7
 8003ab4:	2208      	movs	r2, #8
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	4807      	ldr	r0, [pc, #28]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003aba:	f006 fb71 	bl	800a1a0 <HAL_TIM_PWM_ConfigChannel>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8003ac4:	f000 fbe5 	bl	8004292 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003ac8:	4803      	ldr	r0, [pc, #12]	@ (8003ad8 <MX_TIM2_Init+0xdc>)
 8003aca:	f000 fdd1 	bl	8004670 <HAL_TIM_MspPostInit>

}
 8003ace:	bf00      	nop
 8003ad0:	3728      	adds	r7, #40	@ 0x28
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	24000640 	.word	0x24000640

08003adc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b08c      	sub	sp, #48	@ 0x30
 8003ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003ae2:	f107 030c 	add.w	r3, r7, #12
 8003ae6:	2224      	movs	r2, #36	@ 0x24
 8003ae8:	2100      	movs	r1, #0
 8003aea:	4618      	mov	r0, r3
 8003aec:	f00e feb8 	bl	8012860 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003af0:	463b      	mov	r3, r7
 8003af2:	2200      	movs	r2, #0
 8003af4:	601a      	str	r2, [r3, #0]
 8003af6:	605a      	str	r2, [r3, #4]
 8003af8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003afa:	4b21      	ldr	r3, [pc, #132]	@ (8003b80 <MX_TIM3_Init+0xa4>)
 8003afc:	4a21      	ldr	r2, [pc, #132]	@ (8003b84 <MX_TIM3_Init+0xa8>)
 8003afe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003b00:	4b1f      	ldr	r3, [pc, #124]	@ (8003b80 <MX_TIM3_Init+0xa4>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b06:	4b1e      	ldr	r3, [pc, #120]	@ (8003b80 <MX_TIM3_Init+0xa4>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8003b80 <MX_TIM3_Init+0xa4>)
 8003b0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003b12:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b14:	4b1a      	ldr	r3, [pc, #104]	@ (8003b80 <MX_TIM3_Init+0xa4>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b1a:	4b19      	ldr	r3, [pc, #100]	@ (8003b80 <MX_TIM3_Init+0xa4>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003b20:	2303      	movs	r3, #3
 8003b22:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003b24:	2300      	movs	r3, #0
 8003b26:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8003b30:	2304      	movs	r3, #4
 8003b32:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003b34:	2300      	movs	r3, #0
 8003b36:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8003b40:	2304      	movs	r3, #4
 8003b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003b44:	f107 030c 	add.w	r3, r7, #12
 8003b48:	4619      	mov	r1, r3
 8003b4a:	480d      	ldr	r0, [pc, #52]	@ (8003b80 <MX_TIM3_Init+0xa4>)
 8003b4c:	f006 f9f4 	bl	8009f38 <HAL_TIM_Encoder_Init>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8003b56:	f000 fb9c 	bl	8004292 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003b62:	463b      	mov	r3, r7
 8003b64:	4619      	mov	r1, r3
 8003b66:	4806      	ldr	r0, [pc, #24]	@ (8003b80 <MX_TIM3_Init+0xa4>)
 8003b68:	f006 ffca 	bl	800ab00 <HAL_TIMEx_MasterConfigSynchronization>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8003b72:	f000 fb8e 	bl	8004292 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003b76:	bf00      	nop
 8003b78:	3730      	adds	r7, #48	@ 0x30
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	2400068c 	.word	0x2400068c
 8003b84:	40000400 	.word	0x40000400

08003b88 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b08c      	sub	sp, #48	@ 0x30
 8003b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003b8e:	f107 030c 	add.w	r3, r7, #12
 8003b92:	2224      	movs	r2, #36	@ 0x24
 8003b94:	2100      	movs	r1, #0
 8003b96:	4618      	mov	r0, r3
 8003b98:	f00e fe62 	bl	8012860 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b9c:	463b      	mov	r3, r7
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	601a      	str	r2, [r3, #0]
 8003ba2:	605a      	str	r2, [r3, #4]
 8003ba4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003ba6:	4b21      	ldr	r3, [pc, #132]	@ (8003c2c <MX_TIM4_Init+0xa4>)
 8003ba8:	4a21      	ldr	r2, [pc, #132]	@ (8003c30 <MX_TIM4_Init+0xa8>)
 8003baa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003bac:	4b1f      	ldr	r3, [pc, #124]	@ (8003c2c <MX_TIM4_Init+0xa4>)
 8003bae:	2200      	movs	r2, #0
 8003bb0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8003c2c <MX_TIM4_Init+0xa4>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8003c2c <MX_TIM4_Init+0xa4>)
 8003bba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003bbe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8003c2c <MX_TIM4_Init+0xa4>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bc6:	4b19      	ldr	r3, [pc, #100]	@ (8003c2c <MX_TIM4_Init+0xa4>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8003bdc:	2304      	movs	r3, #4
 8003bde:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003be0:	2300      	movs	r3, #0
 8003be2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003be4:	2301      	movs	r3, #1
 8003be6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003be8:	2300      	movs	r3, #0
 8003bea:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8003bec:	2304      	movs	r3, #4
 8003bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003bf0:	f107 030c 	add.w	r3, r7, #12
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	480d      	ldr	r0, [pc, #52]	@ (8003c2c <MX_TIM4_Init+0xa4>)
 8003bf8:	f006 f99e 	bl	8009f38 <HAL_TIM_Encoder_Init>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d001      	beq.n	8003c06 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8003c02:	f000 fb46 	bl	8004292 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c06:	2300      	movs	r3, #0
 8003c08:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003c0e:	463b      	mov	r3, r7
 8003c10:	4619      	mov	r1, r3
 8003c12:	4806      	ldr	r0, [pc, #24]	@ (8003c2c <MX_TIM4_Init+0xa4>)
 8003c14:	f006 ff74 	bl	800ab00 <HAL_TIMEx_MasterConfigSynchronization>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8003c1e:	f000 fb38 	bl	8004292 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003c22:	bf00      	nop
 8003c24:	3730      	adds	r7, #48	@ 0x30
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	240006d8 	.word	0x240006d8
 8003c30:	40000800 	.word	0x40000800

08003c34 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b08c      	sub	sp, #48	@ 0x30
 8003c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003c3a:	f107 030c 	add.w	r3, r7, #12
 8003c3e:	2224      	movs	r2, #36	@ 0x24
 8003c40:	2100      	movs	r1, #0
 8003c42:	4618      	mov	r0, r3
 8003c44:	f00e fe0c 	bl	8012860 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c48:	463b      	mov	r3, r7
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	601a      	str	r2, [r3, #0]
 8003c4e:	605a      	str	r2, [r3, #4]
 8003c50:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003c52:	4b23      	ldr	r3, [pc, #140]	@ (8003ce0 <MX_TIM8_Init+0xac>)
 8003c54:	4a23      	ldr	r2, [pc, #140]	@ (8003ce4 <MX_TIM8_Init+0xb0>)
 8003c56:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003c58:	4b21      	ldr	r3, [pc, #132]	@ (8003ce0 <MX_TIM8_Init+0xac>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c5e:	4b20      	ldr	r3, [pc, #128]	@ (8003ce0 <MX_TIM8_Init+0xac>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003c64:	4b1e      	ldr	r3, [pc, #120]	@ (8003ce0 <MX_TIM8_Init+0xac>)
 8003c66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003c6a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ce0 <MX_TIM8_Init+0xac>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003c72:	4b1b      	ldr	r3, [pc, #108]	@ (8003ce0 <MX_TIM8_Init+0xac>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c78:	4b19      	ldr	r3, [pc, #100]	@ (8003ce0 <MX_TIM8_Init+0xac>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003c82:	2300      	movs	r3, #0
 8003c84:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003c86:	2301      	movs	r3, #1
 8003c88:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8003c8e:	2304      	movs	r3, #4
 8003c90:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003c92:	2300      	movs	r3, #0
 8003c94:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003c96:	2301      	movs	r3, #1
 8003c98:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8003c9e:	2304      	movs	r3, #4
 8003ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8003ca2:	f107 030c 	add.w	r3, r7, #12
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	480d      	ldr	r0, [pc, #52]	@ (8003ce0 <MX_TIM8_Init+0xac>)
 8003caa:	f006 f945 	bl	8009f38 <HAL_TIM_Encoder_Init>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d001      	beq.n	8003cb8 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8003cb4:	f000 faed 	bl	8004292 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003cc4:	463b      	mov	r3, r7
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	4805      	ldr	r0, [pc, #20]	@ (8003ce0 <MX_TIM8_Init+0xac>)
 8003cca:	f006 ff19 	bl	800ab00 <HAL_TIMEx_MasterConfigSynchronization>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8003cd4:	f000 fadd 	bl	8004292 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003cd8:	bf00      	nop
 8003cda:	3730      	adds	r7, #48	@ 0x30
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	24000724 	.word	0x24000724
 8003ce4:	40010400 	.word	0x40010400

08003ce8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003cec:	4b22      	ldr	r3, [pc, #136]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003cee:	4a23      	ldr	r2, [pc, #140]	@ (8003d7c <MX_USART1_UART_Init+0x94>)
 8003cf0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003cf2:	4b21      	ldr	r3, [pc, #132]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003cf4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003cf8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003cfa:	4b1f      	ldr	r3, [pc, #124]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003d00:	4b1d      	ldr	r3, [pc, #116]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003d06:	4b1c      	ldr	r3, [pc, #112]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d0e:	220c      	movs	r2, #12
 8003d10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d12:	4b19      	ldr	r3, [pc, #100]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d18:	4b17      	ldr	r3, [pc, #92]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d1e:	4b16      	ldr	r3, [pc, #88]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003d24:	4b14      	ldr	r3, [pc, #80]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d2a:	4b13      	ldr	r3, [pc, #76]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003d30:	4811      	ldr	r0, [pc, #68]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d32:	f006 ff73 	bl	800ac1c <HAL_UART_Init>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003d3c:	f000 faa9 	bl	8004292 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003d40:	2100      	movs	r1, #0
 8003d42:	480d      	ldr	r0, [pc, #52]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d44:	f009 fae9 	bl	800d31a <HAL_UARTEx_SetTxFifoThreshold>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003d4e:	f000 faa0 	bl	8004292 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003d52:	2100      	movs	r1, #0
 8003d54:	4808      	ldr	r0, [pc, #32]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d56:	f009 fb1e 	bl	800d396 <HAL_UARTEx_SetRxFifoThreshold>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003d60:	f000 fa97 	bl	8004292 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003d64:	4804      	ldr	r0, [pc, #16]	@ (8003d78 <MX_USART1_UART_Init+0x90>)
 8003d66:	f009 fa9f 	bl	800d2a8 <HAL_UARTEx_DisableFifoMode>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d001      	beq.n	8003d74 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003d70:	f000 fa8f 	bl	8004292 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003d74:	bf00      	nop
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	24000770 	.word	0x24000770
 8003d7c:	40011000 	.word	0x40011000

08003d80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003d84:	4b22      	ldr	r3, [pc, #136]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003d86:	4a23      	ldr	r2, [pc, #140]	@ (8003e14 <MX_USART2_UART_Init+0x94>)
 8003d88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003d8a:	4b21      	ldr	r3, [pc, #132]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003d8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003d90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003d92:	4b1f      	ldr	r3, [pc, #124]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003d98:	4b1d      	ldr	r3, [pc, #116]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003da4:	4b1a      	ldr	r3, [pc, #104]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003da6:	220c      	movs	r2, #12
 8003da8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003daa:	4b19      	ldr	r3, [pc, #100]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003db0:	4b17      	ldr	r3, [pc, #92]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003db6:	4b16      	ldr	r3, [pc, #88]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003dbc:	4b14      	ldr	r3, [pc, #80]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003dc2:	4b13      	ldr	r3, [pc, #76]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003dc8:	4811      	ldr	r0, [pc, #68]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003dca:	f006 ff27 	bl	800ac1c <HAL_UART_Init>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d001      	beq.n	8003dd8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003dd4:	f000 fa5d 	bl	8004292 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003dd8:	2100      	movs	r1, #0
 8003dda:	480d      	ldr	r0, [pc, #52]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003ddc:	f009 fa9d 	bl	800d31a <HAL_UARTEx_SetTxFifoThreshold>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003de6:	f000 fa54 	bl	8004292 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003dea:	2100      	movs	r1, #0
 8003dec:	4808      	ldr	r0, [pc, #32]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003dee:	f009 fad2 	bl	800d396 <HAL_UARTEx_SetRxFifoThreshold>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003df8:	f000 fa4b 	bl	8004292 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003dfc:	4804      	ldr	r0, [pc, #16]	@ (8003e10 <MX_USART2_UART_Init+0x90>)
 8003dfe:	f009 fa53 	bl	800d2a8 <HAL_UARTEx_DisableFifoMode>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d001      	beq.n	8003e0c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003e08:	f000 fa43 	bl	8004292 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003e0c:	bf00      	nop
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	24000804 	.word	0x24000804
 8003e14:	40004400 	.word	0x40004400

08003e18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08c      	sub	sp, #48	@ 0x30
 8003e1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e1e:	f107 031c 	add.w	r3, r7, #28
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	605a      	str	r2, [r3, #4]
 8003e28:	609a      	str	r2, [r3, #8]
 8003e2a:	60da      	str	r2, [r3, #12]
 8003e2c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e2e:	4b4c      	ldr	r3, [pc, #304]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e34:	4a4a      	ldr	r2, [pc, #296]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e36:	f043 0304 	orr.w	r3, r3, #4
 8003e3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e3e:	4b48      	ldr	r3, [pc, #288]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e44:	f003 0304 	and.w	r3, r3, #4
 8003e48:	61bb      	str	r3, [r7, #24]
 8003e4a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e4c:	4b44      	ldr	r3, [pc, #272]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e52:	4a43      	ldr	r2, [pc, #268]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e54:	f043 0301 	orr.w	r3, r3, #1
 8003e58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e5c:	4b40      	ldr	r3, [pc, #256]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	617b      	str	r3, [r7, #20]
 8003e68:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e6a:	4b3d      	ldr	r3, [pc, #244]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e70:	4a3b      	ldr	r2, [pc, #236]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e72:	f043 0310 	orr.w	r3, r3, #16
 8003e76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e7a:	4b39      	ldr	r3, [pc, #228]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e80:	f003 0310 	and.w	r3, r3, #16
 8003e84:	613b      	str	r3, [r7, #16]
 8003e86:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e88:	4b35      	ldr	r3, [pc, #212]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e8e:	4a34      	ldr	r2, [pc, #208]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e90:	f043 0302 	orr.w	r3, r3, #2
 8003e94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e98:	4b31      	ldr	r3, [pc, #196]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003e9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	60fb      	str	r3, [r7, #12]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ea6:	4b2e      	ldr	r3, [pc, #184]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003ea8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003eac:	4a2c      	ldr	r2, [pc, #176]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003eae:	f043 0308 	orr.w	r3, r3, #8
 8003eb2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003eb6:	4b2a      	ldr	r3, [pc, #168]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003eb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ebc:	f003 0308 	and.w	r3, r3, #8
 8003ec0:	60bb      	str	r3, [r7, #8]
 8003ec2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003ec4:	4b26      	ldr	r3, [pc, #152]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003eca:	4a25      	ldr	r2, [pc, #148]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003ecc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ed0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ed4:	4b22      	ldr	r3, [pc, #136]	@ (8003f60 <MX_GPIO_Init+0x148>)
 8003ed6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003eda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ede:	607b      	str	r3, [r7, #4]
 8003ee0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : IMU_INT_PIN_Pin */
  GPIO_InitStruct.Pin = IMU_INT_PIN_Pin;
 8003ee2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ee6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003ee8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003eec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(IMU_INT_PIN_GPIO_Port, &GPIO_InitStruct);
 8003ef2:	f107 031c 	add.w	r3, r7, #28
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	481a      	ldr	r0, [pc, #104]	@ (8003f64 <MX_GPIO_Init+0x14c>)
 8003efa:	f002 fe15 	bl	8006b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8003efe:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8003f02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f04:	2302      	movs	r3, #2
 8003f06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8003f10:	230a      	movs	r3, #10
 8003f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f14:	f107 031c 	add.w	r3, r7, #28
 8003f18:	4619      	mov	r1, r3
 8003f1a:	4813      	ldr	r0, [pc, #76]	@ (8003f68 <MX_GPIO_Init+0x150>)
 8003f1c:	f002 fe04 	bl	8006b28 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003f20:	2200      	movs	r2, #0
 8003f22:	2105      	movs	r1, #5
 8003f24:	2028      	movs	r0, #40	@ 0x28
 8003f26:	f001 fa6c 	bl	8005402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003f2a:	2028      	movs	r0, #40	@ 0x28
 8003f2c:	f001 fa83 	bl	8005436 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  // Initialize MD20A direction pins as outputs (default HIGH for forward)
  GPIO_InitStruct.Pin = DIR1_Pin | DIR2_Pin | DIR3_Pin;
 8003f30:	2370      	movs	r3, #112	@ 0x70
 8003f32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f34:	2301      	movs	r3, #1
 8003f36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f40:	f107 031c 	add.w	r3, r7, #28
 8003f44:	4619      	mov	r1, r3
 8003f46:	4808      	ldr	r0, [pc, #32]	@ (8003f68 <MX_GPIO_Init+0x150>)
 8003f48:	f002 fdee 	bl	8006b28 <HAL_GPIO_Init>
  
  // Set all to forward initially
  HAL_GPIO_WritePin(GPIOA, DIR1_Pin | DIR2_Pin | DIR3_Pin, GPIO_PIN_SET);
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	2170      	movs	r1, #112	@ 0x70
 8003f50:	4805      	ldr	r0, [pc, #20]	@ (8003f68 <MX_GPIO_Init+0x150>)
 8003f52:	f002 ff99 	bl	8006e88 <HAL_GPIO_WritePin>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003f56:	bf00      	nop
 8003f58:	3730      	adds	r7, #48	@ 0x30
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	58024400 	.word	0x58024400
 8003f64:	58021000 	.word	0x58021000
 8003f68:	58020000 	.word	0x58020000

08003f6c <BSP_PB_Callback>:

/* USER CODE BEGIN 4 */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	4603      	mov	r3, r0
 8003f74:	71fb      	strb	r3, [r7, #7]
	static int on = 0;
	if (on == 0)
 8003f76:	4b2b      	ldr	r3, [pc, #172]	@ (8004024 <BSP_PB_Callback+0xb8>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d115      	bne.n	8003faa <BSP_PB_Callback+0x3e>
	{
		speed[0] = 3;
 8003f7e:	492a      	ldr	r1, [pc, #168]	@ (8004028 <BSP_PB_Callback+0xbc>)
 8003f80:	f04f 0200 	mov.w	r2, #0
 8003f84:	4b29      	ldr	r3, [pc, #164]	@ (800402c <BSP_PB_Callback+0xc0>)
 8003f86:	e9c1 2300 	strd	r2, r3, [r1]
		speed[1] = 3;
 8003f8a:	4927      	ldr	r1, [pc, #156]	@ (8004028 <BSP_PB_Callback+0xbc>)
 8003f8c:	f04f 0200 	mov.w	r2, #0
 8003f90:	4b26      	ldr	r3, [pc, #152]	@ (800402c <BSP_PB_Callback+0xc0>)
 8003f92:	e9c1 2302 	strd	r2, r3, [r1, #8]
		speed[2] = 3;
 8003f96:	4924      	ldr	r1, [pc, #144]	@ (8004028 <BSP_PB_Callback+0xbc>)
 8003f98:	f04f 0200 	mov.w	r2, #0
 8003f9c:	4b23      	ldr	r3, [pc, #140]	@ (800402c <BSP_PB_Callback+0xc0>)
 8003f9e:	e9c1 2304 	strd	r2, r3, [r1, #16]
		on = 1;
 8003fa2:	4b20      	ldr	r3, [pc, #128]	@ (8004024 <BSP_PB_Callback+0xb8>)
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	601a      	str	r2, [r3, #0]
 8003fa8:	e035      	b.n	8004016 <BSP_PB_Callback+0xaa>
	}
	else if (on == 1)
 8003faa:	4b1e      	ldr	r3, [pc, #120]	@ (8004024 <BSP_PB_Callback+0xb8>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d115      	bne.n	8003fde <BSP_PB_Callback+0x72>
	{
		speed[0] = 6;
 8003fb2:	491d      	ldr	r1, [pc, #116]	@ (8004028 <BSP_PB_Callback+0xbc>)
 8003fb4:	f04f 0200 	mov.w	r2, #0
 8003fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8004030 <BSP_PB_Callback+0xc4>)
 8003fba:	e9c1 2300 	strd	r2, r3, [r1]
		speed[1] = 6;
 8003fbe:	491a      	ldr	r1, [pc, #104]	@ (8004028 <BSP_PB_Callback+0xbc>)
 8003fc0:	f04f 0200 	mov.w	r2, #0
 8003fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8004030 <BSP_PB_Callback+0xc4>)
 8003fc6:	e9c1 2302 	strd	r2, r3, [r1, #8]
		speed[2] = 6;
 8003fca:	4917      	ldr	r1, [pc, #92]	@ (8004028 <BSP_PB_Callback+0xbc>)
 8003fcc:	f04f 0200 	mov.w	r2, #0
 8003fd0:	4b17      	ldr	r3, [pc, #92]	@ (8004030 <BSP_PB_Callback+0xc4>)
 8003fd2:	e9c1 2304 	strd	r2, r3, [r1, #16]
		on = 2;
 8003fd6:	4b13      	ldr	r3, [pc, #76]	@ (8004024 <BSP_PB_Callback+0xb8>)
 8003fd8:	2202      	movs	r2, #2
 8003fda:	601a      	str	r2, [r3, #0]
 8003fdc:	e01b      	b.n	8004016 <BSP_PB_Callback+0xaa>
	}
	else if (on == 2)
 8003fde:	4b11      	ldr	r3, [pc, #68]	@ (8004024 <BSP_PB_Callback+0xb8>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d117      	bne.n	8004016 <BSP_PB_Callback+0xaa>
	{
		speed[0] = 0;
 8003fe6:	4910      	ldr	r1, [pc, #64]	@ (8004028 <BSP_PB_Callback+0xbc>)
 8003fe8:	f04f 0200 	mov.w	r2, #0
 8003fec:	f04f 0300 	mov.w	r3, #0
 8003ff0:	e9c1 2300 	strd	r2, r3, [r1]
		speed[1] = 0;
 8003ff4:	490c      	ldr	r1, [pc, #48]	@ (8004028 <BSP_PB_Callback+0xbc>)
 8003ff6:	f04f 0200 	mov.w	r2, #0
 8003ffa:	f04f 0300 	mov.w	r3, #0
 8003ffe:	e9c1 2302 	strd	r2, r3, [r1, #8]
		speed[2] = 0;
 8004002:	4909      	ldr	r1, [pc, #36]	@ (8004028 <BSP_PB_Callback+0xbc>)
 8004004:	f04f 0200 	mov.w	r2, #0
 8004008:	f04f 0300 	mov.w	r3, #0
 800400c:	e9c1 2304 	strd	r2, r3, [r1, #16]
		on = 0;
 8004010:	4b04      	ldr	r3, [pc, #16]	@ (8004024 <BSP_PB_Callback+0xb8>)
 8004012:	2200      	movs	r2, #0
 8004014:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, NEUTRAL);
		on = 0;
	}*/


	BSP_LED_Toggle(LED_RED);
 8004016:	2002      	movs	r0, #2
 8004018:	f000 fef6 	bl	8004e08 <BSP_LED_Toggle>
}
 800401c:	bf00      	nop
 800401e:	3708      	adds	r7, #8
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	24000930 	.word	0x24000930
 8004028:	240004d8 	.word	0x240004d8
 800402c:	40080000 	.word	0x40080000
 8004030:	40180000 	.word	0x40180000
 8004034:	00000000 	.word	0x00000000

08004038 <enc>:
double x[3] = {0},xd[5] = {0},u_out[3] = {0};
double vd[3] = {0};
static void enc(double dt, double rpm[3])
{
 8004038:	b480      	push	{r7}
 800403a:	b08b      	sub	sp, #44	@ 0x2c
 800403c:	af00      	add	r7, sp, #0
 800403e:	ed87 0b02 	vstr	d0, [r7, #8]
 8004042:	6078      	str	r0, [r7, #4]
	int32_t cnt1	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim3);
 8004044:	4b38      	ldr	r3, [pc, #224]	@ (8004128 <enc+0xf0>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800404a:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t delta1 = cnt1 - CNT_MID;
 800404c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004052:	1a9b      	subs	r3, r3, r2
 8004054:	623b      	str	r3, [r7, #32]
	__HAL_TIM_SET_COUNTER(&htim3, CNT_MID);
 8004056:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800405a:	4b33      	ldr	r3, [pc, #204]	@ (8004128 <enc+0xf0>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	625a      	str	r2, [r3, #36]	@ 0x24

	int32_t cnt2	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim4);
 8004060:	4b32      	ldr	r3, [pc, #200]	@ (800412c <enc+0xf4>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004066:	61fb      	str	r3, [r7, #28]
	int32_t delta2 = cnt2 - CNT_MID;
 8004068:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	1a9b      	subs	r3, r3, r2
 8004070:	61bb      	str	r3, [r7, #24]
	__HAL_TIM_SET_COUNTER(&htim4, CNT_MID);
 8004072:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004076:	4b2d      	ldr	r3, [pc, #180]	@ (800412c <enc+0xf4>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	625a      	str	r2, [r3, #36]	@ 0x24

	int32_t cnt3	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim8);
 800407c:	4b2c      	ldr	r3, [pc, #176]	@ (8004130 <enc+0xf8>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004082:	617b      	str	r3, [r7, #20]
	int32_t delta3 = cnt3 - CNT_MID;
 8004084:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	1a9b      	subs	r3, r3, r2
 800408c:	613b      	str	r3, [r7, #16]
	__HAL_TIM_SET_COUNTER(&htim8, CNT_MID);
 800408e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004092:	4b27      	ldr	r3, [pc, #156]	@ (8004130 <enc+0xf8>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	625a      	str	r2, [r3, #36]	@ 0x24

	rpm[0] = (delta1 * 60) / (CPR * dt);
 8004098:	6a3a      	ldr	r2, [r7, #32]
 800409a:	4613      	mov	r3, r2
 800409c:	011b      	lsls	r3, r3, #4
 800409e:	1a9b      	subs	r3, r3, r2
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	ee07 3a90 	vmov	s15, r3
 80040a6:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80040aa:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 8004120 <enc+0xe8>
 80040ae:	ed97 7b02 	vldr	d7, [r7, #8]
 80040b2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80040b6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	ed83 7b00 	vstr	d7, [r3]
	rpm[1] = (delta2 * 60) / (CPR * dt);
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	4613      	mov	r3, r2
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	1a9b      	subs	r3, r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	ee07 3a90 	vmov	s15, r3
 80040ce:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80040d2:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8004120 <enc+0xe8>
 80040d6:	ed97 7b02 	vldr	d7, [r7, #8]
 80040da:	ee26 6b07 	vmul.f64	d6, d6, d7
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3308      	adds	r3, #8
 80040e2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80040e6:	ed83 7b00 	vstr	d7, [r3]
	rpm[2] = (delta3 * 60) / (CPR * dt);
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	4613      	mov	r3, r2
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	1a9b      	subs	r3, r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	ee07 3a90 	vmov	s15, r3
 80040f8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80040fc:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 8004120 <enc+0xe8>
 8004100:	ed97 7b02 	vldr	d7, [r7, #8]
 8004104:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3310      	adds	r3, #16
 800410c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8004110:	ed83 7b00 	vstr	d7, [r3]

}
 8004114:	bf00      	nop
 8004116:	372c      	adds	r7, #44	@ 0x2c
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	00000000 	.word	0x00000000
 8004124:	4095e000 	.word	0x4095e000
 8004128:	2400068c 	.word	0x2400068c
 800412c:	240006d8 	.word	0x240006d8
 8004130:	24000724 	.word	0x24000724
 8004134:	00000000 	.word	0x00000000

08004138 <remote>:
#include "math.h"
double yaw = 0,yawrate = 0,ax = 0,ay = 0,az = 0;
static int counter = 0;
static double twopion60 = 2*M_PI/60;
void remote(void *argument)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b08a      	sub	sp, #40	@ 0x28
 800413c:	af02      	add	r7, sp, #8
 800413e:	6078      	str	r0, [r7, #4]
	int tick = 10;
 8004140:	230a      	movs	r3, #10
 8004142:	61fb      	str	r3, [r7, #28]
	const TickType_t period = pdMS_TO_TICKS(tick); // 100 Hz
 8004144:	69fb      	ldr	r3, [r7, #28]
 8004146:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800414a:	fb02 f303 	mul.w	r3, r2, r3
 800414e:	4a32      	ldr	r2, [pc, #200]	@ (8004218 <remote+0xe0>)
 8004150:	fba2 2303 	umull	r2, r3, r2, r3
 8004154:	099b      	lsrs	r3, r3, #6
 8004156:	61bb      	str	r3, [r7, #24]
	TickType_t lastWakeTime = xTaskGetTickCount();
 8004158:	f00b fa20 	bl	800f59c <xTaskGetTickCount>
 800415c:	4603      	mov	r3, r0
 800415e:	60fb      	str	r3, [r7, #12]

    const float dt = (float)(period * portTICK_PERIOD_MS) * 1e-3f;
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	ee07 3a90 	vmov	s15, r3
 8004166:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800416a:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800421c <remote+0xe4>
 800416e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004172:	edc7 7a05 	vstr	s15, [r7, #20]
	
    //CMD_Send("Remote task started\n");
	uint16_t loop_cnt = 0;
 8004176:	2300      	movs	r3, #0
 8004178:	827b      	strh	r3, [r7, #18]
	for (;;)
	{
	    vTaskDelayUntil(&lastWakeTime, period);
 800417a:	f107 030c 	add.w	r3, r7, #12
 800417e:	69b9      	ldr	r1, [r7, #24]
 8004180:	4618      	mov	r0, r3
 8004182:	f00b f839 	bl	800f1f8 <vTaskDelayUntil>
	    
	    static double rpm[3] = {0};

	    // Get IMU data with linear acceleration (gravity compensated)
	    BNO_RVC_UpdateMain(&yaw, &yawrate, &ax, &ay, &az);
 8004186:	4b26      	ldr	r3, [pc, #152]	@ (8004220 <remote+0xe8>)
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	4b26      	ldr	r3, [pc, #152]	@ (8004224 <remote+0xec>)
 800418c:	4a26      	ldr	r2, [pc, #152]	@ (8004228 <remote+0xf0>)
 800418e:	4927      	ldr	r1, [pc, #156]	@ (800422c <remote+0xf4>)
 8004190:	4827      	ldr	r0, [pc, #156]	@ (8004230 <remote+0xf8>)
 8004192:	f7fc ff55 	bl	8001040 <BNO_RVC_UpdateMain>

	    enc(dt,rpm);
 8004196:	edd7 7a05 	vldr	s15, [r7, #20]
 800419a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800419e:	4825      	ldr	r0, [pc, #148]	@ (8004234 <remote+0xfc>)
 80041a0:	eeb0 0b47 	vmov.f64	d0, d7
 80041a4:	f7ff ff48 	bl	8004038 <enc>
	    
	    // Use manual velocity commands
	    vd[0] = vxd;
 80041a8:	4b23      	ldr	r3, [pc, #140]	@ (8004238 <remote+0x100>)
 80041aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ae:	4923      	ldr	r1, [pc, #140]	@ (800423c <remote+0x104>)
 80041b0:	e9c1 2300 	strd	r2, r3, [r1]
	    vd[1] = vyd;
 80041b4:	4b22      	ldr	r3, [pc, #136]	@ (8004240 <remote+0x108>)
 80041b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ba:	4920      	ldr	r1, [pc, #128]	@ (800423c <remote+0x104>)
 80041bc:	e9c1 2302 	strd	r2, r3, [r1, #8]
	    vd[2] = yawrated;
 80041c0:	4b20      	ldr	r3, [pc, #128]	@ (8004244 <remote+0x10c>)
 80041c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c6:	491d      	ldr	r1, [pc, #116]	@ (800423c <remote+0x104>)
 80041c8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	    x[2] = yaw*pion180;
 80041cc:	4b18      	ldr	r3, [pc, #96]	@ (8004230 <remote+0xf8>)
 80041ce:	ed93 7b00 	vldr	d7, [r3]
 80041d2:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8004210 <remote+0xd8>
 80041d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80041da:	4b1b      	ldr	r3, [pc, #108]	@ (8004248 <remote+0x110>)
 80041dc:	ed83 7b04 	vstr	d7, [r3, #16]
	    Controller_Step(x, xd, vd, 0, dt);  // selector=0 for velocity control
 80041e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80041e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041e8:	eeb0 0b47 	vmov.f64	d0, d7
 80041ec:	2300      	movs	r3, #0
 80041ee:	4a13      	ldr	r2, [pc, #76]	@ (800423c <remote+0x104>)
 80041f0:	4916      	ldr	r1, [pc, #88]	@ (800424c <remote+0x114>)
 80041f2:	4815      	ldr	r0, [pc, #84]	@ (8004248 <remote+0x110>)
 80041f4:	f7fd fff0 	bl	80021d8 <Controller_Step>
	    
	    PWM(rpm,dt);
 80041f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80041fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004200:	eeb0 0b47 	vmov.f64	d0, d7
 8004204:	480b      	ldr	r0, [pc, #44]	@ (8004234 <remote+0xfc>)
 8004206:	f7fd f837 	bl	8001278 <PWM>
	{
 800420a:	bf00      	nop
 800420c:	e7b5      	b.n	800417a <remote+0x42>
 800420e:	bf00      	nop
 8004210:	a226e211 	.word	0xa226e211
 8004214:	3f91df46 	.word	0x3f91df46
 8004218:	10624dd3 	.word	0x10624dd3
 800421c:	3a83126f 	.word	0x3a83126f
 8004220:	24000920 	.word	0x24000920
 8004224:	24000918 	.word	0x24000918
 8004228:	24000910 	.word	0x24000910
 800422c:	24000908 	.word	0x24000908
 8004230:	24000900 	.word	0x24000900
 8004234:	24000938 	.word	0x24000938
 8004238:	240004f0 	.word	0x240004f0
 800423c:	240008e8 	.word	0x240008e8
 8004240:	240004f8 	.word	0x240004f8
 8004244:	24000500 	.word	0x24000500
 8004248:	240008a8 	.word	0x240008a8
 800424c:	240008c0 	.word	0x240008c0

08004250 <_write>:

		vTaskDelayUntil(&lastWakeTime, period);
	}
}

int _write(int file, char *ptr, int len) {
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hcom_uart[COM1], (uint8_t*)ptr, len, 50);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	b29a      	uxth	r2, r3
 8004260:	2332      	movs	r3, #50	@ 0x32
 8004262:	68b9      	ldr	r1, [r7, #8]
 8004264:	4803      	ldr	r0, [pc, #12]	@ (8004274 <_write+0x24>)
 8004266:	f006 fd29 	bl	800acbc <HAL_UART_Transmit>
    return len;
 800426a:	687b      	ldr	r3, [r7, #4]
}
 800426c:	4618      	mov	r0, r3
 800426e:	3710      	adds	r7, #16
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	24000974 	.word	0x24000974

08004278 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
   for(;;)
  {

	  BSP_LED_Toggle(LED_GREEN);
 8004280:	2000      	movs	r0, #0
 8004282:	f000 fdc1 	bl	8004e08 <BSP_LED_Toggle>
	  osDelay(333);
 8004286:	f240 104d 	movw	r0, #333	@ 0x14d
 800428a:	f009 fa21 	bl	800d6d0 <osDelay>
	  BSP_LED_Toggle(LED_GREEN);
 800428e:	bf00      	nop
 8004290:	e7f6      	b.n	8004280 <StartDefaultTask+0x8>

08004292 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004292:	b480      	push	{r7}
 8004294:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004296:	b672      	cpsid	i
}
 8004298:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800429a:	bf00      	nop
 800429c:	e7fd      	b.n	800429a <Error_Handler+0x8>
	...

080042a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042a6:	4b0c      	ldr	r3, [pc, #48]	@ (80042d8 <HAL_MspInit+0x38>)
 80042a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042ac:	4a0a      	ldr	r2, [pc, #40]	@ (80042d8 <HAL_MspInit+0x38>)
 80042ae:	f043 0302 	orr.w	r3, r3, #2
 80042b2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80042b6:	4b08      	ldr	r3, [pc, #32]	@ (80042d8 <HAL_MspInit+0x38>)
 80042b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	607b      	str	r3, [r7, #4]
 80042c2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80042c4:	2200      	movs	r2, #0
 80042c6:	210f      	movs	r1, #15
 80042c8:	f06f 0001 	mvn.w	r0, #1
 80042cc:	f001 f899 	bl	8005402 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042d0:	bf00      	nop
 80042d2:	3708      	adds	r7, #8
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	58024400 	.word	0x58024400

080042dc <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b08e      	sub	sp, #56	@ 0x38
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042e8:	2200      	movs	r2, #0
 80042ea:	601a      	str	r2, [r3, #0]
 80042ec:	605a      	str	r2, [r3, #4]
 80042ee:	609a      	str	r2, [r3, #8]
 80042f0:	60da      	str	r2, [r3, #12]
 80042f2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a59      	ldr	r2, [pc, #356]	@ (8004460 <HAL_ETH_MspInit+0x184>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	f040 80ab 	bne.w	8004456 <HAL_ETH_MspInit+0x17a>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */
    
    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8004300:	4b58      	ldr	r3, [pc, #352]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 8004302:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004306:	4a57      	ldr	r2, [pc, #348]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 8004308:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800430c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004310:	4b54      	ldr	r3, [pc, #336]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 8004312:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004316:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800431a:	623b      	str	r3, [r7, #32]
 800431c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800431e:	4b51      	ldr	r3, [pc, #324]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 8004320:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004324:	4a4f      	ldr	r2, [pc, #316]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 8004326:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800432a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800432e:	4b4d      	ldr	r3, [pc, #308]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 8004330:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004334:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004338:	61fb      	str	r3, [r7, #28]
 800433a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800433c:	4b49      	ldr	r3, [pc, #292]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 800433e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004342:	4a48      	ldr	r2, [pc, #288]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 8004344:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004348:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800434c:	4b45      	ldr	r3, [pc, #276]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 800434e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004356:	61bb      	str	r3, [r7, #24]
 8004358:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800435a:	4b42      	ldr	r3, [pc, #264]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 800435c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004360:	4a40      	ldr	r2, [pc, #256]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 8004362:	f043 0304 	orr.w	r3, r3, #4
 8004366:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800436a:	4b3e      	ldr	r3, [pc, #248]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 800436c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	617b      	str	r3, [r7, #20]
 8004376:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004378:	4b3a      	ldr	r3, [pc, #232]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 800437a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800437e:	4a39      	ldr	r2, [pc, #228]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 8004380:	f043 0301 	orr.w	r3, r3, #1
 8004384:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004388:	4b36      	ldr	r3, [pc, #216]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 800438a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	613b      	str	r3, [r7, #16]
 8004394:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004396:	4b33      	ldr	r3, [pc, #204]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 8004398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800439c:	4a31      	ldr	r2, [pc, #196]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 800439e:	f043 0302 	orr.w	r3, r3, #2
 80043a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80043a6:	4b2f      	ldr	r3, [pc, #188]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 80043a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	60fb      	str	r3, [r7, #12]
 80043b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80043b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 80043b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043ba:	4a2a      	ldr	r2, [pc, #168]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 80043bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80043c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80043c4:	4b27      	ldr	r3, [pc, #156]	@ (8004464 <HAL_ETH_MspInit+0x188>)
 80043c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ce:	60bb      	str	r3, [r7, #8]
 80043d0:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80043d2:	2332      	movs	r3, #50	@ 0x32
 80043d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043d6:	2302      	movs	r3, #2
 80043d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043da:	2300      	movs	r3, #0
 80043dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043de:	2302      	movs	r3, #2
 80043e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80043e2:	230b      	movs	r3, #11
 80043e4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043ea:	4619      	mov	r1, r3
 80043ec:	481e      	ldr	r0, [pc, #120]	@ (8004468 <HAL_ETH_MspInit+0x18c>)
 80043ee:	f002 fb9b 	bl	8006b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80043f2:	2386      	movs	r3, #134	@ 0x86
 80043f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043f6:	2302      	movs	r3, #2
 80043f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043fa:	2300      	movs	r3, #0
 80043fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043fe:	2302      	movs	r3, #2
 8004400:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004402:	230b      	movs	r3, #11
 8004404:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004406:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800440a:	4619      	mov	r1, r3
 800440c:	4817      	ldr	r0, [pc, #92]	@ (800446c <HAL_ETH_MspInit+0x190>)
 800440e:	f002 fb8b 	bl	8006b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004412:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004416:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004418:	2302      	movs	r3, #2
 800441a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800441c:	2300      	movs	r3, #0
 800441e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004420:	2302      	movs	r3, #2
 8004422:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004424:	230b      	movs	r3, #11
 8004426:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004428:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800442c:	4619      	mov	r1, r3
 800442e:	4810      	ldr	r0, [pc, #64]	@ (8004470 <HAL_ETH_MspInit+0x194>)
 8004430:	f002 fb7a 	bl	8006b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8004434:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8004438:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800443a:	2302      	movs	r3, #2
 800443c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800443e:	2300      	movs	r3, #0
 8004440:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004442:	2302      	movs	r3, #2
 8004444:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004446:	230b      	movs	r3, #11
 8004448:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800444a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800444e:	4619      	mov	r1, r3
 8004450:	4808      	ldr	r0, [pc, #32]	@ (8004474 <HAL_ETH_MspInit+0x198>)
 8004452:	f002 fb69 	bl	8006b28 <HAL_GPIO_Init>
    
    /* USER CODE END ETH_MspInit 1 */

  }

}
 8004456:	bf00      	nop
 8004458:	3738      	adds	r7, #56	@ 0x38
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	40028000 	.word	0x40028000
 8004464:	58024400 	.word	0x58024400
 8004468:	58020800 	.word	0x58020800
 800446c:	58020000 	.word	0x58020000
 8004470:	58020400 	.word	0x58020400
 8004474:	58021800 	.word	0x58021800

08004478 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004488:	d10e      	bne.n	80044a8 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800448a:	4b0a      	ldr	r3, [pc, #40]	@ (80044b4 <HAL_TIM_PWM_MspInit+0x3c>)
 800448c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004490:	4a08      	ldr	r2, [pc, #32]	@ (80044b4 <HAL_TIM_PWM_MspInit+0x3c>)
 8004492:	f043 0301 	orr.w	r3, r3, #1
 8004496:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800449a:	4b06      	ldr	r3, [pc, #24]	@ (80044b4 <HAL_TIM_PWM_MspInit+0x3c>)
 800449c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044a0:	f003 0301 	and.w	r3, r3, #1
 80044a4:	60fb      	str	r3, [r7, #12]
 80044a6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80044a8:	bf00      	nop
 80044aa:	3714      	adds	r7, #20
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr
 80044b4:	58024400 	.word	0x58024400

080044b8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b08e      	sub	sp, #56	@ 0x38
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	605a      	str	r2, [r3, #4]
 80044ca:	609a      	str	r2, [r3, #8]
 80044cc:	60da      	str	r2, [r3, #12]
 80044ce:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a5e      	ldr	r2, [pc, #376]	@ (8004650 <HAL_TIM_Encoder_MspInit+0x198>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d14d      	bne.n	8004576 <HAL_TIM_Encoder_MspInit+0xbe>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80044da:	4b5e      	ldr	r3, [pc, #376]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 80044dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044e0:	4a5c      	ldr	r2, [pc, #368]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 80044e2:	f043 0302 	orr.w	r3, r3, #2
 80044e6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80044ea:	4b5a      	ldr	r3, [pc, #360]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 80044ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	623b      	str	r3, [r7, #32]
 80044f6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044f8:	4b56      	ldr	r3, [pc, #344]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 80044fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044fe:	4a55      	ldr	r2, [pc, #340]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004500:	f043 0301 	orr.w	r3, r3, #1
 8004504:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004508:	4b52      	ldr	r3, [pc, #328]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 800450a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	61fb      	str	r3, [r7, #28]
 8004514:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004516:	4b4f      	ldr	r3, [pc, #316]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004518:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800451c:	4a4d      	ldr	r2, [pc, #308]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 800451e:	f043 0302 	orr.w	r3, r3, #2
 8004522:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004526:	4b4b      	ldr	r3, [pc, #300]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	61bb      	str	r3, [r7, #24]
 8004532:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC1_1_Pin;
 8004534:	2340      	movs	r3, #64	@ 0x40
 8004536:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004538:	2302      	movs	r3, #2
 800453a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800453c:	2300      	movs	r3, #0
 800453e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004540:	2300      	movs	r3, #0
 8004542:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004544:	2302      	movs	r3, #2
 8004546:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENC1_1_GPIO_Port, &GPIO_InitStruct);
 8004548:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800454c:	4619      	mov	r1, r3
 800454e:	4842      	ldr	r0, [pc, #264]	@ (8004658 <HAL_TIM_Encoder_MspInit+0x1a0>)
 8004550:	f002 faea 	bl	8006b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC1_2_Pin;
 8004554:	2320      	movs	r3, #32
 8004556:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004558:	2302      	movs	r3, #2
 800455a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800455c:	2300      	movs	r3, #0
 800455e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004560:	2300      	movs	r3, #0
 8004562:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004564:	2302      	movs	r3, #2
 8004566:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENC1_2_GPIO_Port, &GPIO_InitStruct);
 8004568:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800456c:	4619      	mov	r1, r3
 800456e:	483b      	ldr	r0, [pc, #236]	@ (800465c <HAL_TIM_Encoder_MspInit+0x1a4>)
 8004570:	f002 fada 	bl	8006b28 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004574:	e067      	b.n	8004646 <HAL_TIM_Encoder_MspInit+0x18e>
  else if(htim_encoder->Instance==TIM4)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a39      	ldr	r2, [pc, #228]	@ (8004660 <HAL_TIM_Encoder_MspInit+0x1a8>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d12f      	bne.n	80045e0 <HAL_TIM_Encoder_MspInit+0x128>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004580:	4b34      	ldr	r3, [pc, #208]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004582:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004586:	4a33      	ldr	r2, [pc, #204]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004588:	f043 0304 	orr.w	r3, r3, #4
 800458c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004590:	4b30      	ldr	r3, [pc, #192]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004592:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004596:	f003 0304 	and.w	r3, r3, #4
 800459a:	617b      	str	r3, [r7, #20]
 800459c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800459e:	4b2d      	ldr	r3, [pc, #180]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 80045a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 80045a6:	f043 0308 	orr.w	r3, r3, #8
 80045aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80045ae:	4b29      	ldr	r3, [pc, #164]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 80045b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045b4:	f003 0308 	and.w	r3, r3, #8
 80045b8:	613b      	str	r3, [r7, #16]
 80045ba:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENC2_1_Pin|ENC2_2_Pin;
 80045bc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80045c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045c2:	2302      	movs	r3, #2
 80045c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ca:	2300      	movs	r3, #0
 80045cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80045ce:	2302      	movs	r3, #2
 80045d0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80045d6:	4619      	mov	r1, r3
 80045d8:	4822      	ldr	r0, [pc, #136]	@ (8004664 <HAL_TIM_Encoder_MspInit+0x1ac>)
 80045da:	f002 faa5 	bl	8006b28 <HAL_GPIO_Init>
}
 80045de:	e032      	b.n	8004646 <HAL_TIM_Encoder_MspInit+0x18e>
  else if(htim_encoder->Instance==TIM8)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a20      	ldr	r2, [pc, #128]	@ (8004668 <HAL_TIM_Encoder_MspInit+0x1b0>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d12d      	bne.n	8004646 <HAL_TIM_Encoder_MspInit+0x18e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80045ea:	4b1a      	ldr	r3, [pc, #104]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 80045ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045f0:	4a18      	ldr	r2, [pc, #96]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 80045f2:	f043 0302 	orr.w	r3, r3, #2
 80045f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80045fa:	4b16      	ldr	r3, [pc, #88]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 80045fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004600:	f003 0302 	and.w	r3, r3, #2
 8004604:	60fb      	str	r3, [r7, #12]
 8004606:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004608:	4b12      	ldr	r3, [pc, #72]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 800460a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800460e:	4a11      	ldr	r2, [pc, #68]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004610:	f043 0304 	orr.w	r3, r3, #4
 8004614:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004618:	4b0e      	ldr	r3, [pc, #56]	@ (8004654 <HAL_TIM_Encoder_MspInit+0x19c>)
 800461a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800461e:	f003 0304 	and.w	r3, r3, #4
 8004622:	60bb      	str	r3, [r7, #8]
 8004624:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC3_1_Pin|ENC3_2_Pin;
 8004626:	23c0      	movs	r3, #192	@ 0xc0
 8004628:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800462a:	2302      	movs	r3, #2
 800462c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800462e:	2300      	movs	r3, #0
 8004630:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004632:	2300      	movs	r3, #0
 8004634:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004636:	2303      	movs	r3, #3
 8004638:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800463a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800463e:	4619      	mov	r1, r3
 8004640:	480a      	ldr	r0, [pc, #40]	@ (800466c <HAL_TIM_Encoder_MspInit+0x1b4>)
 8004642:	f002 fa71 	bl	8006b28 <HAL_GPIO_Init>
}
 8004646:	bf00      	nop
 8004648:	3738      	adds	r7, #56	@ 0x38
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	40000400 	.word	0x40000400
 8004654:	58024400 	.word	0x58024400
 8004658:	58020000 	.word	0x58020000
 800465c:	58020400 	.word	0x58020400
 8004660:	40000800 	.word	0x40000800
 8004664:	58020c00 	.word	0x58020c00
 8004668:	40010400 	.word	0x40010400
 800466c:	58020800 	.word	0x58020800

08004670 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b08a      	sub	sp, #40	@ 0x28
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004678:	f107 0314 	add.w	r3, r7, #20
 800467c:	2200      	movs	r2, #0
 800467e:	601a      	str	r2, [r3, #0]
 8004680:	605a      	str	r2, [r3, #4]
 8004682:	609a      	str	r2, [r3, #8]
 8004684:	60da      	str	r2, [r3, #12]
 8004686:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004690:	d13e      	bne.n	8004710 <HAL_TIM_MspPostInit+0xa0>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004692:	4b21      	ldr	r3, [pc, #132]	@ (8004718 <HAL_TIM_MspPostInit+0xa8>)
 8004694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004698:	4a1f      	ldr	r2, [pc, #124]	@ (8004718 <HAL_TIM_MspPostInit+0xa8>)
 800469a:	f043 0301 	orr.w	r3, r3, #1
 800469e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80046a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004718 <HAL_TIM_MspPostInit+0xa8>)
 80046a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	613b      	str	r3, [r7, #16]
 80046ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046b0:	4b19      	ldr	r3, [pc, #100]	@ (8004718 <HAL_TIM_MspPostInit+0xa8>)
 80046b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046b6:	4a18      	ldr	r2, [pc, #96]	@ (8004718 <HAL_TIM_MspPostInit+0xa8>)
 80046b8:	f043 0302 	orr.w	r3, r3, #2
 80046bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80046c0:	4b15      	ldr	r3, [pc, #84]	@ (8004718 <HAL_TIM_MspPostInit+0xa8>)
 80046c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	60fb      	str	r3, [r7, #12]
 80046cc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PWM1_Pin;
 80046ce:	2301      	movs	r3, #1
 80046d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046d2:	2302      	movs	r3, #2
 80046d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d6:	2300      	movs	r3, #0
 80046d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046da:	2300      	movs	r3, #0
 80046dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80046de:	2301      	movs	r3, #1
 80046e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM1_GPIO_Port, &GPIO_InitStruct);
 80046e2:	f107 0314 	add.w	r3, r7, #20
 80046e6:	4619      	mov	r1, r3
 80046e8:	480c      	ldr	r0, [pc, #48]	@ (800471c <HAL_TIM_MspPostInit+0xac>)
 80046ea:	f002 fa1d 	bl	8006b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM3_Pin|PWM2_Pin;
 80046ee:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 80046f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046f4:	2302      	movs	r3, #2
 80046f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046f8:	2300      	movs	r3, #0
 80046fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046fc:	2300      	movs	r3, #0
 80046fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004700:	2301      	movs	r3, #1
 8004702:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004704:	f107 0314 	add.w	r3, r7, #20
 8004708:	4619      	mov	r1, r3
 800470a:	4805      	ldr	r0, [pc, #20]	@ (8004720 <HAL_TIM_MspPostInit+0xb0>)
 800470c:	f002 fa0c 	bl	8006b28 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004710:	bf00      	nop
 8004712:	3728      	adds	r7, #40	@ 0x28
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	58024400 	.word	0x58024400
 800471c:	58020000 	.word	0x58020000
 8004720:	58020400 	.word	0x58020400

08004724 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b0be      	sub	sp, #248	@ 0xf8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800472c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004730:	2200      	movs	r2, #0
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	605a      	str	r2, [r3, #4]
 8004736:	609a      	str	r2, [r3, #8]
 8004738:	60da      	str	r2, [r3, #12]
 800473a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800473c:	f107 0320 	add.w	r3, r7, #32
 8004740:	22c0      	movs	r2, #192	@ 0xc0
 8004742:	2100      	movs	r1, #0
 8004744:	4618      	mov	r0, r3
 8004746:	f00e f88b 	bl	8012860 <memset>
  if(huart->Instance==USART1)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a71      	ldr	r2, [pc, #452]	@ (8004914 <HAL_UART_MspInit+0x1f0>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d164      	bne.n	800481e <HAL_UART_MspInit+0xfa>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004754:	f04f 0201 	mov.w	r2, #1
 8004758:	f04f 0300 	mov.w	r3, #0
 800475c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8004760:	2300      	movs	r3, #0
 8004762:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004766:	f107 0320 	add.w	r3, r7, #32
 800476a:	4618      	mov	r0, r3
 800476c:	f003 fc52 	bl	8008014 <HAL_RCCEx_PeriphCLKConfig>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8004776:	f7ff fd8c 	bl	8004292 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800477a:	4b67      	ldr	r3, [pc, #412]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 800477c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004780:	4a65      	ldr	r2, [pc, #404]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 8004782:	f043 0310 	orr.w	r3, r3, #16
 8004786:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800478a:	4b63      	ldr	r3, [pc, #396]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 800478c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004790:	f003 0310 	and.w	r3, r3, #16
 8004794:	61fb      	str	r3, [r7, #28]
 8004796:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004798:	4b5f      	ldr	r3, [pc, #380]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 800479a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800479e:	4a5e      	ldr	r2, [pc, #376]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 80047a0:	f043 0302 	orr.w	r3, r3, #2
 80047a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80047a8:	4b5b      	ldr	r3, [pc, #364]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 80047aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047ae:	f003 0302 	and.w	r3, r3, #2
 80047b2:	61bb      	str	r3, [r7, #24]
 80047b4:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BT_RX_Pin;
 80047b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047be:	2302      	movs	r3, #2
 80047c0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c4:	2300      	movs	r3, #0
 80047c6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047ca:	2300      	movs	r3, #0
 80047cc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80047d0:	2304      	movs	r3, #4
 80047d2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(BT_RX_GPIO_Port, &GPIO_InitStruct);
 80047d6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80047da:	4619      	mov	r1, r3
 80047dc:	484f      	ldr	r0, [pc, #316]	@ (800491c <HAL_UART_MspInit+0x1f8>)
 80047de:	f002 f9a3 	bl	8006b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BT_TX_Pin;
 80047e2:	2340      	movs	r3, #64	@ 0x40
 80047e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047e8:	2302      	movs	r3, #2
 80047ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ee:	2300      	movs	r3, #0
 80047f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047f4:	2300      	movs	r3, #0
 80047f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80047fa:	2307      	movs	r3, #7
 80047fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(BT_TX_GPIO_Port, &GPIO_InitStruct);
 8004800:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004804:	4619      	mov	r1, r3
 8004806:	4845      	ldr	r0, [pc, #276]	@ (800491c <HAL_UART_MspInit+0x1f8>)
 8004808:	f002 f98e 	bl	8006b28 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800480c:	2200      	movs	r2, #0
 800480e:	2105      	movs	r1, #5
 8004810:	2025      	movs	r0, #37	@ 0x25
 8004812:	f000 fdf6 	bl	8005402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004816:	2025      	movs	r0, #37	@ 0x25
 8004818:	f000 fe0d 	bl	8005436 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800481c:	e076      	b.n	800490c <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a3f      	ldr	r2, [pc, #252]	@ (8004920 <HAL_UART_MspInit+0x1fc>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d171      	bne.n	800490c <HAL_UART_MspInit+0x1e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004828:	f04f 0202 	mov.w	r2, #2
 800482c:	f04f 0300 	mov.w	r3, #0
 8004830:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004834:	2300      	movs	r3, #0
 8004836:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800483a:	f107 0320 	add.w	r3, r7, #32
 800483e:	4618      	mov	r0, r3
 8004840:	f003 fbe8 	bl	8008014 <HAL_RCCEx_PeriphCLKConfig>
 8004844:	4603      	mov	r3, r0
 8004846:	2b00      	cmp	r3, #0
 8004848:	d001      	beq.n	800484e <HAL_UART_MspInit+0x12a>
      Error_Handler();
 800484a:	f7ff fd22 	bl	8004292 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800484e:	4b32      	ldr	r3, [pc, #200]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 8004850:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004854:	4a30      	ldr	r2, [pc, #192]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 8004856:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800485a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800485e:	4b2e      	ldr	r3, [pc, #184]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 8004860:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004868:	617b      	str	r3, [r7, #20]
 800486a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800486c:	4b2a      	ldr	r3, [pc, #168]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 800486e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004872:	4a29      	ldr	r2, [pc, #164]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 8004874:	f043 0301 	orr.w	r3, r3, #1
 8004878:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800487c:	4b26      	ldr	r3, [pc, #152]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 800487e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	613b      	str	r3, [r7, #16]
 8004888:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800488a:	4b23      	ldr	r3, [pc, #140]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 800488c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004890:	4a21      	ldr	r2, [pc, #132]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 8004892:	f043 0308 	orr.w	r3, r3, #8
 8004896:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800489a:	4b1f      	ldr	r3, [pc, #124]	@ (8004918 <HAL_UART_MspInit+0x1f4>)
 800489c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048a0:	f003 0308 	and.w	r3, r3, #8
 80048a4:	60fb      	str	r3, [r7, #12]
 80048a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMU_RX_Pin;
 80048a8:	2308      	movs	r3, #8
 80048aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048ae:	2302      	movs	r3, #2
 80048b0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048b4:	2300      	movs	r3, #0
 80048b6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048ba:	2300      	movs	r3, #0
 80048bc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80048c0:	2307      	movs	r3, #7
 80048c2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(IMU_RX_GPIO_Port, &GPIO_InitStruct);
 80048c6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80048ca:	4619      	mov	r1, r3
 80048cc:	4815      	ldr	r0, [pc, #84]	@ (8004924 <HAL_UART_MspInit+0x200>)
 80048ce:	f002 f92b 	bl	8006b28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IMU_TX_Pin;
 80048d2:	2320      	movs	r3, #32
 80048d4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048d8:	2302      	movs	r3, #2
 80048da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048de:	2300      	movs	r3, #0
 80048e0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048e4:	2300      	movs	r3, #0
 80048e6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80048ea:	2307      	movs	r3, #7
 80048ec:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(IMU_TX_GPIO_Port, &GPIO_InitStruct);
 80048f0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80048f4:	4619      	mov	r1, r3
 80048f6:	480c      	ldr	r0, [pc, #48]	@ (8004928 <HAL_UART_MspInit+0x204>)
 80048f8:	f002 f916 	bl	8006b28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80048fc:	2200      	movs	r2, #0
 80048fe:	2105      	movs	r1, #5
 8004900:	2026      	movs	r0, #38	@ 0x26
 8004902:	f000 fd7e 	bl	8005402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004906:	2026      	movs	r0, #38	@ 0x26
 8004908:	f000 fd95 	bl	8005436 <HAL_NVIC_EnableIRQ>
}
 800490c:	bf00      	nop
 800490e:	37f8      	adds	r7, #248	@ 0xf8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	40011000 	.word	0x40011000
 8004918:	58024400 	.word	0x58024400
 800491c:	58020400 	.word	0x58020400
 8004920:	40004400 	.word	0x40004400
 8004924:	58020000 	.word	0x58020000
 8004928:	58020c00 	.word	0x58020c00

0800492c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800492c:	b480      	push	{r7}
 800492e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004930:	bf00      	nop
 8004932:	e7fd      	b.n	8004930 <NMI_Handler+0x4>

08004934 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004934:	b480      	push	{r7}
 8004936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004938:	bf00      	nop
 800493a:	e7fd      	b.n	8004938 <HardFault_Handler+0x4>

0800493c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800493c:	b480      	push	{r7}
 800493e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004940:	bf00      	nop
 8004942:	e7fd      	b.n	8004940 <MemManage_Handler+0x4>

08004944 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004944:	b480      	push	{r7}
 8004946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004948:	bf00      	nop
 800494a:	e7fd      	b.n	8004948 <BusFault_Handler+0x4>

0800494c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800494c:	b480      	push	{r7}
 800494e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004950:	bf00      	nop
 8004952:	e7fd      	b.n	8004950 <UsageFault_Handler+0x4>

08004954 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004954:	b480      	push	{r7}
 8004956:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004958:	bf00      	nop
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr

08004962 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004962:	b580      	push	{r7, lr}
 8004964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004966:	f000 fc31 	bl	80051cc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800496a:	f00b f983 	bl	800fc74 <xTaskGetSchedulerState>
 800496e:	4603      	mov	r3, r0
 8004970:	2b01      	cmp	r3, #1
 8004972:	d001      	beq.n	8004978 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004974:	f009 fb60 	bl	800e038 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004978:	bf00      	nop
 800497a:	bd80      	pop	{r7, pc}

0800497c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004980:	4802      	ldr	r0, [pc, #8]	@ (800498c <USART1_IRQHandler+0x10>)
 8004982:	f006 fa75 	bl	800ae70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004986:	bf00      	nop
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	24000770 	.word	0x24000770

08004990 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004994:	4802      	ldr	r0, [pc, #8]	@ (80049a0 <USART2_IRQHandler+0x10>)
 8004996:	f006 fa6b 	bl	800ae70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800499a:	bf00      	nop
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	24000804 	.word	0x24000804

080049a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80049a8:	2000      	movs	r0, #0
 80049aa:	f000 fac9 	bl	8004f40 <BSP_PB_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_PIN_Pin);
 80049ae:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80049b2:	f002 fa9c 	bl	8006eee <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80049b6:	bf00      	nop
 80049b8:	bd80      	pop	{r7, pc}
	...

080049bc <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80049c0:	4802      	ldr	r0, [pc, #8]	@ (80049cc <ETH_IRQHandler+0x10>)
 80049c2:	f001 fbc7 	bl	8006154 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80049c6:	bf00      	nop
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	24000590 	.word	0x24000590

080049d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80049d0:	b480      	push	{r7}
 80049d2:	af00      	add	r7, sp, #0
  return 1;
 80049d4:	2301      	movs	r3, #1
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr

080049e0 <_kill>:

int _kill(int pid, int sig)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80049ea:	f00e f80b 	bl	8012a04 <__errno>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2216      	movs	r2, #22
 80049f2:	601a      	str	r2, [r3, #0]
  return -1;
 80049f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3708      	adds	r7, #8
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <_exit>:

void _exit (int status)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004a08:	f04f 31ff 	mov.w	r1, #4294967295
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7ff ffe7 	bl	80049e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004a12:	bf00      	nop
 8004a14:	e7fd      	b.n	8004a12 <_exit+0x12>

08004a16 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b086      	sub	sp, #24
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	60f8      	str	r0, [r7, #12]
 8004a1e:	60b9      	str	r1, [r7, #8]
 8004a20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a22:	2300      	movs	r3, #0
 8004a24:	617b      	str	r3, [r7, #20]
 8004a26:	e00a      	b.n	8004a3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004a28:	f3af 8000 	nop.w
 8004a2c:	4601      	mov	r1, r0
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	1c5a      	adds	r2, r3, #1
 8004a32:	60ba      	str	r2, [r7, #8]
 8004a34:	b2ca      	uxtb	r2, r1
 8004a36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	617b      	str	r3, [r7, #20]
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	dbf0      	blt.n	8004a28 <_read+0x12>
  }

  return len;
 8004a46:	687b      	ldr	r3, [r7, #4]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3718      	adds	r7, #24
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004a58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	370c      	adds	r7, #12
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004a78:	605a      	str	r2, [r3, #4]
  return 0;
 8004a7a:	2300      	movs	r3, #0
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <_isatty>:

int _isatty(int file)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004a90:	2301      	movs	r3, #1
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr

08004a9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b085      	sub	sp, #20
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	60f8      	str	r0, [r7, #12]
 8004aa6:	60b9      	str	r1, [r7, #8]
 8004aa8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3714      	adds	r7, #20
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ac0:	4a14      	ldr	r2, [pc, #80]	@ (8004b14 <_sbrk+0x5c>)
 8004ac2:	4b15      	ldr	r3, [pc, #84]	@ (8004b18 <_sbrk+0x60>)
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004acc:	4b13      	ldr	r3, [pc, #76]	@ (8004b1c <_sbrk+0x64>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d102      	bne.n	8004ada <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ad4:	4b11      	ldr	r3, [pc, #68]	@ (8004b1c <_sbrk+0x64>)
 8004ad6:	4a12      	ldr	r2, [pc, #72]	@ (8004b20 <_sbrk+0x68>)
 8004ad8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ada:	4b10      	ldr	r3, [pc, #64]	@ (8004b1c <_sbrk+0x64>)
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4413      	add	r3, r2
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d207      	bcs.n	8004af8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ae8:	f00d ff8c 	bl	8012a04 <__errno>
 8004aec:	4603      	mov	r3, r0
 8004aee:	220c      	movs	r2, #12
 8004af0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004af2:	f04f 33ff 	mov.w	r3, #4294967295
 8004af6:	e009      	b.n	8004b0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004af8:	4b08      	ldr	r3, [pc, #32]	@ (8004b1c <_sbrk+0x64>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004afe:	4b07      	ldr	r3, [pc, #28]	@ (8004b1c <_sbrk+0x64>)
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4413      	add	r3, r2
 8004b06:	4a05      	ldr	r2, [pc, #20]	@ (8004b1c <_sbrk+0x64>)
 8004b08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3718      	adds	r7, #24
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	24080000 	.word	0x24080000
 8004b18:	00000400 	.word	0x00000400
 8004b1c:	24000950 	.word	0x24000950
 8004b20:	24019940 	.word	0x24019940

08004b24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004b24:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8004b60 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8004b28:	f7fc f87a 	bl	8000c20 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004b2c:	f7fb ffca 	bl	8000ac4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004b30:	480c      	ldr	r0, [pc, #48]	@ (8004b64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004b32:	490d      	ldr	r1, [pc, #52]	@ (8004b68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004b34:	4a0d      	ldr	r2, [pc, #52]	@ (8004b6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004b36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b38:	e002      	b.n	8004b40 <LoopCopyDataInit>

08004b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b3e:	3304      	adds	r3, #4

08004b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b44:	d3f9      	bcc.n	8004b3a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b46:	4a0a      	ldr	r2, [pc, #40]	@ (8004b70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004b48:	4c0a      	ldr	r4, [pc, #40]	@ (8004b74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b4c:	e001      	b.n	8004b52 <LoopFillZerobss>

08004b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b50:	3204      	adds	r2, #4

08004b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b54:	d3fb      	bcc.n	8004b4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004b56:	f00d ff5b 	bl	8012a10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b5a:	f7fe fdd7 	bl	800370c <main>
  bx  lr
 8004b5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004b60:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8004b64:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004b68:	24000248 	.word	0x24000248
  ldr r2, =_sidata
 8004b6c:	08016878 	.word	0x08016878
  ldr r2, =_sbss
 8004b70:	24000308 	.word	0x24000308
  ldr r4, =_ebss
 8004b74:	2401993c 	.word	0x2401993c

08004b78 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004b78:	e7fe      	b.n	8004b78 <ADC3_IRQHandler>

08004b7a <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b084      	sub	sp, #16
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d105      	bne.n	8004b94 <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8004b88:	b672      	cpsid	i
}
 8004b8a:	bf00      	nop
 8004b8c:	f7ff fb81 	bl	8004292 <Error_Handler>
 8004b90:	bf00      	nop
 8004b92:	e7fd      	b.n	8004b90 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8004b94:	2300      	movs	r3, #0
 8004b96:	60fb      	str	r3, [r7, #12]
 8004b98:	e007      	b.n	8004baa <stm32_lock_init+0x30>
  {
    lock->basepri[i] = 0;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	68fa      	ldr	r2, [r7, #12]
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	60fb      	str	r3, [r7, #12]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d9f4      	bls.n	8004b9a <stm32_lock_init+0x20>
  }
  lock->nesting_level = 0;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	721a      	strb	r2, [r3, #8]
}
 8004bb6:	bf00      	nop
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b084      	sub	sp, #16
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d105      	bne.n	8004bd8 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8004bcc:	b672      	cpsid	i
}
 8004bce:	bf00      	nop
 8004bd0:	f7ff fb5f 	bl	8004292 <Error_Handler>
 8004bd4:	bf00      	nop
 8004bd6:	e7fd      	b.n	8004bd4 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	7a1b      	ldrb	r3, [r3, #8]
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d905      	bls.n	8004bec <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8004be0:	b672      	cpsid	i
}
 8004be2:	bf00      	nop
 8004be4:	f7ff fb55 	bl	8004292 <Error_Handler>
 8004be8:	bf00      	nop
 8004bea:	e7fd      	b.n	8004be8 <stm32_lock_acquire+0x2a>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	7a1b      	ldrb	r3, [r3, #8]
 8004bf0:	1c5a      	adds	r2, r3, #1
 8004bf2:	b2d1      	uxtb	r1, r2
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	7211      	strb	r1, [r2, #8]
 8004bf8:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004bfa:	f3ef 8211 	mrs	r2, BASEPRI
 8004bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c02:	f383 8811 	msr	BASEPRI, r3
 8004c06:	f3bf 8f6f 	isb	sy
 8004c0a:	f3bf 8f4f 	dsb	sy
 8004c0e:	60fa      	str	r2, [r7, #12]
 8004c10:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8004c1a:	bf00      	nop
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b084      	sub	sp, #16
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d105      	bne.n	8004c3c <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8004c30:	b672      	cpsid	i
}
 8004c32:	bf00      	nop
 8004c34:	f7ff fb2d 	bl	8004292 <Error_Handler>
 8004c38:	bf00      	nop
 8004c3a:	e7fd      	b.n	8004c38 <stm32_lock_release+0x16>
  lock->nesting_level--;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	7a1b      	ldrb	r3, [r3, #8]
 8004c40:	3b01      	subs	r3, #1
 8004c42:	b2da      	uxtb	r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	7a1b      	ldrb	r3, [r3, #8]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d905      	bls.n	8004c5c <stm32_lock_release+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 8004c50:	b672      	cpsid	i
}
 8004c52:	bf00      	nop
 8004c54:	f7ff fb1d 	bl	8004292 <Error_Handler>
 8004c58:	bf00      	nop
 8004c5a:	e7fd      	b.n	8004c58 <stm32_lock_release+0x36>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	7a1b      	ldrb	r3, [r3, #8]
 8004c60:	461a      	mov	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c68:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004c70:	bf00      	nop
}
 8004c72:	bf00      	nop
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b082      	sub	sp, #8
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d105      	bne.n	8004c94 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8004c88:	f00d febc 	bl	8012a04 <__errno>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2216      	movs	r2, #22
 8004c90:	601a      	str	r2, [r3, #0]
    return;
 8004c92:	e016      	b.n	8004cc2 <__retarget_lock_init_recursive+0x48>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8004c94:	200c      	movs	r0, #12
 8004c96:	f00b fe0b 	bl	80108b0 <malloc>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d005      	beq.n	8004cb6 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7ff ff63 	bl	8004b7a <stm32_lock_init>
    return;
 8004cb4:	e005      	b.n	8004cc2 <__retarget_lock_init_recursive+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 8004cb6:	b672      	cpsid	i
}
 8004cb8:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8004cba:	f7ff faea 	bl	8004292 <Error_Handler>
 8004cbe:	bf00      	nop
 8004cc0:	e7fd      	b.n	8004cbe <__retarget_lock_init_recursive+0x44>
}
 8004cc2:	3708      	adds	r7, #8
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d105      	bne.n	8004ce2 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8004cd6:	b672      	cpsid	i
}
 8004cd8:	bf00      	nop
 8004cda:	f7ff fada 	bl	8004292 <Error_Handler>
 8004cde:	bf00      	nop
 8004ce0:	e7fd      	b.n	8004cde <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f7ff ff6a 	bl	8004bbe <stm32_lock_acquire>
}
 8004cea:	bf00      	nop
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b082      	sub	sp, #8
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d105      	bne.n	8004d0c <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8004d00:	b672      	cpsid	i
}
 8004d02:	bf00      	nop
 8004d04:	f7ff fac5 	bl	8004292 <Error_Handler>
 8004d08:	bf00      	nop
 8004d0a:	e7fd      	b.n	8004d08 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7ff ff87 	bl	8004c22 <stm32_lock_release>
}
 8004d14:	bf00      	nop
 8004d16:	3708      	adds	r7, #8
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b08c      	sub	sp, #48	@ 0x30
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	4603      	mov	r3, r0
 8004d24:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8004d26:	2300      	movs	r3, #0
 8004d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8004d2a:	79fb      	ldrb	r3, [r7, #7]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d009      	beq.n	8004d44 <BSP_LED_Init+0x28>
 8004d30:	79fb      	ldrb	r3, [r7, #7]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d006      	beq.n	8004d44 <BSP_LED_Init+0x28>
 8004d36:	79fb      	ldrb	r3, [r7, #7]
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d003      	beq.n	8004d44 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004d3c:	f06f 0301 	mvn.w	r3, #1
 8004d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d42:	e055      	b.n	8004df0 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8004d44:	79fb      	ldrb	r3, [r7, #7]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d10f      	bne.n	8004d6a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8004d4a:	4b2c      	ldr	r3, [pc, #176]	@ (8004dfc <BSP_LED_Init+0xe0>)
 8004d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d50:	4a2a      	ldr	r2, [pc, #168]	@ (8004dfc <BSP_LED_Init+0xe0>)
 8004d52:	f043 0302 	orr.w	r3, r3, #2
 8004d56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004d5a:	4b28      	ldr	r3, [pc, #160]	@ (8004dfc <BSP_LED_Init+0xe0>)
 8004d5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	617b      	str	r3, [r7, #20]
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	e021      	b.n	8004dae <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8004d6a:	79fb      	ldrb	r3, [r7, #7]
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d10f      	bne.n	8004d90 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8004d70:	4b22      	ldr	r3, [pc, #136]	@ (8004dfc <BSP_LED_Init+0xe0>)
 8004d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d76:	4a21      	ldr	r2, [pc, #132]	@ (8004dfc <BSP_LED_Init+0xe0>)
 8004d78:	f043 0310 	orr.w	r3, r3, #16
 8004d7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004d80:	4b1e      	ldr	r3, [pc, #120]	@ (8004dfc <BSP_LED_Init+0xe0>)
 8004d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d86:	f003 0310 	and.w	r3, r3, #16
 8004d8a:	613b      	str	r3, [r7, #16]
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	e00e      	b.n	8004dae <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8004d90:	4b1a      	ldr	r3, [pc, #104]	@ (8004dfc <BSP_LED_Init+0xe0>)
 8004d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d96:	4a19      	ldr	r2, [pc, #100]	@ (8004dfc <BSP_LED_Init+0xe0>)
 8004d98:	f043 0302 	orr.w	r3, r3, #2
 8004d9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004da0:	4b16      	ldr	r3, [pc, #88]	@ (8004dfc <BSP_LED_Init+0xe0>)
 8004da2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004da6:	f003 0302 	and.w	r3, r3, #2
 8004daa:	60fb      	str	r3, [r7, #12]
 8004dac:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8004dae:	79fb      	ldrb	r3, [r7, #7]
 8004db0:	4a13      	ldr	r2, [pc, #76]	@ (8004e00 <BSP_LED_Init+0xe4>)
 8004db2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004db6:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8004db8:	2301      	movs	r3, #1
 8004dba:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8004dc4:	79fb      	ldrb	r3, [r7, #7]
 8004dc6:	4a0f      	ldr	r2, [pc, #60]	@ (8004e04 <BSP_LED_Init+0xe8>)
 8004dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dcc:	f107 0218 	add.w	r2, r7, #24
 8004dd0:	4611      	mov	r1, r2
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f001 fea8 	bl	8006b28 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8004dd8:	79fb      	ldrb	r3, [r7, #7]
 8004dda:	4a0a      	ldr	r2, [pc, #40]	@ (8004e04 <BSP_LED_Init+0xe8>)
 8004ddc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004de0:	79fb      	ldrb	r3, [r7, #7]
 8004de2:	4a07      	ldr	r2, [pc, #28]	@ (8004e00 <BSP_LED_Init+0xe4>)
 8004de4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004de8:	2200      	movs	r2, #0
 8004dea:	4619      	mov	r1, r3
 8004dec:	f002 f84c 	bl	8006e88 <HAL_GPIO_WritePin>
  }

  return ret;
 8004df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3730      	adds	r7, #48	@ 0x30
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	58024400 	.word	0x58024400
 8004e00:	08016230 	.word	0x08016230
 8004e04:	2400005c 	.word	0x2400005c

08004e08 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	4603      	mov	r3, r0
 8004e10:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8004e12:	2300      	movs	r3, #0
 8004e14:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8004e16:	79fb      	ldrb	r3, [r7, #7]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d009      	beq.n	8004e30 <BSP_LED_Toggle+0x28>
 8004e1c:	79fb      	ldrb	r3, [r7, #7]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d006      	beq.n	8004e30 <BSP_LED_Toggle+0x28>
 8004e22:	79fb      	ldrb	r3, [r7, #7]
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d003      	beq.n	8004e30 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004e28:	f06f 0301 	mvn.w	r3, #1
 8004e2c:	60fb      	str	r3, [r7, #12]
 8004e2e:	e00b      	b.n	8004e48 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8004e30:	79fb      	ldrb	r3, [r7, #7]
 8004e32:	4a08      	ldr	r2, [pc, #32]	@ (8004e54 <BSP_LED_Toggle+0x4c>)
 8004e34:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004e38:	79fb      	ldrb	r3, [r7, #7]
 8004e3a:	4907      	ldr	r1, [pc, #28]	@ (8004e58 <BSP_LED_Toggle+0x50>)
 8004e3c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004e40:	4619      	mov	r1, r3
 8004e42:	4610      	mov	r0, r2
 8004e44:	f002 f839 	bl	8006eba <HAL_GPIO_TogglePin>
  }

  return ret;
 8004e48:	68fb      	ldr	r3, [r7, #12]
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	2400005c 	.word	0x2400005c
 8004e58:	08016230 	.word	0x08016230

08004e5c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b088      	sub	sp, #32
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	4603      	mov	r3, r0
 8004e64:	460a      	mov	r2, r1
 8004e66:	71fb      	strb	r3, [r7, #7]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8004e6c:	4b2e      	ldr	r3, [pc, #184]	@ (8004f28 <BSP_PB_Init+0xcc>)
 8004e6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e72:	4a2d      	ldr	r2, [pc, #180]	@ (8004f28 <BSP_PB_Init+0xcc>)
 8004e74:	f043 0304 	orr.w	r3, r3, #4
 8004e78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e7c:	4b2a      	ldr	r3, [pc, #168]	@ (8004f28 <BSP_PB_Init+0xcc>)
 8004e7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e82:	f003 0304 	and.w	r3, r3, #4
 8004e86:	60bb      	str	r3, [r7, #8]
 8004e88:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8004e8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004e8e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8004e90:	2302      	movs	r3, #2
 8004e92:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e94:	2302      	movs	r3, #2
 8004e96:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8004e98:	79bb      	ldrb	r3, [r7, #6]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d10c      	bne.n	8004eb8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8004ea2:	79fb      	ldrb	r3, [r7, #7]
 8004ea4:	4a21      	ldr	r2, [pc, #132]	@ (8004f2c <BSP_PB_Init+0xd0>)
 8004ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eaa:	f107 020c 	add.w	r2, r7, #12
 8004eae:	4611      	mov	r1, r2
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f001 fe39 	bl	8006b28 <HAL_GPIO_Init>
 8004eb6:	e031      	b.n	8004f1c <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8004eb8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004ebc:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8004ebe:	79fb      	ldrb	r3, [r7, #7]
 8004ec0:	4a1a      	ldr	r2, [pc, #104]	@ (8004f2c <BSP_PB_Init+0xd0>)
 8004ec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ec6:	f107 020c 	add.w	r2, r7, #12
 8004eca:	4611      	mov	r1, r2
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f001 fe2b 	bl	8006b28 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8004ed2:	79fb      	ldrb	r3, [r7, #7]
 8004ed4:	00db      	lsls	r3, r3, #3
 8004ed6:	4a16      	ldr	r2, [pc, #88]	@ (8004f30 <BSP_PB_Init+0xd4>)
 8004ed8:	441a      	add	r2, r3
 8004eda:	79fb      	ldrb	r3, [r7, #7]
 8004edc:	4915      	ldr	r1, [pc, #84]	@ (8004f34 <BSP_PB_Init+0xd8>)
 8004ede:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	4610      	mov	r0, r2
 8004ee6:	f001 fdcf 	bl	8006a88 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8004eea:	79fb      	ldrb	r3, [r7, #7]
 8004eec:	00db      	lsls	r3, r3, #3
 8004eee:	4a10      	ldr	r2, [pc, #64]	@ (8004f30 <BSP_PB_Init+0xd4>)
 8004ef0:	1898      	adds	r0, r3, r2
 8004ef2:	79fb      	ldrb	r3, [r7, #7]
 8004ef4:	4a10      	ldr	r2, [pc, #64]	@ (8004f38 <BSP_PB_Init+0xdc>)
 8004ef6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004efa:	461a      	mov	r2, r3
 8004efc:	2100      	movs	r1, #0
 8004efe:	f001 fda4 	bl	8006a4a <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8004f02:	2028      	movs	r0, #40	@ 0x28
 8004f04:	79fb      	ldrb	r3, [r7, #7]
 8004f06:	4a0d      	ldr	r2, [pc, #52]	@ (8004f3c <BSP_PB_Init+0xe0>)
 8004f08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	4619      	mov	r1, r3
 8004f10:	f000 fa77 	bl	8005402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8004f14:	2328      	movs	r3, #40	@ 0x28
 8004f16:	4618      	mov	r0, r3
 8004f18:	f000 fa8d 	bl	8005436 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3720      	adds	r7, #32
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	58024400 	.word	0x58024400
 8004f2c:	24000068 	.word	0x24000068
 8004f30:	2400096c 	.word	0x2400096c
 8004f34:	08016238 	.word	0x08016238
 8004f38:	2400006c 	.word	0x2400006c
 8004f3c:	24000070 	.word	0x24000070

08004f40 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	4603      	mov	r3, r0
 8004f48:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8004f4a:	79fb      	ldrb	r3, [r7, #7]
 8004f4c:	00db      	lsls	r3, r3, #3
 8004f4e:	4a04      	ldr	r2, [pc, #16]	@ (8004f60 <BSP_PB_IRQHandler+0x20>)
 8004f50:	4413      	add	r3, r2
 8004f52:	4618      	mov	r0, r3
 8004f54:	f001 fdac 	bl	8006ab0 <HAL_EXTI_IRQHandler>
}
 8004f58:	bf00      	nop
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	2400096c 	.word	0x2400096c

08004f64 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	6039      	str	r1, [r7, #0]
 8004f6e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8004f70:	2300      	movs	r3, #0
 8004f72:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8004f74:	79fb      	ldrb	r3, [r7, #7]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004f7a:	f06f 0301 	mvn.w	r3, #1
 8004f7e:	60fb      	str	r3, [r7, #12]
 8004f80:	e018      	b.n	8004fb4 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8004f82:	79fb      	ldrb	r3, [r7, #7]
 8004f84:	2294      	movs	r2, #148	@ 0x94
 8004f86:	fb02 f303 	mul.w	r3, r2, r3
 8004f8a:	4a0d      	ldr	r2, [pc, #52]	@ (8004fc0 <BSP_COM_Init+0x5c>)
 8004f8c:	4413      	add	r3, r2
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f000 f852 	bl	8005038 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8004f94:	79fb      	ldrb	r3, [r7, #7]
 8004f96:	2294      	movs	r2, #148	@ 0x94
 8004f98:	fb02 f303 	mul.w	r3, r2, r3
 8004f9c:	4a08      	ldr	r2, [pc, #32]	@ (8004fc0 <BSP_COM_Init+0x5c>)
 8004f9e:	4413      	add	r3, r2
 8004fa0:	6839      	ldr	r1, [r7, #0]
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 f80e 	bl	8004fc4 <MX_USART3_Init>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d002      	beq.n	8004fb4 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004fae:	f06f 0303 	mvn.w	r3, #3
 8004fb2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	24000974 	.word	0x24000974

08004fc4 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8004fce:	4b15      	ldr	r3, [pc, #84]	@ (8005024 <MX_USART3_Init+0x60>)
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	220c      	movs	r2, #12
 8004fe2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	895b      	ldrh	r3, [r3, #10]
 8004fe8:	461a      	mov	r2, r3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	685a      	ldr	r2, [r3, #4]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	891b      	ldrh	r3, [r3, #8]
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	899b      	ldrh	r3, [r3, #12]
 8005004:	461a      	mov	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005010:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f005 fe02 	bl	800ac1c <HAL_UART_Init>
 8005018:	4603      	mov	r3, r0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3708      	adds	r7, #8
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	24000058 	.word	0x24000058

08005028 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800502c:	2000      	movs	r0, #0
 800502e:	f7fe ff9d 	bl	8003f6c <BSP_PB_Callback>
}
 8005032:	bf00      	nop
 8005034:	bd80      	pop	{r7, pc}
	...

08005038 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b08a      	sub	sp, #40	@ 0x28
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8005040:	4b27      	ldr	r3, [pc, #156]	@ (80050e0 <COM1_MspInit+0xa8>)
 8005042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005046:	4a26      	ldr	r2, [pc, #152]	@ (80050e0 <COM1_MspInit+0xa8>)
 8005048:	f043 0308 	orr.w	r3, r3, #8
 800504c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005050:	4b23      	ldr	r3, [pc, #140]	@ (80050e0 <COM1_MspInit+0xa8>)
 8005052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005056:	f003 0308 	and.w	r3, r3, #8
 800505a:	613b      	str	r3, [r7, #16]
 800505c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800505e:	4b20      	ldr	r3, [pc, #128]	@ (80050e0 <COM1_MspInit+0xa8>)
 8005060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005064:	4a1e      	ldr	r2, [pc, #120]	@ (80050e0 <COM1_MspInit+0xa8>)
 8005066:	f043 0308 	orr.w	r3, r3, #8
 800506a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800506e:	4b1c      	ldr	r3, [pc, #112]	@ (80050e0 <COM1_MspInit+0xa8>)
 8005070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005074:	f003 0308 	and.w	r3, r3, #8
 8005078:	60fb      	str	r3, [r7, #12]
 800507a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800507c:	4b18      	ldr	r3, [pc, #96]	@ (80050e0 <COM1_MspInit+0xa8>)
 800507e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005082:	4a17      	ldr	r2, [pc, #92]	@ (80050e0 <COM1_MspInit+0xa8>)
 8005084:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005088:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800508c:	4b14      	ldr	r3, [pc, #80]	@ (80050e0 <COM1_MspInit+0xa8>)
 800508e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005092:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005096:	60bb      	str	r3, [r7, #8]
 8005098:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 800509a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800509e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80050a0:	2302      	movs	r3, #2
 80050a2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80050a4:	2302      	movs	r3, #2
 80050a6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80050a8:	2301      	movs	r3, #1
 80050aa:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80050ac:	2307      	movs	r3, #7
 80050ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80050b0:	f107 0314 	add.w	r3, r7, #20
 80050b4:	4619      	mov	r1, r3
 80050b6:	480b      	ldr	r0, [pc, #44]	@ (80050e4 <COM1_MspInit+0xac>)
 80050b8:	f001 fd36 	bl	8006b28 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80050bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80050c0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80050c2:	2302      	movs	r3, #2
 80050c4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80050c6:	2307      	movs	r3, #7
 80050c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80050ca:	f107 0314 	add.w	r3, r7, #20
 80050ce:	4619      	mov	r1, r3
 80050d0:	4804      	ldr	r0, [pc, #16]	@ (80050e4 <COM1_MspInit+0xac>)
 80050d2:	f001 fd29 	bl	8006b28 <HAL_GPIO_Init>
}
 80050d6:	bf00      	nop
 80050d8:	3728      	adds	r7, #40	@ 0x28
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	58024400 	.word	0x58024400
 80050e4:	58020c00 	.word	0x58020c00

080050e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050ee:	2003      	movs	r0, #3
 80050f0:	f000 f97c 	bl	80053ec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80050f4:	f002 fdb8 	bl	8007c68 <HAL_RCC_GetSysClockFreq>
 80050f8:	4602      	mov	r2, r0
 80050fa:	4b15      	ldr	r3, [pc, #84]	@ (8005150 <HAL_Init+0x68>)
 80050fc:	699b      	ldr	r3, [r3, #24]
 80050fe:	0a1b      	lsrs	r3, r3, #8
 8005100:	f003 030f 	and.w	r3, r3, #15
 8005104:	4913      	ldr	r1, [pc, #76]	@ (8005154 <HAL_Init+0x6c>)
 8005106:	5ccb      	ldrb	r3, [r1, r3]
 8005108:	f003 031f 	and.w	r3, r3, #31
 800510c:	fa22 f303 	lsr.w	r3, r2, r3
 8005110:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005112:	4b0f      	ldr	r3, [pc, #60]	@ (8005150 <HAL_Init+0x68>)
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	f003 030f 	and.w	r3, r3, #15
 800511a:	4a0e      	ldr	r2, [pc, #56]	@ (8005154 <HAL_Init+0x6c>)
 800511c:	5cd3      	ldrb	r3, [r2, r3]
 800511e:	f003 031f 	and.w	r3, r3, #31
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	fa22 f303 	lsr.w	r3, r2, r3
 8005128:	4a0b      	ldr	r2, [pc, #44]	@ (8005158 <HAL_Init+0x70>)
 800512a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800512c:	4a0b      	ldr	r2, [pc, #44]	@ (800515c <HAL_Init+0x74>)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005132:	200f      	movs	r0, #15
 8005134:	f000 f814 	bl	8005160 <HAL_InitTick>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d001      	beq.n	8005142 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e002      	b.n	8005148 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005142:	f7ff f8ad 	bl	80042a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005146:	2300      	movs	r3, #0
}
 8005148:	4618      	mov	r0, r3
 800514a:	3708      	adds	r7, #8
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	58024400 	.word	0x58024400
 8005154:	08016100 	.word	0x08016100
 8005158:	24000004 	.word	0x24000004
 800515c:	24000000 	.word	0x24000000

08005160 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005168:	4b15      	ldr	r3, [pc, #84]	@ (80051c0 <HAL_InitTick+0x60>)
 800516a:	781b      	ldrb	r3, [r3, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e021      	b.n	80051b8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005174:	4b13      	ldr	r3, [pc, #76]	@ (80051c4 <HAL_InitTick+0x64>)
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	4b11      	ldr	r3, [pc, #68]	@ (80051c0 <HAL_InitTick+0x60>)
 800517a:	781b      	ldrb	r3, [r3, #0]
 800517c:	4619      	mov	r1, r3
 800517e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005182:	fbb3 f3f1 	udiv	r3, r3, r1
 8005186:	fbb2 f3f3 	udiv	r3, r2, r3
 800518a:	4618      	mov	r0, r3
 800518c:	f000 f961 	bl	8005452 <HAL_SYSTICK_Config>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e00e      	b.n	80051b8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2b0f      	cmp	r3, #15
 800519e:	d80a      	bhi.n	80051b6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80051a0:	2200      	movs	r2, #0
 80051a2:	6879      	ldr	r1, [r7, #4]
 80051a4:	f04f 30ff 	mov.w	r0, #4294967295
 80051a8:	f000 f92b 	bl	8005402 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80051ac:	4a06      	ldr	r2, [pc, #24]	@ (80051c8 <HAL_InitTick+0x68>)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
 80051b4:	e000      	b.n	80051b8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3708      	adds	r7, #8
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	24000078 	.word	0x24000078
 80051c4:	24000000 	.word	0x24000000
 80051c8:	24000074 	.word	0x24000074

080051cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80051cc:	b480      	push	{r7}
 80051ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80051d0:	4b06      	ldr	r3, [pc, #24]	@ (80051ec <HAL_IncTick+0x20>)
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	461a      	mov	r2, r3
 80051d6:	4b06      	ldr	r3, [pc, #24]	@ (80051f0 <HAL_IncTick+0x24>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4413      	add	r3, r2
 80051dc:	4a04      	ldr	r2, [pc, #16]	@ (80051f0 <HAL_IncTick+0x24>)
 80051de:	6013      	str	r3, [r2, #0]
}
 80051e0:	bf00      	nop
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	24000078 	.word	0x24000078
 80051f0:	24000a08 	.word	0x24000a08

080051f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80051f4:	b480      	push	{r7}
 80051f6:	af00      	add	r7, sp, #0
  return uwTick;
 80051f8:	4b03      	ldr	r3, [pc, #12]	@ (8005208 <HAL_GetTick+0x14>)
 80051fa:	681b      	ldr	r3, [r3, #0]
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	24000a08 	.word	0x24000a08

0800520c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005210:	4b03      	ldr	r3, [pc, #12]	@ (8005220 <HAL_GetREVID+0x14>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	0c1b      	lsrs	r3, r3, #16
}
 8005216:	4618      	mov	r0, r3
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr
 8005220:	5c001000 	.word	0x5c001000

08005224 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800522c:	4b06      	ldr	r3, [pc, #24]	@ (8005248 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8005234:	4904      	ldr	r1, [pc, #16]	@ (8005248 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4313      	orrs	r3, r2
 800523a:	604b      	str	r3, [r1, #4]
}
 800523c:	bf00      	nop
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr
 8005248:	58000400 	.word	0x58000400

0800524c <__NVIC_SetPriorityGrouping>:
{
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f003 0307 	and.w	r3, r3, #7
 800525a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800525c:	4b0b      	ldr	r3, [pc, #44]	@ (800528c <__NVIC_SetPriorityGrouping+0x40>)
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005262:	68ba      	ldr	r2, [r7, #8]
 8005264:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005268:	4013      	ands	r3, r2
 800526a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005274:	4b06      	ldr	r3, [pc, #24]	@ (8005290 <__NVIC_SetPriorityGrouping+0x44>)
 8005276:	4313      	orrs	r3, r2
 8005278:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800527a:	4a04      	ldr	r2, [pc, #16]	@ (800528c <__NVIC_SetPriorityGrouping+0x40>)
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	60d3      	str	r3, [r2, #12]
}
 8005280:	bf00      	nop
 8005282:	3714      	adds	r7, #20
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr
 800528c:	e000ed00 	.word	0xe000ed00
 8005290:	05fa0000 	.word	0x05fa0000

08005294 <__NVIC_GetPriorityGrouping>:
{
 8005294:	b480      	push	{r7}
 8005296:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005298:	4b04      	ldr	r3, [pc, #16]	@ (80052ac <__NVIC_GetPriorityGrouping+0x18>)
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	0a1b      	lsrs	r3, r3, #8
 800529e:	f003 0307 	and.w	r3, r3, #7
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr
 80052ac:	e000ed00 	.word	0xe000ed00

080052b0 <__NVIC_EnableIRQ>:
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	4603      	mov	r3, r0
 80052b8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80052ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	db0b      	blt.n	80052da <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052c2:	88fb      	ldrh	r3, [r7, #6]
 80052c4:	f003 021f 	and.w	r2, r3, #31
 80052c8:	4907      	ldr	r1, [pc, #28]	@ (80052e8 <__NVIC_EnableIRQ+0x38>)
 80052ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052ce:	095b      	lsrs	r3, r3, #5
 80052d0:	2001      	movs	r0, #1
 80052d2:	fa00 f202 	lsl.w	r2, r0, r2
 80052d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80052da:	bf00      	nop
 80052dc:	370c      	adds	r7, #12
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	e000e100 	.word	0xe000e100

080052ec <__NVIC_SetPriority>:
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	4603      	mov	r3, r0
 80052f4:	6039      	str	r1, [r7, #0]
 80052f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80052f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	db0a      	blt.n	8005316 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	b2da      	uxtb	r2, r3
 8005304:	490c      	ldr	r1, [pc, #48]	@ (8005338 <__NVIC_SetPriority+0x4c>)
 8005306:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800530a:	0112      	lsls	r2, r2, #4
 800530c:	b2d2      	uxtb	r2, r2
 800530e:	440b      	add	r3, r1
 8005310:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005314:	e00a      	b.n	800532c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	b2da      	uxtb	r2, r3
 800531a:	4908      	ldr	r1, [pc, #32]	@ (800533c <__NVIC_SetPriority+0x50>)
 800531c:	88fb      	ldrh	r3, [r7, #6]
 800531e:	f003 030f 	and.w	r3, r3, #15
 8005322:	3b04      	subs	r3, #4
 8005324:	0112      	lsls	r2, r2, #4
 8005326:	b2d2      	uxtb	r2, r2
 8005328:	440b      	add	r3, r1
 800532a:	761a      	strb	r2, [r3, #24]
}
 800532c:	bf00      	nop
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr
 8005338:	e000e100 	.word	0xe000e100
 800533c:	e000ed00 	.word	0xe000ed00

08005340 <NVIC_EncodePriority>:
{
 8005340:	b480      	push	{r7}
 8005342:	b089      	sub	sp, #36	@ 0x24
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f003 0307 	and.w	r3, r3, #7
 8005352:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	f1c3 0307 	rsb	r3, r3, #7
 800535a:	2b04      	cmp	r3, #4
 800535c:	bf28      	it	cs
 800535e:	2304      	movcs	r3, #4
 8005360:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	3304      	adds	r3, #4
 8005366:	2b06      	cmp	r3, #6
 8005368:	d902      	bls.n	8005370 <NVIC_EncodePriority+0x30>
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	3b03      	subs	r3, #3
 800536e:	e000      	b.n	8005372 <NVIC_EncodePriority+0x32>
 8005370:	2300      	movs	r3, #0
 8005372:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005374:	f04f 32ff 	mov.w	r2, #4294967295
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	fa02 f303 	lsl.w	r3, r2, r3
 800537e:	43da      	mvns	r2, r3
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	401a      	ands	r2, r3
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005388:	f04f 31ff 	mov.w	r1, #4294967295
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	fa01 f303 	lsl.w	r3, r1, r3
 8005392:	43d9      	mvns	r1, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005398:	4313      	orrs	r3, r2
}
 800539a:	4618      	mov	r0, r3
 800539c:	3724      	adds	r7, #36	@ 0x24
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
	...

080053a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	3b01      	subs	r3, #1
 80053b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053b8:	d301      	bcc.n	80053be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80053ba:	2301      	movs	r3, #1
 80053bc:	e00f      	b.n	80053de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80053be:	4a0a      	ldr	r2, [pc, #40]	@ (80053e8 <SysTick_Config+0x40>)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	3b01      	subs	r3, #1
 80053c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80053c6:	210f      	movs	r1, #15
 80053c8:	f04f 30ff 	mov.w	r0, #4294967295
 80053cc:	f7ff ff8e 	bl	80052ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80053d0:	4b05      	ldr	r3, [pc, #20]	@ (80053e8 <SysTick_Config+0x40>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80053d6:	4b04      	ldr	r3, [pc, #16]	@ (80053e8 <SysTick_Config+0x40>)
 80053d8:	2207      	movs	r2, #7
 80053da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3708      	adds	r7, #8
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	e000e010 	.word	0xe000e010

080053ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b082      	sub	sp, #8
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f7ff ff29 	bl	800524c <__NVIC_SetPriorityGrouping>
}
 80053fa:	bf00      	nop
 80053fc:	3708      	adds	r7, #8
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005402:	b580      	push	{r7, lr}
 8005404:	b086      	sub	sp, #24
 8005406:	af00      	add	r7, sp, #0
 8005408:	4603      	mov	r3, r0
 800540a:	60b9      	str	r1, [r7, #8]
 800540c:	607a      	str	r2, [r7, #4]
 800540e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005410:	f7ff ff40 	bl	8005294 <__NVIC_GetPriorityGrouping>
 8005414:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	68b9      	ldr	r1, [r7, #8]
 800541a:	6978      	ldr	r0, [r7, #20]
 800541c:	f7ff ff90 	bl	8005340 <NVIC_EncodePriority>
 8005420:	4602      	mov	r2, r0
 8005422:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005426:	4611      	mov	r1, r2
 8005428:	4618      	mov	r0, r3
 800542a:	f7ff ff5f 	bl	80052ec <__NVIC_SetPriority>
}
 800542e:	bf00      	nop
 8005430:	3718      	adds	r7, #24
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}

08005436 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005436:	b580      	push	{r7, lr}
 8005438:	b082      	sub	sp, #8
 800543a:	af00      	add	r7, sp, #0
 800543c:	4603      	mov	r3, r0
 800543e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005440:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005444:	4618      	mov	r0, r3
 8005446:	f7ff ff33 	bl	80052b0 <__NVIC_EnableIRQ>
}
 800544a:	bf00      	nop
 800544c:	3708      	adds	r7, #8
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005452:	b580      	push	{r7, lr}
 8005454:	b082      	sub	sp, #8
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f7ff ffa4 	bl	80053a8 <SysTick_Config>
 8005460:	4603      	mov	r3, r0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3708      	adds	r7, #8
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
	...

0800546c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 800546c:	b480      	push	{r7}
 800546e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8005470:	4b06      	ldr	r3, [pc, #24]	@ (800548c <HAL_GetCurrentCPUID+0x20>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005478:	2b70      	cmp	r3, #112	@ 0x70
 800547a:	d101      	bne.n	8005480 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 800547c:	2303      	movs	r3, #3
 800547e:	e000      	b.n	8005482 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8005480:	2301      	movs	r3, #1
  }
}
 8005482:	4618      	mov	r0, r3
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr
 800548c:	e000ed00 	.word	0xe000ed00

08005490 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005498:	f7ff feac 	bl	80051f4 <HAL_GetTick>
 800549c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d101      	bne.n	80054a8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e2dc      	b.n	8005a62 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d008      	beq.n	80054c6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2280      	movs	r2, #128	@ 0x80
 80054b8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e2cd      	b.n	8005a62 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a76      	ldr	r2, [pc, #472]	@ (80056a4 <HAL_DMA_Abort+0x214>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d04a      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a74      	ldr	r2, [pc, #464]	@ (80056a8 <HAL_DMA_Abort+0x218>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d045      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a73      	ldr	r2, [pc, #460]	@ (80056ac <HAL_DMA_Abort+0x21c>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d040      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a71      	ldr	r2, [pc, #452]	@ (80056b0 <HAL_DMA_Abort+0x220>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d03b      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a70      	ldr	r2, [pc, #448]	@ (80056b4 <HAL_DMA_Abort+0x224>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d036      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a6e      	ldr	r2, [pc, #440]	@ (80056b8 <HAL_DMA_Abort+0x228>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d031      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a6d      	ldr	r2, [pc, #436]	@ (80056bc <HAL_DMA_Abort+0x22c>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d02c      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a6b      	ldr	r2, [pc, #428]	@ (80056c0 <HAL_DMA_Abort+0x230>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d027      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a6a      	ldr	r2, [pc, #424]	@ (80056c4 <HAL_DMA_Abort+0x234>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d022      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a68      	ldr	r2, [pc, #416]	@ (80056c8 <HAL_DMA_Abort+0x238>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d01d      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a67      	ldr	r2, [pc, #412]	@ (80056cc <HAL_DMA_Abort+0x23c>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d018      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a65      	ldr	r2, [pc, #404]	@ (80056d0 <HAL_DMA_Abort+0x240>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d013      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a64      	ldr	r2, [pc, #400]	@ (80056d4 <HAL_DMA_Abort+0x244>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d00e      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a62      	ldr	r2, [pc, #392]	@ (80056d8 <HAL_DMA_Abort+0x248>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d009      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a61      	ldr	r2, [pc, #388]	@ (80056dc <HAL_DMA_Abort+0x24c>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d004      	beq.n	8005566 <HAL_DMA_Abort+0xd6>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a5f      	ldr	r2, [pc, #380]	@ (80056e0 <HAL_DMA_Abort+0x250>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d101      	bne.n	800556a <HAL_DMA_Abort+0xda>
 8005566:	2301      	movs	r3, #1
 8005568:	e000      	b.n	800556c <HAL_DMA_Abort+0xdc>
 800556a:	2300      	movs	r3, #0
 800556c:	2b00      	cmp	r3, #0
 800556e:	d013      	beq.n	8005598 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f022 021e 	bic.w	r2, r2, #30
 800557e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	695a      	ldr	r2, [r3, #20]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800558e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	617b      	str	r3, [r7, #20]
 8005596:	e00a      	b.n	80055ae <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 020e 	bic.w	r2, r2, #14
 80055a6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a3c      	ldr	r2, [pc, #240]	@ (80056a4 <HAL_DMA_Abort+0x214>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d072      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a3a      	ldr	r2, [pc, #232]	@ (80056a8 <HAL_DMA_Abort+0x218>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d06d      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a39      	ldr	r2, [pc, #228]	@ (80056ac <HAL_DMA_Abort+0x21c>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d068      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a37      	ldr	r2, [pc, #220]	@ (80056b0 <HAL_DMA_Abort+0x220>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d063      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a36      	ldr	r2, [pc, #216]	@ (80056b4 <HAL_DMA_Abort+0x224>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d05e      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a34      	ldr	r2, [pc, #208]	@ (80056b8 <HAL_DMA_Abort+0x228>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d059      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a33      	ldr	r2, [pc, #204]	@ (80056bc <HAL_DMA_Abort+0x22c>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d054      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a31      	ldr	r2, [pc, #196]	@ (80056c0 <HAL_DMA_Abort+0x230>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d04f      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a30      	ldr	r2, [pc, #192]	@ (80056c4 <HAL_DMA_Abort+0x234>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d04a      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a2e      	ldr	r2, [pc, #184]	@ (80056c8 <HAL_DMA_Abort+0x238>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d045      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a2d      	ldr	r2, [pc, #180]	@ (80056cc <HAL_DMA_Abort+0x23c>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d040      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a2b      	ldr	r2, [pc, #172]	@ (80056d0 <HAL_DMA_Abort+0x240>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d03b      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a2a      	ldr	r2, [pc, #168]	@ (80056d4 <HAL_DMA_Abort+0x244>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d036      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a28      	ldr	r2, [pc, #160]	@ (80056d8 <HAL_DMA_Abort+0x248>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d031      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a27      	ldr	r2, [pc, #156]	@ (80056dc <HAL_DMA_Abort+0x24c>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d02c      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a25      	ldr	r2, [pc, #148]	@ (80056e0 <HAL_DMA_Abort+0x250>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d027      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a24      	ldr	r2, [pc, #144]	@ (80056e4 <HAL_DMA_Abort+0x254>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d022      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a22      	ldr	r2, [pc, #136]	@ (80056e8 <HAL_DMA_Abort+0x258>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d01d      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a21      	ldr	r2, [pc, #132]	@ (80056ec <HAL_DMA_Abort+0x25c>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d018      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a1f      	ldr	r2, [pc, #124]	@ (80056f0 <HAL_DMA_Abort+0x260>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d013      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a1e      	ldr	r2, [pc, #120]	@ (80056f4 <HAL_DMA_Abort+0x264>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d00e      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a1c      	ldr	r2, [pc, #112]	@ (80056f8 <HAL_DMA_Abort+0x268>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d009      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a1b      	ldr	r2, [pc, #108]	@ (80056fc <HAL_DMA_Abort+0x26c>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d004      	beq.n	800569e <HAL_DMA_Abort+0x20e>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a19      	ldr	r2, [pc, #100]	@ (8005700 <HAL_DMA_Abort+0x270>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d132      	bne.n	8005704 <HAL_DMA_Abort+0x274>
 800569e:	2301      	movs	r3, #1
 80056a0:	e031      	b.n	8005706 <HAL_DMA_Abort+0x276>
 80056a2:	bf00      	nop
 80056a4:	40020010 	.word	0x40020010
 80056a8:	40020028 	.word	0x40020028
 80056ac:	40020040 	.word	0x40020040
 80056b0:	40020058 	.word	0x40020058
 80056b4:	40020070 	.word	0x40020070
 80056b8:	40020088 	.word	0x40020088
 80056bc:	400200a0 	.word	0x400200a0
 80056c0:	400200b8 	.word	0x400200b8
 80056c4:	40020410 	.word	0x40020410
 80056c8:	40020428 	.word	0x40020428
 80056cc:	40020440 	.word	0x40020440
 80056d0:	40020458 	.word	0x40020458
 80056d4:	40020470 	.word	0x40020470
 80056d8:	40020488 	.word	0x40020488
 80056dc:	400204a0 	.word	0x400204a0
 80056e0:	400204b8 	.word	0x400204b8
 80056e4:	58025408 	.word	0x58025408
 80056e8:	5802541c 	.word	0x5802541c
 80056ec:	58025430 	.word	0x58025430
 80056f0:	58025444 	.word	0x58025444
 80056f4:	58025458 	.word	0x58025458
 80056f8:	5802546c 	.word	0x5802546c
 80056fc:	58025480 	.word	0x58025480
 8005700:	58025494 	.word	0x58025494
 8005704:	2300      	movs	r3, #0
 8005706:	2b00      	cmp	r3, #0
 8005708:	d007      	beq.n	800571a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005714:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005718:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a6d      	ldr	r2, [pc, #436]	@ (80058d4 <HAL_DMA_Abort+0x444>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d04a      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a6b      	ldr	r2, [pc, #428]	@ (80058d8 <HAL_DMA_Abort+0x448>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d045      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a6a      	ldr	r2, [pc, #424]	@ (80058dc <HAL_DMA_Abort+0x44c>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d040      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a68      	ldr	r2, [pc, #416]	@ (80058e0 <HAL_DMA_Abort+0x450>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d03b      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a67      	ldr	r2, [pc, #412]	@ (80058e4 <HAL_DMA_Abort+0x454>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d036      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a65      	ldr	r2, [pc, #404]	@ (80058e8 <HAL_DMA_Abort+0x458>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d031      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a64      	ldr	r2, [pc, #400]	@ (80058ec <HAL_DMA_Abort+0x45c>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d02c      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a62      	ldr	r2, [pc, #392]	@ (80058f0 <HAL_DMA_Abort+0x460>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d027      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a61      	ldr	r2, [pc, #388]	@ (80058f4 <HAL_DMA_Abort+0x464>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d022      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a5f      	ldr	r2, [pc, #380]	@ (80058f8 <HAL_DMA_Abort+0x468>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d01d      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a5e      	ldr	r2, [pc, #376]	@ (80058fc <HAL_DMA_Abort+0x46c>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d018      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a5c      	ldr	r2, [pc, #368]	@ (8005900 <HAL_DMA_Abort+0x470>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d013      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a5b      	ldr	r2, [pc, #364]	@ (8005904 <HAL_DMA_Abort+0x474>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d00e      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a59      	ldr	r2, [pc, #356]	@ (8005908 <HAL_DMA_Abort+0x478>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d009      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a58      	ldr	r2, [pc, #352]	@ (800590c <HAL_DMA_Abort+0x47c>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d004      	beq.n	80057ba <HAL_DMA_Abort+0x32a>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a56      	ldr	r2, [pc, #344]	@ (8005910 <HAL_DMA_Abort+0x480>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d108      	bne.n	80057cc <HAL_DMA_Abort+0x33c>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f022 0201 	bic.w	r2, r2, #1
 80057c8:	601a      	str	r2, [r3, #0]
 80057ca:	e007      	b.n	80057dc <HAL_DMA_Abort+0x34c>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f022 0201 	bic.w	r2, r2, #1
 80057da:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80057dc:	e013      	b.n	8005806 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80057de:	f7ff fd09 	bl	80051f4 <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	2b05      	cmp	r3, #5
 80057ea:	d90c      	bls.n	8005806 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2220      	movs	r2, #32
 80057f0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2203      	movs	r2, #3
 80057f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e12d      	b.n	8005a62 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1e5      	bne.n	80057de <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a2f      	ldr	r2, [pc, #188]	@ (80058d4 <HAL_DMA_Abort+0x444>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d04a      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a2d      	ldr	r2, [pc, #180]	@ (80058d8 <HAL_DMA_Abort+0x448>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d045      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a2c      	ldr	r2, [pc, #176]	@ (80058dc <HAL_DMA_Abort+0x44c>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d040      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a2a      	ldr	r2, [pc, #168]	@ (80058e0 <HAL_DMA_Abort+0x450>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d03b      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a29      	ldr	r2, [pc, #164]	@ (80058e4 <HAL_DMA_Abort+0x454>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d036      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a27      	ldr	r2, [pc, #156]	@ (80058e8 <HAL_DMA_Abort+0x458>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d031      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a26      	ldr	r2, [pc, #152]	@ (80058ec <HAL_DMA_Abort+0x45c>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d02c      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a24      	ldr	r2, [pc, #144]	@ (80058f0 <HAL_DMA_Abort+0x460>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d027      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a23      	ldr	r2, [pc, #140]	@ (80058f4 <HAL_DMA_Abort+0x464>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d022      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a21      	ldr	r2, [pc, #132]	@ (80058f8 <HAL_DMA_Abort+0x468>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d01d      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a20      	ldr	r2, [pc, #128]	@ (80058fc <HAL_DMA_Abort+0x46c>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d018      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a1e      	ldr	r2, [pc, #120]	@ (8005900 <HAL_DMA_Abort+0x470>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d013      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a1d      	ldr	r2, [pc, #116]	@ (8005904 <HAL_DMA_Abort+0x474>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d00e      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a1b      	ldr	r2, [pc, #108]	@ (8005908 <HAL_DMA_Abort+0x478>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d009      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a1a      	ldr	r2, [pc, #104]	@ (800590c <HAL_DMA_Abort+0x47c>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d004      	beq.n	80058b2 <HAL_DMA_Abort+0x422>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a18      	ldr	r2, [pc, #96]	@ (8005910 <HAL_DMA_Abort+0x480>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d101      	bne.n	80058b6 <HAL_DMA_Abort+0x426>
 80058b2:	2301      	movs	r3, #1
 80058b4:	e000      	b.n	80058b8 <HAL_DMA_Abort+0x428>
 80058b6:	2300      	movs	r3, #0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d02b      	beq.n	8005914 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058c6:	f003 031f 	and.w	r3, r3, #31
 80058ca:	223f      	movs	r2, #63	@ 0x3f
 80058cc:	409a      	lsls	r2, r3
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	609a      	str	r2, [r3, #8]
 80058d2:	e02a      	b.n	800592a <HAL_DMA_Abort+0x49a>
 80058d4:	40020010 	.word	0x40020010
 80058d8:	40020028 	.word	0x40020028
 80058dc:	40020040 	.word	0x40020040
 80058e0:	40020058 	.word	0x40020058
 80058e4:	40020070 	.word	0x40020070
 80058e8:	40020088 	.word	0x40020088
 80058ec:	400200a0 	.word	0x400200a0
 80058f0:	400200b8 	.word	0x400200b8
 80058f4:	40020410 	.word	0x40020410
 80058f8:	40020428 	.word	0x40020428
 80058fc:	40020440 	.word	0x40020440
 8005900:	40020458 	.word	0x40020458
 8005904:	40020470 	.word	0x40020470
 8005908:	40020488 	.word	0x40020488
 800590c:	400204a0 	.word	0x400204a0
 8005910:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005918:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800591e:	f003 031f 	and.w	r3, r3, #31
 8005922:	2201      	movs	r2, #1
 8005924:	409a      	lsls	r2, r3
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a4f      	ldr	r2, [pc, #316]	@ (8005a6c <HAL_DMA_Abort+0x5dc>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d072      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a4d      	ldr	r2, [pc, #308]	@ (8005a70 <HAL_DMA_Abort+0x5e0>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d06d      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a4c      	ldr	r2, [pc, #304]	@ (8005a74 <HAL_DMA_Abort+0x5e4>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d068      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a4a      	ldr	r2, [pc, #296]	@ (8005a78 <HAL_DMA_Abort+0x5e8>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d063      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a49      	ldr	r2, [pc, #292]	@ (8005a7c <HAL_DMA_Abort+0x5ec>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d05e      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a47      	ldr	r2, [pc, #284]	@ (8005a80 <HAL_DMA_Abort+0x5f0>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d059      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a46      	ldr	r2, [pc, #280]	@ (8005a84 <HAL_DMA_Abort+0x5f4>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d054      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a44      	ldr	r2, [pc, #272]	@ (8005a88 <HAL_DMA_Abort+0x5f8>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d04f      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a43      	ldr	r2, [pc, #268]	@ (8005a8c <HAL_DMA_Abort+0x5fc>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d04a      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a41      	ldr	r2, [pc, #260]	@ (8005a90 <HAL_DMA_Abort+0x600>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d045      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a40      	ldr	r2, [pc, #256]	@ (8005a94 <HAL_DMA_Abort+0x604>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d040      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a3e      	ldr	r2, [pc, #248]	@ (8005a98 <HAL_DMA_Abort+0x608>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d03b      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a3d      	ldr	r2, [pc, #244]	@ (8005a9c <HAL_DMA_Abort+0x60c>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d036      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a3b      	ldr	r2, [pc, #236]	@ (8005aa0 <HAL_DMA_Abort+0x610>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d031      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a3a      	ldr	r2, [pc, #232]	@ (8005aa4 <HAL_DMA_Abort+0x614>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d02c      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a38      	ldr	r2, [pc, #224]	@ (8005aa8 <HAL_DMA_Abort+0x618>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d027      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a37      	ldr	r2, [pc, #220]	@ (8005aac <HAL_DMA_Abort+0x61c>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d022      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a35      	ldr	r2, [pc, #212]	@ (8005ab0 <HAL_DMA_Abort+0x620>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d01d      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a34      	ldr	r2, [pc, #208]	@ (8005ab4 <HAL_DMA_Abort+0x624>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d018      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a32      	ldr	r2, [pc, #200]	@ (8005ab8 <HAL_DMA_Abort+0x628>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d013      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a31      	ldr	r2, [pc, #196]	@ (8005abc <HAL_DMA_Abort+0x62c>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d00e      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a2f      	ldr	r2, [pc, #188]	@ (8005ac0 <HAL_DMA_Abort+0x630>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d009      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a2e      	ldr	r2, [pc, #184]	@ (8005ac4 <HAL_DMA_Abort+0x634>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d004      	beq.n	8005a1a <HAL_DMA_Abort+0x58a>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a2c      	ldr	r2, [pc, #176]	@ (8005ac8 <HAL_DMA_Abort+0x638>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d101      	bne.n	8005a1e <HAL_DMA_Abort+0x58e>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e000      	b.n	8005a20 <HAL_DMA_Abort+0x590>
 8005a1e:	2300      	movs	r3, #0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d015      	beq.n	8005a50 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005a2c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d00c      	beq.n	8005a50 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a44:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005a4e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005a60:	2300      	movs	r3, #0
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3718      	adds	r7, #24
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	40020010 	.word	0x40020010
 8005a70:	40020028 	.word	0x40020028
 8005a74:	40020040 	.word	0x40020040
 8005a78:	40020058 	.word	0x40020058
 8005a7c:	40020070 	.word	0x40020070
 8005a80:	40020088 	.word	0x40020088
 8005a84:	400200a0 	.word	0x400200a0
 8005a88:	400200b8 	.word	0x400200b8
 8005a8c:	40020410 	.word	0x40020410
 8005a90:	40020428 	.word	0x40020428
 8005a94:	40020440 	.word	0x40020440
 8005a98:	40020458 	.word	0x40020458
 8005a9c:	40020470 	.word	0x40020470
 8005aa0:	40020488 	.word	0x40020488
 8005aa4:	400204a0 	.word	0x400204a0
 8005aa8:	400204b8 	.word	0x400204b8
 8005aac:	58025408 	.word	0x58025408
 8005ab0:	5802541c 	.word	0x5802541c
 8005ab4:	58025430 	.word	0x58025430
 8005ab8:	58025444 	.word	0x58025444
 8005abc:	58025458 	.word	0x58025458
 8005ac0:	5802546c 	.word	0x5802546c
 8005ac4:	58025480 	.word	0x58025480
 8005ac8:	58025494 	.word	0x58025494

08005acc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e237      	b.n	8005f4e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b02      	cmp	r3, #2
 8005ae8:	d004      	beq.n	8005af4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2280      	movs	r2, #128	@ 0x80
 8005aee:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e22c      	b.n	8005f4e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a5c      	ldr	r2, [pc, #368]	@ (8005c6c <HAL_DMA_Abort_IT+0x1a0>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d04a      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a5b      	ldr	r2, [pc, #364]	@ (8005c70 <HAL_DMA_Abort_IT+0x1a4>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d045      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a59      	ldr	r2, [pc, #356]	@ (8005c74 <HAL_DMA_Abort_IT+0x1a8>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d040      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a58      	ldr	r2, [pc, #352]	@ (8005c78 <HAL_DMA_Abort_IT+0x1ac>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d03b      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a56      	ldr	r2, [pc, #344]	@ (8005c7c <HAL_DMA_Abort_IT+0x1b0>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d036      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a55      	ldr	r2, [pc, #340]	@ (8005c80 <HAL_DMA_Abort_IT+0x1b4>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d031      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a53      	ldr	r2, [pc, #332]	@ (8005c84 <HAL_DMA_Abort_IT+0x1b8>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d02c      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a52      	ldr	r2, [pc, #328]	@ (8005c88 <HAL_DMA_Abort_IT+0x1bc>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d027      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a50      	ldr	r2, [pc, #320]	@ (8005c8c <HAL_DMA_Abort_IT+0x1c0>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d022      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a4f      	ldr	r2, [pc, #316]	@ (8005c90 <HAL_DMA_Abort_IT+0x1c4>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d01d      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a4d      	ldr	r2, [pc, #308]	@ (8005c94 <HAL_DMA_Abort_IT+0x1c8>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d018      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a4c      	ldr	r2, [pc, #304]	@ (8005c98 <HAL_DMA_Abort_IT+0x1cc>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d013      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a4a      	ldr	r2, [pc, #296]	@ (8005c9c <HAL_DMA_Abort_IT+0x1d0>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d00e      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a49      	ldr	r2, [pc, #292]	@ (8005ca0 <HAL_DMA_Abort_IT+0x1d4>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d009      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a47      	ldr	r2, [pc, #284]	@ (8005ca4 <HAL_DMA_Abort_IT+0x1d8>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d004      	beq.n	8005b94 <HAL_DMA_Abort_IT+0xc8>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a46      	ldr	r2, [pc, #280]	@ (8005ca8 <HAL_DMA_Abort_IT+0x1dc>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d101      	bne.n	8005b98 <HAL_DMA_Abort_IT+0xcc>
 8005b94:	2301      	movs	r3, #1
 8005b96:	e000      	b.n	8005b9a <HAL_DMA_Abort_IT+0xce>
 8005b98:	2300      	movs	r3, #0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	f000 8086 	beq.w	8005cac <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2204      	movs	r2, #4
 8005ba4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a2f      	ldr	r2, [pc, #188]	@ (8005c6c <HAL_DMA_Abort_IT+0x1a0>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d04a      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a2e      	ldr	r2, [pc, #184]	@ (8005c70 <HAL_DMA_Abort_IT+0x1a4>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d045      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a2c      	ldr	r2, [pc, #176]	@ (8005c74 <HAL_DMA_Abort_IT+0x1a8>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d040      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a2b      	ldr	r2, [pc, #172]	@ (8005c78 <HAL_DMA_Abort_IT+0x1ac>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d03b      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a29      	ldr	r2, [pc, #164]	@ (8005c7c <HAL_DMA_Abort_IT+0x1b0>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d036      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a28      	ldr	r2, [pc, #160]	@ (8005c80 <HAL_DMA_Abort_IT+0x1b4>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d031      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a26      	ldr	r2, [pc, #152]	@ (8005c84 <HAL_DMA_Abort_IT+0x1b8>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d02c      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a25      	ldr	r2, [pc, #148]	@ (8005c88 <HAL_DMA_Abort_IT+0x1bc>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d027      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a23      	ldr	r2, [pc, #140]	@ (8005c8c <HAL_DMA_Abort_IT+0x1c0>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d022      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a22      	ldr	r2, [pc, #136]	@ (8005c90 <HAL_DMA_Abort_IT+0x1c4>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d01d      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a20      	ldr	r2, [pc, #128]	@ (8005c94 <HAL_DMA_Abort_IT+0x1c8>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d018      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a1f      	ldr	r2, [pc, #124]	@ (8005c98 <HAL_DMA_Abort_IT+0x1cc>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d013      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a1d      	ldr	r2, [pc, #116]	@ (8005c9c <HAL_DMA_Abort_IT+0x1d0>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d00e      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8005ca0 <HAL_DMA_Abort_IT+0x1d4>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d009      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a1a      	ldr	r2, [pc, #104]	@ (8005ca4 <HAL_DMA_Abort_IT+0x1d8>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d004      	beq.n	8005c48 <HAL_DMA_Abort_IT+0x17c>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a19      	ldr	r2, [pc, #100]	@ (8005ca8 <HAL_DMA_Abort_IT+0x1dc>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d108      	bne.n	8005c5a <HAL_DMA_Abort_IT+0x18e>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f022 0201 	bic.w	r2, r2, #1
 8005c56:	601a      	str	r2, [r3, #0]
 8005c58:	e178      	b.n	8005f4c <HAL_DMA_Abort_IT+0x480>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f022 0201 	bic.w	r2, r2, #1
 8005c68:	601a      	str	r2, [r3, #0]
 8005c6a:	e16f      	b.n	8005f4c <HAL_DMA_Abort_IT+0x480>
 8005c6c:	40020010 	.word	0x40020010
 8005c70:	40020028 	.word	0x40020028
 8005c74:	40020040 	.word	0x40020040
 8005c78:	40020058 	.word	0x40020058
 8005c7c:	40020070 	.word	0x40020070
 8005c80:	40020088 	.word	0x40020088
 8005c84:	400200a0 	.word	0x400200a0
 8005c88:	400200b8 	.word	0x400200b8
 8005c8c:	40020410 	.word	0x40020410
 8005c90:	40020428 	.word	0x40020428
 8005c94:	40020440 	.word	0x40020440
 8005c98:	40020458 	.word	0x40020458
 8005c9c:	40020470 	.word	0x40020470
 8005ca0:	40020488 	.word	0x40020488
 8005ca4:	400204a0 	.word	0x400204a0
 8005ca8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 020e 	bic.w	r2, r2, #14
 8005cba:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a6c      	ldr	r2, [pc, #432]	@ (8005e74 <HAL_DMA_Abort_IT+0x3a8>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d04a      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a6b      	ldr	r2, [pc, #428]	@ (8005e78 <HAL_DMA_Abort_IT+0x3ac>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d045      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a69      	ldr	r2, [pc, #420]	@ (8005e7c <HAL_DMA_Abort_IT+0x3b0>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d040      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a68      	ldr	r2, [pc, #416]	@ (8005e80 <HAL_DMA_Abort_IT+0x3b4>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d03b      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a66      	ldr	r2, [pc, #408]	@ (8005e84 <HAL_DMA_Abort_IT+0x3b8>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d036      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a65      	ldr	r2, [pc, #404]	@ (8005e88 <HAL_DMA_Abort_IT+0x3bc>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d031      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a63      	ldr	r2, [pc, #396]	@ (8005e8c <HAL_DMA_Abort_IT+0x3c0>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d02c      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a62      	ldr	r2, [pc, #392]	@ (8005e90 <HAL_DMA_Abort_IT+0x3c4>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d027      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a60      	ldr	r2, [pc, #384]	@ (8005e94 <HAL_DMA_Abort_IT+0x3c8>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d022      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a5f      	ldr	r2, [pc, #380]	@ (8005e98 <HAL_DMA_Abort_IT+0x3cc>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d01d      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a5d      	ldr	r2, [pc, #372]	@ (8005e9c <HAL_DMA_Abort_IT+0x3d0>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d018      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a5c      	ldr	r2, [pc, #368]	@ (8005ea0 <HAL_DMA_Abort_IT+0x3d4>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d013      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a5a      	ldr	r2, [pc, #360]	@ (8005ea4 <HAL_DMA_Abort_IT+0x3d8>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d00e      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a59      	ldr	r2, [pc, #356]	@ (8005ea8 <HAL_DMA_Abort_IT+0x3dc>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d009      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a57      	ldr	r2, [pc, #348]	@ (8005eac <HAL_DMA_Abort_IT+0x3e0>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d004      	beq.n	8005d5c <HAL_DMA_Abort_IT+0x290>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a56      	ldr	r2, [pc, #344]	@ (8005eb0 <HAL_DMA_Abort_IT+0x3e4>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d108      	bne.n	8005d6e <HAL_DMA_Abort_IT+0x2a2>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f022 0201 	bic.w	r2, r2, #1
 8005d6a:	601a      	str	r2, [r3, #0]
 8005d6c:	e007      	b.n	8005d7e <HAL_DMA_Abort_IT+0x2b2>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f022 0201 	bic.w	r2, r2, #1
 8005d7c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a3c      	ldr	r2, [pc, #240]	@ (8005e74 <HAL_DMA_Abort_IT+0x3a8>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d072      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a3a      	ldr	r2, [pc, #232]	@ (8005e78 <HAL_DMA_Abort_IT+0x3ac>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d06d      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a39      	ldr	r2, [pc, #228]	@ (8005e7c <HAL_DMA_Abort_IT+0x3b0>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d068      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a37      	ldr	r2, [pc, #220]	@ (8005e80 <HAL_DMA_Abort_IT+0x3b4>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d063      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a36      	ldr	r2, [pc, #216]	@ (8005e84 <HAL_DMA_Abort_IT+0x3b8>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d05e      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a34      	ldr	r2, [pc, #208]	@ (8005e88 <HAL_DMA_Abort_IT+0x3bc>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d059      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a33      	ldr	r2, [pc, #204]	@ (8005e8c <HAL_DMA_Abort_IT+0x3c0>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d054      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a31      	ldr	r2, [pc, #196]	@ (8005e90 <HAL_DMA_Abort_IT+0x3c4>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d04f      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a30      	ldr	r2, [pc, #192]	@ (8005e94 <HAL_DMA_Abort_IT+0x3c8>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d04a      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a2e      	ldr	r2, [pc, #184]	@ (8005e98 <HAL_DMA_Abort_IT+0x3cc>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d045      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a2d      	ldr	r2, [pc, #180]	@ (8005e9c <HAL_DMA_Abort_IT+0x3d0>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d040      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a2b      	ldr	r2, [pc, #172]	@ (8005ea0 <HAL_DMA_Abort_IT+0x3d4>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d03b      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a2a      	ldr	r2, [pc, #168]	@ (8005ea4 <HAL_DMA_Abort_IT+0x3d8>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d036      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a28      	ldr	r2, [pc, #160]	@ (8005ea8 <HAL_DMA_Abort_IT+0x3dc>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d031      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a27      	ldr	r2, [pc, #156]	@ (8005eac <HAL_DMA_Abort_IT+0x3e0>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d02c      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a25      	ldr	r2, [pc, #148]	@ (8005eb0 <HAL_DMA_Abort_IT+0x3e4>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d027      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a24      	ldr	r2, [pc, #144]	@ (8005eb4 <HAL_DMA_Abort_IT+0x3e8>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d022      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a22      	ldr	r2, [pc, #136]	@ (8005eb8 <HAL_DMA_Abort_IT+0x3ec>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d01d      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a21      	ldr	r2, [pc, #132]	@ (8005ebc <HAL_DMA_Abort_IT+0x3f0>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d018      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a1f      	ldr	r2, [pc, #124]	@ (8005ec0 <HAL_DMA_Abort_IT+0x3f4>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d013      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a1e      	ldr	r2, [pc, #120]	@ (8005ec4 <HAL_DMA_Abort_IT+0x3f8>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d00e      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a1c      	ldr	r2, [pc, #112]	@ (8005ec8 <HAL_DMA_Abort_IT+0x3fc>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d009      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a1b      	ldr	r2, [pc, #108]	@ (8005ecc <HAL_DMA_Abort_IT+0x400>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d004      	beq.n	8005e6e <HAL_DMA_Abort_IT+0x3a2>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a19      	ldr	r2, [pc, #100]	@ (8005ed0 <HAL_DMA_Abort_IT+0x404>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d132      	bne.n	8005ed4 <HAL_DMA_Abort_IT+0x408>
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e031      	b.n	8005ed6 <HAL_DMA_Abort_IT+0x40a>
 8005e72:	bf00      	nop
 8005e74:	40020010 	.word	0x40020010
 8005e78:	40020028 	.word	0x40020028
 8005e7c:	40020040 	.word	0x40020040
 8005e80:	40020058 	.word	0x40020058
 8005e84:	40020070 	.word	0x40020070
 8005e88:	40020088 	.word	0x40020088
 8005e8c:	400200a0 	.word	0x400200a0
 8005e90:	400200b8 	.word	0x400200b8
 8005e94:	40020410 	.word	0x40020410
 8005e98:	40020428 	.word	0x40020428
 8005e9c:	40020440 	.word	0x40020440
 8005ea0:	40020458 	.word	0x40020458
 8005ea4:	40020470 	.word	0x40020470
 8005ea8:	40020488 	.word	0x40020488
 8005eac:	400204a0 	.word	0x400204a0
 8005eb0:	400204b8 	.word	0x400204b8
 8005eb4:	58025408 	.word	0x58025408
 8005eb8:	5802541c 	.word	0x5802541c
 8005ebc:	58025430 	.word	0x58025430
 8005ec0:	58025444 	.word	0x58025444
 8005ec4:	58025458 	.word	0x58025458
 8005ec8:	5802546c 	.word	0x5802546c
 8005ecc:	58025480 	.word	0x58025480
 8005ed0:	58025494 	.word	0x58025494
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d028      	beq.n	8005f2c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ee4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ee8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eee:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ef4:	f003 031f 	and.w	r3, r3, #31
 8005ef8:	2201      	movs	r2, #1
 8005efa:	409a      	lsls	r2, r3
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005f08:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00c      	beq.n	8005f2c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f20:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005f2a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d003      	beq.n	8005f4c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3710      	adds	r7, #16
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop

08005f58 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e0e3      	b.n	8006132 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d106      	bne.n	8005f82 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2220      	movs	r2, #32
 8005f78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f7fe f9ad 	bl	80042dc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f82:	4b6e      	ldr	r3, [pc, #440]	@ (800613c <HAL_ETH_Init+0x1e4>)
 8005f84:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f88:	4a6c      	ldr	r2, [pc, #432]	@ (800613c <HAL_ETH_Init+0x1e4>)
 8005f8a:	f043 0302 	orr.w	r3, r3, #2
 8005f8e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005f92:	4b6a      	ldr	r3, [pc, #424]	@ (800613c <HAL_ETH_Init+0x1e4>)
 8005f94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f98:	f003 0302 	and.w	r3, r3, #2
 8005f9c:	60bb      	str	r3, [r7, #8]
 8005f9e:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	7a1b      	ldrb	r3, [r3, #8]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d103      	bne.n	8005fb0 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8005fa8:	2000      	movs	r0, #0
 8005faa:	f7ff f93b 	bl	8005224 <HAL_SYSCFG_ETHInterfaceSelect>
 8005fae:	e003      	b.n	8005fb8 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8005fb0:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8005fb4:	f7ff f936 	bl	8005224 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8005fb8:	4b61      	ldr	r3, [pc, #388]	@ (8006140 <HAL_ETH_Init+0x1e8>)
 8005fba:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	6812      	ldr	r2, [r2, #0]
 8005fca:	f043 0301 	orr.w	r3, r3, #1
 8005fce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005fd2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005fd4:	f7ff f90e 	bl	80051f4 <HAL_GetTick>
 8005fd8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8005fda:	e011      	b.n	8006000 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8005fdc:	f7ff f90a 	bl	80051f4 <HAL_GetTick>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8005fea:	d909      	bls.n	8006000 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2204      	movs	r2, #4
 8005ff0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	22e0      	movs	r2, #224	@ 0xe0
 8005ff8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e098      	b.n	8006132 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	d1e4      	bne.n	8005fdc <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 f9e4 	bl	80063e0 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8006018:	f001 ffa0 	bl	8007f5c <HAL_RCC_GetHCLKFreq>
 800601c:	4603      	mov	r3, r0
 800601e:	4a49      	ldr	r2, [pc, #292]	@ (8006144 <HAL_ETH_Init+0x1ec>)
 8006020:	fba2 2303 	umull	r2, r3, r2, r3
 8006024:	0c9a      	lsrs	r2, r3, #18
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	3a01      	subs	r2, #1
 800602c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 fbc7 	bl	80067c4 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800603e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006042:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	6812      	ldr	r2, [r2, #0]
 800604a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800604e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006052:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	f003 0303 	and.w	r3, r3, #3
 800605e:	2b00      	cmp	r3, #0
 8006060:	d009      	beq.n	8006076 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2201      	movs	r2, #1
 8006066:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	22e0      	movs	r2, #224	@ 0xe0
 800606e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e05d      	b.n	8006132 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800607e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8006082:	4b31      	ldr	r3, [pc, #196]	@ (8006148 <HAL_ETH_Init+0x1f0>)
 8006084:	4013      	ands	r3, r2
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	6952      	ldr	r2, [r2, #20]
 800608a:	0051      	lsls	r1, r2, #1
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	6812      	ldr	r2, [r2, #0]
 8006090:	430b      	orrs	r3, r1
 8006092:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006096:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 fc2f 	bl	80068fe <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 fc75 	bl	8006990 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	3305      	adds	r3, #5
 80060ac:	781b      	ldrb	r3, [r3, #0]
 80060ae:	021a      	lsls	r2, r3, #8
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	3304      	adds	r3, #4
 80060b6:	781b      	ldrb	r3, [r3, #0]
 80060b8:	4619      	mov	r1, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	430a      	orrs	r2, r1
 80060c0:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	3303      	adds	r3, #3
 80060ca:	781b      	ldrb	r3, [r3, #0]
 80060cc:	061a      	lsls	r2, r3, #24
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	3302      	adds	r3, #2
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	041b      	lsls	r3, r3, #16
 80060d8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	3301      	adds	r3, #1
 80060e0:	781b      	ldrb	r3, [r3, #0]
 80060e2:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80060e4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80060f2:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80060f4:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	4b11      	ldr	r3, [pc, #68]	@ (800614c <HAL_ETH_Init+0x1f4>)
 8006106:	430b      	orrs	r3, r1
 8006108:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	4b0d      	ldr	r3, [pc, #52]	@ (8006150 <HAL_ETH_Init+0x1f8>)
 800611a:	430b      	orrs	r3, r1
 800611c:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2210      	movs	r2, #16
 800612c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3710      	adds	r7, #16
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	58024400 	.word	0x58024400
 8006140:	58000400 	.word	0x58000400
 8006144:	431bde83 	.word	0x431bde83
 8006148:	ffff8001 	.word	0xffff8001
 800614c:	0c020060 	.word	0x0c020060
 8006150:	0c20c000 	.word	0x0c20c000

08006154 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b088      	sub	sp, #32
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006164:	61fb      	str	r3, [r7, #28]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800616e:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8006172:	61bb      	str	r3, [r7, #24]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800617c:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8006180:	617b      	str	r3, [r7, #20]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8006182:	4b77      	ldr	r3, [pc, #476]	@ (8006360 <HAL_ETH_IRQHandler+0x20c>)
 8006184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006186:	613b      	str	r3, [r7, #16]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
 8006188:	4b76      	ldr	r3, [pc, #472]	@ (8006364 <HAL_ETH_IRQHandler+0x210>)
 800618a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800618c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006194:	2b00      	cmp	r3, #0
 8006196:	d010      	beq.n	80061ba <HAL_ETH_IRQHandler+0x66>
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d00b      	beq.n	80061ba <HAL_ETH_IRQHandler+0x66>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061aa:	461a      	mov	r2, r3
 80061ac:	f248 0340 	movw	r3, #32832	@ 0x8040
 80061b0:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f000 f8e1 	bl	800637c <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	f003 0301 	and.w	r3, r3, #1
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d010      	beq.n	80061e6 <HAL_ETH_IRQHandler+0x92>
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	f003 0301 	and.w	r3, r3, #1
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00b      	beq.n	80061e6 <HAL_ETH_IRQHandler+0x92>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061d6:	461a      	mov	r2, r3
 80061d8:	f248 0301 	movw	r3, #32769	@ 0x8001
 80061dc:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 f8c1 	bl	8006368 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d047      	beq.n	8006280 <HAL_ETH_IRQHandler+0x12c>
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d042      	beq.n	8006280 <HAL_ETH_IRQHandler+0x12c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006200:	f043 0208 	orr.w	r2, r3, #8
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d01e      	beq.n	8006252 <HAL_ETH_IRQHandler+0xfe>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800621c:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8006220:	f241 1302 	movw	r3, #4354	@ 0x1102
 8006224:	4013      	ands	r3, r2
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006234:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	6812      	ldr	r2, [r2, #0]
 800623c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006240:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006244:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	22e0      	movs	r2, #224	@ 0xe0
 800624c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8006250:	e013      	b.n	800627a <HAL_ETH_IRQHandler+0x126>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800625a:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800625e:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006270:	461a      	mov	r2, r3
 8006272:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8006276:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f888 	bl	8006390 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006286:	2b00      	cmp	r3, #0
 8006288:	d104      	bne.n	8006294 <HAL_ETH_IRQHandler+0x140>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8006290:	2b00      	cmp	r3, #0
 8006292:	d019      	beq.n	80062c8 <HAL_ETH_IRQHandler+0x174>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800629a:	f043 0210 	orr.w	r2, r3, #16
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	22e0      	movs	r2, #224	@ 0xe0
 80062b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f000 f868 	bl	8006390 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	f003 0310 	and.w	r3, r3, #16
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00f      	beq.n	80062f2 <HAL_ETH_IRQHandler+0x19e>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80062da:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f000 f85d 	bl	80063a4 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	f003 0320 	and.w	r3, r3, #32
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d00f      	beq.n	800631c <HAL_ETH_IRQHandler+0x1c8>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006304:	f003 020f 	and.w	r2, r3, #15
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 f852 	bl	80063b8 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2200      	movs	r2, #0
 8006318:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 800631c:	f7ff f8a6 	bl	800546c <HAL_GetCurrentCPUID>
 8006320:	4603      	mov	r3, r0
 8006322:	2b03      	cmp	r3, #3
 8006324:	d10c      	bne.n	8006340 <HAL_ETH_IRQHandler+0x1ec>
  {
    /* check ETH WAKEUP exti flag */
    if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800632c:	2b00      	cmp	r3, #0
 800632e:	d013      	beq.n	8006358 <HAL_ETH_IRQHandler+0x204>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8006330:	4b0b      	ldr	r3, [pc, #44]	@ (8006360 <HAL_ETH_IRQHandler+0x20c>)
 8006332:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006336:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 f847 	bl	80063cc <HAL_ETH_WakeUpCallback>
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 800633e:	e00b      	b.n	8006358 <HAL_ETH_IRQHandler+0x204>
    if ((exti_d2_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006346:	2b00      	cmp	r3, #0
 8006348:	d006      	beq.n	8006358 <HAL_ETH_IRQHandler+0x204>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800634a:	4b06      	ldr	r3, [pc, #24]	@ (8006364 <HAL_ETH_IRQHandler+0x210>)
 800634c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006350:	629a      	str	r2, [r3, #40]	@ 0x28
      HAL_ETH_WakeUpCallback(heth);
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f000 f83a 	bl	80063cc <HAL_ETH_WakeUpCallback>
}
 8006358:	bf00      	nop
 800635a:	3720      	adds	r7, #32
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	58000080 	.word	0x58000080
 8006364:	580000c0 	.word	0x580000c0

08006368 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8006368:	b480      	push	{r7}
 800636a:	b083      	sub	sp, #12
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8006370:	bf00      	nop
 8006372:	370c      	adds	r7, #12
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800637c:	b480      	push	{r7}
 800637e:	b083      	sub	sp, #12
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 8006384:	bf00      	nop
 8006386:	370c      	adds	r7, #12
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 8006398:	bf00      	nop
 800639a:	370c      	adds	r7, #12
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr

080063a4 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80063ac:	bf00      	nop
 80063ae:	370c      	adds	r7, #12
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 80063c0:	bf00      	nop
 80063c2:	370c      	adds	r7, #12
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr

080063cc <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80063d4:	bf00      	nop
 80063d6:	370c      	adds	r7, #12
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80063f0:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80063f8:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80063fa:	f001 fdaf 	bl	8007f5c <HAL_RCC_GetHCLKFreq>
 80063fe:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	4a1a      	ldr	r2, [pc, #104]	@ (800646c <HAL_ETH_SetMDIOClockRange+0x8c>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d804      	bhi.n	8006412 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800640e:	60fb      	str	r3, [r7, #12]
 8006410:	e022      	b.n	8006458 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	4a16      	ldr	r2, [pc, #88]	@ (8006470 <HAL_ETH_SetMDIOClockRange+0x90>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d204      	bcs.n	8006424 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8006420:	60fb      	str	r3, [r7, #12]
 8006422:	e019      	b.n	8006458 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	4a13      	ldr	r2, [pc, #76]	@ (8006474 <HAL_ETH_SetMDIOClockRange+0x94>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d915      	bls.n	8006458 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	4a12      	ldr	r2, [pc, #72]	@ (8006478 <HAL_ETH_SetMDIOClockRange+0x98>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d804      	bhi.n	800643e <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800643a:	60fb      	str	r3, [r7, #12]
 800643c:	e00c      	b.n	8006458 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	4a0e      	ldr	r2, [pc, #56]	@ (800647c <HAL_ETH_SetMDIOClockRange+0x9c>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d804      	bhi.n	8006450 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800644c:	60fb      	str	r3, [r7, #12]
 800644e:	e003      	b.n	8006458 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8006456:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8006462:	bf00      	nop
 8006464:	3710      	adds	r7, #16
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}
 800646a:	bf00      	nop
 800646c:	02160ebf 	.word	0x02160ebf
 8006470:	03938700 	.word	0x03938700
 8006474:	05f5e0ff 	.word	0x05f5e0ff
 8006478:	08f0d17f 	.word	0x08f0d17f
 800647c:	0ee6b27f 	.word	0x0ee6b27f

08006480 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8006492:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	791b      	ldrb	r3, [r3, #4]
 8006498:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 800649a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	7b1b      	ldrb	r3, [r3, #12]
 80064a0:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80064a2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	7b5b      	ldrb	r3, [r3, #13]
 80064a8:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80064aa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	7b9b      	ldrb	r3, [r3, #14]
 80064b0:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80064b2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	7bdb      	ldrb	r3, [r3, #15]
 80064b8:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80064ba:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80064bc:	683a      	ldr	r2, [r7, #0]
 80064be:	7c12      	ldrb	r2, [r2, #16]
 80064c0:	2a00      	cmp	r2, #0
 80064c2:	d102      	bne.n	80064ca <ETH_SetMACConfig+0x4a>
 80064c4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80064c8:	e000      	b.n	80064cc <ETH_SetMACConfig+0x4c>
 80064ca:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80064cc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	7c52      	ldrb	r2, [r2, #17]
 80064d2:	2a00      	cmp	r2, #0
 80064d4:	d102      	bne.n	80064dc <ETH_SetMACConfig+0x5c>
 80064d6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80064da:	e000      	b.n	80064de <ETH_SetMACConfig+0x5e>
 80064dc:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80064de:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	7c9b      	ldrb	r3, [r3, #18]
 80064e4:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80064e6:	431a      	orrs	r2, r3
               macconf->Speed |
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 80064ec:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 80064f2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	7f1b      	ldrb	r3, [r3, #28]
 80064f8:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80064fa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	7f5b      	ldrb	r3, [r3, #29]
 8006500:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8006502:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8006504:	683a      	ldr	r2, [r7, #0]
 8006506:	7f92      	ldrb	r2, [r2, #30]
 8006508:	2a00      	cmp	r2, #0
 800650a:	d102      	bne.n	8006512 <ETH_SetMACConfig+0x92>
 800650c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006510:	e000      	b.n	8006514 <ETH_SetMACConfig+0x94>
 8006512:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8006514:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	7fdb      	ldrb	r3, [r3, #31]
 800651a:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800651c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800651e:	683a      	ldr	r2, [r7, #0]
 8006520:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006524:	2a00      	cmp	r2, #0
 8006526:	d102      	bne.n	800652e <ETH_SetMACConfig+0xae>
 8006528:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800652c:	e000      	b.n	8006530 <ETH_SetMACConfig+0xb0>
 800652e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8006530:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8006536:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800653e:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8006540:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8006546:	4313      	orrs	r3, r2
 8006548:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	4b56      	ldr	r3, [pc, #344]	@ (80066ac <ETH_SetMACConfig+0x22c>)
 8006552:	4013      	ands	r3, r2
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	6812      	ldr	r2, [r2, #0]
 8006558:	68f9      	ldr	r1, [r7, #12]
 800655a:	430b      	orrs	r3, r1
 800655c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006562:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800656a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800656c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006574:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8006576:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800657e:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8006580:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8006582:	683a      	ldr	r2, [r7, #0]
 8006584:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8006588:	2a00      	cmp	r2, #0
 800658a:	d102      	bne.n	8006592 <ETH_SetMACConfig+0x112>
 800658c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006590:	e000      	b.n	8006594 <ETH_SetMACConfig+0x114>
 8006592:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8006594:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800659a:	4313      	orrs	r3, r2
 800659c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	685a      	ldr	r2, [r3, #4]
 80065a4:	4b42      	ldr	r3, [pc, #264]	@ (80066b0 <ETH_SetMACConfig+0x230>)
 80065a6:	4013      	ands	r3, r2
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	6812      	ldr	r2, [r2, #0]
 80065ac:	68f9      	ldr	r1, [r7, #12]
 80065ae:	430b      	orrs	r3, r1
 80065b0:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80065b8:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80065be:	4313      	orrs	r3, r2
 80065c0:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68da      	ldr	r2, [r3, #12]
 80065c8:	4b3a      	ldr	r3, [pc, #232]	@ (80066b4 <ETH_SetMACConfig+0x234>)
 80065ca:	4013      	ands	r3, r2
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	6812      	ldr	r2, [r2, #0]
 80065d0:	68f9      	ldr	r1, [r7, #12]
 80065d2:	430b      	orrs	r3, r1
 80065d4:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80065dc:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80065e2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 80065e4:	683a      	ldr	r2, [r7, #0]
 80065e6:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80065ea:	2a00      	cmp	r2, #0
 80065ec:	d101      	bne.n	80065f2 <ETH_SetMACConfig+0x172>
 80065ee:	2280      	movs	r2, #128	@ 0x80
 80065f0:	e000      	b.n	80065f4 <ETH_SetMACConfig+0x174>
 80065f2:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80065f4:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065fa:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80065fc:	4313      	orrs	r3, r2
 80065fe:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006606:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 800660a:	4013      	ands	r3, r2
 800660c:	687a      	ldr	r2, [r7, #4]
 800660e:	6812      	ldr	r2, [r2, #0]
 8006610:	68f9      	ldr	r1, [r7, #12]
 8006612:	430b      	orrs	r3, r1
 8006614:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800661c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8006624:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8006626:	4313      	orrs	r3, r2
 8006628:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006632:	f023 0103 	bic.w	r1, r3, #3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	68fa      	ldr	r2, [r7, #12]
 800663c:	430a      	orrs	r2, r1
 800663e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800664a:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8006660:	683a      	ldr	r2, [r7, #0]
 8006662:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8006666:	2a00      	cmp	r2, #0
 8006668:	d101      	bne.n	800666e <ETH_SetMACConfig+0x1ee>
 800666a:	2240      	movs	r2, #64	@ 0x40
 800666c:	e000      	b.n	8006670 <ETH_SetMACConfig+0x1f0>
 800666e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8006670:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8006678:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800667a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8006682:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8006684:	4313      	orrs	r3, r2
 8006686:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8006690:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	430a      	orrs	r2, r1
 800669c:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 80066a0:	bf00      	nop
 80066a2:	3714      	adds	r7, #20
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr
 80066ac:	00048083 	.word	0x00048083
 80066b0:	c0f88000 	.word	0xc0f88000
 80066b4:	fffffef0 	.word	0xfffffef0

080066b8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b085      	sub	sp, #20
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	4b38      	ldr	r3, [pc, #224]	@ (80067b0 <ETH_SetDMAConfig+0xf8>)
 80066ce:	4013      	ands	r3, r2
 80066d0:	683a      	ldr	r2, [r7, #0]
 80066d2:	6811      	ldr	r1, [r2, #0]
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	6812      	ldr	r2, [r2, #0]
 80066d8:	430b      	orrs	r3, r1
 80066da:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80066de:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	791b      	ldrb	r3, [r3, #4]
 80066e4:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80066ea:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	7b1b      	ldrb	r3, [r3, #12]
 80066f0:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80066f2:	4313      	orrs	r3, r2
 80066f4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066fe:	685a      	ldr	r2, [r3, #4]
 8006700:	4b2c      	ldr	r3, [pc, #176]	@ (80067b4 <ETH_SetDMAConfig+0xfc>)
 8006702:	4013      	ands	r3, r2
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	6812      	ldr	r2, [r2, #0]
 8006708:	68f9      	ldr	r1, [r7, #12]
 800670a:	430b      	orrs	r3, r1
 800670c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006710:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	7b5b      	ldrb	r3, [r3, #13]
 8006716:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800671c:	4313      	orrs	r3, r2
 800671e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006728:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800672c:	4b22      	ldr	r3, [pc, #136]	@ (80067b8 <ETH_SetDMAConfig+0x100>)
 800672e:	4013      	ands	r3, r2
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	6812      	ldr	r2, [r2, #0]
 8006734:	68f9      	ldr	r1, [r7, #12]
 8006736:	430b      	orrs	r3, r1
 8006738:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800673c:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	7d1b      	ldrb	r3, [r3, #20]
 8006748:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800674a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	7f5b      	ldrb	r3, [r3, #29]
 8006750:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8006752:	4313      	orrs	r3, r2
 8006754:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800675e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8006762:	4b16      	ldr	r3, [pc, #88]	@ (80067bc <ETH_SetDMAConfig+0x104>)
 8006764:	4013      	ands	r3, r2
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	6812      	ldr	r2, [r2, #0]
 800676a:	68f9      	ldr	r1, [r7, #12]
 800676c:	430b      	orrs	r3, r1
 800676e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006772:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	7f1b      	ldrb	r3, [r3, #28]
 800677a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8006780:	4313      	orrs	r3, r2
 8006782:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800678c:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8006790:	4b0b      	ldr	r3, [pc, #44]	@ (80067c0 <ETH_SetDMAConfig+0x108>)
 8006792:	4013      	ands	r3, r2
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	6812      	ldr	r2, [r2, #0]
 8006798:	68f9      	ldr	r1, [r7, #12]
 800679a:	430b      	orrs	r3, r1
 800679c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80067a0:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80067a4:	bf00      	nop
 80067a6:	3714      	adds	r7, #20
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr
 80067b0:	ffff87fd 	.word	0xffff87fd
 80067b4:	ffff2ffe 	.word	0xffff2ffe
 80067b8:	fffec000 	.word	0xfffec000
 80067bc:	ffc0efef 	.word	0xffc0efef
 80067c0:	7fc0ffff 	.word	0x7fc0ffff

080067c4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b0a4      	sub	sp, #144	@ 0x90
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80067cc:	2301      	movs	r3, #1
 80067ce:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80067d2:	2300      	movs	r3, #0
 80067d4:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80067d6:	2300      	movs	r3, #0
 80067d8:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80067dc:	2300      	movs	r3, #0
 80067de:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80067e2:	2301      	movs	r3, #1
 80067e4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80067e8:	2301      	movs	r3, #1
 80067ea:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80067ee:	2301      	movs	r3, #1
 80067f0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80067f4:	2300      	movs	r3, #0
 80067f6:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80067fa:	2301      	movs	r3, #1
 80067fc:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8006800:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006804:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8006806:	2300      	movs	r3, #0
 8006808:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 800680c:	2300      	movs	r3, #0
 800680e:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8006810:	2300      	movs	r3, #0
 8006812:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8006816:	2300      	movs	r3, #0
 8006818:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 800681c:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8006820:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8006822:	2300      	movs	r3, #0
 8006824:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8006828:	2300      	movs	r3, #0
 800682a:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 800682c:	2301      	movs	r3, #1
 800682e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8006832:	2300      	movs	r3, #0
 8006834:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8006838:	2300      	movs	r3, #0
 800683a:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800683e:	2300      	movs	r3, #0
 8006840:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8006842:	2300      	movs	r3, #0
 8006844:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8006846:	2300      	movs	r3, #0
 8006848:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800684a:	2300      	movs	r3, #0
 800684c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8006850:	2300      	movs	r3, #0
 8006852:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8006856:	2301      	movs	r3, #1
 8006858:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800685c:	2320      	movs	r3, #32
 800685e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8006862:	2301      	movs	r3, #1
 8006864:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8006868:	2300      	movs	r3, #0
 800686a:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800686e:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8006872:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8006874:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006878:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800687a:	2300      	movs	r3, #0
 800687c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8006880:	2302      	movs	r3, #2
 8006882:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8006886:	2300      	movs	r3, #0
 8006888:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800688c:	2300      	movs	r3, #0
 800688e:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8006892:	2300      	movs	r3, #0
 8006894:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8006898:	2301      	movs	r3, #1
 800689a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800689e:	2300      	movs	r3, #0
 80068a0:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80068a2:	2301      	movs	r3, #1
 80068a4:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80068a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80068ac:	4619      	mov	r1, r3
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f7ff fde6 	bl	8006480 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80068b4:	2301      	movs	r3, #1
 80068b6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80068b8:	2301      	movs	r3, #1
 80068ba:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80068bc:	2300      	movs	r3, #0
 80068be:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80068c0:	2300      	movs	r3, #0
 80068c2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80068c6:	2300      	movs	r3, #0
 80068c8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80068ca:	2300      	movs	r3, #0
 80068cc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80068ce:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80068d2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80068d4:	2300      	movs	r3, #0
 80068d6:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80068d8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80068dc:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80068de:	2300      	movs	r3, #0
 80068e0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 80068e4:	f44f 7306 	mov.w	r3, #536	@ 0x218
 80068e8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80068ea:	f107 0308 	add.w	r3, r7, #8
 80068ee:	4619      	mov	r1, r3
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f7ff fee1 	bl	80066b8 <ETH_SetDMAConfig>
}
 80068f6:	bf00      	nop
 80068f8:	3790      	adds	r7, #144	@ 0x90
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}

080068fe <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80068fe:	b480      	push	{r7}
 8006900:	b085      	sub	sp, #20
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006906:	2300      	movs	r3, #0
 8006908:	60fb      	str	r3, [r7, #12]
 800690a:	e01d      	b.n	8006948 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	68d9      	ldr	r1, [r3, #12]
 8006910:	68fa      	ldr	r2, [r7, #12]
 8006912:	4613      	mov	r3, r2
 8006914:	005b      	lsls	r3, r3, #1
 8006916:	4413      	add	r3, r2
 8006918:	00db      	lsls	r3, r3, #3
 800691a:	440b      	add	r3, r1
 800691c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	2200      	movs	r2, #0
 8006922:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	2200      	movs	r2, #0
 8006928:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	2200      	movs	r2, #0
 800692e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	2200      	movs	r2, #0
 8006934:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8006936:	68b9      	ldr	r1, [r7, #8]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	3206      	adds	r2, #6
 800693e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	3301      	adds	r3, #1
 8006946:	60fb      	str	r3, [r7, #12]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2b03      	cmp	r3, #3
 800694c:	d9de      	bls.n	800690c <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2200      	movs	r2, #0
 8006952:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800695c:	461a      	mov	r2, r3
 800695e:	2303      	movs	r3, #3
 8006960:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	68da      	ldr	r2, [r3, #12]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006970:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	68da      	ldr	r2, [r3, #12]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006980:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8006984:	bf00      	nop
 8006986:	3714      	adds	r7, #20
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8006990:	b480      	push	{r7}
 8006992:	b085      	sub	sp, #20
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006998:	2300      	movs	r3, #0
 800699a:	60fb      	str	r3, [r7, #12]
 800699c:	e023      	b.n	80069e6 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6919      	ldr	r1, [r3, #16]
 80069a2:	68fa      	ldr	r2, [r7, #12]
 80069a4:	4613      	mov	r3, r2
 80069a6:	005b      	lsls	r3, r3, #1
 80069a8:	4413      	add	r3, r2
 80069aa:	00db      	lsls	r3, r3, #3
 80069ac:	440b      	add	r3, r1
 80069ae:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	2200      	movs	r2, #0
 80069b4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	2200      	movs	r2, #0
 80069ba:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	2200      	movs	r2, #0
 80069c0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	2200      	movs	r2, #0
 80069c6:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	2200      	movs	r2, #0
 80069cc:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	2200      	movs	r2, #0
 80069d2:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80069d4:	68b9      	ldr	r1, [r7, #8]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	3212      	adds	r2, #18
 80069dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	3301      	adds	r3, #1
 80069e4:	60fb      	str	r3, [r7, #12]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2b03      	cmp	r3, #3
 80069ea:	d9d8      	bls.n	800699e <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a12:	461a      	mov	r2, r3
 8006a14:	2303      	movs	r3, #3
 8006a16:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	691a      	ldr	r2, [r3, #16]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a26:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a3a:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8006a3e:	bf00      	nop
 8006a40:	3714      	adds	r7, #20
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b087      	sub	sp, #28
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	60f8      	str	r0, [r7, #12]
 8006a52:	460b      	mov	r3, r1
 8006a54:	607a      	str	r2, [r7, #4]
 8006a56:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d101      	bne.n	8006a66 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e00a      	b.n	8006a7c <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8006a66:	7afb      	ldrb	r3, [r7, #11]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d103      	bne.n	8006a74 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	605a      	str	r2, [r3, #4]
      break;
 8006a72:	e002      	b.n	8006a7a <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	75fb      	strb	r3, [r7, #23]
      break;
 8006a78:	bf00      	nop
  }

  return status;
 8006a7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	371c      	adds	r7, #28
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d101      	bne.n	8006a9c <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e003      	b.n	8006aa4 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	683a      	ldr	r2, [r7, #0]
 8006aa0:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8006aa2:	2300      	movs	r3, #0
  }
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	0c1b      	lsrs	r3, r3, #16
 8006abe:	f003 0303 	and.w	r3, r3, #3
 8006ac2:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f003 031f 	and.w	r3, r3, #31
 8006acc:	2201      	movs	r2, #1
 8006ace:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad2:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8006ad4:	f7fe fcca 	bl	800546c <HAL_GetCurrentCPUID>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b03      	cmp	r3, #3
 8006adc:	d105      	bne.n	8006aea <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	011a      	lsls	r2, r3, #4
 8006ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8006b20 <HAL_EXTI_IRQHandler+0x70>)
 8006ae4:	4413      	add	r3, r2
 8006ae6:	617b      	str	r3, [r7, #20]
 8006ae8:	e004      	b.n	8006af4 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	011a      	lsls	r2, r3, #4
 8006aee:	4b0d      	ldr	r3, [pc, #52]	@ (8006b24 <HAL_EXTI_IRQHandler+0x74>)
 8006af0:	4413      	add	r3, r2
 8006af2:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	4013      	ands	r3, r2
 8006afc:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d009      	beq.n	8006b18 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	68fa      	ldr	r2, [r7, #12]
 8006b08:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d002      	beq.n	8006b18 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	4798      	blx	r3
    }
  }
}
 8006b18:	bf00      	nop
 8006b1a:	3718      	adds	r7, #24
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}
 8006b20:	58000088 	.word	0x58000088
 8006b24:	580000c8 	.word	0x580000c8

08006b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b089      	sub	sp, #36	@ 0x24
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006b32:	2300      	movs	r3, #0
 8006b34:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006b36:	4b89      	ldr	r3, [pc, #548]	@ (8006d5c <HAL_GPIO_Init+0x234>)
 8006b38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006b3a:	e194      	b.n	8006e66 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681a      	ldr	r2, [r3, #0]
 8006b40:	2101      	movs	r1, #1
 8006b42:	69fb      	ldr	r3, [r7, #28]
 8006b44:	fa01 f303 	lsl.w	r3, r1, r3
 8006b48:	4013      	ands	r3, r2
 8006b4a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	f000 8186 	beq.w	8006e60 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	f003 0303 	and.w	r3, r3, #3
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d005      	beq.n	8006b6c <HAL_GPIO_Init+0x44>
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	f003 0303 	and.w	r3, r3, #3
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d130      	bne.n	8006bce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	005b      	lsls	r3, r3, #1
 8006b76:	2203      	movs	r2, #3
 8006b78:	fa02 f303 	lsl.w	r3, r2, r3
 8006b7c:	43db      	mvns	r3, r3
 8006b7e:	69ba      	ldr	r2, [r7, #24]
 8006b80:	4013      	ands	r3, r2
 8006b82:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	68da      	ldr	r2, [r3, #12]
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	005b      	lsls	r3, r3, #1
 8006b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b90:	69ba      	ldr	r2, [r7, #24]
 8006b92:	4313      	orrs	r3, r2
 8006b94:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	69ba      	ldr	r2, [r7, #24]
 8006b9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	69fb      	ldr	r3, [r7, #28]
 8006ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8006baa:	43db      	mvns	r3, r3
 8006bac:	69ba      	ldr	r2, [r7, #24]
 8006bae:	4013      	ands	r3, r2
 8006bb0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	091b      	lsrs	r3, r3, #4
 8006bb8:	f003 0201 	and.w	r2, r3, #1
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc2:	69ba      	ldr	r2, [r7, #24]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	69ba      	ldr	r2, [r7, #24]
 8006bcc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	f003 0303 	and.w	r3, r3, #3
 8006bd6:	2b03      	cmp	r3, #3
 8006bd8:	d017      	beq.n	8006c0a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	005b      	lsls	r3, r3, #1
 8006be4:	2203      	movs	r2, #3
 8006be6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bea:	43db      	mvns	r3, r3
 8006bec:	69ba      	ldr	r2, [r7, #24]
 8006bee:	4013      	ands	r3, r2
 8006bf0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	689a      	ldr	r2, [r3, #8]
 8006bf6:	69fb      	ldr	r3, [r7, #28]
 8006bf8:	005b      	lsls	r3, r3, #1
 8006bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8006bfe:	69ba      	ldr	r2, [r7, #24]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	69ba      	ldr	r2, [r7, #24]
 8006c08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f003 0303 	and.w	r3, r3, #3
 8006c12:	2b02      	cmp	r3, #2
 8006c14:	d123      	bne.n	8006c5e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	08da      	lsrs	r2, r3, #3
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	3208      	adds	r2, #8
 8006c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006c24:	69fb      	ldr	r3, [r7, #28]
 8006c26:	f003 0307 	and.w	r3, r3, #7
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	220f      	movs	r2, #15
 8006c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c32:	43db      	mvns	r3, r3
 8006c34:	69ba      	ldr	r2, [r7, #24]
 8006c36:	4013      	ands	r3, r2
 8006c38:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	691a      	ldr	r2, [r3, #16]
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	f003 0307 	and.w	r3, r3, #7
 8006c44:	009b      	lsls	r3, r3, #2
 8006c46:	fa02 f303 	lsl.w	r3, r2, r3
 8006c4a:	69ba      	ldr	r2, [r7, #24]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	08da      	lsrs	r2, r3, #3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	3208      	adds	r2, #8
 8006c58:	69b9      	ldr	r1, [r7, #24]
 8006c5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006c64:	69fb      	ldr	r3, [r7, #28]
 8006c66:	005b      	lsls	r3, r3, #1
 8006c68:	2203      	movs	r2, #3
 8006c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c6e:	43db      	mvns	r3, r3
 8006c70:	69ba      	ldr	r2, [r7, #24]
 8006c72:	4013      	ands	r3, r2
 8006c74:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	f003 0203 	and.w	r2, r3, #3
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	005b      	lsls	r3, r3, #1
 8006c82:	fa02 f303 	lsl.w	r3, r2, r3
 8006c86:	69ba      	ldr	r2, [r7, #24]
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	69ba      	ldr	r2, [r7, #24]
 8006c90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f000 80e0 	beq.w	8006e60 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ca0:	4b2f      	ldr	r3, [pc, #188]	@ (8006d60 <HAL_GPIO_Init+0x238>)
 8006ca2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006ca6:	4a2e      	ldr	r2, [pc, #184]	@ (8006d60 <HAL_GPIO_Init+0x238>)
 8006ca8:	f043 0302 	orr.w	r3, r3, #2
 8006cac:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006cb0:	4b2b      	ldr	r3, [pc, #172]	@ (8006d60 <HAL_GPIO_Init+0x238>)
 8006cb2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006cb6:	f003 0302 	and.w	r3, r3, #2
 8006cba:	60fb      	str	r3, [r7, #12]
 8006cbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006cbe:	4a29      	ldr	r2, [pc, #164]	@ (8006d64 <HAL_GPIO_Init+0x23c>)
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	089b      	lsrs	r3, r3, #2
 8006cc4:	3302      	adds	r3, #2
 8006cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	f003 0303 	and.w	r3, r3, #3
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	220f      	movs	r2, #15
 8006cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cda:	43db      	mvns	r3, r3
 8006cdc:	69ba      	ldr	r2, [r7, #24]
 8006cde:	4013      	ands	r3, r2
 8006ce0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a20      	ldr	r2, [pc, #128]	@ (8006d68 <HAL_GPIO_Init+0x240>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d052      	beq.n	8006d90 <HAL_GPIO_Init+0x268>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a1f      	ldr	r2, [pc, #124]	@ (8006d6c <HAL_GPIO_Init+0x244>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d031      	beq.n	8006d56 <HAL_GPIO_Init+0x22e>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8006d70 <HAL_GPIO_Init+0x248>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d02b      	beq.n	8006d52 <HAL_GPIO_Init+0x22a>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8006d74 <HAL_GPIO_Init+0x24c>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d025      	beq.n	8006d4e <HAL_GPIO_Init+0x226>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	4a1c      	ldr	r2, [pc, #112]	@ (8006d78 <HAL_GPIO_Init+0x250>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d01f      	beq.n	8006d4a <HAL_GPIO_Init+0x222>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4a1b      	ldr	r2, [pc, #108]	@ (8006d7c <HAL_GPIO_Init+0x254>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d019      	beq.n	8006d46 <HAL_GPIO_Init+0x21e>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	4a1a      	ldr	r2, [pc, #104]	@ (8006d80 <HAL_GPIO_Init+0x258>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d013      	beq.n	8006d42 <HAL_GPIO_Init+0x21a>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4a19      	ldr	r2, [pc, #100]	@ (8006d84 <HAL_GPIO_Init+0x25c>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d00d      	beq.n	8006d3e <HAL_GPIO_Init+0x216>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a18      	ldr	r2, [pc, #96]	@ (8006d88 <HAL_GPIO_Init+0x260>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d007      	beq.n	8006d3a <HAL_GPIO_Init+0x212>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4a17      	ldr	r2, [pc, #92]	@ (8006d8c <HAL_GPIO_Init+0x264>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d101      	bne.n	8006d36 <HAL_GPIO_Init+0x20e>
 8006d32:	2309      	movs	r3, #9
 8006d34:	e02d      	b.n	8006d92 <HAL_GPIO_Init+0x26a>
 8006d36:	230a      	movs	r3, #10
 8006d38:	e02b      	b.n	8006d92 <HAL_GPIO_Init+0x26a>
 8006d3a:	2308      	movs	r3, #8
 8006d3c:	e029      	b.n	8006d92 <HAL_GPIO_Init+0x26a>
 8006d3e:	2307      	movs	r3, #7
 8006d40:	e027      	b.n	8006d92 <HAL_GPIO_Init+0x26a>
 8006d42:	2306      	movs	r3, #6
 8006d44:	e025      	b.n	8006d92 <HAL_GPIO_Init+0x26a>
 8006d46:	2305      	movs	r3, #5
 8006d48:	e023      	b.n	8006d92 <HAL_GPIO_Init+0x26a>
 8006d4a:	2304      	movs	r3, #4
 8006d4c:	e021      	b.n	8006d92 <HAL_GPIO_Init+0x26a>
 8006d4e:	2303      	movs	r3, #3
 8006d50:	e01f      	b.n	8006d92 <HAL_GPIO_Init+0x26a>
 8006d52:	2302      	movs	r3, #2
 8006d54:	e01d      	b.n	8006d92 <HAL_GPIO_Init+0x26a>
 8006d56:	2301      	movs	r3, #1
 8006d58:	e01b      	b.n	8006d92 <HAL_GPIO_Init+0x26a>
 8006d5a:	bf00      	nop
 8006d5c:	58000080 	.word	0x58000080
 8006d60:	58024400 	.word	0x58024400
 8006d64:	58000400 	.word	0x58000400
 8006d68:	58020000 	.word	0x58020000
 8006d6c:	58020400 	.word	0x58020400
 8006d70:	58020800 	.word	0x58020800
 8006d74:	58020c00 	.word	0x58020c00
 8006d78:	58021000 	.word	0x58021000
 8006d7c:	58021400 	.word	0x58021400
 8006d80:	58021800 	.word	0x58021800
 8006d84:	58021c00 	.word	0x58021c00
 8006d88:	58022000 	.word	0x58022000
 8006d8c:	58022400 	.word	0x58022400
 8006d90:	2300      	movs	r3, #0
 8006d92:	69fa      	ldr	r2, [r7, #28]
 8006d94:	f002 0203 	and.w	r2, r2, #3
 8006d98:	0092      	lsls	r2, r2, #2
 8006d9a:	4093      	lsls	r3, r2
 8006d9c:	69ba      	ldr	r2, [r7, #24]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006da2:	4938      	ldr	r1, [pc, #224]	@ (8006e84 <HAL_GPIO_Init+0x35c>)
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	089b      	lsrs	r3, r3, #2
 8006da8:	3302      	adds	r3, #2
 8006daa:	69ba      	ldr	r2, [r7, #24]
 8006dac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006db0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	43db      	mvns	r3, r3
 8006dbc:	69ba      	ldr	r2, [r7, #24]
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d003      	beq.n	8006dd6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006dce:	69ba      	ldr	r2, [r7, #24]
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006dd6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006dda:	69bb      	ldr	r3, [r7, #24]
 8006ddc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006dde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	43db      	mvns	r3, r3
 8006dea:	69ba      	ldr	r2, [r7, #24]
 8006dec:	4013      	ands	r3, r2
 8006dee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d003      	beq.n	8006e04 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006dfc:	69ba      	ldr	r2, [r7, #24]
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	4313      	orrs	r3, r2
 8006e02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006e04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	43db      	mvns	r3, r3
 8006e16:	69ba      	ldr	r2, [r7, #24]
 8006e18:	4013      	ands	r3, r2
 8006e1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d003      	beq.n	8006e30 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006e28:	69ba      	ldr	r2, [r7, #24]
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	69ba      	ldr	r2, [r7, #24]
 8006e34:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	43db      	mvns	r3, r3
 8006e40:	69ba      	ldr	r2, [r7, #24]
 8006e42:	4013      	ands	r3, r2
 8006e44:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d003      	beq.n	8006e5a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006e52:	69ba      	ldr	r2, [r7, #24]
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	69ba      	ldr	r2, [r7, #24]
 8006e5e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	3301      	adds	r3, #1
 8006e64:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	69fb      	ldr	r3, [r7, #28]
 8006e6c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f47f ae63 	bne.w	8006b3c <HAL_GPIO_Init+0x14>
  }
}
 8006e76:	bf00      	nop
 8006e78:	bf00      	nop
 8006e7a:	3724      	adds	r7, #36	@ 0x24
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr
 8006e84:	58000400 	.word	0x58000400

08006e88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b083      	sub	sp, #12
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	460b      	mov	r3, r1
 8006e92:	807b      	strh	r3, [r7, #2]
 8006e94:	4613      	mov	r3, r2
 8006e96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006e98:	787b      	ldrb	r3, [r7, #1]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d003      	beq.n	8006ea6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006e9e:	887a      	ldrh	r2, [r7, #2]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006ea4:	e003      	b.n	8006eae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006ea6:	887b      	ldrh	r3, [r7, #2]
 8006ea8:	041a      	lsls	r2, r3, #16
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	619a      	str	r2, [r3, #24]
}
 8006eae:	bf00      	nop
 8006eb0:	370c      	adds	r7, #12
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006eba:	b480      	push	{r7}
 8006ebc:	b085      	sub	sp, #20
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
 8006ec2:	460b      	mov	r3, r1
 8006ec4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006ecc:	887a      	ldrh	r2, [r7, #2]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	041a      	lsls	r2, r3, #16
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	43d9      	mvns	r1, r3
 8006ed8:	887b      	ldrh	r3, [r7, #2]
 8006eda:	400b      	ands	r3, r1
 8006edc:	431a      	orrs	r2, r3
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	619a      	str	r2, [r3, #24]
}
 8006ee2:	bf00      	nop
 8006ee4:	3714      	adds	r7, #20
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr

08006eee <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006eee:	b580      	push	{r7, lr}
 8006ef0:	b082      	sub	sp, #8
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8006ef8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006efc:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006f00:	88fb      	ldrh	r3, [r7, #6]
 8006f02:	4013      	ands	r3, r2
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d008      	beq.n	8006f1a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006f08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006f0c:	88fb      	ldrh	r3, [r7, #6]
 8006f0e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006f12:	88fb      	ldrh	r3, [r7, #6]
 8006f14:	4618      	mov	r0, r3
 8006f16:	f000 f804 	bl	8006f22 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8006f1a:	bf00      	nop
 8006f1c:	3708      	adds	r7, #8
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006f22:	b480      	push	{r7}
 8006f24:	b083      	sub	sp, #12
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	4603      	mov	r3, r0
 8006f2a:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8006f40:	4a08      	ldr	r2, [pc, #32]	@ (8006f64 <HAL_HSEM_FastTake+0x2c>)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	3320      	adds	r3, #32
 8006f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f4a:	4a07      	ldr	r2, [pc, #28]	@ (8006f68 <HAL_HSEM_FastTake+0x30>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d101      	bne.n	8006f54 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8006f50:	2300      	movs	r3, #0
 8006f52:	e000      	b.n	8006f56 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	370c      	adds	r7, #12
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop
 8006f64:	58026400 	.word	0x58026400
 8006f68:	80000300 	.word	0x80000300

08006f6c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8006f76:	4906      	ldr	r1, [pc, #24]	@ (8006f90 <HAL_HSEM_Release+0x24>)
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8006f84:	bf00      	nop
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr
 8006f90:	58026400 	.word	0x58026400

08006f94 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8006f9c:	4b29      	ldr	r3, [pc, #164]	@ (8007044 <HAL_PWREx_ConfigSupply+0xb0>)
 8006f9e:	68db      	ldr	r3, [r3, #12]
 8006fa0:	f003 0307 	and.w	r3, r3, #7
 8006fa4:	2b06      	cmp	r3, #6
 8006fa6:	d00a      	beq.n	8006fbe <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006fa8:	4b26      	ldr	r3, [pc, #152]	@ (8007044 <HAL_PWREx_ConfigSupply+0xb0>)
 8006faa:	68db      	ldr	r3, [r3, #12]
 8006fac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d001      	beq.n	8006fba <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e040      	b.n	800703c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	e03e      	b.n	800703c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006fbe:	4b21      	ldr	r3, [pc, #132]	@ (8007044 <HAL_PWREx_ConfigSupply+0xb0>)
 8006fc0:	68db      	ldr	r3, [r3, #12]
 8006fc2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8006fc6:	491f      	ldr	r1, [pc, #124]	@ (8007044 <HAL_PWREx_ConfigSupply+0xb0>)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006fce:	f7fe f911 	bl	80051f4 <HAL_GetTick>
 8006fd2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006fd4:	e009      	b.n	8006fea <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006fd6:	f7fe f90d 	bl	80051f4 <HAL_GetTick>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006fe4:	d901      	bls.n	8006fea <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e028      	b.n	800703c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006fea:	4b16      	ldr	r3, [pc, #88]	@ (8007044 <HAL_PWREx_ConfigSupply+0xb0>)
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ff2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ff6:	d1ee      	bne.n	8006fd6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2b1e      	cmp	r3, #30
 8006ffc:	d008      	beq.n	8007010 <HAL_PWREx_ConfigSupply+0x7c>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2b2e      	cmp	r3, #46	@ 0x2e
 8007002:	d005      	beq.n	8007010 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2b1d      	cmp	r3, #29
 8007008:	d002      	beq.n	8007010 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2b2d      	cmp	r3, #45	@ 0x2d
 800700e:	d114      	bne.n	800703a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8007010:	f7fe f8f0 	bl	80051f4 <HAL_GetTick>
 8007014:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007016:	e009      	b.n	800702c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007018:	f7fe f8ec 	bl	80051f4 <HAL_GetTick>
 800701c:	4602      	mov	r2, r0
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	1ad3      	subs	r3, r2, r3
 8007022:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007026:	d901      	bls.n	800702c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e007      	b.n	800703c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800702c:	4b05      	ldr	r3, [pc, #20]	@ (8007044 <HAL_PWREx_ConfigSupply+0xb0>)
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007034:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007038:	d1ee      	bne.n	8007018 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	3710      	adds	r7, #16
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	58024800 	.word	0x58024800

08007048 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b08c      	sub	sp, #48	@ 0x30
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d102      	bne.n	800705c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	f000 bc48 	b.w	80078ec <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0301 	and.w	r3, r3, #1
 8007064:	2b00      	cmp	r3, #0
 8007066:	f000 8088 	beq.w	800717a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800706a:	4b99      	ldr	r3, [pc, #612]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 800706c:	691b      	ldr	r3, [r3, #16]
 800706e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007072:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007074:	4b96      	ldr	r3, [pc, #600]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 8007076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007078:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800707a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800707c:	2b10      	cmp	r3, #16
 800707e:	d007      	beq.n	8007090 <HAL_RCC_OscConfig+0x48>
 8007080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007082:	2b18      	cmp	r3, #24
 8007084:	d111      	bne.n	80070aa <HAL_RCC_OscConfig+0x62>
 8007086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007088:	f003 0303 	and.w	r3, r3, #3
 800708c:	2b02      	cmp	r3, #2
 800708e:	d10c      	bne.n	80070aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007090:	4b8f      	ldr	r3, [pc, #572]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007098:	2b00      	cmp	r3, #0
 800709a:	d06d      	beq.n	8007178 <HAL_RCC_OscConfig+0x130>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d169      	bne.n	8007178 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	f000 bc21 	b.w	80078ec <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070b2:	d106      	bne.n	80070c2 <HAL_RCC_OscConfig+0x7a>
 80070b4:	4b86      	ldr	r3, [pc, #536]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a85      	ldr	r2, [pc, #532]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80070ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070be:	6013      	str	r3, [r2, #0]
 80070c0:	e02e      	b.n	8007120 <HAL_RCC_OscConfig+0xd8>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d10c      	bne.n	80070e4 <HAL_RCC_OscConfig+0x9c>
 80070ca:	4b81      	ldr	r3, [pc, #516]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a80      	ldr	r2, [pc, #512]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80070d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	4b7e      	ldr	r3, [pc, #504]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a7d      	ldr	r2, [pc, #500]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80070dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070e0:	6013      	str	r3, [r2, #0]
 80070e2:	e01d      	b.n	8007120 <HAL_RCC_OscConfig+0xd8>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80070ec:	d10c      	bne.n	8007108 <HAL_RCC_OscConfig+0xc0>
 80070ee:	4b78      	ldr	r3, [pc, #480]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a77      	ldr	r2, [pc, #476]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80070f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80070f8:	6013      	str	r3, [r2, #0]
 80070fa:	4b75      	ldr	r3, [pc, #468]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a74      	ldr	r2, [pc, #464]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 8007100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007104:	6013      	str	r3, [r2, #0]
 8007106:	e00b      	b.n	8007120 <HAL_RCC_OscConfig+0xd8>
 8007108:	4b71      	ldr	r3, [pc, #452]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a70      	ldr	r2, [pc, #448]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 800710e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007112:	6013      	str	r3, [r2, #0]
 8007114:	4b6e      	ldr	r3, [pc, #440]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a6d      	ldr	r2, [pc, #436]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 800711a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800711e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d013      	beq.n	8007150 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007128:	f7fe f864 	bl	80051f4 <HAL_GetTick>
 800712c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800712e:	e008      	b.n	8007142 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007130:	f7fe f860 	bl	80051f4 <HAL_GetTick>
 8007134:	4602      	mov	r2, r0
 8007136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	2b64      	cmp	r3, #100	@ 0x64
 800713c:	d901      	bls.n	8007142 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e3d4      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007142:	4b63      	ldr	r3, [pc, #396]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800714a:	2b00      	cmp	r3, #0
 800714c:	d0f0      	beq.n	8007130 <HAL_RCC_OscConfig+0xe8>
 800714e:	e014      	b.n	800717a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007150:	f7fe f850 	bl	80051f4 <HAL_GetTick>
 8007154:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007156:	e008      	b.n	800716a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007158:	f7fe f84c 	bl	80051f4 <HAL_GetTick>
 800715c:	4602      	mov	r2, r0
 800715e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007160:	1ad3      	subs	r3, r2, r3
 8007162:	2b64      	cmp	r3, #100	@ 0x64
 8007164:	d901      	bls.n	800716a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007166:	2303      	movs	r3, #3
 8007168:	e3c0      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800716a:	4b59      	ldr	r3, [pc, #356]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1f0      	bne.n	8007158 <HAL_RCC_OscConfig+0x110>
 8007176:	e000      	b.n	800717a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007178:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	2b00      	cmp	r3, #0
 8007184:	f000 80ca 	beq.w	800731c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007188:	4b51      	ldr	r3, [pc, #324]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 800718a:	691b      	ldr	r3, [r3, #16]
 800718c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007190:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007192:	4b4f      	ldr	r3, [pc, #316]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 8007194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007196:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007198:	6a3b      	ldr	r3, [r7, #32]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d007      	beq.n	80071ae <HAL_RCC_OscConfig+0x166>
 800719e:	6a3b      	ldr	r3, [r7, #32]
 80071a0:	2b18      	cmp	r3, #24
 80071a2:	d156      	bne.n	8007252 <HAL_RCC_OscConfig+0x20a>
 80071a4:	69fb      	ldr	r3, [r7, #28]
 80071a6:	f003 0303 	and.w	r3, r3, #3
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d151      	bne.n	8007252 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80071ae:	4b48      	ldr	r3, [pc, #288]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 0304 	and.w	r3, r3, #4
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d005      	beq.n	80071c6 <HAL_RCC_OscConfig+0x17e>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d101      	bne.n	80071c6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e392      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80071c6:	4b42      	ldr	r3, [pc, #264]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f023 0219 	bic.w	r2, r3, #25
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	68db      	ldr	r3, [r3, #12]
 80071d2:	493f      	ldr	r1, [pc, #252]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80071d4:	4313      	orrs	r3, r2
 80071d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071d8:	f7fe f80c 	bl	80051f4 <HAL_GetTick>
 80071dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80071de:	e008      	b.n	80071f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071e0:	f7fe f808 	bl	80051f4 <HAL_GetTick>
 80071e4:	4602      	mov	r2, r0
 80071e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e8:	1ad3      	subs	r3, r2, r3
 80071ea:	2b02      	cmp	r3, #2
 80071ec:	d901      	bls.n	80071f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e37c      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80071f2:	4b37      	ldr	r3, [pc, #220]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 0304 	and.w	r3, r3, #4
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d0f0      	beq.n	80071e0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071fe:	f7fe f805 	bl	800520c <HAL_GetREVID>
 8007202:	4603      	mov	r3, r0
 8007204:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007208:	4293      	cmp	r3, r2
 800720a:	d817      	bhi.n	800723c <HAL_RCC_OscConfig+0x1f4>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	691b      	ldr	r3, [r3, #16]
 8007210:	2b40      	cmp	r3, #64	@ 0x40
 8007212:	d108      	bne.n	8007226 <HAL_RCC_OscConfig+0x1de>
 8007214:	4b2e      	ldr	r3, [pc, #184]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800721c:	4a2c      	ldr	r2, [pc, #176]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 800721e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007222:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007224:	e07a      	b.n	800731c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007226:	4b2a      	ldr	r3, [pc, #168]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	031b      	lsls	r3, r3, #12
 8007234:	4926      	ldr	r1, [pc, #152]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 8007236:	4313      	orrs	r3, r2
 8007238:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800723a:	e06f      	b.n	800731c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800723c:	4b24      	ldr	r3, [pc, #144]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	691b      	ldr	r3, [r3, #16]
 8007248:	061b      	lsls	r3, r3, #24
 800724a:	4921      	ldr	r1, [pc, #132]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 800724c:	4313      	orrs	r3, r2
 800724e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007250:	e064      	b.n	800731c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	68db      	ldr	r3, [r3, #12]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d047      	beq.n	80072ea <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800725a:	4b1d      	ldr	r3, [pc, #116]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f023 0219 	bic.w	r2, r3, #25
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	68db      	ldr	r3, [r3, #12]
 8007266:	491a      	ldr	r1, [pc, #104]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 8007268:	4313      	orrs	r3, r2
 800726a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800726c:	f7fd ffc2 	bl	80051f4 <HAL_GetTick>
 8007270:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007272:	e008      	b.n	8007286 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007274:	f7fd ffbe 	bl	80051f4 <HAL_GetTick>
 8007278:	4602      	mov	r2, r0
 800727a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727c:	1ad3      	subs	r3, r2, r3
 800727e:	2b02      	cmp	r3, #2
 8007280:	d901      	bls.n	8007286 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	e332      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007286:	4b12      	ldr	r3, [pc, #72]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f003 0304 	and.w	r3, r3, #4
 800728e:	2b00      	cmp	r3, #0
 8007290:	d0f0      	beq.n	8007274 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007292:	f7fd ffbb 	bl	800520c <HAL_GetREVID>
 8007296:	4603      	mov	r3, r0
 8007298:	f241 0203 	movw	r2, #4099	@ 0x1003
 800729c:	4293      	cmp	r3, r2
 800729e:	d819      	bhi.n	80072d4 <HAL_RCC_OscConfig+0x28c>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	691b      	ldr	r3, [r3, #16]
 80072a4:	2b40      	cmp	r3, #64	@ 0x40
 80072a6:	d108      	bne.n	80072ba <HAL_RCC_OscConfig+0x272>
 80072a8:	4b09      	ldr	r3, [pc, #36]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80072b0:	4a07      	ldr	r2, [pc, #28]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80072b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072b6:	6053      	str	r3, [r2, #4]
 80072b8:	e030      	b.n	800731c <HAL_RCC_OscConfig+0x2d4>
 80072ba:	4b05      	ldr	r3, [pc, #20]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	031b      	lsls	r3, r3, #12
 80072c8:	4901      	ldr	r1, [pc, #4]	@ (80072d0 <HAL_RCC_OscConfig+0x288>)
 80072ca:	4313      	orrs	r3, r2
 80072cc:	604b      	str	r3, [r1, #4]
 80072ce:	e025      	b.n	800731c <HAL_RCC_OscConfig+0x2d4>
 80072d0:	58024400 	.word	0x58024400
 80072d4:	4b9a      	ldr	r3, [pc, #616]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	691b      	ldr	r3, [r3, #16]
 80072e0:	061b      	lsls	r3, r3, #24
 80072e2:	4997      	ldr	r1, [pc, #604]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80072e4:	4313      	orrs	r3, r2
 80072e6:	604b      	str	r3, [r1, #4]
 80072e8:	e018      	b.n	800731c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80072ea:	4b95      	ldr	r3, [pc, #596]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a94      	ldr	r2, [pc, #592]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80072f0:	f023 0301 	bic.w	r3, r3, #1
 80072f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072f6:	f7fd ff7d 	bl	80051f4 <HAL_GetTick>
 80072fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80072fc:	e008      	b.n	8007310 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072fe:	f7fd ff79 	bl	80051f4 <HAL_GetTick>
 8007302:	4602      	mov	r2, r0
 8007304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007306:	1ad3      	subs	r3, r2, r3
 8007308:	2b02      	cmp	r3, #2
 800730a:	d901      	bls.n	8007310 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800730c:	2303      	movs	r3, #3
 800730e:	e2ed      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007310:	4b8b      	ldr	r3, [pc, #556]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 0304 	and.w	r3, r3, #4
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1f0      	bne.n	80072fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 0310 	and.w	r3, r3, #16
 8007324:	2b00      	cmp	r3, #0
 8007326:	f000 80a9 	beq.w	800747c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800732a:	4b85      	ldr	r3, [pc, #532]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007332:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007334:	4b82      	ldr	r3, [pc, #520]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007338:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800733a:	69bb      	ldr	r3, [r7, #24]
 800733c:	2b08      	cmp	r3, #8
 800733e:	d007      	beq.n	8007350 <HAL_RCC_OscConfig+0x308>
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	2b18      	cmp	r3, #24
 8007344:	d13a      	bne.n	80073bc <HAL_RCC_OscConfig+0x374>
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	f003 0303 	and.w	r3, r3, #3
 800734c:	2b01      	cmp	r3, #1
 800734e:	d135      	bne.n	80073bc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007350:	4b7b      	ldr	r3, [pc, #492]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007358:	2b00      	cmp	r3, #0
 800735a:	d005      	beq.n	8007368 <HAL_RCC_OscConfig+0x320>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	69db      	ldr	r3, [r3, #28]
 8007360:	2b80      	cmp	r3, #128	@ 0x80
 8007362:	d001      	beq.n	8007368 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e2c1      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007368:	f7fd ff50 	bl	800520c <HAL_GetREVID>
 800736c:	4603      	mov	r3, r0
 800736e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007372:	4293      	cmp	r3, r2
 8007374:	d817      	bhi.n	80073a6 <HAL_RCC_OscConfig+0x35e>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a1b      	ldr	r3, [r3, #32]
 800737a:	2b20      	cmp	r3, #32
 800737c:	d108      	bne.n	8007390 <HAL_RCC_OscConfig+0x348>
 800737e:	4b70      	ldr	r3, [pc, #448]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8007386:	4a6e      	ldr	r2, [pc, #440]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007388:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800738c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800738e:	e075      	b.n	800747c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007390:	4b6b      	ldr	r3, [pc, #428]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6a1b      	ldr	r3, [r3, #32]
 800739c:	069b      	lsls	r3, r3, #26
 800739e:	4968      	ldr	r1, [pc, #416]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80073a0:	4313      	orrs	r3, r2
 80073a2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80073a4:	e06a      	b.n	800747c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80073a6:	4b66      	ldr	r3, [pc, #408]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	061b      	lsls	r3, r3, #24
 80073b4:	4962      	ldr	r1, [pc, #392]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80073b6:	4313      	orrs	r3, r2
 80073b8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80073ba:	e05f      	b.n	800747c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	69db      	ldr	r3, [r3, #28]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d042      	beq.n	800744a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80073c4:	4b5e      	ldr	r3, [pc, #376]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a5d      	ldr	r2, [pc, #372]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80073ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d0:	f7fd ff10 	bl	80051f4 <HAL_GetTick>
 80073d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80073d6:	e008      	b.n	80073ea <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80073d8:	f7fd ff0c 	bl	80051f4 <HAL_GetTick>
 80073dc:	4602      	mov	r2, r0
 80073de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e0:	1ad3      	subs	r3, r2, r3
 80073e2:	2b02      	cmp	r3, #2
 80073e4:	d901      	bls.n	80073ea <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80073e6:	2303      	movs	r3, #3
 80073e8:	e280      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80073ea:	4b55      	ldr	r3, [pc, #340]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d0f0      	beq.n	80073d8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80073f6:	f7fd ff09 	bl	800520c <HAL_GetREVID>
 80073fa:	4603      	mov	r3, r0
 80073fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007400:	4293      	cmp	r3, r2
 8007402:	d817      	bhi.n	8007434 <HAL_RCC_OscConfig+0x3ec>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6a1b      	ldr	r3, [r3, #32]
 8007408:	2b20      	cmp	r3, #32
 800740a:	d108      	bne.n	800741e <HAL_RCC_OscConfig+0x3d6>
 800740c:	4b4c      	ldr	r3, [pc, #304]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8007414:	4a4a      	ldr	r2, [pc, #296]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007416:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800741a:	6053      	str	r3, [r2, #4]
 800741c:	e02e      	b.n	800747c <HAL_RCC_OscConfig+0x434>
 800741e:	4b48      	ldr	r3, [pc, #288]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a1b      	ldr	r3, [r3, #32]
 800742a:	069b      	lsls	r3, r3, #26
 800742c:	4944      	ldr	r1, [pc, #272]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 800742e:	4313      	orrs	r3, r2
 8007430:	604b      	str	r3, [r1, #4]
 8007432:	e023      	b.n	800747c <HAL_RCC_OscConfig+0x434>
 8007434:	4b42      	ldr	r3, [pc, #264]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6a1b      	ldr	r3, [r3, #32]
 8007440:	061b      	lsls	r3, r3, #24
 8007442:	493f      	ldr	r1, [pc, #252]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007444:	4313      	orrs	r3, r2
 8007446:	60cb      	str	r3, [r1, #12]
 8007448:	e018      	b.n	800747c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800744a:	4b3d      	ldr	r3, [pc, #244]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a3c      	ldr	r2, [pc, #240]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007450:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007454:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007456:	f7fd fecd 	bl	80051f4 <HAL_GetTick>
 800745a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800745c:	e008      	b.n	8007470 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800745e:	f7fd fec9 	bl	80051f4 <HAL_GetTick>
 8007462:	4602      	mov	r2, r0
 8007464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007466:	1ad3      	subs	r3, r2, r3
 8007468:	2b02      	cmp	r3, #2
 800746a:	d901      	bls.n	8007470 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800746c:	2303      	movs	r3, #3
 800746e:	e23d      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007470:	4b33      	ldr	r3, [pc, #204]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007478:	2b00      	cmp	r3, #0
 800747a:	d1f0      	bne.n	800745e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 0308 	and.w	r3, r3, #8
 8007484:	2b00      	cmp	r3, #0
 8007486:	d036      	beq.n	80074f6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	695b      	ldr	r3, [r3, #20]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d019      	beq.n	80074c4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007490:	4b2b      	ldr	r3, [pc, #172]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007492:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007494:	4a2a      	ldr	r2, [pc, #168]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007496:	f043 0301 	orr.w	r3, r3, #1
 800749a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800749c:	f7fd feaa 	bl	80051f4 <HAL_GetTick>
 80074a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80074a2:	e008      	b.n	80074b6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074a4:	f7fd fea6 	bl	80051f4 <HAL_GetTick>
 80074a8:	4602      	mov	r2, r0
 80074aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	d901      	bls.n	80074b6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80074b2:	2303      	movs	r3, #3
 80074b4:	e21a      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80074b6:	4b22      	ldr	r3, [pc, #136]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80074b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074ba:	f003 0302 	and.w	r3, r3, #2
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d0f0      	beq.n	80074a4 <HAL_RCC_OscConfig+0x45c>
 80074c2:	e018      	b.n	80074f6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074c4:	4b1e      	ldr	r3, [pc, #120]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80074c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074c8:	4a1d      	ldr	r2, [pc, #116]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80074ca:	f023 0301 	bic.w	r3, r3, #1
 80074ce:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074d0:	f7fd fe90 	bl	80051f4 <HAL_GetTick>
 80074d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80074d6:	e008      	b.n	80074ea <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074d8:	f7fd fe8c 	bl	80051f4 <HAL_GetTick>
 80074dc:	4602      	mov	r2, r0
 80074de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074e0:	1ad3      	subs	r3, r2, r3
 80074e2:	2b02      	cmp	r3, #2
 80074e4:	d901      	bls.n	80074ea <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80074e6:	2303      	movs	r3, #3
 80074e8:	e200      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80074ea:	4b15      	ldr	r3, [pc, #84]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 80074ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074ee:	f003 0302 	and.w	r3, r3, #2
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d1f0      	bne.n	80074d8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 0320 	and.w	r3, r3, #32
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d039      	beq.n	8007576 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	699b      	ldr	r3, [r3, #24]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d01c      	beq.n	8007544 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800750a:	4b0d      	ldr	r3, [pc, #52]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a0c      	ldr	r2, [pc, #48]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007510:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007514:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007516:	f7fd fe6d 	bl	80051f4 <HAL_GetTick>
 800751a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800751c:	e008      	b.n	8007530 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800751e:	f7fd fe69 	bl	80051f4 <HAL_GetTick>
 8007522:	4602      	mov	r2, r0
 8007524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	2b02      	cmp	r3, #2
 800752a:	d901      	bls.n	8007530 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800752c:	2303      	movs	r3, #3
 800752e:	e1dd      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007530:	4b03      	ldr	r3, [pc, #12]	@ (8007540 <HAL_RCC_OscConfig+0x4f8>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007538:	2b00      	cmp	r3, #0
 800753a:	d0f0      	beq.n	800751e <HAL_RCC_OscConfig+0x4d6>
 800753c:	e01b      	b.n	8007576 <HAL_RCC_OscConfig+0x52e>
 800753e:	bf00      	nop
 8007540:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007544:	4b9b      	ldr	r3, [pc, #620]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a9a      	ldr	r2, [pc, #616]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 800754a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800754e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007550:	f7fd fe50 	bl	80051f4 <HAL_GetTick>
 8007554:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007556:	e008      	b.n	800756a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007558:	f7fd fe4c 	bl	80051f4 <HAL_GetTick>
 800755c:	4602      	mov	r2, r0
 800755e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007560:	1ad3      	subs	r3, r2, r3
 8007562:	2b02      	cmp	r3, #2
 8007564:	d901      	bls.n	800756a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e1c0      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800756a:	4b92      	ldr	r3, [pc, #584]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1f0      	bne.n	8007558 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f003 0304 	and.w	r3, r3, #4
 800757e:	2b00      	cmp	r3, #0
 8007580:	f000 8081 	beq.w	8007686 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007584:	4b8c      	ldr	r3, [pc, #560]	@ (80077b8 <HAL_RCC_OscConfig+0x770>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a8b      	ldr	r2, [pc, #556]	@ (80077b8 <HAL_RCC_OscConfig+0x770>)
 800758a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800758e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007590:	f7fd fe30 	bl	80051f4 <HAL_GetTick>
 8007594:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007596:	e008      	b.n	80075aa <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007598:	f7fd fe2c 	bl	80051f4 <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	2b64      	cmp	r3, #100	@ 0x64
 80075a4:	d901      	bls.n	80075aa <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80075a6:	2303      	movs	r3, #3
 80075a8:	e1a0      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80075aa:	4b83      	ldr	r3, [pc, #524]	@ (80077b8 <HAL_RCC_OscConfig+0x770>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d0f0      	beq.n	8007598 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d106      	bne.n	80075cc <HAL_RCC_OscConfig+0x584>
 80075be:	4b7d      	ldr	r3, [pc, #500]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80075c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075c2:	4a7c      	ldr	r2, [pc, #496]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80075c4:	f043 0301 	orr.w	r3, r3, #1
 80075c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80075ca:	e02d      	b.n	8007628 <HAL_RCC_OscConfig+0x5e0>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d10c      	bne.n	80075ee <HAL_RCC_OscConfig+0x5a6>
 80075d4:	4b77      	ldr	r3, [pc, #476]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80075d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075d8:	4a76      	ldr	r2, [pc, #472]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80075da:	f023 0301 	bic.w	r3, r3, #1
 80075de:	6713      	str	r3, [r2, #112]	@ 0x70
 80075e0:	4b74      	ldr	r3, [pc, #464]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80075e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075e4:	4a73      	ldr	r2, [pc, #460]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80075e6:	f023 0304 	bic.w	r3, r3, #4
 80075ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80075ec:	e01c      	b.n	8007628 <HAL_RCC_OscConfig+0x5e0>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	2b05      	cmp	r3, #5
 80075f4:	d10c      	bne.n	8007610 <HAL_RCC_OscConfig+0x5c8>
 80075f6:	4b6f      	ldr	r3, [pc, #444]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80075f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075fa:	4a6e      	ldr	r2, [pc, #440]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80075fc:	f043 0304 	orr.w	r3, r3, #4
 8007600:	6713      	str	r3, [r2, #112]	@ 0x70
 8007602:	4b6c      	ldr	r3, [pc, #432]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007606:	4a6b      	ldr	r2, [pc, #428]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007608:	f043 0301 	orr.w	r3, r3, #1
 800760c:	6713      	str	r3, [r2, #112]	@ 0x70
 800760e:	e00b      	b.n	8007628 <HAL_RCC_OscConfig+0x5e0>
 8007610:	4b68      	ldr	r3, [pc, #416]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007614:	4a67      	ldr	r2, [pc, #412]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007616:	f023 0301 	bic.w	r3, r3, #1
 800761a:	6713      	str	r3, [r2, #112]	@ 0x70
 800761c:	4b65      	ldr	r3, [pc, #404]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 800761e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007620:	4a64      	ldr	r2, [pc, #400]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007622:	f023 0304 	bic.w	r3, r3, #4
 8007626:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d015      	beq.n	800765c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007630:	f7fd fde0 	bl	80051f4 <HAL_GetTick>
 8007634:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007636:	e00a      	b.n	800764e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007638:	f7fd fddc 	bl	80051f4 <HAL_GetTick>
 800763c:	4602      	mov	r2, r0
 800763e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007640:	1ad3      	subs	r3, r2, r3
 8007642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007646:	4293      	cmp	r3, r2
 8007648:	d901      	bls.n	800764e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800764a:	2303      	movs	r3, #3
 800764c:	e14e      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800764e:	4b59      	ldr	r3, [pc, #356]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007652:	f003 0302 	and.w	r3, r3, #2
 8007656:	2b00      	cmp	r3, #0
 8007658:	d0ee      	beq.n	8007638 <HAL_RCC_OscConfig+0x5f0>
 800765a:	e014      	b.n	8007686 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800765c:	f7fd fdca 	bl	80051f4 <HAL_GetTick>
 8007660:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007662:	e00a      	b.n	800767a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007664:	f7fd fdc6 	bl	80051f4 <HAL_GetTick>
 8007668:	4602      	mov	r2, r0
 800766a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766c:	1ad3      	subs	r3, r2, r3
 800766e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007672:	4293      	cmp	r3, r2
 8007674:	d901      	bls.n	800767a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8007676:	2303      	movs	r3, #3
 8007678:	e138      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800767a:	4b4e      	ldr	r3, [pc, #312]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 800767c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800767e:	f003 0302 	and.w	r3, r3, #2
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1ee      	bne.n	8007664 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800768a:	2b00      	cmp	r3, #0
 800768c:	f000 812d 	beq.w	80078ea <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007690:	4b48      	ldr	r3, [pc, #288]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007692:	691b      	ldr	r3, [r3, #16]
 8007694:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007698:	2b18      	cmp	r3, #24
 800769a:	f000 80bd 	beq.w	8007818 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076a2:	2b02      	cmp	r3, #2
 80076a4:	f040 809e 	bne.w	80077e4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076a8:	4b42      	ldr	r3, [pc, #264]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a41      	ldr	r2, [pc, #260]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80076ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80076b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076b4:	f7fd fd9e 	bl	80051f4 <HAL_GetTick>
 80076b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80076ba:	e008      	b.n	80076ce <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076bc:	f7fd fd9a 	bl	80051f4 <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d901      	bls.n	80076ce <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e10e      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80076ce:	4b39      	ldr	r3, [pc, #228]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1f0      	bne.n	80076bc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80076da:	4b36      	ldr	r3, [pc, #216]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80076dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80076de:	4b37      	ldr	r3, [pc, #220]	@ (80077bc <HAL_RCC_OscConfig+0x774>)
 80076e0:	4013      	ands	r3, r2
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80076e6:	687a      	ldr	r2, [r7, #4]
 80076e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80076ea:	0112      	lsls	r2, r2, #4
 80076ec:	430a      	orrs	r2, r1
 80076ee:	4931      	ldr	r1, [pc, #196]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80076f0:	4313      	orrs	r3, r2
 80076f2:	628b      	str	r3, [r1, #40]	@ 0x28
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076f8:	3b01      	subs	r3, #1
 80076fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007702:	3b01      	subs	r3, #1
 8007704:	025b      	lsls	r3, r3, #9
 8007706:	b29b      	uxth	r3, r3
 8007708:	431a      	orrs	r2, r3
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800770e:	3b01      	subs	r3, #1
 8007710:	041b      	lsls	r3, r3, #16
 8007712:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007716:	431a      	orrs	r2, r3
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800771c:	3b01      	subs	r3, #1
 800771e:	061b      	lsls	r3, r3, #24
 8007720:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007724:	4923      	ldr	r1, [pc, #140]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007726:	4313      	orrs	r3, r2
 8007728:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800772a:	4b22      	ldr	r3, [pc, #136]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 800772c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800772e:	4a21      	ldr	r2, [pc, #132]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007730:	f023 0301 	bic.w	r3, r3, #1
 8007734:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007736:	4b1f      	ldr	r3, [pc, #124]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007738:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800773a:	4b21      	ldr	r3, [pc, #132]	@ (80077c0 <HAL_RCC_OscConfig+0x778>)
 800773c:	4013      	ands	r3, r2
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007742:	00d2      	lsls	r2, r2, #3
 8007744:	491b      	ldr	r1, [pc, #108]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007746:	4313      	orrs	r3, r2
 8007748:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800774a:	4b1a      	ldr	r3, [pc, #104]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 800774c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800774e:	f023 020c 	bic.w	r2, r3, #12
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007756:	4917      	ldr	r1, [pc, #92]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007758:	4313      	orrs	r3, r2
 800775a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800775c:	4b15      	ldr	r3, [pc, #84]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 800775e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007760:	f023 0202 	bic.w	r2, r3, #2
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007768:	4912      	ldr	r1, [pc, #72]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 800776a:	4313      	orrs	r3, r2
 800776c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800776e:	4b11      	ldr	r3, [pc, #68]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007772:	4a10      	ldr	r2, [pc, #64]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007774:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007778:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800777a:	4b0e      	ldr	r3, [pc, #56]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 800777c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800777e:	4a0d      	ldr	r2, [pc, #52]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007780:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007784:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007786:	4b0b      	ldr	r3, [pc, #44]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800778a:	4a0a      	ldr	r2, [pc, #40]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 800778c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007790:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007792:	4b08      	ldr	r3, [pc, #32]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007796:	4a07      	ldr	r2, [pc, #28]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 8007798:	f043 0301 	orr.w	r3, r3, #1
 800779c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800779e:	4b05      	ldr	r3, [pc, #20]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a04      	ldr	r2, [pc, #16]	@ (80077b4 <HAL_RCC_OscConfig+0x76c>)
 80077a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80077a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077aa:	f7fd fd23 	bl	80051f4 <HAL_GetTick>
 80077ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80077b0:	e011      	b.n	80077d6 <HAL_RCC_OscConfig+0x78e>
 80077b2:	bf00      	nop
 80077b4:	58024400 	.word	0x58024400
 80077b8:	58024800 	.word	0x58024800
 80077bc:	fffffc0c 	.word	0xfffffc0c
 80077c0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077c4:	f7fd fd16 	bl	80051f4 <HAL_GetTick>
 80077c8:	4602      	mov	r2, r0
 80077ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077cc:	1ad3      	subs	r3, r2, r3
 80077ce:	2b02      	cmp	r3, #2
 80077d0:	d901      	bls.n	80077d6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80077d2:	2303      	movs	r3, #3
 80077d4:	e08a      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80077d6:	4b47      	ldr	r3, [pc, #284]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d0f0      	beq.n	80077c4 <HAL_RCC_OscConfig+0x77c>
 80077e2:	e082      	b.n	80078ea <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077e4:	4b43      	ldr	r3, [pc, #268]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a42      	ldr	r2, [pc, #264]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 80077ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80077ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077f0:	f7fd fd00 	bl	80051f4 <HAL_GetTick>
 80077f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80077f6:	e008      	b.n	800780a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077f8:	f7fd fcfc 	bl	80051f4 <HAL_GetTick>
 80077fc:	4602      	mov	r2, r0
 80077fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	2b02      	cmp	r3, #2
 8007804:	d901      	bls.n	800780a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8007806:	2303      	movs	r3, #3
 8007808:	e070      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800780a:	4b3a      	ldr	r3, [pc, #232]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1f0      	bne.n	80077f8 <HAL_RCC_OscConfig+0x7b0>
 8007816:	e068      	b.n	80078ea <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007818:	4b36      	ldr	r3, [pc, #216]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 800781a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800781c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800781e:	4b35      	ldr	r3, [pc, #212]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 8007820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007822:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007828:	2b01      	cmp	r3, #1
 800782a:	d031      	beq.n	8007890 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	f003 0203 	and.w	r2, r3, #3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007836:	429a      	cmp	r2, r3
 8007838:	d12a      	bne.n	8007890 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	091b      	lsrs	r3, r3, #4
 800783e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007846:	429a      	cmp	r2, r3
 8007848:	d122      	bne.n	8007890 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007854:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007856:	429a      	cmp	r2, r3
 8007858:	d11a      	bne.n	8007890 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	0a5b      	lsrs	r3, r3, #9
 800785e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007866:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007868:	429a      	cmp	r2, r3
 800786a:	d111      	bne.n	8007890 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	0c1b      	lsrs	r3, r3, #16
 8007870:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007878:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800787a:	429a      	cmp	r2, r3
 800787c:	d108      	bne.n	8007890 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	0e1b      	lsrs	r3, r3, #24
 8007882:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800788a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800788c:	429a      	cmp	r2, r3
 800788e:	d001      	beq.n	8007894 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	e02b      	b.n	80078ec <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007894:	4b17      	ldr	r3, [pc, #92]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 8007896:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007898:	08db      	lsrs	r3, r3, #3
 800789a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800789e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078a4:	693a      	ldr	r2, [r7, #16]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d01f      	beq.n	80078ea <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80078aa:	4b12      	ldr	r3, [pc, #72]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 80078ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ae:	4a11      	ldr	r2, [pc, #68]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 80078b0:	f023 0301 	bic.w	r3, r3, #1
 80078b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80078b6:	f7fd fc9d 	bl	80051f4 <HAL_GetTick>
 80078ba:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80078bc:	bf00      	nop
 80078be:	f7fd fc99 	bl	80051f4 <HAL_GetTick>
 80078c2:	4602      	mov	r2, r0
 80078c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d0f9      	beq.n	80078be <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80078ca:	4b0a      	ldr	r3, [pc, #40]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 80078cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078ce:	4b0a      	ldr	r3, [pc, #40]	@ (80078f8 <HAL_RCC_OscConfig+0x8b0>)
 80078d0:	4013      	ands	r3, r2
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80078d6:	00d2      	lsls	r2, r2, #3
 80078d8:	4906      	ldr	r1, [pc, #24]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 80078da:	4313      	orrs	r3, r2
 80078dc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80078de:	4b05      	ldr	r3, [pc, #20]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 80078e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078e2:	4a04      	ldr	r2, [pc, #16]	@ (80078f4 <HAL_RCC_OscConfig+0x8ac>)
 80078e4:	f043 0301 	orr.w	r3, r3, #1
 80078e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80078ea:	2300      	movs	r3, #0
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3730      	adds	r7, #48	@ 0x30
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	58024400 	.word	0x58024400
 80078f8:	ffff0007 	.word	0xffff0007

080078fc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b086      	sub	sp, #24
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d101      	bne.n	8007910 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	e19c      	b.n	8007c4a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007910:	4b8a      	ldr	r3, [pc, #552]	@ (8007b3c <HAL_RCC_ClockConfig+0x240>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f003 030f 	and.w	r3, r3, #15
 8007918:	683a      	ldr	r2, [r7, #0]
 800791a:	429a      	cmp	r2, r3
 800791c:	d910      	bls.n	8007940 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800791e:	4b87      	ldr	r3, [pc, #540]	@ (8007b3c <HAL_RCC_ClockConfig+0x240>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f023 020f 	bic.w	r2, r3, #15
 8007926:	4985      	ldr	r1, [pc, #532]	@ (8007b3c <HAL_RCC_ClockConfig+0x240>)
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	4313      	orrs	r3, r2
 800792c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800792e:	4b83      	ldr	r3, [pc, #524]	@ (8007b3c <HAL_RCC_ClockConfig+0x240>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 030f 	and.w	r3, r3, #15
 8007936:	683a      	ldr	r2, [r7, #0]
 8007938:	429a      	cmp	r2, r3
 800793a:	d001      	beq.n	8007940 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e184      	b.n	8007c4a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f003 0304 	and.w	r3, r3, #4
 8007948:	2b00      	cmp	r3, #0
 800794a:	d010      	beq.n	800796e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	691a      	ldr	r2, [r3, #16]
 8007950:	4b7b      	ldr	r3, [pc, #492]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007952:	699b      	ldr	r3, [r3, #24]
 8007954:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007958:	429a      	cmp	r2, r3
 800795a:	d908      	bls.n	800796e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800795c:	4b78      	ldr	r3, [pc, #480]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 800795e:	699b      	ldr	r3, [r3, #24]
 8007960:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	691b      	ldr	r3, [r3, #16]
 8007968:	4975      	ldr	r1, [pc, #468]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 800796a:	4313      	orrs	r3, r2
 800796c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 0308 	and.w	r3, r3, #8
 8007976:	2b00      	cmp	r3, #0
 8007978:	d010      	beq.n	800799c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	695a      	ldr	r2, [r3, #20]
 800797e:	4b70      	ldr	r3, [pc, #448]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007980:	69db      	ldr	r3, [r3, #28]
 8007982:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007986:	429a      	cmp	r2, r3
 8007988:	d908      	bls.n	800799c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800798a:	4b6d      	ldr	r3, [pc, #436]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 800798c:	69db      	ldr	r3, [r3, #28]
 800798e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	695b      	ldr	r3, [r3, #20]
 8007996:	496a      	ldr	r1, [pc, #424]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007998:	4313      	orrs	r3, r2
 800799a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f003 0310 	and.w	r3, r3, #16
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d010      	beq.n	80079ca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	699a      	ldr	r2, [r3, #24]
 80079ac:	4b64      	ldr	r3, [pc, #400]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 80079ae:	69db      	ldr	r3, [r3, #28]
 80079b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d908      	bls.n	80079ca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80079b8:	4b61      	ldr	r3, [pc, #388]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 80079ba:	69db      	ldr	r3, [r3, #28]
 80079bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	699b      	ldr	r3, [r3, #24]
 80079c4:	495e      	ldr	r1, [pc, #376]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 80079c6:	4313      	orrs	r3, r2
 80079c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f003 0320 	and.w	r3, r3, #32
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d010      	beq.n	80079f8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	69da      	ldr	r2, [r3, #28]
 80079da:	4b59      	ldr	r3, [pc, #356]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 80079dc:	6a1b      	ldr	r3, [r3, #32]
 80079de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d908      	bls.n	80079f8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80079e6:	4b56      	ldr	r3, [pc, #344]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	69db      	ldr	r3, [r3, #28]
 80079f2:	4953      	ldr	r1, [pc, #332]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 80079f4:	4313      	orrs	r3, r2
 80079f6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f003 0302 	and.w	r3, r3, #2
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d010      	beq.n	8007a26 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	68da      	ldr	r2, [r3, #12]
 8007a08:	4b4d      	ldr	r3, [pc, #308]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007a0a:	699b      	ldr	r3, [r3, #24]
 8007a0c:	f003 030f 	and.w	r3, r3, #15
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d908      	bls.n	8007a26 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a14:	4b4a      	ldr	r3, [pc, #296]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007a16:	699b      	ldr	r3, [r3, #24]
 8007a18:	f023 020f 	bic.w	r2, r3, #15
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	68db      	ldr	r3, [r3, #12]
 8007a20:	4947      	ldr	r1, [pc, #284]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007a22:	4313      	orrs	r3, r2
 8007a24:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f003 0301 	and.w	r3, r3, #1
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d055      	beq.n	8007ade <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007a32:	4b43      	ldr	r3, [pc, #268]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007a34:	699b      	ldr	r3, [r3, #24]
 8007a36:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	4940      	ldr	r1, [pc, #256]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007a40:	4313      	orrs	r3, r2
 8007a42:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	2b02      	cmp	r3, #2
 8007a4a:	d107      	bne.n	8007a5c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007a4c:	4b3c      	ldr	r3, [pc, #240]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d121      	bne.n	8007a9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	e0f6      	b.n	8007c4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	2b03      	cmp	r3, #3
 8007a62:	d107      	bne.n	8007a74 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007a64:	4b36      	ldr	r3, [pc, #216]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d115      	bne.n	8007a9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	e0ea      	b.n	8007c4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d107      	bne.n	8007a8c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007a7c:	4b30      	ldr	r3, [pc, #192]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d109      	bne.n	8007a9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	e0de      	b.n	8007c4a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a8c:	4b2c      	ldr	r3, [pc, #176]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f003 0304 	and.w	r3, r3, #4
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d101      	bne.n	8007a9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e0d6      	b.n	8007c4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007a9c:	4b28      	ldr	r3, [pc, #160]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007a9e:	691b      	ldr	r3, [r3, #16]
 8007aa0:	f023 0207 	bic.w	r2, r3, #7
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	4925      	ldr	r1, [pc, #148]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007aae:	f7fd fba1 	bl	80051f4 <HAL_GetTick>
 8007ab2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ab4:	e00a      	b.n	8007acc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ab6:	f7fd fb9d 	bl	80051f4 <HAL_GetTick>
 8007aba:	4602      	mov	r2, r0
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d901      	bls.n	8007acc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e0be      	b.n	8007c4a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007acc:	4b1c      	ldr	r3, [pc, #112]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007ace:	691b      	ldr	r3, [r3, #16]
 8007ad0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	00db      	lsls	r3, r3, #3
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d1eb      	bne.n	8007ab6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f003 0302 	and.w	r3, r3, #2
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d010      	beq.n	8007b0c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	68da      	ldr	r2, [r3, #12]
 8007aee:	4b14      	ldr	r3, [pc, #80]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007af0:	699b      	ldr	r3, [r3, #24]
 8007af2:	f003 030f 	and.w	r3, r3, #15
 8007af6:	429a      	cmp	r2, r3
 8007af8:	d208      	bcs.n	8007b0c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007afa:	4b11      	ldr	r3, [pc, #68]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007afc:	699b      	ldr	r3, [r3, #24]
 8007afe:	f023 020f 	bic.w	r2, r3, #15
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	68db      	ldr	r3, [r3, #12]
 8007b06:	490e      	ldr	r1, [pc, #56]	@ (8007b40 <HAL_RCC_ClockConfig+0x244>)
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b3c <HAL_RCC_ClockConfig+0x240>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f003 030f 	and.w	r3, r3, #15
 8007b14:	683a      	ldr	r2, [r7, #0]
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d214      	bcs.n	8007b44 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b1a:	4b08      	ldr	r3, [pc, #32]	@ (8007b3c <HAL_RCC_ClockConfig+0x240>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f023 020f 	bic.w	r2, r3, #15
 8007b22:	4906      	ldr	r1, [pc, #24]	@ (8007b3c <HAL_RCC_ClockConfig+0x240>)
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b2a:	4b04      	ldr	r3, [pc, #16]	@ (8007b3c <HAL_RCC_ClockConfig+0x240>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f003 030f 	and.w	r3, r3, #15
 8007b32:	683a      	ldr	r2, [r7, #0]
 8007b34:	429a      	cmp	r2, r3
 8007b36:	d005      	beq.n	8007b44 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	e086      	b.n	8007c4a <HAL_RCC_ClockConfig+0x34e>
 8007b3c:	52002000 	.word	0x52002000
 8007b40:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0304 	and.w	r3, r3, #4
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d010      	beq.n	8007b72 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	691a      	ldr	r2, [r3, #16]
 8007b54:	4b3f      	ldr	r3, [pc, #252]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007b56:	699b      	ldr	r3, [r3, #24]
 8007b58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d208      	bcs.n	8007b72 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007b60:	4b3c      	ldr	r3, [pc, #240]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007b62:	699b      	ldr	r3, [r3, #24]
 8007b64:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	4939      	ldr	r1, [pc, #228]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 0308 	and.w	r3, r3, #8
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d010      	beq.n	8007ba0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	695a      	ldr	r2, [r3, #20]
 8007b82:	4b34      	ldr	r3, [pc, #208]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007b84:	69db      	ldr	r3, [r3, #28]
 8007b86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	d208      	bcs.n	8007ba0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007b8e:	4b31      	ldr	r3, [pc, #196]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007b90:	69db      	ldr	r3, [r3, #28]
 8007b92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	695b      	ldr	r3, [r3, #20]
 8007b9a:	492e      	ldr	r1, [pc, #184]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f003 0310 	and.w	r3, r3, #16
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d010      	beq.n	8007bce <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	699a      	ldr	r2, [r3, #24]
 8007bb0:	4b28      	ldr	r3, [pc, #160]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007bb2:	69db      	ldr	r3, [r3, #28]
 8007bb4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d208      	bcs.n	8007bce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007bbc:	4b25      	ldr	r3, [pc, #148]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007bbe:	69db      	ldr	r3, [r3, #28]
 8007bc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	699b      	ldr	r3, [r3, #24]
 8007bc8:	4922      	ldr	r1, [pc, #136]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0320 	and.w	r3, r3, #32
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d010      	beq.n	8007bfc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	69da      	ldr	r2, [r3, #28]
 8007bde:	4b1d      	ldr	r3, [pc, #116]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007be0:	6a1b      	ldr	r3, [r3, #32]
 8007be2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d208      	bcs.n	8007bfc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007bea:	4b1a      	ldr	r3, [pc, #104]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007bec:	6a1b      	ldr	r3, [r3, #32]
 8007bee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	69db      	ldr	r3, [r3, #28]
 8007bf6:	4917      	ldr	r1, [pc, #92]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007bfc:	f000 f834 	bl	8007c68 <HAL_RCC_GetSysClockFreq>
 8007c00:	4602      	mov	r2, r0
 8007c02:	4b14      	ldr	r3, [pc, #80]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007c04:	699b      	ldr	r3, [r3, #24]
 8007c06:	0a1b      	lsrs	r3, r3, #8
 8007c08:	f003 030f 	and.w	r3, r3, #15
 8007c0c:	4912      	ldr	r1, [pc, #72]	@ (8007c58 <HAL_RCC_ClockConfig+0x35c>)
 8007c0e:	5ccb      	ldrb	r3, [r1, r3]
 8007c10:	f003 031f 	and.w	r3, r3, #31
 8007c14:	fa22 f303 	lsr.w	r3, r2, r3
 8007c18:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8007c54 <HAL_RCC_ClockConfig+0x358>)
 8007c1c:	699b      	ldr	r3, [r3, #24]
 8007c1e:	f003 030f 	and.w	r3, r3, #15
 8007c22:	4a0d      	ldr	r2, [pc, #52]	@ (8007c58 <HAL_RCC_ClockConfig+0x35c>)
 8007c24:	5cd3      	ldrb	r3, [r2, r3]
 8007c26:	f003 031f 	and.w	r3, r3, #31
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c30:	4a0a      	ldr	r2, [pc, #40]	@ (8007c5c <HAL_RCC_ClockConfig+0x360>)
 8007c32:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007c34:	4a0a      	ldr	r2, [pc, #40]	@ (8007c60 <HAL_RCC_ClockConfig+0x364>)
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8007c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8007c64 <HAL_RCC_ClockConfig+0x368>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f7fd fa8e 	bl	8005160 <HAL_InitTick>
 8007c44:	4603      	mov	r3, r0
 8007c46:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3718      	adds	r7, #24
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	58024400 	.word	0x58024400
 8007c58:	08016100 	.word	0x08016100
 8007c5c:	24000004 	.word	0x24000004
 8007c60:	24000000 	.word	0x24000000
 8007c64:	24000074 	.word	0x24000074

08007c68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b089      	sub	sp, #36	@ 0x24
 8007c6c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007c6e:	4bb3      	ldr	r3, [pc, #716]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c76:	2b18      	cmp	r3, #24
 8007c78:	f200 8155 	bhi.w	8007f26 <HAL_RCC_GetSysClockFreq+0x2be>
 8007c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8007c84 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c82:	bf00      	nop
 8007c84:	08007ce9 	.word	0x08007ce9
 8007c88:	08007f27 	.word	0x08007f27
 8007c8c:	08007f27 	.word	0x08007f27
 8007c90:	08007f27 	.word	0x08007f27
 8007c94:	08007f27 	.word	0x08007f27
 8007c98:	08007f27 	.word	0x08007f27
 8007c9c:	08007f27 	.word	0x08007f27
 8007ca0:	08007f27 	.word	0x08007f27
 8007ca4:	08007d0f 	.word	0x08007d0f
 8007ca8:	08007f27 	.word	0x08007f27
 8007cac:	08007f27 	.word	0x08007f27
 8007cb0:	08007f27 	.word	0x08007f27
 8007cb4:	08007f27 	.word	0x08007f27
 8007cb8:	08007f27 	.word	0x08007f27
 8007cbc:	08007f27 	.word	0x08007f27
 8007cc0:	08007f27 	.word	0x08007f27
 8007cc4:	08007d15 	.word	0x08007d15
 8007cc8:	08007f27 	.word	0x08007f27
 8007ccc:	08007f27 	.word	0x08007f27
 8007cd0:	08007f27 	.word	0x08007f27
 8007cd4:	08007f27 	.word	0x08007f27
 8007cd8:	08007f27 	.word	0x08007f27
 8007cdc:	08007f27 	.word	0x08007f27
 8007ce0:	08007f27 	.word	0x08007f27
 8007ce4:	08007d1b 	.word	0x08007d1b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ce8:	4b94      	ldr	r3, [pc, #592]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f003 0320 	and.w	r3, r3, #32
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d009      	beq.n	8007d08 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007cf4:	4b91      	ldr	r3, [pc, #580]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	08db      	lsrs	r3, r3, #3
 8007cfa:	f003 0303 	and.w	r3, r3, #3
 8007cfe:	4a90      	ldr	r2, [pc, #576]	@ (8007f40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007d00:	fa22 f303 	lsr.w	r3, r2, r3
 8007d04:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007d06:	e111      	b.n	8007f2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007d08:	4b8d      	ldr	r3, [pc, #564]	@ (8007f40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007d0a:	61bb      	str	r3, [r7, #24]
      break;
 8007d0c:	e10e      	b.n	8007f2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8007d0e:	4b8d      	ldr	r3, [pc, #564]	@ (8007f44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007d10:	61bb      	str	r3, [r7, #24]
      break;
 8007d12:	e10b      	b.n	8007f2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007d14:	4b8c      	ldr	r3, [pc, #560]	@ (8007f48 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007d16:	61bb      	str	r3, [r7, #24]
      break;
 8007d18:	e108      	b.n	8007f2c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007d1a:	4b88      	ldr	r3, [pc, #544]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d1e:	f003 0303 	and.w	r3, r3, #3
 8007d22:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007d24:	4b85      	ldr	r3, [pc, #532]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d28:	091b      	lsrs	r3, r3, #4
 8007d2a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d2e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007d30:	4b82      	ldr	r3, [pc, #520]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d34:	f003 0301 	and.w	r3, r3, #1
 8007d38:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007d3a:	4b80      	ldr	r3, [pc, #512]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d3e:	08db      	lsrs	r3, r3, #3
 8007d40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007d44:	68fa      	ldr	r2, [r7, #12]
 8007d46:	fb02 f303 	mul.w	r3, r2, r3
 8007d4a:	ee07 3a90 	vmov	s15, r3
 8007d4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d52:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	f000 80e1 	beq.w	8007f20 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	2b02      	cmp	r3, #2
 8007d62:	f000 8083 	beq.w	8007e6c <HAL_RCC_GetSysClockFreq+0x204>
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	2b02      	cmp	r3, #2
 8007d6a:	f200 80a1 	bhi.w	8007eb0 <HAL_RCC_GetSysClockFreq+0x248>
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d003      	beq.n	8007d7c <HAL_RCC_GetSysClockFreq+0x114>
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d056      	beq.n	8007e28 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007d7a:	e099      	b.n	8007eb0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d7c:	4b6f      	ldr	r3, [pc, #444]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 0320 	and.w	r3, r3, #32
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d02d      	beq.n	8007de4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007d88:	4b6c      	ldr	r3, [pc, #432]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	08db      	lsrs	r3, r3, #3
 8007d8e:	f003 0303 	and.w	r3, r3, #3
 8007d92:	4a6b      	ldr	r2, [pc, #428]	@ (8007f40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007d94:	fa22 f303 	lsr.w	r3, r2, r3
 8007d98:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	ee07 3a90 	vmov	s15, r3
 8007da0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	ee07 3a90 	vmov	s15, r3
 8007daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007db2:	4b62      	ldr	r3, [pc, #392]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007db6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dba:	ee07 3a90 	vmov	s15, r3
 8007dbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dc2:	ed97 6a02 	vldr	s12, [r7, #8]
 8007dc6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007f4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007dca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dde:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007de2:	e087      	b.n	8007ef4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	ee07 3a90 	vmov	s15, r3
 8007dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007f50 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007df2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007df6:	4b51      	ldr	r3, [pc, #324]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dfe:	ee07 3a90 	vmov	s15, r3
 8007e02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e06:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e0a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007f4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007e0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e22:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007e26:	e065      	b.n	8007ef4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	ee07 3a90 	vmov	s15, r3
 8007e2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e32:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007f54 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007e36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e3a:	4b40      	ldr	r3, [pc, #256]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e42:	ee07 3a90 	vmov	s15, r3
 8007e46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e4e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007f4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007e52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007e6a:	e043      	b.n	8007ef4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	ee07 3a90 	vmov	s15, r3
 8007e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e76:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007f58 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007e7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e7e:	4b2f      	ldr	r3, [pc, #188]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e86:	ee07 3a90 	vmov	s15, r3
 8007e8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e92:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007f4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007e96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ea2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ea6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007eaa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007eae:	e021      	b.n	8007ef4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	ee07 3a90 	vmov	s15, r3
 8007eb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007eba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007f54 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007ebe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eca:	ee07 3a90 	vmov	s15, r3
 8007ece:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ed2:	ed97 6a02 	vldr	s12, [r7, #8]
 8007ed6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007f4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007eda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ede:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ee2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ee6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007eea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007eee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007ef2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007ef4:	4b11      	ldr	r3, [pc, #68]	@ (8007f3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ef8:	0a5b      	lsrs	r3, r3, #9
 8007efa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007efe:	3301      	adds	r3, #1
 8007f00:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	ee07 3a90 	vmov	s15, r3
 8007f08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007f0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f18:	ee17 3a90 	vmov	r3, s15
 8007f1c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007f1e:	e005      	b.n	8007f2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007f20:	2300      	movs	r3, #0
 8007f22:	61bb      	str	r3, [r7, #24]
      break;
 8007f24:	e002      	b.n	8007f2c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007f26:	4b07      	ldr	r3, [pc, #28]	@ (8007f44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007f28:	61bb      	str	r3, [r7, #24]
      break;
 8007f2a:	bf00      	nop
  }

  return sysclockfreq;
 8007f2c:	69bb      	ldr	r3, [r7, #24]
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3724      	adds	r7, #36	@ 0x24
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr
 8007f3a:	bf00      	nop
 8007f3c:	58024400 	.word	0x58024400
 8007f40:	03d09000 	.word	0x03d09000
 8007f44:	003d0900 	.word	0x003d0900
 8007f48:	017d7840 	.word	0x017d7840
 8007f4c:	46000000 	.word	0x46000000
 8007f50:	4c742400 	.word	0x4c742400
 8007f54:	4a742400 	.word	0x4a742400
 8007f58:	4bbebc20 	.word	0x4bbebc20

08007f5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b082      	sub	sp, #8
 8007f60:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007f62:	f7ff fe81 	bl	8007c68 <HAL_RCC_GetSysClockFreq>
 8007f66:	4602      	mov	r2, r0
 8007f68:	4b10      	ldr	r3, [pc, #64]	@ (8007fac <HAL_RCC_GetHCLKFreq+0x50>)
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	0a1b      	lsrs	r3, r3, #8
 8007f6e:	f003 030f 	and.w	r3, r3, #15
 8007f72:	490f      	ldr	r1, [pc, #60]	@ (8007fb0 <HAL_RCC_GetHCLKFreq+0x54>)
 8007f74:	5ccb      	ldrb	r3, [r1, r3]
 8007f76:	f003 031f 	and.w	r3, r3, #31
 8007f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8007f7e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007f80:	4b0a      	ldr	r3, [pc, #40]	@ (8007fac <HAL_RCC_GetHCLKFreq+0x50>)
 8007f82:	699b      	ldr	r3, [r3, #24]
 8007f84:	f003 030f 	and.w	r3, r3, #15
 8007f88:	4a09      	ldr	r2, [pc, #36]	@ (8007fb0 <HAL_RCC_GetHCLKFreq+0x54>)
 8007f8a:	5cd3      	ldrb	r3, [r2, r3]
 8007f8c:	f003 031f 	and.w	r3, r3, #31
 8007f90:	687a      	ldr	r2, [r7, #4]
 8007f92:	fa22 f303 	lsr.w	r3, r2, r3
 8007f96:	4a07      	ldr	r2, [pc, #28]	@ (8007fb4 <HAL_RCC_GetHCLKFreq+0x58>)
 8007f98:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007f9a:	4a07      	ldr	r2, [pc, #28]	@ (8007fb8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007fa0:	4b04      	ldr	r3, [pc, #16]	@ (8007fb4 <HAL_RCC_GetHCLKFreq+0x58>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3708      	adds	r7, #8
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}
 8007fac:	58024400 	.word	0x58024400
 8007fb0:	08016100 	.word	0x08016100
 8007fb4:	24000004 	.word	0x24000004
 8007fb8:	24000000 	.word	0x24000000

08007fbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007fc0:	f7ff ffcc 	bl	8007f5c <HAL_RCC_GetHCLKFreq>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	4b06      	ldr	r3, [pc, #24]	@ (8007fe0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007fc8:	69db      	ldr	r3, [r3, #28]
 8007fca:	091b      	lsrs	r3, r3, #4
 8007fcc:	f003 0307 	and.w	r3, r3, #7
 8007fd0:	4904      	ldr	r1, [pc, #16]	@ (8007fe4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007fd2:	5ccb      	ldrb	r3, [r1, r3]
 8007fd4:	f003 031f 	and.w	r3, r3, #31
 8007fd8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	bd80      	pop	{r7, pc}
 8007fe0:	58024400 	.word	0x58024400
 8007fe4:	08016100 	.word	0x08016100

08007fe8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007fec:	f7ff ffb6 	bl	8007f5c <HAL_RCC_GetHCLKFreq>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	4b06      	ldr	r3, [pc, #24]	@ (800800c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007ff4:	69db      	ldr	r3, [r3, #28]
 8007ff6:	0a1b      	lsrs	r3, r3, #8
 8007ff8:	f003 0307 	and.w	r3, r3, #7
 8007ffc:	4904      	ldr	r1, [pc, #16]	@ (8008010 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007ffe:	5ccb      	ldrb	r3, [r1, r3]
 8008000:	f003 031f 	and.w	r3, r3, #31
 8008004:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008008:	4618      	mov	r0, r3
 800800a:	bd80      	pop	{r7, pc}
 800800c:	58024400 	.word	0x58024400
 8008010:	08016100 	.word	0x08016100

08008014 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008014:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008018:	b0ca      	sub	sp, #296	@ 0x128
 800801a:	af00      	add	r7, sp, #0
 800801c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008020:	2300      	movs	r3, #0
 8008022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008026:	2300      	movs	r3, #0
 8008028:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800802c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008034:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008038:	2500      	movs	r5, #0
 800803a:	ea54 0305 	orrs.w	r3, r4, r5
 800803e:	d049      	beq.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008044:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008046:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800804a:	d02f      	beq.n	80080ac <HAL_RCCEx_PeriphCLKConfig+0x98>
 800804c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008050:	d828      	bhi.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008052:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008056:	d01a      	beq.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008058:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800805c:	d822      	bhi.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800805e:	2b00      	cmp	r3, #0
 8008060:	d003      	beq.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008062:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008066:	d007      	beq.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008068:	e01c      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800806a:	4bb8      	ldr	r3, [pc, #736]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800806c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800806e:	4ab7      	ldr	r2, [pc, #732]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008070:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008074:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008076:	e01a      	b.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800807c:	3308      	adds	r3, #8
 800807e:	2102      	movs	r1, #2
 8008080:	4618      	mov	r0, r3
 8008082:	f001 fc8f 	bl	80099a4 <RCCEx_PLL2_Config>
 8008086:	4603      	mov	r3, r0
 8008088:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800808c:	e00f      	b.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800808e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008092:	3328      	adds	r3, #40	@ 0x28
 8008094:	2102      	movs	r1, #2
 8008096:	4618      	mov	r0, r3
 8008098:	f001 fd36 	bl	8009b08 <RCCEx_PLL3_Config>
 800809c:	4603      	mov	r3, r0
 800809e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80080a2:	e004      	b.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080a4:	2301      	movs	r3, #1
 80080a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80080aa:	e000      	b.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80080ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d10a      	bne.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80080b6:	4ba5      	ldr	r3, [pc, #660]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80080b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80080be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080c4:	4aa1      	ldr	r2, [pc, #644]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80080c6:	430b      	orrs	r3, r1
 80080c8:	6513      	str	r3, [r2, #80]	@ 0x50
 80080ca:	e003      	b.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80080d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080dc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80080e0:	f04f 0900 	mov.w	r9, #0
 80080e4:	ea58 0309 	orrs.w	r3, r8, r9
 80080e8:	d047      	beq.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80080ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080f0:	2b04      	cmp	r3, #4
 80080f2:	d82a      	bhi.n	800814a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80080f4:	a201      	add	r2, pc, #4	@ (adr r2, 80080fc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80080f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080fa:	bf00      	nop
 80080fc:	08008111 	.word	0x08008111
 8008100:	0800811f 	.word	0x0800811f
 8008104:	08008135 	.word	0x08008135
 8008108:	08008153 	.word	0x08008153
 800810c:	08008153 	.word	0x08008153
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008110:	4b8e      	ldr	r3, [pc, #568]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008114:	4a8d      	ldr	r2, [pc, #564]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008116:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800811a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800811c:	e01a      	b.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800811e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008122:	3308      	adds	r3, #8
 8008124:	2100      	movs	r1, #0
 8008126:	4618      	mov	r0, r3
 8008128:	f001 fc3c 	bl	80099a4 <RCCEx_PLL2_Config>
 800812c:	4603      	mov	r3, r0
 800812e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008132:	e00f      	b.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008138:	3328      	adds	r3, #40	@ 0x28
 800813a:	2100      	movs	r1, #0
 800813c:	4618      	mov	r0, r3
 800813e:	f001 fce3 	bl	8009b08 <RCCEx_PLL3_Config>
 8008142:	4603      	mov	r3, r0
 8008144:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008148:	e004      	b.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008150:	e000      	b.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008152:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008158:	2b00      	cmp	r3, #0
 800815a:	d10a      	bne.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800815c:	4b7b      	ldr	r3, [pc, #492]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800815e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008160:	f023 0107 	bic.w	r1, r3, #7
 8008164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800816a:	4a78      	ldr	r2, [pc, #480]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800816c:	430b      	orrs	r3, r1
 800816e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008170:	e003      	b.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008172:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008176:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800817a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800817e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008182:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008186:	f04f 0b00 	mov.w	fp, #0
 800818a:	ea5a 030b 	orrs.w	r3, sl, fp
 800818e:	d04c      	beq.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8008190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008196:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800819a:	d030      	beq.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800819c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081a0:	d829      	bhi.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80081a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80081a4:	d02d      	beq.n	8008202 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80081a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80081a8:	d825      	bhi.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80081aa:	2b80      	cmp	r3, #128	@ 0x80
 80081ac:	d018      	beq.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80081ae:	2b80      	cmp	r3, #128	@ 0x80
 80081b0:	d821      	bhi.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d002      	beq.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80081b6:	2b40      	cmp	r3, #64	@ 0x40
 80081b8:	d007      	beq.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80081ba:	e01c      	b.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081bc:	4b63      	ldr	r3, [pc, #396]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80081be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081c0:	4a62      	ldr	r2, [pc, #392]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80081c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80081c8:	e01c      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80081ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081ce:	3308      	adds	r3, #8
 80081d0:	2100      	movs	r1, #0
 80081d2:	4618      	mov	r0, r3
 80081d4:	f001 fbe6 	bl	80099a4 <RCCEx_PLL2_Config>
 80081d8:	4603      	mov	r3, r0
 80081da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80081de:	e011      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80081e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081e4:	3328      	adds	r3, #40	@ 0x28
 80081e6:	2100      	movs	r1, #0
 80081e8:	4618      	mov	r0, r3
 80081ea:	f001 fc8d 	bl	8009b08 <RCCEx_PLL3_Config>
 80081ee:	4603      	mov	r3, r0
 80081f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80081f4:	e006      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80081fc:	e002      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80081fe:	bf00      	nop
 8008200:	e000      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008202:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008204:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008208:	2b00      	cmp	r3, #0
 800820a:	d10a      	bne.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800820c:	4b4f      	ldr	r3, [pc, #316]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800820e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008210:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008218:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800821a:	4a4c      	ldr	r2, [pc, #304]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800821c:	430b      	orrs	r3, r1
 800821e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008220:	e003      	b.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008226:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800822a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800822e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008232:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008236:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800823a:	2300      	movs	r3, #0
 800823c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8008240:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8008244:	460b      	mov	r3, r1
 8008246:	4313      	orrs	r3, r2
 8008248:	d053      	beq.n	80082f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800824a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800824e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008252:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008256:	d035      	beq.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8008258:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800825c:	d82e      	bhi.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800825e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008262:	d031      	beq.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8008264:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008268:	d828      	bhi.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800826a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800826e:	d01a      	beq.n	80082a6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008270:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008274:	d822      	bhi.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008276:	2b00      	cmp	r3, #0
 8008278:	d003      	beq.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800827a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800827e:	d007      	beq.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8008280:	e01c      	b.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008282:	4b32      	ldr	r3, [pc, #200]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008286:	4a31      	ldr	r2, [pc, #196]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008288:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800828c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800828e:	e01c      	b.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008294:	3308      	adds	r3, #8
 8008296:	2100      	movs	r1, #0
 8008298:	4618      	mov	r0, r3
 800829a:	f001 fb83 	bl	80099a4 <RCCEx_PLL2_Config>
 800829e:	4603      	mov	r3, r0
 80082a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80082a4:	e011      	b.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80082a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082aa:	3328      	adds	r3, #40	@ 0x28
 80082ac:	2100      	movs	r1, #0
 80082ae:	4618      	mov	r0, r3
 80082b0:	f001 fc2a 	bl	8009b08 <RCCEx_PLL3_Config>
 80082b4:	4603      	mov	r3, r0
 80082b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80082ba:	e006      	b.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80082bc:	2301      	movs	r3, #1
 80082be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80082c2:	e002      	b.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80082c4:	bf00      	nop
 80082c6:	e000      	b.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80082c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d10b      	bne.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80082d2:	4b1e      	ldr	r3, [pc, #120]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80082d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082d6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80082da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80082e2:	4a1a      	ldr	r2, [pc, #104]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80082e4:	430b      	orrs	r3, r1
 80082e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80082e8:	e003      	b.n	80082f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80082f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082fa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80082fe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008302:	2300      	movs	r3, #0
 8008304:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008308:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800830c:	460b      	mov	r3, r1
 800830e:	4313      	orrs	r3, r2
 8008310:	d056      	beq.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008316:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800831a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800831e:	d038      	beq.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008320:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008324:	d831      	bhi.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008326:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800832a:	d034      	beq.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800832c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008330:	d82b      	bhi.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008332:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008336:	d01d      	beq.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008338:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800833c:	d825      	bhi.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800833e:	2b00      	cmp	r3, #0
 8008340:	d006      	beq.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8008342:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008346:	d00a      	beq.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008348:	e01f      	b.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800834a:	bf00      	nop
 800834c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008350:	4ba2      	ldr	r3, [pc, #648]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008354:	4aa1      	ldr	r2, [pc, #644]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800835a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800835c:	e01c      	b.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800835e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008362:	3308      	adds	r3, #8
 8008364:	2100      	movs	r1, #0
 8008366:	4618      	mov	r0, r3
 8008368:	f001 fb1c 	bl	80099a4 <RCCEx_PLL2_Config>
 800836c:	4603      	mov	r3, r0
 800836e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008372:	e011      	b.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008378:	3328      	adds	r3, #40	@ 0x28
 800837a:	2100      	movs	r1, #0
 800837c:	4618      	mov	r0, r3
 800837e:	f001 fbc3 	bl	8009b08 <RCCEx_PLL3_Config>
 8008382:	4603      	mov	r3, r0
 8008384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008388:	e006      	b.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800838a:	2301      	movs	r3, #1
 800838c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008390:	e002      	b.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008392:	bf00      	nop
 8008394:	e000      	b.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008396:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008398:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800839c:	2b00      	cmp	r3, #0
 800839e:	d10b      	bne.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80083a0:	4b8e      	ldr	r3, [pc, #568]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083a4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80083a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083ac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80083b0:	4a8a      	ldr	r2, [pc, #552]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083b2:	430b      	orrs	r3, r1
 80083b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80083b6:	e003      	b.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80083c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80083cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80083d0:	2300      	movs	r3, #0
 80083d2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80083d6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80083da:	460b      	mov	r3, r1
 80083dc:	4313      	orrs	r3, r2
 80083de:	d03a      	beq.n	8008456 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80083e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083e6:	2b30      	cmp	r3, #48	@ 0x30
 80083e8:	d01f      	beq.n	800842a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80083ea:	2b30      	cmp	r3, #48	@ 0x30
 80083ec:	d819      	bhi.n	8008422 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80083ee:	2b20      	cmp	r3, #32
 80083f0:	d00c      	beq.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80083f2:	2b20      	cmp	r3, #32
 80083f4:	d815      	bhi.n	8008422 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d019      	beq.n	800842e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80083fa:	2b10      	cmp	r3, #16
 80083fc:	d111      	bne.n	8008422 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083fe:	4b77      	ldr	r3, [pc, #476]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008402:	4a76      	ldr	r2, [pc, #472]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008404:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008408:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800840a:	e011      	b.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800840c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008410:	3308      	adds	r3, #8
 8008412:	2102      	movs	r1, #2
 8008414:	4618      	mov	r0, r3
 8008416:	f001 fac5 	bl	80099a4 <RCCEx_PLL2_Config>
 800841a:	4603      	mov	r3, r0
 800841c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008420:	e006      	b.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008422:	2301      	movs	r3, #1
 8008424:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008428:	e002      	b.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800842a:	bf00      	nop
 800842c:	e000      	b.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800842e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008430:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008434:	2b00      	cmp	r3, #0
 8008436:	d10a      	bne.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008438:	4b68      	ldr	r3, [pc, #416]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800843a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800843c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008446:	4a65      	ldr	r2, [pc, #404]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008448:	430b      	orrs	r3, r1
 800844a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800844c:	e003      	b.n	8008456 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800844e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008452:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800845a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800845e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008462:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008466:	2300      	movs	r3, #0
 8008468:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800846c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008470:	460b      	mov	r3, r1
 8008472:	4313      	orrs	r3, r2
 8008474:	d051      	beq.n	800851a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800847a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800847c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008480:	d035      	beq.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8008482:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008486:	d82e      	bhi.n	80084e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008488:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800848c:	d031      	beq.n	80084f2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800848e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008492:	d828      	bhi.n	80084e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008494:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008498:	d01a      	beq.n	80084d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800849a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800849e:	d822      	bhi.n	80084e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d003      	beq.n	80084ac <HAL_RCCEx_PeriphCLKConfig+0x498>
 80084a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084a8:	d007      	beq.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80084aa:	e01c      	b.n	80084e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084ac:	4b4b      	ldr	r3, [pc, #300]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80084ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084b0:	4a4a      	ldr	r2, [pc, #296]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80084b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80084b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80084b8:	e01c      	b.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80084ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084be:	3308      	adds	r3, #8
 80084c0:	2100      	movs	r1, #0
 80084c2:	4618      	mov	r0, r3
 80084c4:	f001 fa6e 	bl	80099a4 <RCCEx_PLL2_Config>
 80084c8:	4603      	mov	r3, r0
 80084ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80084ce:	e011      	b.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80084d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084d4:	3328      	adds	r3, #40	@ 0x28
 80084d6:	2100      	movs	r1, #0
 80084d8:	4618      	mov	r0, r3
 80084da:	f001 fb15 	bl	8009b08 <RCCEx_PLL3_Config>
 80084de:	4603      	mov	r3, r0
 80084e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80084e4:	e006      	b.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80084ec:	e002      	b.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80084ee:	bf00      	nop
 80084f0:	e000      	b.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80084f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d10a      	bne.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80084fc:	4b37      	ldr	r3, [pc, #220]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80084fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008500:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800850a:	4a34      	ldr	r2, [pc, #208]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800850c:	430b      	orrs	r3, r1
 800850e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008510:	e003      	b.n	800851a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008516:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800851a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800851e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008522:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008526:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800852a:	2300      	movs	r3, #0
 800852c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008530:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008534:	460b      	mov	r3, r1
 8008536:	4313      	orrs	r3, r2
 8008538:	d056      	beq.n	80085e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800853a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800853e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008540:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008544:	d033      	beq.n	80085ae <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8008546:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800854a:	d82c      	bhi.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800854c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008550:	d02f      	beq.n	80085b2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8008552:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008556:	d826      	bhi.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008558:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800855c:	d02b      	beq.n	80085b6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800855e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008562:	d820      	bhi.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008564:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008568:	d012      	beq.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800856a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800856e:	d81a      	bhi.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008570:	2b00      	cmp	r3, #0
 8008572:	d022      	beq.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8008574:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008578:	d115      	bne.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800857a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800857e:	3308      	adds	r3, #8
 8008580:	2101      	movs	r1, #1
 8008582:	4618      	mov	r0, r3
 8008584:	f001 fa0e 	bl	80099a4 <RCCEx_PLL2_Config>
 8008588:	4603      	mov	r3, r0
 800858a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800858e:	e015      	b.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008594:	3328      	adds	r3, #40	@ 0x28
 8008596:	2101      	movs	r1, #1
 8008598:	4618      	mov	r0, r3
 800859a:	f001 fab5 	bl	8009b08 <RCCEx_PLL3_Config>
 800859e:	4603      	mov	r3, r0
 80085a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80085a4:	e00a      	b.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80085ac:	e006      	b.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80085ae:	bf00      	nop
 80085b0:	e004      	b.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80085b2:	bf00      	nop
 80085b4:	e002      	b.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80085b6:	bf00      	nop
 80085b8:	e000      	b.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80085ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d10d      	bne.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80085c4:	4b05      	ldr	r3, [pc, #20]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80085c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085c8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80085cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085d2:	4a02      	ldr	r2, [pc, #8]	@ (80085dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80085d4:	430b      	orrs	r3, r1
 80085d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80085d8:	e006      	b.n	80085e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80085da:	bf00      	nop
 80085dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80085e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80085f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80085f8:	2300      	movs	r3, #0
 80085fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80085fe:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008602:	460b      	mov	r3, r1
 8008604:	4313      	orrs	r3, r2
 8008606:	d055      	beq.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800860c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008610:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008614:	d033      	beq.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8008616:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800861a:	d82c      	bhi.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800861c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008620:	d02f      	beq.n	8008682 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8008622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008626:	d826      	bhi.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008628:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800862c:	d02b      	beq.n	8008686 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800862e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008632:	d820      	bhi.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008634:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008638:	d012      	beq.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800863a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800863e:	d81a      	bhi.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008640:	2b00      	cmp	r3, #0
 8008642:	d022      	beq.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8008644:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008648:	d115      	bne.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800864a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800864e:	3308      	adds	r3, #8
 8008650:	2101      	movs	r1, #1
 8008652:	4618      	mov	r0, r3
 8008654:	f001 f9a6 	bl	80099a4 <RCCEx_PLL2_Config>
 8008658:	4603      	mov	r3, r0
 800865a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800865e:	e015      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008664:	3328      	adds	r3, #40	@ 0x28
 8008666:	2101      	movs	r1, #1
 8008668:	4618      	mov	r0, r3
 800866a:	f001 fa4d 	bl	8009b08 <RCCEx_PLL3_Config>
 800866e:	4603      	mov	r3, r0
 8008670:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008674:	e00a      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008676:	2301      	movs	r3, #1
 8008678:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800867c:	e006      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800867e:	bf00      	nop
 8008680:	e004      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008682:	bf00      	nop
 8008684:	e002      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008686:	bf00      	nop
 8008688:	e000      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800868a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800868c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008690:	2b00      	cmp	r3, #0
 8008692:	d10b      	bne.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008694:	4ba3      	ldr	r3, [pc, #652]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008698:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800869c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80086a4:	4a9f      	ldr	r2, [pc, #636]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80086a6:	430b      	orrs	r3, r1
 80086a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80086aa:	e003      	b.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80086b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80086b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086bc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80086c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80086c4:	2300      	movs	r3, #0
 80086c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80086ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80086ce:	460b      	mov	r3, r1
 80086d0:	4313      	orrs	r3, r2
 80086d2:	d037      	beq.n	8008744 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80086d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086de:	d00e      	beq.n	80086fe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80086e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086e4:	d816      	bhi.n	8008714 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d018      	beq.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x708>
 80086ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086ee:	d111      	bne.n	8008714 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80086f0:	4b8c      	ldr	r3, [pc, #560]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80086f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086f4:	4a8b      	ldr	r2, [pc, #556]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80086f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80086fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80086fc:	e00f      	b.n	800871e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80086fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008702:	3308      	adds	r3, #8
 8008704:	2101      	movs	r1, #1
 8008706:	4618      	mov	r0, r3
 8008708:	f001 f94c 	bl	80099a4 <RCCEx_PLL2_Config>
 800870c:	4603      	mov	r3, r0
 800870e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008712:	e004      	b.n	800871e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008714:	2301      	movs	r3, #1
 8008716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800871a:	e000      	b.n	800871e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800871c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800871e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008722:	2b00      	cmp	r3, #0
 8008724:	d10a      	bne.n	800873c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008726:	4b7f      	ldr	r3, [pc, #508]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008728:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800872a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800872e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008734:	4a7b      	ldr	r2, [pc, #492]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008736:	430b      	orrs	r3, r1
 8008738:	6513      	str	r3, [r2, #80]	@ 0x50
 800873a:	e003      	b.n	8008744 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800873c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008740:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008750:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008754:	2300      	movs	r3, #0
 8008756:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800875a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800875e:	460b      	mov	r3, r1
 8008760:	4313      	orrs	r3, r2
 8008762:	d039      	beq.n	80087d8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800876a:	2b03      	cmp	r3, #3
 800876c:	d81c      	bhi.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800876e:	a201      	add	r2, pc, #4	@ (adr r2, 8008774 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008774:	080087b1 	.word	0x080087b1
 8008778:	08008785 	.word	0x08008785
 800877c:	08008793 	.word	0x08008793
 8008780:	080087b1 	.word	0x080087b1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008784:	4b67      	ldr	r3, [pc, #412]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008788:	4a66      	ldr	r2, [pc, #408]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800878a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800878e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008790:	e00f      	b.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008796:	3308      	adds	r3, #8
 8008798:	2102      	movs	r1, #2
 800879a:	4618      	mov	r0, r3
 800879c:	f001 f902 	bl	80099a4 <RCCEx_PLL2_Config>
 80087a0:	4603      	mov	r3, r0
 80087a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80087a6:	e004      	b.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80087a8:	2301      	movs	r3, #1
 80087aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80087ae:	e000      	b.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80087b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d10a      	bne.n	80087d0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80087ba:	4b5a      	ldr	r3, [pc, #360]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087be:	f023 0103 	bic.w	r1, r3, #3
 80087c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087c8:	4a56      	ldr	r2, [pc, #344]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087ca:	430b      	orrs	r3, r1
 80087cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80087ce:	e003      	b.n	80087d8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80087d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80087e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80087e8:	2300      	movs	r3, #0
 80087ea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80087ee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80087f2:	460b      	mov	r3, r1
 80087f4:	4313      	orrs	r3, r2
 80087f6:	f000 809f 	beq.w	8008938 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80087fa:	4b4b      	ldr	r3, [pc, #300]	@ (8008928 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a4a      	ldr	r2, [pc, #296]	@ (8008928 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008800:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008804:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008806:	f7fc fcf5 	bl	80051f4 <HAL_GetTick>
 800880a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800880e:	e00b      	b.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008810:	f7fc fcf0 	bl	80051f4 <HAL_GetTick>
 8008814:	4602      	mov	r2, r0
 8008816:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800881a:	1ad3      	subs	r3, r2, r3
 800881c:	2b64      	cmp	r3, #100	@ 0x64
 800881e:	d903      	bls.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8008820:	2303      	movs	r3, #3
 8008822:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008826:	e005      	b.n	8008834 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008828:	4b3f      	ldr	r3, [pc, #252]	@ (8008928 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008830:	2b00      	cmp	r3, #0
 8008832:	d0ed      	beq.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8008834:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008838:	2b00      	cmp	r3, #0
 800883a:	d179      	bne.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800883c:	4b39      	ldr	r3, [pc, #228]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800883e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008844:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008848:	4053      	eors	r3, r2
 800884a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800884e:	2b00      	cmp	r3, #0
 8008850:	d015      	beq.n	800887e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008852:	4b34      	ldr	r3, [pc, #208]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008856:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800885a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800885e:	4b31      	ldr	r3, [pc, #196]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008862:	4a30      	ldr	r2, [pc, #192]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008868:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800886a:	4b2e      	ldr	r3, [pc, #184]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800886c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800886e:	4a2d      	ldr	r2, [pc, #180]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008870:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008874:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008876:	4a2b      	ldr	r2, [pc, #172]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008878:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800887c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800887e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008882:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008886:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800888a:	d118      	bne.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800888c:	f7fc fcb2 	bl	80051f4 <HAL_GetTick>
 8008890:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008894:	e00d      	b.n	80088b2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008896:	f7fc fcad 	bl	80051f4 <HAL_GetTick>
 800889a:	4602      	mov	r2, r0
 800889c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80088a0:	1ad2      	subs	r2, r2, r3
 80088a2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d903      	bls.n	80088b2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80088aa:	2303      	movs	r3, #3
 80088ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80088b0:	e005      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80088b2:	4b1c      	ldr	r3, [pc, #112]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80088b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088b6:	f003 0302 	and.w	r3, r3, #2
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d0eb      	beq.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80088be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d129      	bne.n	800891a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80088c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80088ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088d6:	d10e      	bne.n	80088f6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80088d8:	4b12      	ldr	r3, [pc, #72]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80088da:	691b      	ldr	r3, [r3, #16]
 80088dc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80088e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80088e8:	091a      	lsrs	r2, r3, #4
 80088ea:	4b10      	ldr	r3, [pc, #64]	@ (800892c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80088ec:	4013      	ands	r3, r2
 80088ee:	4a0d      	ldr	r2, [pc, #52]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80088f0:	430b      	orrs	r3, r1
 80088f2:	6113      	str	r3, [r2, #16]
 80088f4:	e005      	b.n	8008902 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80088f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80088f8:	691b      	ldr	r3, [r3, #16]
 80088fa:	4a0a      	ldr	r2, [pc, #40]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80088fc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008900:	6113      	str	r3, [r2, #16]
 8008902:	4b08      	ldr	r3, [pc, #32]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008904:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8008906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800890a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800890e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008912:	4a04      	ldr	r2, [pc, #16]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008914:	430b      	orrs	r3, r1
 8008916:	6713      	str	r3, [r2, #112]	@ 0x70
 8008918:	e00e      	b.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800891a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800891e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8008922:	e009      	b.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8008924:	58024400 	.word	0x58024400
 8008928:	58024800 	.word	0x58024800
 800892c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008930:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008934:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800893c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008940:	f002 0301 	and.w	r3, r2, #1
 8008944:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008948:	2300      	movs	r3, #0
 800894a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800894e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008952:	460b      	mov	r3, r1
 8008954:	4313      	orrs	r3, r2
 8008956:	f000 8089 	beq.w	8008a6c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800895a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800895e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008960:	2b28      	cmp	r3, #40	@ 0x28
 8008962:	d86b      	bhi.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8008964:	a201      	add	r2, pc, #4	@ (adr r2, 800896c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800896a:	bf00      	nop
 800896c:	08008a45 	.word	0x08008a45
 8008970:	08008a3d 	.word	0x08008a3d
 8008974:	08008a3d 	.word	0x08008a3d
 8008978:	08008a3d 	.word	0x08008a3d
 800897c:	08008a3d 	.word	0x08008a3d
 8008980:	08008a3d 	.word	0x08008a3d
 8008984:	08008a3d 	.word	0x08008a3d
 8008988:	08008a3d 	.word	0x08008a3d
 800898c:	08008a11 	.word	0x08008a11
 8008990:	08008a3d 	.word	0x08008a3d
 8008994:	08008a3d 	.word	0x08008a3d
 8008998:	08008a3d 	.word	0x08008a3d
 800899c:	08008a3d 	.word	0x08008a3d
 80089a0:	08008a3d 	.word	0x08008a3d
 80089a4:	08008a3d 	.word	0x08008a3d
 80089a8:	08008a3d 	.word	0x08008a3d
 80089ac:	08008a27 	.word	0x08008a27
 80089b0:	08008a3d 	.word	0x08008a3d
 80089b4:	08008a3d 	.word	0x08008a3d
 80089b8:	08008a3d 	.word	0x08008a3d
 80089bc:	08008a3d 	.word	0x08008a3d
 80089c0:	08008a3d 	.word	0x08008a3d
 80089c4:	08008a3d 	.word	0x08008a3d
 80089c8:	08008a3d 	.word	0x08008a3d
 80089cc:	08008a45 	.word	0x08008a45
 80089d0:	08008a3d 	.word	0x08008a3d
 80089d4:	08008a3d 	.word	0x08008a3d
 80089d8:	08008a3d 	.word	0x08008a3d
 80089dc:	08008a3d 	.word	0x08008a3d
 80089e0:	08008a3d 	.word	0x08008a3d
 80089e4:	08008a3d 	.word	0x08008a3d
 80089e8:	08008a3d 	.word	0x08008a3d
 80089ec:	08008a45 	.word	0x08008a45
 80089f0:	08008a3d 	.word	0x08008a3d
 80089f4:	08008a3d 	.word	0x08008a3d
 80089f8:	08008a3d 	.word	0x08008a3d
 80089fc:	08008a3d 	.word	0x08008a3d
 8008a00:	08008a3d 	.word	0x08008a3d
 8008a04:	08008a3d 	.word	0x08008a3d
 8008a08:	08008a3d 	.word	0x08008a3d
 8008a0c:	08008a45 	.word	0x08008a45
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a14:	3308      	adds	r3, #8
 8008a16:	2101      	movs	r1, #1
 8008a18:	4618      	mov	r0, r3
 8008a1a:	f000 ffc3 	bl	80099a4 <RCCEx_PLL2_Config>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008a24:	e00f      	b.n	8008a46 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a2a:	3328      	adds	r3, #40	@ 0x28
 8008a2c:	2101      	movs	r1, #1
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f001 f86a 	bl	8009b08 <RCCEx_PLL3_Config>
 8008a34:	4603      	mov	r3, r0
 8008a36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008a3a:	e004      	b.n	8008a46 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008a42:	e000      	b.n	8008a46 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8008a44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d10a      	bne.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008a4e:	4bbf      	ldr	r3, [pc, #764]	@ (8008d4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a52:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a5c:	4abb      	ldr	r2, [pc, #748]	@ (8008d4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008a5e:	430b      	orrs	r3, r1
 8008a60:	6553      	str	r3, [r2, #84]	@ 0x54
 8008a62:	e003      	b.n	8008a6c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a74:	f002 0302 	and.w	r3, r2, #2
 8008a78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008a82:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008a86:	460b      	mov	r3, r1
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	d041      	beq.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008a92:	2b05      	cmp	r3, #5
 8008a94:	d824      	bhi.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8008a96:	a201      	add	r2, pc, #4	@ (adr r2, 8008a9c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8008a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a9c:	08008ae9 	.word	0x08008ae9
 8008aa0:	08008ab5 	.word	0x08008ab5
 8008aa4:	08008acb 	.word	0x08008acb
 8008aa8:	08008ae9 	.word	0x08008ae9
 8008aac:	08008ae9 	.word	0x08008ae9
 8008ab0:	08008ae9 	.word	0x08008ae9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ab8:	3308      	adds	r3, #8
 8008aba:	2101      	movs	r1, #1
 8008abc:	4618      	mov	r0, r3
 8008abe:	f000 ff71 	bl	80099a4 <RCCEx_PLL2_Config>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008ac8:	e00f      	b.n	8008aea <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ace:	3328      	adds	r3, #40	@ 0x28
 8008ad0:	2101      	movs	r1, #1
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f001 f818 	bl	8009b08 <RCCEx_PLL3_Config>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008ade:	e004      	b.n	8008aea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008ae6:	e000      	b.n	8008aea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8008ae8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d10a      	bne.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008af2:	4b96      	ldr	r3, [pc, #600]	@ (8008d4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008af6:	f023 0107 	bic.w	r1, r3, #7
 8008afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008afe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b00:	4a92      	ldr	r2, [pc, #584]	@ (8008d4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008b02:	430b      	orrs	r3, r1
 8008b04:	6553      	str	r3, [r2, #84]	@ 0x54
 8008b06:	e003      	b.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b18:	f002 0304 	and.w	r3, r2, #4
 8008b1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008b20:	2300      	movs	r3, #0
 8008b22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b26:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008b2a:	460b      	mov	r3, r1
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	d044      	beq.n	8008bba <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b38:	2b05      	cmp	r3, #5
 8008b3a:	d825      	bhi.n	8008b88 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8008b3c:	a201      	add	r2, pc, #4	@ (adr r2, 8008b44 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8008b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b42:	bf00      	nop
 8008b44:	08008b91 	.word	0x08008b91
 8008b48:	08008b5d 	.word	0x08008b5d
 8008b4c:	08008b73 	.word	0x08008b73
 8008b50:	08008b91 	.word	0x08008b91
 8008b54:	08008b91 	.word	0x08008b91
 8008b58:	08008b91 	.word	0x08008b91
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b60:	3308      	adds	r3, #8
 8008b62:	2101      	movs	r1, #1
 8008b64:	4618      	mov	r0, r3
 8008b66:	f000 ff1d 	bl	80099a4 <RCCEx_PLL2_Config>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008b70:	e00f      	b.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b76:	3328      	adds	r3, #40	@ 0x28
 8008b78:	2101      	movs	r1, #1
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f000 ffc4 	bl	8009b08 <RCCEx_PLL3_Config>
 8008b80:	4603      	mov	r3, r0
 8008b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008b86:	e004      	b.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b88:	2301      	movs	r3, #1
 8008b8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008b8e:	e000      	b.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8008b90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d10b      	bne.n	8008bb2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008b9a:	4b6c      	ldr	r3, [pc, #432]	@ (8008d4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b9e:	f023 0107 	bic.w	r1, r3, #7
 8008ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ba6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008baa:	4a68      	ldr	r2, [pc, #416]	@ (8008d4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008bac:	430b      	orrs	r3, r1
 8008bae:	6593      	str	r3, [r2, #88]	@ 0x58
 8008bb0:	e003      	b.n	8008bba <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc2:	f002 0320 	and.w	r3, r2, #32
 8008bc6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008bca:	2300      	movs	r3, #0
 8008bcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008bd0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	d055      	beq.n	8008c86 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8008bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008be2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008be6:	d033      	beq.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8008be8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008bec:	d82c      	bhi.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008bee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bf2:	d02f      	beq.n	8008c54 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8008bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bf8:	d826      	bhi.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008bfa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008bfe:	d02b      	beq.n	8008c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8008c00:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c04:	d820      	bhi.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008c06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c0a:	d012      	beq.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8008c0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c10:	d81a      	bhi.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d022      	beq.n	8008c5c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8008c16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c1a:	d115      	bne.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c20:	3308      	adds	r3, #8
 8008c22:	2100      	movs	r1, #0
 8008c24:	4618      	mov	r0, r3
 8008c26:	f000 febd 	bl	80099a4 <RCCEx_PLL2_Config>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008c30:	e015      	b.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c36:	3328      	adds	r3, #40	@ 0x28
 8008c38:	2102      	movs	r1, #2
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f000 ff64 	bl	8009b08 <RCCEx_PLL3_Config>
 8008c40:	4603      	mov	r3, r0
 8008c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008c46:	e00a      	b.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008c4e:	e006      	b.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008c50:	bf00      	nop
 8008c52:	e004      	b.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008c54:	bf00      	nop
 8008c56:	e002      	b.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008c58:	bf00      	nop
 8008c5a:	e000      	b.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008c5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d10b      	bne.n	8008c7e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008c66:	4b39      	ldr	r3, [pc, #228]	@ (8008d4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c6a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c76:	4a35      	ldr	r2, [pc, #212]	@ (8008d4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008c78:	430b      	orrs	r3, r1
 8008c7a:	6553      	str	r3, [r2, #84]	@ 0x54
 8008c7c:	e003      	b.n	8008c86 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008c92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008c96:	2300      	movs	r3, #0
 8008c98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008c9c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	d058      	beq.n	8008d58 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8008ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008caa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008cae:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008cb2:	d033      	beq.n	8008d1c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8008cb4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008cb8:	d82c      	bhi.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008cba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cbe:	d02f      	beq.n	8008d20 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8008cc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cc4:	d826      	bhi.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008cc6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008cca:	d02b      	beq.n	8008d24 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8008ccc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008cd0:	d820      	bhi.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008cd2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008cd6:	d012      	beq.n	8008cfe <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8008cd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008cdc:	d81a      	bhi.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d022      	beq.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008ce2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ce6:	d115      	bne.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cec:	3308      	adds	r3, #8
 8008cee:	2100      	movs	r1, #0
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f000 fe57 	bl	80099a4 <RCCEx_PLL2_Config>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008cfc:	e015      	b.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d02:	3328      	adds	r3, #40	@ 0x28
 8008d04:	2102      	movs	r1, #2
 8008d06:	4618      	mov	r0, r3
 8008d08:	f000 fefe 	bl	8009b08 <RCCEx_PLL3_Config>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008d12:	e00a      	b.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d14:	2301      	movs	r3, #1
 8008d16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008d1a:	e006      	b.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008d1c:	bf00      	nop
 8008d1e:	e004      	b.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008d20:	bf00      	nop
 8008d22:	e002      	b.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008d24:	bf00      	nop
 8008d26:	e000      	b.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008d28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d10e      	bne.n	8008d50 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008d32:	4b06      	ldr	r3, [pc, #24]	@ (8008d4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d36:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008d42:	4a02      	ldr	r2, [pc, #8]	@ (8008d4c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008d44:	430b      	orrs	r3, r1
 8008d46:	6593      	str	r3, [r2, #88]	@ 0x58
 8008d48:	e006      	b.n	8008d58 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008d4a:	bf00      	nop
 8008d4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d60:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008d64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008d68:	2300      	movs	r3, #0
 8008d6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008d6e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008d72:	460b      	mov	r3, r1
 8008d74:	4313      	orrs	r3, r2
 8008d76:	d055      	beq.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d7c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008d80:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008d84:	d033      	beq.n	8008dee <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8008d86:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008d8a:	d82c      	bhi.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008d8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d90:	d02f      	beq.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8008d92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d96:	d826      	bhi.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008d98:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008d9c:	d02b      	beq.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8008d9e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008da2:	d820      	bhi.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008da4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008da8:	d012      	beq.n	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8008daa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008dae:	d81a      	bhi.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d022      	beq.n	8008dfa <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8008db4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008db8:	d115      	bne.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dbe:	3308      	adds	r3, #8
 8008dc0:	2100      	movs	r1, #0
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f000 fdee 	bl	80099a4 <RCCEx_PLL2_Config>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008dce:	e015      	b.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dd4:	3328      	adds	r3, #40	@ 0x28
 8008dd6:	2102      	movs	r1, #2
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f000 fe95 	bl	8009b08 <RCCEx_PLL3_Config>
 8008dde:	4603      	mov	r3, r0
 8008de0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008de4:	e00a      	b.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008de6:	2301      	movs	r3, #1
 8008de8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008dec:	e006      	b.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008dee:	bf00      	nop
 8008df0:	e004      	b.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008df2:	bf00      	nop
 8008df4:	e002      	b.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008df6:	bf00      	nop
 8008df8:	e000      	b.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008dfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008dfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d10b      	bne.n	8008e1c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008e04:	4ba1      	ldr	r3, [pc, #644]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e08:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008e14:	4a9d      	ldr	r2, [pc, #628]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008e16:	430b      	orrs	r3, r1
 8008e18:	6593      	str	r3, [r2, #88]	@ 0x58
 8008e1a:	e003      	b.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e2c:	f002 0308 	and.w	r3, r2, #8
 8008e30:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008e34:	2300      	movs	r3, #0
 8008e36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008e3a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008e3e:	460b      	mov	r3, r1
 8008e40:	4313      	orrs	r3, r2
 8008e42:	d01e      	beq.n	8008e82 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8008e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e50:	d10c      	bne.n	8008e6c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e56:	3328      	adds	r3, #40	@ 0x28
 8008e58:	2102      	movs	r1, #2
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f000 fe54 	bl	8009b08 <RCCEx_PLL3_Config>
 8008e60:	4603      	mov	r3, r0
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d002      	beq.n	8008e6c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8008e66:	2301      	movs	r3, #1
 8008e68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008e6c:	4b87      	ldr	r3, [pc, #540]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e70:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e7c:	4a83      	ldr	r2, [pc, #524]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008e7e:	430b      	orrs	r3, r1
 8008e80:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e8a:	f002 0310 	and.w	r3, r2, #16
 8008e8e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008e92:	2300      	movs	r3, #0
 8008e94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008e98:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	d01e      	beq.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ea6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008eaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eae:	d10c      	bne.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eb4:	3328      	adds	r3, #40	@ 0x28
 8008eb6:	2102      	movs	r1, #2
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f000 fe25 	bl	8009b08 <RCCEx_PLL3_Config>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d002      	beq.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008eca:	4b70      	ldr	r3, [pc, #448]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ece:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ed6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008eda:	4a6c      	ldr	r2, [pc, #432]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008edc:	430b      	orrs	r3, r1
 8008ede:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008eec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ef6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008efa:	460b      	mov	r3, r1
 8008efc:	4313      	orrs	r3, r2
 8008efe:	d03e      	beq.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f04:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008f08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f0c:	d022      	beq.n	8008f54 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8008f0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f12:	d81b      	bhi.n	8008f4c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d003      	beq.n	8008f20 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008f18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f1c:	d00b      	beq.n	8008f36 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008f1e:	e015      	b.n	8008f4c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f24:	3308      	adds	r3, #8
 8008f26:	2100      	movs	r1, #0
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f000 fd3b 	bl	80099a4 <RCCEx_PLL2_Config>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008f34:	e00f      	b.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f3a:	3328      	adds	r3, #40	@ 0x28
 8008f3c:	2102      	movs	r1, #2
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f000 fde2 	bl	8009b08 <RCCEx_PLL3_Config>
 8008f44:	4603      	mov	r3, r0
 8008f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008f4a:	e004      	b.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008f52:	e000      	b.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008f54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d10b      	bne.n	8008f76 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008f5e:	4b4b      	ldr	r3, [pc, #300]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f62:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f6a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008f6e:	4a47      	ldr	r2, [pc, #284]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f70:	430b      	orrs	r3, r1
 8008f72:	6593      	str	r3, [r2, #88]	@ 0x58
 8008f74:	e003      	b.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f86:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008f8a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008f90:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008f94:	460b      	mov	r3, r1
 8008f96:	4313      	orrs	r3, r2
 8008f98:	d03b      	beq.n	8009012 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fa2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008fa6:	d01f      	beq.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8008fa8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008fac:	d818      	bhi.n	8008fe0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8008fae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008fb2:	d003      	beq.n	8008fbc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8008fb4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008fb8:	d007      	beq.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8008fba:	e011      	b.n	8008fe0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008fbc:	4b33      	ldr	r3, [pc, #204]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fc0:	4a32      	ldr	r2, [pc, #200]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008fc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008fc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008fc8:	e00f      	b.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fce:	3328      	adds	r3, #40	@ 0x28
 8008fd0:	2101      	movs	r1, #1
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f000 fd98 	bl	8009b08 <RCCEx_PLL3_Config>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8008fde:	e004      	b.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008fe6:	e000      	b.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8008fe8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d10b      	bne.n	800900a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008ff2:	4b26      	ldr	r3, [pc, #152]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ff6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009002:	4a22      	ldr	r2, [pc, #136]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009004:	430b      	orrs	r3, r1
 8009006:	6553      	str	r3, [r2, #84]	@ 0x54
 8009008:	e003      	b.n	8009012 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800900a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800900e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800901a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800901e:	673b      	str	r3, [r7, #112]	@ 0x70
 8009020:	2300      	movs	r3, #0
 8009022:	677b      	str	r3, [r7, #116]	@ 0x74
 8009024:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009028:	460b      	mov	r3, r1
 800902a:	4313      	orrs	r3, r2
 800902c:	d034      	beq.n	8009098 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800902e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009032:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009034:	2b00      	cmp	r3, #0
 8009036:	d003      	beq.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009038:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800903c:	d007      	beq.n	800904e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800903e:	e011      	b.n	8009064 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009040:	4b12      	ldr	r3, [pc, #72]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009044:	4a11      	ldr	r2, [pc, #68]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009046:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800904a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800904c:	e00e      	b.n	800906c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800904e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009052:	3308      	adds	r3, #8
 8009054:	2102      	movs	r1, #2
 8009056:	4618      	mov	r0, r3
 8009058:	f000 fca4 	bl	80099a4 <RCCEx_PLL2_Config>
 800905c:	4603      	mov	r3, r0
 800905e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009062:	e003      	b.n	800906c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009064:	2301      	movs	r3, #1
 8009066:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800906a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800906c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009070:	2b00      	cmp	r3, #0
 8009072:	d10d      	bne.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009074:	4b05      	ldr	r3, [pc, #20]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009078:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800907c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009082:	4a02      	ldr	r2, [pc, #8]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009084:	430b      	orrs	r3, r1
 8009086:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009088:	e006      	b.n	8009098 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800908a:	bf00      	nop
 800908c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009090:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009094:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800909c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80090a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80090a6:	2300      	movs	r3, #0
 80090a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80090aa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80090ae:	460b      	mov	r3, r1
 80090b0:	4313      	orrs	r3, r2
 80090b2:	d00c      	beq.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80090b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090b8:	3328      	adds	r3, #40	@ 0x28
 80090ba:	2102      	movs	r1, #2
 80090bc:	4618      	mov	r0, r3
 80090be:	f000 fd23 	bl	8009b08 <RCCEx_PLL3_Config>
 80090c2:	4603      	mov	r3, r0
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d002      	beq.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80090c8:	2301      	movs	r3, #1
 80090ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80090ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090d6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80090da:	663b      	str	r3, [r7, #96]	@ 0x60
 80090dc:	2300      	movs	r3, #0
 80090de:	667b      	str	r3, [r7, #100]	@ 0x64
 80090e0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80090e4:	460b      	mov	r3, r1
 80090e6:	4313      	orrs	r3, r2
 80090e8:	d038      	beq.n	800915c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80090ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090f6:	d018      	beq.n	800912a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80090f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090fc:	d811      	bhi.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80090fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009102:	d014      	beq.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009104:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009108:	d80b      	bhi.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800910a:	2b00      	cmp	r3, #0
 800910c:	d011      	beq.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800910e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009112:	d106      	bne.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009114:	4bc3      	ldr	r3, [pc, #780]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009118:	4ac2      	ldr	r2, [pc, #776]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800911a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800911e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009120:	e008      	b.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009122:	2301      	movs	r3, #1
 8009124:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009128:	e004      	b.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800912a:	bf00      	nop
 800912c:	e002      	b.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800912e:	bf00      	nop
 8009130:	e000      	b.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009132:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009134:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009138:	2b00      	cmp	r3, #0
 800913a:	d10b      	bne.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800913c:	4bb9      	ldr	r3, [pc, #740]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800913e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009140:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009148:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800914c:	4ab5      	ldr	r2, [pc, #724]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800914e:	430b      	orrs	r3, r1
 8009150:	6553      	str	r3, [r2, #84]	@ 0x54
 8009152:	e003      	b.n	800915c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009158:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800915c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009164:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009168:	65bb      	str	r3, [r7, #88]	@ 0x58
 800916a:	2300      	movs	r3, #0
 800916c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800916e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009172:	460b      	mov	r3, r1
 8009174:	4313      	orrs	r3, r2
 8009176:	d009      	beq.n	800918c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009178:	4baa      	ldr	r3, [pc, #680]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800917a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800917c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009186:	4aa7      	ldr	r2, [pc, #668]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009188:	430b      	orrs	r3, r1
 800918a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800918c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009194:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009198:	653b      	str	r3, [r7, #80]	@ 0x50
 800919a:	2300      	movs	r3, #0
 800919c:	657b      	str	r3, [r7, #84]	@ 0x54
 800919e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80091a2:	460b      	mov	r3, r1
 80091a4:	4313      	orrs	r3, r2
 80091a6:	d00a      	beq.n	80091be <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80091a8:	4b9e      	ldr	r3, [pc, #632]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091aa:	691b      	ldr	r3, [r3, #16]
 80091ac:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80091b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80091b8:	4a9a      	ldr	r2, [pc, #616]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091ba:	430b      	orrs	r3, r1
 80091bc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80091be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091c6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80091ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091cc:	2300      	movs	r3, #0
 80091ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091d0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80091d4:	460b      	mov	r3, r1
 80091d6:	4313      	orrs	r3, r2
 80091d8:	d009      	beq.n	80091ee <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80091da:	4b92      	ldr	r3, [pc, #584]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091de:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80091e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091e8:	4a8e      	ldr	r2, [pc, #568]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091ea:	430b      	orrs	r3, r1
 80091ec:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80091ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80091fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80091fc:	2300      	movs	r3, #0
 80091fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8009200:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009204:	460b      	mov	r3, r1
 8009206:	4313      	orrs	r3, r2
 8009208:	d00e      	beq.n	8009228 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800920a:	4b86      	ldr	r3, [pc, #536]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800920c:	691b      	ldr	r3, [r3, #16]
 800920e:	4a85      	ldr	r2, [pc, #532]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009210:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009214:	6113      	str	r3, [r2, #16]
 8009216:	4b83      	ldr	r3, [pc, #524]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009218:	6919      	ldr	r1, [r3, #16]
 800921a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800921e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009222:	4a80      	ldr	r2, [pc, #512]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009224:	430b      	orrs	r3, r1
 8009226:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800922c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009230:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009234:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009236:	2300      	movs	r3, #0
 8009238:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800923a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800923e:	460b      	mov	r3, r1
 8009240:	4313      	orrs	r3, r2
 8009242:	d009      	beq.n	8009258 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009244:	4b77      	ldr	r3, [pc, #476]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009246:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009248:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800924c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009252:	4a74      	ldr	r2, [pc, #464]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009254:	430b      	orrs	r3, r1
 8009256:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800925c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009260:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009264:	633b      	str	r3, [r7, #48]	@ 0x30
 8009266:	2300      	movs	r3, #0
 8009268:	637b      	str	r3, [r7, #52]	@ 0x34
 800926a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800926e:	460b      	mov	r3, r1
 8009270:	4313      	orrs	r3, r2
 8009272:	d00a      	beq.n	800928a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009274:	4b6b      	ldr	r3, [pc, #428]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009278:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800927c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009280:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009284:	4a67      	ldr	r2, [pc, #412]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009286:	430b      	orrs	r3, r1
 8009288:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800928a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800928e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009292:	2100      	movs	r1, #0
 8009294:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009296:	f003 0301 	and.w	r3, r3, #1
 800929a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800929c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80092a0:	460b      	mov	r3, r1
 80092a2:	4313      	orrs	r3, r2
 80092a4:	d011      	beq.n	80092ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80092a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092aa:	3308      	adds	r3, #8
 80092ac:	2100      	movs	r1, #0
 80092ae:	4618      	mov	r0, r3
 80092b0:	f000 fb78 	bl	80099a4 <RCCEx_PLL2_Config>
 80092b4:	4603      	mov	r3, r0
 80092b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80092ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d003      	beq.n	80092ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80092ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092d2:	2100      	movs	r1, #0
 80092d4:	6239      	str	r1, [r7, #32]
 80092d6:	f003 0302 	and.w	r3, r3, #2
 80092da:	627b      	str	r3, [r7, #36]	@ 0x24
 80092dc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80092e0:	460b      	mov	r3, r1
 80092e2:	4313      	orrs	r3, r2
 80092e4:	d011      	beq.n	800930a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80092e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092ea:	3308      	adds	r3, #8
 80092ec:	2101      	movs	r1, #1
 80092ee:	4618      	mov	r0, r3
 80092f0:	f000 fb58 	bl	80099a4 <RCCEx_PLL2_Config>
 80092f4:	4603      	mov	r3, r0
 80092f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80092fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d003      	beq.n	800930a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009302:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009306:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800930a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800930e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009312:	2100      	movs	r1, #0
 8009314:	61b9      	str	r1, [r7, #24]
 8009316:	f003 0304 	and.w	r3, r3, #4
 800931a:	61fb      	str	r3, [r7, #28]
 800931c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009320:	460b      	mov	r3, r1
 8009322:	4313      	orrs	r3, r2
 8009324:	d011      	beq.n	800934a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800932a:	3308      	adds	r3, #8
 800932c:	2102      	movs	r1, #2
 800932e:	4618      	mov	r0, r3
 8009330:	f000 fb38 	bl	80099a4 <RCCEx_PLL2_Config>
 8009334:	4603      	mov	r3, r0
 8009336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800933a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800933e:	2b00      	cmp	r3, #0
 8009340:	d003      	beq.n	800934a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009346:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800934a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800934e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009352:	2100      	movs	r1, #0
 8009354:	6139      	str	r1, [r7, #16]
 8009356:	f003 0308 	and.w	r3, r3, #8
 800935a:	617b      	str	r3, [r7, #20]
 800935c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009360:	460b      	mov	r3, r1
 8009362:	4313      	orrs	r3, r2
 8009364:	d011      	beq.n	800938a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800936a:	3328      	adds	r3, #40	@ 0x28
 800936c:	2100      	movs	r1, #0
 800936e:	4618      	mov	r0, r3
 8009370:	f000 fbca 	bl	8009b08 <RCCEx_PLL3_Config>
 8009374:	4603      	mov	r3, r0
 8009376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800937a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800937e:	2b00      	cmp	r3, #0
 8009380:	d003      	beq.n	800938a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009382:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009386:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800938a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800938e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009392:	2100      	movs	r1, #0
 8009394:	60b9      	str	r1, [r7, #8]
 8009396:	f003 0310 	and.w	r3, r3, #16
 800939a:	60fb      	str	r3, [r7, #12]
 800939c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80093a0:	460b      	mov	r3, r1
 80093a2:	4313      	orrs	r3, r2
 80093a4:	d011      	beq.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80093a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093aa:	3328      	adds	r3, #40	@ 0x28
 80093ac:	2101      	movs	r1, #1
 80093ae:	4618      	mov	r0, r3
 80093b0:	f000 fbaa 	bl	8009b08 <RCCEx_PLL3_Config>
 80093b4:	4603      	mov	r3, r0
 80093b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80093ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d003      	beq.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80093ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d2:	2100      	movs	r1, #0
 80093d4:	6039      	str	r1, [r7, #0]
 80093d6:	f003 0320 	and.w	r3, r3, #32
 80093da:	607b      	str	r3, [r7, #4]
 80093dc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80093e0:	460b      	mov	r3, r1
 80093e2:	4313      	orrs	r3, r2
 80093e4:	d011      	beq.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80093e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093ea:	3328      	adds	r3, #40	@ 0x28
 80093ec:	2102      	movs	r1, #2
 80093ee:	4618      	mov	r0, r3
 80093f0:	f000 fb8a 	bl	8009b08 <RCCEx_PLL3_Config>
 80093f4:	4603      	mov	r3, r0
 80093f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80093fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d003      	beq.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009406:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800940a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800940e:	2b00      	cmp	r3, #0
 8009410:	d101      	bne.n	8009416 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8009412:	2300      	movs	r3, #0
 8009414:	e000      	b.n	8009418 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8009416:	2301      	movs	r3, #1
}
 8009418:	4618      	mov	r0, r3
 800941a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800941e:	46bd      	mov	sp, r7
 8009420:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009424:	58024400 	.word	0x58024400

08009428 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800942c:	f7fe fd96 	bl	8007f5c <HAL_RCC_GetHCLKFreq>
 8009430:	4602      	mov	r2, r0
 8009432:	4b06      	ldr	r3, [pc, #24]	@ (800944c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009434:	6a1b      	ldr	r3, [r3, #32]
 8009436:	091b      	lsrs	r3, r3, #4
 8009438:	f003 0307 	and.w	r3, r3, #7
 800943c:	4904      	ldr	r1, [pc, #16]	@ (8009450 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800943e:	5ccb      	ldrb	r3, [r1, r3]
 8009440:	f003 031f 	and.w	r3, r3, #31
 8009444:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009448:	4618      	mov	r0, r3
 800944a:	bd80      	pop	{r7, pc}
 800944c:	58024400 	.word	0x58024400
 8009450:	08016100 	.word	0x08016100

08009454 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009454:	b480      	push	{r7}
 8009456:	b089      	sub	sp, #36	@ 0x24
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800945c:	4ba1      	ldr	r3, [pc, #644]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800945e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009460:	f003 0303 	and.w	r3, r3, #3
 8009464:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009466:	4b9f      	ldr	r3, [pc, #636]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800946a:	0b1b      	lsrs	r3, r3, #12
 800946c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009470:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009472:	4b9c      	ldr	r3, [pc, #624]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009476:	091b      	lsrs	r3, r3, #4
 8009478:	f003 0301 	and.w	r3, r3, #1
 800947c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800947e:	4b99      	ldr	r3, [pc, #612]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009482:	08db      	lsrs	r3, r3, #3
 8009484:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009488:	693a      	ldr	r2, [r7, #16]
 800948a:	fb02 f303 	mul.w	r3, r2, r3
 800948e:	ee07 3a90 	vmov	s15, r3
 8009492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009496:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	2b00      	cmp	r3, #0
 800949e:	f000 8111 	beq.w	80096c4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80094a2:	69bb      	ldr	r3, [r7, #24]
 80094a4:	2b02      	cmp	r3, #2
 80094a6:	f000 8083 	beq.w	80095b0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80094aa:	69bb      	ldr	r3, [r7, #24]
 80094ac:	2b02      	cmp	r3, #2
 80094ae:	f200 80a1 	bhi.w	80095f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80094b2:	69bb      	ldr	r3, [r7, #24]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d003      	beq.n	80094c0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80094b8:	69bb      	ldr	r3, [r7, #24]
 80094ba:	2b01      	cmp	r3, #1
 80094bc:	d056      	beq.n	800956c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80094be:	e099      	b.n	80095f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80094c0:	4b88      	ldr	r3, [pc, #544]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f003 0320 	and.w	r3, r3, #32
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d02d      	beq.n	8009528 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80094cc:	4b85      	ldr	r3, [pc, #532]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	08db      	lsrs	r3, r3, #3
 80094d2:	f003 0303 	and.w	r3, r3, #3
 80094d6:	4a84      	ldr	r2, [pc, #528]	@ (80096e8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80094d8:	fa22 f303 	lsr.w	r3, r2, r3
 80094dc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	ee07 3a90 	vmov	s15, r3
 80094e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094e8:	697b      	ldr	r3, [r7, #20]
 80094ea:	ee07 3a90 	vmov	s15, r3
 80094ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094f6:	4b7b      	ldr	r3, [pc, #492]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80094f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094fe:	ee07 3a90 	vmov	s15, r3
 8009502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009506:	ed97 6a03 	vldr	s12, [r7, #12]
 800950a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80096ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800950e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800951a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800951e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009522:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009526:	e087      	b.n	8009638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	ee07 3a90 	vmov	s15, r3
 800952e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009532:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80096f0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800953a:	4b6a      	ldr	r3, [pc, #424]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800953c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800953e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009542:	ee07 3a90 	vmov	s15, r3
 8009546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800954a:	ed97 6a03 	vldr	s12, [r7, #12]
 800954e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80096ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800955a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800955e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009566:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800956a:	e065      	b.n	8009638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	ee07 3a90 	vmov	s15, r3
 8009572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009576:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80096f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800957a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800957e:	4b59      	ldr	r3, [pc, #356]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009586:	ee07 3a90 	vmov	s15, r3
 800958a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800958e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009592:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80096ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800959a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800959e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80095ae:	e043      	b.n	8009638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	ee07 3a90 	vmov	s15, r3
 80095b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80096f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80095be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095c2:	4b48      	ldr	r3, [pc, #288]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80095c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095ca:	ee07 3a90 	vmov	s15, r3
 80095ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80095d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80096ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80095da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80095f2:	e021      	b.n	8009638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	ee07 3a90 	vmov	s15, r3
 80095fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80096f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009606:	4b37      	ldr	r3, [pc, #220]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800960a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800960e:	ee07 3a90 	vmov	s15, r3
 8009612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009616:	ed97 6a03 	vldr	s12, [r7, #12]
 800961a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80096ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800961e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800962a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800962e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009632:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009636:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009638:	4b2a      	ldr	r3, [pc, #168]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800963a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800963c:	0a5b      	lsrs	r3, r3, #9
 800963e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009642:	ee07 3a90 	vmov	s15, r3
 8009646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800964a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800964e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009652:	edd7 6a07 	vldr	s13, [r7, #28]
 8009656:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800965a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800965e:	ee17 2a90 	vmov	r2, s15
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009666:	4b1f      	ldr	r3, [pc, #124]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800966a:	0c1b      	lsrs	r3, r3, #16
 800966c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009670:	ee07 3a90 	vmov	s15, r3
 8009674:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009678:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800967c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009680:	edd7 6a07 	vldr	s13, [r7, #28]
 8009684:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009688:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800968c:	ee17 2a90 	vmov	r2, s15
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009694:	4b13      	ldr	r3, [pc, #76]	@ (80096e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009698:	0e1b      	lsrs	r3, r3, #24
 800969a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800969e:	ee07 3a90 	vmov	s15, r3
 80096a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80096aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80096ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80096b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096ba:	ee17 2a90 	vmov	r2, s15
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80096c2:	e008      	b.n	80096d6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2200      	movs	r2, #0
 80096c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2200      	movs	r2, #0
 80096ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2200      	movs	r2, #0
 80096d4:	609a      	str	r2, [r3, #8]
}
 80096d6:	bf00      	nop
 80096d8:	3724      	adds	r7, #36	@ 0x24
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop
 80096e4:	58024400 	.word	0x58024400
 80096e8:	03d09000 	.word	0x03d09000
 80096ec:	46000000 	.word	0x46000000
 80096f0:	4c742400 	.word	0x4c742400
 80096f4:	4a742400 	.word	0x4a742400
 80096f8:	4bbebc20 	.word	0x4bbebc20

080096fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b089      	sub	sp, #36	@ 0x24
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009704:	4ba1      	ldr	r3, [pc, #644]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009708:	f003 0303 	and.w	r3, r3, #3
 800970c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800970e:	4b9f      	ldr	r3, [pc, #636]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009712:	0d1b      	lsrs	r3, r3, #20
 8009714:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009718:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800971a:	4b9c      	ldr	r3, [pc, #624]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800971c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800971e:	0a1b      	lsrs	r3, r3, #8
 8009720:	f003 0301 	and.w	r3, r3, #1
 8009724:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009726:	4b99      	ldr	r3, [pc, #612]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800972a:	08db      	lsrs	r3, r3, #3
 800972c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009730:	693a      	ldr	r2, [r7, #16]
 8009732:	fb02 f303 	mul.w	r3, r2, r3
 8009736:	ee07 3a90 	vmov	s15, r3
 800973a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800973e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	2b00      	cmp	r3, #0
 8009746:	f000 8111 	beq.w	800996c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800974a:	69bb      	ldr	r3, [r7, #24]
 800974c:	2b02      	cmp	r3, #2
 800974e:	f000 8083 	beq.w	8009858 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009752:	69bb      	ldr	r3, [r7, #24]
 8009754:	2b02      	cmp	r3, #2
 8009756:	f200 80a1 	bhi.w	800989c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d003      	beq.n	8009768 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009760:	69bb      	ldr	r3, [r7, #24]
 8009762:	2b01      	cmp	r3, #1
 8009764:	d056      	beq.n	8009814 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009766:	e099      	b.n	800989c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009768:	4b88      	ldr	r3, [pc, #544]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f003 0320 	and.w	r3, r3, #32
 8009770:	2b00      	cmp	r3, #0
 8009772:	d02d      	beq.n	80097d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009774:	4b85      	ldr	r3, [pc, #532]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	08db      	lsrs	r3, r3, #3
 800977a:	f003 0303 	and.w	r3, r3, #3
 800977e:	4a84      	ldr	r2, [pc, #528]	@ (8009990 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009780:	fa22 f303 	lsr.w	r3, r2, r3
 8009784:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	ee07 3a90 	vmov	s15, r3
 800978c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	ee07 3a90 	vmov	s15, r3
 8009796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800979a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800979e:	4b7b      	ldr	r3, [pc, #492]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80097a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097a6:	ee07 3a90 	vmov	s15, r3
 80097aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80097b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80097b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80097c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80097ce:	e087      	b.n	80098e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	ee07 3a90 	vmov	s15, r3
 80097d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009998 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80097de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80097e2:	4b6a      	ldr	r3, [pc, #424]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80097e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097ea:	ee07 3a90 	vmov	s15, r3
 80097ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80097f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80097fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800980a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800980e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009812:	e065      	b.n	80098e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	ee07 3a90 	vmov	s15, r3
 800981a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800981e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800999c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009826:	4b59      	ldr	r3, [pc, #356]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800982a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800982e:	ee07 3a90 	vmov	s15, r3
 8009832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009836:	ed97 6a03 	vldr	s12, [r7, #12]
 800983a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800983e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800984a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800984e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009856:	e043      	b.n	80098e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	ee07 3a90 	vmov	s15, r3
 800985e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009862:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80099a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800986a:	4b48      	ldr	r3, [pc, #288]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800986c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800986e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009872:	ee07 3a90 	vmov	s15, r3
 8009876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800987a:	ed97 6a03 	vldr	s12, [r7, #12]
 800987e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800988a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800988e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009896:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800989a:	e021      	b.n	80098e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	ee07 3a90 	vmov	s15, r3
 80098a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800999c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80098aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098ae:	4b37      	ldr	r3, [pc, #220]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80098b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098b6:	ee07 3a90 	vmov	s15, r3
 80098ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098be:	ed97 6a03 	vldr	s12, [r7, #12]
 80098c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80098c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80098ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80098ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80098d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80098d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80098de:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80098e0:	4b2a      	ldr	r3, [pc, #168]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80098e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098e4:	0a5b      	lsrs	r3, r3, #9
 80098e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098ea:	ee07 3a90 	vmov	s15, r3
 80098ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80098f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80098fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80098fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009902:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009906:	ee17 2a90 	vmov	r2, s15
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800990e:	4b1f      	ldr	r3, [pc, #124]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009912:	0c1b      	lsrs	r3, r3, #16
 8009914:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009918:	ee07 3a90 	vmov	s15, r3
 800991c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009920:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009924:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009928:	edd7 6a07 	vldr	s13, [r7, #28]
 800992c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009930:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009934:	ee17 2a90 	vmov	r2, s15
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800993c:	4b13      	ldr	r3, [pc, #76]	@ (800998c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800993e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009940:	0e1b      	lsrs	r3, r3, #24
 8009942:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009946:	ee07 3a90 	vmov	s15, r3
 800994a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800994e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009952:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009956:	edd7 6a07 	vldr	s13, [r7, #28]
 800995a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800995e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009962:	ee17 2a90 	vmov	r2, s15
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800996a:	e008      	b.n	800997e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2200      	movs	r2, #0
 8009970:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2200      	movs	r2, #0
 8009976:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2200      	movs	r2, #0
 800997c:	609a      	str	r2, [r3, #8]
}
 800997e:	bf00      	nop
 8009980:	3724      	adds	r7, #36	@ 0x24
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop
 800998c:	58024400 	.word	0x58024400
 8009990:	03d09000 	.word	0x03d09000
 8009994:	46000000 	.word	0x46000000
 8009998:	4c742400 	.word	0x4c742400
 800999c:	4a742400 	.word	0x4a742400
 80099a0:	4bbebc20 	.word	0x4bbebc20

080099a4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b084      	sub	sp, #16
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80099ae:	2300      	movs	r3, #0
 80099b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80099b2:	4b53      	ldr	r3, [pc, #332]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 80099b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099b6:	f003 0303 	and.w	r3, r3, #3
 80099ba:	2b03      	cmp	r3, #3
 80099bc:	d101      	bne.n	80099c2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	e099      	b.n	8009af6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80099c2:	4b4f      	ldr	r3, [pc, #316]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a4e      	ldr	r2, [pc, #312]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 80099c8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80099cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099ce:	f7fb fc11 	bl	80051f4 <HAL_GetTick>
 80099d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80099d4:	e008      	b.n	80099e8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80099d6:	f7fb fc0d 	bl	80051f4 <HAL_GetTick>
 80099da:	4602      	mov	r2, r0
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	1ad3      	subs	r3, r2, r3
 80099e0:	2b02      	cmp	r3, #2
 80099e2:	d901      	bls.n	80099e8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80099e4:	2303      	movs	r3, #3
 80099e6:	e086      	b.n	8009af6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80099e8:	4b45      	ldr	r3, [pc, #276]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d1f0      	bne.n	80099d6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80099f4:	4b42      	ldr	r3, [pc, #264]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 80099f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099f8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	031b      	lsls	r3, r3, #12
 8009a02:	493f      	ldr	r1, [pc, #252]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a04:	4313      	orrs	r3, r2
 8009a06:	628b      	str	r3, [r1, #40]	@ 0x28
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	3b01      	subs	r3, #1
 8009a0e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	689b      	ldr	r3, [r3, #8]
 8009a16:	3b01      	subs	r3, #1
 8009a18:	025b      	lsls	r3, r3, #9
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	431a      	orrs	r2, r3
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	68db      	ldr	r3, [r3, #12]
 8009a22:	3b01      	subs	r3, #1
 8009a24:	041b      	lsls	r3, r3, #16
 8009a26:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009a2a:	431a      	orrs	r2, r3
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	691b      	ldr	r3, [r3, #16]
 8009a30:	3b01      	subs	r3, #1
 8009a32:	061b      	lsls	r3, r3, #24
 8009a34:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009a38:	4931      	ldr	r1, [pc, #196]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009a3e:	4b30      	ldr	r3, [pc, #192]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a42:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	695b      	ldr	r3, [r3, #20]
 8009a4a:	492d      	ldr	r1, [pc, #180]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009a50:	4b2b      	ldr	r3, [pc, #172]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a54:	f023 0220 	bic.w	r2, r3, #32
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	699b      	ldr	r3, [r3, #24]
 8009a5c:	4928      	ldr	r1, [pc, #160]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009a62:	4b27      	ldr	r3, [pc, #156]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a66:	4a26      	ldr	r2, [pc, #152]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a68:	f023 0310 	bic.w	r3, r3, #16
 8009a6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009a6e:	4b24      	ldr	r3, [pc, #144]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a72:	4b24      	ldr	r3, [pc, #144]	@ (8009b04 <RCCEx_PLL2_Config+0x160>)
 8009a74:	4013      	ands	r3, r2
 8009a76:	687a      	ldr	r2, [r7, #4]
 8009a78:	69d2      	ldr	r2, [r2, #28]
 8009a7a:	00d2      	lsls	r2, r2, #3
 8009a7c:	4920      	ldr	r1, [pc, #128]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a7e:	4313      	orrs	r3, r2
 8009a80:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009a82:	4b1f      	ldr	r3, [pc, #124]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a86:	4a1e      	ldr	r2, [pc, #120]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a88:	f043 0310 	orr.w	r3, r3, #16
 8009a8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d106      	bne.n	8009aa2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009a94:	4b1a      	ldr	r3, [pc, #104]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a98:	4a19      	ldr	r2, [pc, #100]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009a9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009a9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009aa0:	e00f      	b.n	8009ac2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	2b01      	cmp	r3, #1
 8009aa6:	d106      	bne.n	8009ab6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009aa8:	4b15      	ldr	r3, [pc, #84]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aac:	4a14      	ldr	r2, [pc, #80]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009aae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ab2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009ab4:	e005      	b.n	8009ac2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009ab6:	4b12      	ldr	r3, [pc, #72]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aba:	4a11      	ldr	r2, [pc, #68]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009abc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009ac0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	4a0e      	ldr	r2, [pc, #56]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009ac8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009acc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ace:	f7fb fb91 	bl	80051f4 <HAL_GetTick>
 8009ad2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009ad4:	e008      	b.n	8009ae8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009ad6:	f7fb fb8d 	bl	80051f4 <HAL_GetTick>
 8009ada:	4602      	mov	r2, r0
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	1ad3      	subs	r3, r2, r3
 8009ae0:	2b02      	cmp	r3, #2
 8009ae2:	d901      	bls.n	8009ae8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009ae4:	2303      	movs	r3, #3
 8009ae6:	e006      	b.n	8009af6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009ae8:	4b05      	ldr	r3, [pc, #20]	@ (8009b00 <RCCEx_PLL2_Config+0x15c>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d0f0      	beq.n	8009ad6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009af6:	4618      	mov	r0, r3
 8009af8:	3710      	adds	r7, #16
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}
 8009afe:	bf00      	nop
 8009b00:	58024400 	.word	0x58024400
 8009b04:	ffff0007 	.word	0xffff0007

08009b08 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b084      	sub	sp, #16
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
 8009b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009b12:	2300      	movs	r3, #0
 8009b14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009b16:	4b53      	ldr	r3, [pc, #332]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b1a:	f003 0303 	and.w	r3, r3, #3
 8009b1e:	2b03      	cmp	r3, #3
 8009b20:	d101      	bne.n	8009b26 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009b22:	2301      	movs	r3, #1
 8009b24:	e099      	b.n	8009c5a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009b26:	4b4f      	ldr	r3, [pc, #316]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	4a4e      	ldr	r2, [pc, #312]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009b2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b32:	f7fb fb5f 	bl	80051f4 <HAL_GetTick>
 8009b36:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b38:	e008      	b.n	8009b4c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009b3a:	f7fb fb5b 	bl	80051f4 <HAL_GetTick>
 8009b3e:	4602      	mov	r2, r0
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	1ad3      	subs	r3, r2, r3
 8009b44:	2b02      	cmp	r3, #2
 8009b46:	d901      	bls.n	8009b4c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009b48:	2303      	movs	r3, #3
 8009b4a:	e086      	b.n	8009c5a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b4c:	4b45      	ldr	r3, [pc, #276]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d1f0      	bne.n	8009b3a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009b58:	4b42      	ldr	r3, [pc, #264]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b5c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	051b      	lsls	r3, r3, #20
 8009b66:	493f      	ldr	r1, [pc, #252]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	628b      	str	r3, [r1, #40]	@ 0x28
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	685b      	ldr	r3, [r3, #4]
 8009b70:	3b01      	subs	r3, #1
 8009b72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	689b      	ldr	r3, [r3, #8]
 8009b7a:	3b01      	subs	r3, #1
 8009b7c:	025b      	lsls	r3, r3, #9
 8009b7e:	b29b      	uxth	r3, r3
 8009b80:	431a      	orrs	r2, r3
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	68db      	ldr	r3, [r3, #12]
 8009b86:	3b01      	subs	r3, #1
 8009b88:	041b      	lsls	r3, r3, #16
 8009b8a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009b8e:	431a      	orrs	r2, r3
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	691b      	ldr	r3, [r3, #16]
 8009b94:	3b01      	subs	r3, #1
 8009b96:	061b      	lsls	r3, r3, #24
 8009b98:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009b9c:	4931      	ldr	r1, [pc, #196]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009ba2:	4b30      	ldr	r3, [pc, #192]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ba6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	695b      	ldr	r3, [r3, #20]
 8009bae:	492d      	ldr	r1, [pc, #180]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009bb0:	4313      	orrs	r3, r2
 8009bb2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009bb4:	4b2b      	ldr	r3, [pc, #172]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bb8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	699b      	ldr	r3, [r3, #24]
 8009bc0:	4928      	ldr	r1, [pc, #160]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009bc2:	4313      	orrs	r3, r2
 8009bc4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009bc6:	4b27      	ldr	r3, [pc, #156]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bca:	4a26      	ldr	r2, [pc, #152]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009bcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009bd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009bd2:	4b24      	ldr	r3, [pc, #144]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009bd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009bd6:	4b24      	ldr	r3, [pc, #144]	@ (8009c68 <RCCEx_PLL3_Config+0x160>)
 8009bd8:	4013      	ands	r3, r2
 8009bda:	687a      	ldr	r2, [r7, #4]
 8009bdc:	69d2      	ldr	r2, [r2, #28]
 8009bde:	00d2      	lsls	r2, r2, #3
 8009be0:	4920      	ldr	r1, [pc, #128]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009be2:	4313      	orrs	r3, r2
 8009be4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009be6:	4b1f      	ldr	r3, [pc, #124]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bea:	4a1e      	ldr	r2, [pc, #120]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009bf0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d106      	bne.n	8009c06 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009bf8:	4b1a      	ldr	r3, [pc, #104]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bfc:	4a19      	ldr	r2, [pc, #100]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009bfe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009c02:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009c04:	e00f      	b.n	8009c26 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	2b01      	cmp	r3, #1
 8009c0a:	d106      	bne.n	8009c1a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009c0c:	4b15      	ldr	r3, [pc, #84]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c10:	4a14      	ldr	r2, [pc, #80]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009c12:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009c16:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009c18:	e005      	b.n	8009c26 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009c1a:	4b12      	ldr	r3, [pc, #72]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c1e:	4a11      	ldr	r2, [pc, #68]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009c20:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009c24:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009c26:	4b0f      	ldr	r3, [pc, #60]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	4a0e      	ldr	r2, [pc, #56]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009c32:	f7fb fadf 	bl	80051f4 <HAL_GetTick>
 8009c36:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009c38:	e008      	b.n	8009c4c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009c3a:	f7fb fadb 	bl	80051f4 <HAL_GetTick>
 8009c3e:	4602      	mov	r2, r0
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	1ad3      	subs	r3, r2, r3
 8009c44:	2b02      	cmp	r3, #2
 8009c46:	d901      	bls.n	8009c4c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009c48:	2303      	movs	r3, #3
 8009c4a:	e006      	b.n	8009c5a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009c4c:	4b05      	ldr	r3, [pc, #20]	@ (8009c64 <RCCEx_PLL3_Config+0x15c>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d0f0      	beq.n	8009c3a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3710      	adds	r7, #16
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
 8009c62:	bf00      	nop
 8009c64:	58024400 	.word	0x58024400
 8009c68:	ffff0007 	.word	0xffff0007

08009c6c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b082      	sub	sp, #8
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d101      	bne.n	8009c7e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e049      	b.n	8009d12 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d106      	bne.n	8009c98 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f7fa fbf0 	bl	8004478 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2202      	movs	r2, #2
 8009c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681a      	ldr	r2, [r3, #0]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	3304      	adds	r3, #4
 8009ca8:	4619      	mov	r1, r3
 8009caa:	4610      	mov	r0, r2
 8009cac:	f000 fb8c 	bl	800a3c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2201      	movs	r2, #1
 8009cec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2201      	movs	r2, #1
 8009d04:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d10:	2300      	movs	r3, #0
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3708      	adds	r7, #8
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
	...

08009d1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b084      	sub	sp, #16
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d109      	bne.n	8009d40 <HAL_TIM_PWM_Start+0x24>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009d32:	b2db      	uxtb	r3, r3
 8009d34:	2b01      	cmp	r3, #1
 8009d36:	bf14      	ite	ne
 8009d38:	2301      	movne	r3, #1
 8009d3a:	2300      	moveq	r3, #0
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	e03c      	b.n	8009dba <HAL_TIM_PWM_Start+0x9e>
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	2b04      	cmp	r3, #4
 8009d44:	d109      	bne.n	8009d5a <HAL_TIM_PWM_Start+0x3e>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009d4c:	b2db      	uxtb	r3, r3
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	bf14      	ite	ne
 8009d52:	2301      	movne	r3, #1
 8009d54:	2300      	moveq	r3, #0
 8009d56:	b2db      	uxtb	r3, r3
 8009d58:	e02f      	b.n	8009dba <HAL_TIM_PWM_Start+0x9e>
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	2b08      	cmp	r3, #8
 8009d5e:	d109      	bne.n	8009d74 <HAL_TIM_PWM_Start+0x58>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d66:	b2db      	uxtb	r3, r3
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	bf14      	ite	ne
 8009d6c:	2301      	movne	r3, #1
 8009d6e:	2300      	moveq	r3, #0
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	e022      	b.n	8009dba <HAL_TIM_PWM_Start+0x9e>
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	2b0c      	cmp	r3, #12
 8009d78:	d109      	bne.n	8009d8e <HAL_TIM_PWM_Start+0x72>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d80:	b2db      	uxtb	r3, r3
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	bf14      	ite	ne
 8009d86:	2301      	movne	r3, #1
 8009d88:	2300      	moveq	r3, #0
 8009d8a:	b2db      	uxtb	r3, r3
 8009d8c:	e015      	b.n	8009dba <HAL_TIM_PWM_Start+0x9e>
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	2b10      	cmp	r3, #16
 8009d92:	d109      	bne.n	8009da8 <HAL_TIM_PWM_Start+0x8c>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009d9a:	b2db      	uxtb	r3, r3
 8009d9c:	2b01      	cmp	r3, #1
 8009d9e:	bf14      	ite	ne
 8009da0:	2301      	movne	r3, #1
 8009da2:	2300      	moveq	r3, #0
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	e008      	b.n	8009dba <HAL_TIM_PWM_Start+0x9e>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009dae:	b2db      	uxtb	r3, r3
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	bf14      	ite	ne
 8009db4:	2301      	movne	r3, #1
 8009db6:	2300      	moveq	r3, #0
 8009db8:	b2db      	uxtb	r3, r3
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d001      	beq.n	8009dc2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	e0a1      	b.n	8009f06 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d104      	bne.n	8009dd2 <HAL_TIM_PWM_Start+0xb6>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2202      	movs	r2, #2
 8009dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009dd0:	e023      	b.n	8009e1a <HAL_TIM_PWM_Start+0xfe>
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	2b04      	cmp	r3, #4
 8009dd6:	d104      	bne.n	8009de2 <HAL_TIM_PWM_Start+0xc6>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2202      	movs	r2, #2
 8009ddc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009de0:	e01b      	b.n	8009e1a <HAL_TIM_PWM_Start+0xfe>
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	2b08      	cmp	r3, #8
 8009de6:	d104      	bne.n	8009df2 <HAL_TIM_PWM_Start+0xd6>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2202      	movs	r2, #2
 8009dec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009df0:	e013      	b.n	8009e1a <HAL_TIM_PWM_Start+0xfe>
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	2b0c      	cmp	r3, #12
 8009df6:	d104      	bne.n	8009e02 <HAL_TIM_PWM_Start+0xe6>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2202      	movs	r2, #2
 8009dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009e00:	e00b      	b.n	8009e1a <HAL_TIM_PWM_Start+0xfe>
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	2b10      	cmp	r3, #16
 8009e06:	d104      	bne.n	8009e12 <HAL_TIM_PWM_Start+0xf6>
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2202      	movs	r2, #2
 8009e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009e10:	e003      	b.n	8009e1a <HAL_TIM_PWM_Start+0xfe>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2202      	movs	r2, #2
 8009e16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	6839      	ldr	r1, [r7, #0]
 8009e22:	4618      	mov	r0, r3
 8009e24:	f000 fe46 	bl	800aab4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	4a38      	ldr	r2, [pc, #224]	@ (8009f10 <HAL_TIM_PWM_Start+0x1f4>)
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d013      	beq.n	8009e5a <HAL_TIM_PWM_Start+0x13e>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4a37      	ldr	r2, [pc, #220]	@ (8009f14 <HAL_TIM_PWM_Start+0x1f8>)
 8009e38:	4293      	cmp	r3, r2
 8009e3a:	d00e      	beq.n	8009e5a <HAL_TIM_PWM_Start+0x13e>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a35      	ldr	r2, [pc, #212]	@ (8009f18 <HAL_TIM_PWM_Start+0x1fc>)
 8009e42:	4293      	cmp	r3, r2
 8009e44:	d009      	beq.n	8009e5a <HAL_TIM_PWM_Start+0x13e>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	4a34      	ldr	r2, [pc, #208]	@ (8009f1c <HAL_TIM_PWM_Start+0x200>)
 8009e4c:	4293      	cmp	r3, r2
 8009e4e:	d004      	beq.n	8009e5a <HAL_TIM_PWM_Start+0x13e>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	4a32      	ldr	r2, [pc, #200]	@ (8009f20 <HAL_TIM_PWM_Start+0x204>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d101      	bne.n	8009e5e <HAL_TIM_PWM_Start+0x142>
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	e000      	b.n	8009e60 <HAL_TIM_PWM_Start+0x144>
 8009e5e:	2300      	movs	r3, #0
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d007      	beq.n	8009e74 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009e72:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	4a25      	ldr	r2, [pc, #148]	@ (8009f10 <HAL_TIM_PWM_Start+0x1f4>)
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	d022      	beq.n	8009ec4 <HAL_TIM_PWM_Start+0x1a8>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e86:	d01d      	beq.n	8009ec4 <HAL_TIM_PWM_Start+0x1a8>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4a25      	ldr	r2, [pc, #148]	@ (8009f24 <HAL_TIM_PWM_Start+0x208>)
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d018      	beq.n	8009ec4 <HAL_TIM_PWM_Start+0x1a8>
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	4a24      	ldr	r2, [pc, #144]	@ (8009f28 <HAL_TIM_PWM_Start+0x20c>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d013      	beq.n	8009ec4 <HAL_TIM_PWM_Start+0x1a8>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	4a22      	ldr	r2, [pc, #136]	@ (8009f2c <HAL_TIM_PWM_Start+0x210>)
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d00e      	beq.n	8009ec4 <HAL_TIM_PWM_Start+0x1a8>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4a1a      	ldr	r2, [pc, #104]	@ (8009f14 <HAL_TIM_PWM_Start+0x1f8>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d009      	beq.n	8009ec4 <HAL_TIM_PWM_Start+0x1a8>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8009f30 <HAL_TIM_PWM_Start+0x214>)
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	d004      	beq.n	8009ec4 <HAL_TIM_PWM_Start+0x1a8>
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	4a16      	ldr	r2, [pc, #88]	@ (8009f18 <HAL_TIM_PWM_Start+0x1fc>)
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	d115      	bne.n	8009ef0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	689a      	ldr	r2, [r3, #8]
 8009eca:	4b1a      	ldr	r3, [pc, #104]	@ (8009f34 <HAL_TIM_PWM_Start+0x218>)
 8009ecc:	4013      	ands	r3, r2
 8009ece:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	2b06      	cmp	r3, #6
 8009ed4:	d015      	beq.n	8009f02 <HAL_TIM_PWM_Start+0x1e6>
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009edc:	d011      	beq.n	8009f02 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	681a      	ldr	r2, [r3, #0]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f042 0201 	orr.w	r2, r2, #1
 8009eec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009eee:	e008      	b.n	8009f02 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	681a      	ldr	r2, [r3, #0]
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f042 0201 	orr.w	r2, r2, #1
 8009efe:	601a      	str	r2, [r3, #0]
 8009f00:	e000      	b.n	8009f04 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f02:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009f04:	2300      	movs	r3, #0
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3710      	adds	r7, #16
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
 8009f0e:	bf00      	nop
 8009f10:	40010000 	.word	0x40010000
 8009f14:	40010400 	.word	0x40010400
 8009f18:	40014000 	.word	0x40014000
 8009f1c:	40014400 	.word	0x40014400
 8009f20:	40014800 	.word	0x40014800
 8009f24:	40000400 	.word	0x40000400
 8009f28:	40000800 	.word	0x40000800
 8009f2c:	40000c00 	.word	0x40000c00
 8009f30:	40001800 	.word	0x40001800
 8009f34:	00010007 	.word	0x00010007

08009f38 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b086      	sub	sp, #24
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d101      	bne.n	8009f4c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	e08f      	b.n	800a06c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f52:	b2db      	uxtb	r3, r3
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d106      	bne.n	8009f66 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f7fa faa9 	bl	80044b8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2202      	movs	r2, #2
 8009f6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	6899      	ldr	r1, [r3, #8]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681a      	ldr	r2, [r3, #0]
 8009f78:	4b3e      	ldr	r3, [pc, #248]	@ (800a074 <HAL_TIM_Encoder_Init+0x13c>)
 8009f7a:	400b      	ands	r3, r1
 8009f7c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681a      	ldr	r2, [r3, #0]
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	3304      	adds	r3, #4
 8009f86:	4619      	mov	r1, r3
 8009f88:	4610      	mov	r0, r2
 8009f8a:	f000 fa1d 	bl	800a3c8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	699b      	ldr	r3, [r3, #24]
 8009f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	6a1b      	ldr	r3, [r3, #32]
 8009fa4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	697a      	ldr	r2, [r7, #20]
 8009fac:	4313      	orrs	r3, r2
 8009fae:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009fb0:	693a      	ldr	r2, [r7, #16]
 8009fb2:	4b31      	ldr	r3, [pc, #196]	@ (800a078 <HAL_TIM_Encoder_Init+0x140>)
 8009fb4:	4013      	ands	r3, r2
 8009fb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	689a      	ldr	r2, [r3, #8]
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	699b      	ldr	r3, [r3, #24]
 8009fc0:	021b      	lsls	r3, r3, #8
 8009fc2:	4313      	orrs	r3, r2
 8009fc4:	693a      	ldr	r2, [r7, #16]
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009fca:	693a      	ldr	r2, [r7, #16]
 8009fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800a07c <HAL_TIM_Encoder_Init+0x144>)
 8009fce:	4013      	ands	r3, r2
 8009fd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009fd2:	693a      	ldr	r2, [r7, #16]
 8009fd4:	4b2a      	ldr	r3, [pc, #168]	@ (800a080 <HAL_TIM_Encoder_Init+0x148>)
 8009fd6:	4013      	ands	r3, r2
 8009fd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	68da      	ldr	r2, [r3, #12]
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	69db      	ldr	r3, [r3, #28]
 8009fe2:	021b      	lsls	r3, r3, #8
 8009fe4:	4313      	orrs	r3, r2
 8009fe6:	693a      	ldr	r2, [r7, #16]
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	691b      	ldr	r3, [r3, #16]
 8009ff0:	011a      	lsls	r2, r3, #4
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	6a1b      	ldr	r3, [r3, #32]
 8009ff6:	031b      	lsls	r3, r3, #12
 8009ff8:	4313      	orrs	r3, r2
 8009ffa:	693a      	ldr	r2, [r7, #16]
 8009ffc:	4313      	orrs	r3, r2
 8009ffe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800a006:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800a00e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	685a      	ldr	r2, [r3, #4]
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	695b      	ldr	r3, [r3, #20]
 800a018:	011b      	lsls	r3, r3, #4
 800a01a:	4313      	orrs	r3, r2
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	4313      	orrs	r3, r2
 800a020:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	697a      	ldr	r2, [r7, #20]
 800a028:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	693a      	ldr	r2, [r7, #16]
 800a030:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	68fa      	ldr	r2, [r7, #12]
 800a038:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2201      	movs	r2, #1
 800a03e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2201      	movs	r2, #1
 800a046:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2201      	movs	r2, #1
 800a04e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2201      	movs	r2, #1
 800a056:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2201      	movs	r2, #1
 800a05e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2201      	movs	r2, #1
 800a066:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a06a:	2300      	movs	r3, #0
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	3718      	adds	r7, #24
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}
 800a074:	fffebff8 	.word	0xfffebff8
 800a078:	fffffcfc 	.word	0xfffffcfc
 800a07c:	fffff3f3 	.word	0xfffff3f3
 800a080:	ffff0f0f 	.word	0xffff0f0f

0800a084 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
 800a08c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a094:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a09c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a0a4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a0ac:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d110      	bne.n	800a0d6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a0b4:	7bfb      	ldrb	r3, [r7, #15]
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d102      	bne.n	800a0c0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800a0ba:	7b7b      	ldrb	r3, [r7, #13]
 800a0bc:	2b01      	cmp	r3, #1
 800a0be:	d001      	beq.n	800a0c4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	e069      	b.n	800a198 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2202      	movs	r2, #2
 800a0c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2202      	movs	r2, #2
 800a0d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a0d4:	e031      	b.n	800a13a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	2b04      	cmp	r3, #4
 800a0da:	d110      	bne.n	800a0fe <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a0dc:	7bbb      	ldrb	r3, [r7, #14]
 800a0de:	2b01      	cmp	r3, #1
 800a0e0:	d102      	bne.n	800a0e8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a0e2:	7b3b      	ldrb	r3, [r7, #12]
 800a0e4:	2b01      	cmp	r3, #1
 800a0e6:	d001      	beq.n	800a0ec <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800a0e8:	2301      	movs	r3, #1
 800a0ea:	e055      	b.n	800a198 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2202      	movs	r2, #2
 800a0f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2202      	movs	r2, #2
 800a0f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a0fc:	e01d      	b.n	800a13a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a0fe:	7bfb      	ldrb	r3, [r7, #15]
 800a100:	2b01      	cmp	r3, #1
 800a102:	d108      	bne.n	800a116 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a104:	7bbb      	ldrb	r3, [r7, #14]
 800a106:	2b01      	cmp	r3, #1
 800a108:	d105      	bne.n	800a116 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a10a:	7b7b      	ldrb	r3, [r7, #13]
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	d102      	bne.n	800a116 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a110:	7b3b      	ldrb	r3, [r7, #12]
 800a112:	2b01      	cmp	r3, #1
 800a114:	d001      	beq.n	800a11a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800a116:	2301      	movs	r3, #1
 800a118:	e03e      	b.n	800a198 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2202      	movs	r2, #2
 800a11e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2202      	movs	r2, #2
 800a126:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2202      	movs	r2, #2
 800a12e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2202      	movs	r2, #2
 800a136:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d003      	beq.n	800a148 <HAL_TIM_Encoder_Start+0xc4>
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	2b04      	cmp	r3, #4
 800a144:	d008      	beq.n	800a158 <HAL_TIM_Encoder_Start+0xd4>
 800a146:	e00f      	b.n	800a168 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	2201      	movs	r2, #1
 800a14e:	2100      	movs	r1, #0
 800a150:	4618      	mov	r0, r3
 800a152:	f000 fcaf 	bl	800aab4 <TIM_CCxChannelCmd>
      break;
 800a156:	e016      	b.n	800a186 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2201      	movs	r2, #1
 800a15e:	2104      	movs	r1, #4
 800a160:	4618      	mov	r0, r3
 800a162:	f000 fca7 	bl	800aab4 <TIM_CCxChannelCmd>
      break;
 800a166:	e00e      	b.n	800a186 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	2201      	movs	r2, #1
 800a16e:	2100      	movs	r1, #0
 800a170:	4618      	mov	r0, r3
 800a172:	f000 fc9f 	bl	800aab4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	2201      	movs	r2, #1
 800a17c:	2104      	movs	r1, #4
 800a17e:	4618      	mov	r0, r3
 800a180:	f000 fc98 	bl	800aab4 <TIM_CCxChannelCmd>
      break;
 800a184:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	681a      	ldr	r2, [r3, #0]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f042 0201 	orr.w	r2, r2, #1
 800a194:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a196:	2300      	movs	r3, #0
}
 800a198:	4618      	mov	r0, r3
 800a19a:	3710      	adds	r7, #16
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}

0800a1a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b086      	sub	sp, #24
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	60f8      	str	r0, [r7, #12]
 800a1a8:	60b9      	str	r1, [r7, #8]
 800a1aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d101      	bne.n	800a1be <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a1ba:	2302      	movs	r3, #2
 800a1bc:	e0ff      	b.n	800a3be <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2201      	movs	r2, #1
 800a1c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2b14      	cmp	r3, #20
 800a1ca:	f200 80f0 	bhi.w	800a3ae <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a1ce:	a201      	add	r2, pc, #4	@ (adr r2, 800a1d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a1d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1d4:	0800a229 	.word	0x0800a229
 800a1d8:	0800a3af 	.word	0x0800a3af
 800a1dc:	0800a3af 	.word	0x0800a3af
 800a1e0:	0800a3af 	.word	0x0800a3af
 800a1e4:	0800a269 	.word	0x0800a269
 800a1e8:	0800a3af 	.word	0x0800a3af
 800a1ec:	0800a3af 	.word	0x0800a3af
 800a1f0:	0800a3af 	.word	0x0800a3af
 800a1f4:	0800a2ab 	.word	0x0800a2ab
 800a1f8:	0800a3af 	.word	0x0800a3af
 800a1fc:	0800a3af 	.word	0x0800a3af
 800a200:	0800a3af 	.word	0x0800a3af
 800a204:	0800a2eb 	.word	0x0800a2eb
 800a208:	0800a3af 	.word	0x0800a3af
 800a20c:	0800a3af 	.word	0x0800a3af
 800a210:	0800a3af 	.word	0x0800a3af
 800a214:	0800a32d 	.word	0x0800a32d
 800a218:	0800a3af 	.word	0x0800a3af
 800a21c:	0800a3af 	.word	0x0800a3af
 800a220:	0800a3af 	.word	0x0800a3af
 800a224:	0800a36d 	.word	0x0800a36d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	68b9      	ldr	r1, [r7, #8]
 800a22e:	4618      	mov	r0, r3
 800a230:	f000 f96a 	bl	800a508 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	699a      	ldr	r2, [r3, #24]
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	f042 0208 	orr.w	r2, r2, #8
 800a242:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	699a      	ldr	r2, [r3, #24]
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f022 0204 	bic.w	r2, r2, #4
 800a252:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	6999      	ldr	r1, [r3, #24]
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	691a      	ldr	r2, [r3, #16]
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	430a      	orrs	r2, r1
 800a264:	619a      	str	r2, [r3, #24]
      break;
 800a266:	e0a5      	b.n	800a3b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	68b9      	ldr	r1, [r7, #8]
 800a26e:	4618      	mov	r0, r3
 800a270:	f000 f9da 	bl	800a628 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	699a      	ldr	r2, [r3, #24]
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a282:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	699a      	ldr	r2, [r3, #24]
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a292:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	6999      	ldr	r1, [r3, #24]
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	691b      	ldr	r3, [r3, #16]
 800a29e:	021a      	lsls	r2, r3, #8
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	430a      	orrs	r2, r1
 800a2a6:	619a      	str	r2, [r3, #24]
      break;
 800a2a8:	e084      	b.n	800a3b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	68b9      	ldr	r1, [r7, #8]
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	f000 fa43 	bl	800a73c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	69da      	ldr	r2, [r3, #28]
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f042 0208 	orr.w	r2, r2, #8
 800a2c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	69da      	ldr	r2, [r3, #28]
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f022 0204 	bic.w	r2, r2, #4
 800a2d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	69d9      	ldr	r1, [r3, #28]
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	691a      	ldr	r2, [r3, #16]
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	430a      	orrs	r2, r1
 800a2e6:	61da      	str	r2, [r3, #28]
      break;
 800a2e8:	e064      	b.n	800a3b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	68b9      	ldr	r1, [r7, #8]
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f000 faab 	bl	800a84c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	69da      	ldr	r2, [r3, #28]
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a304:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	69da      	ldr	r2, [r3, #28]
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a314:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	69d9      	ldr	r1, [r3, #28]
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	691b      	ldr	r3, [r3, #16]
 800a320:	021a      	lsls	r2, r3, #8
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	430a      	orrs	r2, r1
 800a328:	61da      	str	r2, [r3, #28]
      break;
 800a32a:	e043      	b.n	800a3b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	68b9      	ldr	r1, [r7, #8]
 800a332:	4618      	mov	r0, r3
 800a334:	f000 faf4 	bl	800a920 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f042 0208 	orr.w	r2, r2, #8
 800a346:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f022 0204 	bic.w	r2, r2, #4
 800a356:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	691a      	ldr	r2, [r3, #16]
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	430a      	orrs	r2, r1
 800a368:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a36a:	e023      	b.n	800a3b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	68b9      	ldr	r1, [r7, #8]
 800a372:	4618      	mov	r0, r3
 800a374:	f000 fb38 	bl	800a9e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a386:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a396:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	691b      	ldr	r3, [r3, #16]
 800a3a2:	021a      	lsls	r2, r3, #8
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	430a      	orrs	r2, r1
 800a3aa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a3ac:	e002      	b.n	800a3b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	75fb      	strb	r3, [r7, #23]
      break;
 800a3b2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a3bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	3718      	adds	r7, #24
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bd80      	pop	{r7, pc}
 800a3c6:	bf00      	nop

0800a3c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b085      	sub	sp, #20
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	4a43      	ldr	r2, [pc, #268]	@ (800a4e8 <TIM_Base_SetConfig+0x120>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d013      	beq.n	800a408 <TIM_Base_SetConfig+0x40>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3e6:	d00f      	beq.n	800a408 <TIM_Base_SetConfig+0x40>
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	4a40      	ldr	r2, [pc, #256]	@ (800a4ec <TIM_Base_SetConfig+0x124>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d00b      	beq.n	800a408 <TIM_Base_SetConfig+0x40>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	4a3f      	ldr	r2, [pc, #252]	@ (800a4f0 <TIM_Base_SetConfig+0x128>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d007      	beq.n	800a408 <TIM_Base_SetConfig+0x40>
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	4a3e      	ldr	r2, [pc, #248]	@ (800a4f4 <TIM_Base_SetConfig+0x12c>)
 800a3fc:	4293      	cmp	r3, r2
 800a3fe:	d003      	beq.n	800a408 <TIM_Base_SetConfig+0x40>
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	4a3d      	ldr	r2, [pc, #244]	@ (800a4f8 <TIM_Base_SetConfig+0x130>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d108      	bne.n	800a41a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a40e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	685b      	ldr	r3, [r3, #4]
 800a414:	68fa      	ldr	r2, [r7, #12]
 800a416:	4313      	orrs	r3, r2
 800a418:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	4a32      	ldr	r2, [pc, #200]	@ (800a4e8 <TIM_Base_SetConfig+0x120>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d01f      	beq.n	800a462 <TIM_Base_SetConfig+0x9a>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a428:	d01b      	beq.n	800a462 <TIM_Base_SetConfig+0x9a>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	4a2f      	ldr	r2, [pc, #188]	@ (800a4ec <TIM_Base_SetConfig+0x124>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d017      	beq.n	800a462 <TIM_Base_SetConfig+0x9a>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a2e      	ldr	r2, [pc, #184]	@ (800a4f0 <TIM_Base_SetConfig+0x128>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d013      	beq.n	800a462 <TIM_Base_SetConfig+0x9a>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	4a2d      	ldr	r2, [pc, #180]	@ (800a4f4 <TIM_Base_SetConfig+0x12c>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d00f      	beq.n	800a462 <TIM_Base_SetConfig+0x9a>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	4a2c      	ldr	r2, [pc, #176]	@ (800a4f8 <TIM_Base_SetConfig+0x130>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d00b      	beq.n	800a462 <TIM_Base_SetConfig+0x9a>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	4a2b      	ldr	r2, [pc, #172]	@ (800a4fc <TIM_Base_SetConfig+0x134>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d007      	beq.n	800a462 <TIM_Base_SetConfig+0x9a>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	4a2a      	ldr	r2, [pc, #168]	@ (800a500 <TIM_Base_SetConfig+0x138>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d003      	beq.n	800a462 <TIM_Base_SetConfig+0x9a>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	4a29      	ldr	r2, [pc, #164]	@ (800a504 <TIM_Base_SetConfig+0x13c>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d108      	bne.n	800a474 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a468:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	68db      	ldr	r3, [r3, #12]
 800a46e:	68fa      	ldr	r2, [r7, #12]
 800a470:	4313      	orrs	r3, r2
 800a472:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	695b      	ldr	r3, [r3, #20]
 800a47e:	4313      	orrs	r3, r2
 800a480:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	689a      	ldr	r2, [r3, #8]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a48a:	683b      	ldr	r3, [r7, #0]
 800a48c:	681a      	ldr	r2, [r3, #0]
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	4a14      	ldr	r2, [pc, #80]	@ (800a4e8 <TIM_Base_SetConfig+0x120>)
 800a496:	4293      	cmp	r3, r2
 800a498:	d00f      	beq.n	800a4ba <TIM_Base_SetConfig+0xf2>
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	4a16      	ldr	r2, [pc, #88]	@ (800a4f8 <TIM_Base_SetConfig+0x130>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d00b      	beq.n	800a4ba <TIM_Base_SetConfig+0xf2>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	4a15      	ldr	r2, [pc, #84]	@ (800a4fc <TIM_Base_SetConfig+0x134>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d007      	beq.n	800a4ba <TIM_Base_SetConfig+0xf2>
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	4a14      	ldr	r2, [pc, #80]	@ (800a500 <TIM_Base_SetConfig+0x138>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d003      	beq.n	800a4ba <TIM_Base_SetConfig+0xf2>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	4a13      	ldr	r2, [pc, #76]	@ (800a504 <TIM_Base_SetConfig+0x13c>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d103      	bne.n	800a4c2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	691a      	ldr	r2, [r3, #16]
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f043 0204 	orr.w	r2, r3, #4
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2201      	movs	r2, #1
 800a4d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	68fa      	ldr	r2, [r7, #12]
 800a4d8:	601a      	str	r2, [r3, #0]
}
 800a4da:	bf00      	nop
 800a4dc:	3714      	adds	r7, #20
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e4:	4770      	bx	lr
 800a4e6:	bf00      	nop
 800a4e8:	40010000 	.word	0x40010000
 800a4ec:	40000400 	.word	0x40000400
 800a4f0:	40000800 	.word	0x40000800
 800a4f4:	40000c00 	.word	0x40000c00
 800a4f8:	40010400 	.word	0x40010400
 800a4fc:	40014000 	.word	0x40014000
 800a500:	40014400 	.word	0x40014400
 800a504:	40014800 	.word	0x40014800

0800a508 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a508:	b480      	push	{r7}
 800a50a:	b087      	sub	sp, #28
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
 800a510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6a1b      	ldr	r3, [r3, #32]
 800a516:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6a1b      	ldr	r3, [r3, #32]
 800a51c:	f023 0201 	bic.w	r2, r3, #1
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	685b      	ldr	r3, [r3, #4]
 800a528:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	699b      	ldr	r3, [r3, #24]
 800a52e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a530:	68fa      	ldr	r2, [r7, #12]
 800a532:	4b37      	ldr	r3, [pc, #220]	@ (800a610 <TIM_OC1_SetConfig+0x108>)
 800a534:	4013      	ands	r3, r2
 800a536:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f023 0303 	bic.w	r3, r3, #3
 800a53e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	68fa      	ldr	r2, [r7, #12]
 800a546:	4313      	orrs	r3, r2
 800a548:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	f023 0302 	bic.w	r3, r3, #2
 800a550:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	689b      	ldr	r3, [r3, #8]
 800a556:	697a      	ldr	r2, [r7, #20]
 800a558:	4313      	orrs	r3, r2
 800a55a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	4a2d      	ldr	r2, [pc, #180]	@ (800a614 <TIM_OC1_SetConfig+0x10c>)
 800a560:	4293      	cmp	r3, r2
 800a562:	d00f      	beq.n	800a584 <TIM_OC1_SetConfig+0x7c>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a2c      	ldr	r2, [pc, #176]	@ (800a618 <TIM_OC1_SetConfig+0x110>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d00b      	beq.n	800a584 <TIM_OC1_SetConfig+0x7c>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	4a2b      	ldr	r2, [pc, #172]	@ (800a61c <TIM_OC1_SetConfig+0x114>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d007      	beq.n	800a584 <TIM_OC1_SetConfig+0x7c>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	4a2a      	ldr	r2, [pc, #168]	@ (800a620 <TIM_OC1_SetConfig+0x118>)
 800a578:	4293      	cmp	r3, r2
 800a57a:	d003      	beq.n	800a584 <TIM_OC1_SetConfig+0x7c>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	4a29      	ldr	r2, [pc, #164]	@ (800a624 <TIM_OC1_SetConfig+0x11c>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d10c      	bne.n	800a59e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	f023 0308 	bic.w	r3, r3, #8
 800a58a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	68db      	ldr	r3, [r3, #12]
 800a590:	697a      	ldr	r2, [r7, #20]
 800a592:	4313      	orrs	r3, r2
 800a594:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	f023 0304 	bic.w	r3, r3, #4
 800a59c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	4a1c      	ldr	r2, [pc, #112]	@ (800a614 <TIM_OC1_SetConfig+0x10c>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d00f      	beq.n	800a5c6 <TIM_OC1_SetConfig+0xbe>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	4a1b      	ldr	r2, [pc, #108]	@ (800a618 <TIM_OC1_SetConfig+0x110>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d00b      	beq.n	800a5c6 <TIM_OC1_SetConfig+0xbe>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	4a1a      	ldr	r2, [pc, #104]	@ (800a61c <TIM_OC1_SetConfig+0x114>)
 800a5b2:	4293      	cmp	r3, r2
 800a5b4:	d007      	beq.n	800a5c6 <TIM_OC1_SetConfig+0xbe>
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	4a19      	ldr	r2, [pc, #100]	@ (800a620 <TIM_OC1_SetConfig+0x118>)
 800a5ba:	4293      	cmp	r3, r2
 800a5bc:	d003      	beq.n	800a5c6 <TIM_OC1_SetConfig+0xbe>
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	4a18      	ldr	r2, [pc, #96]	@ (800a624 <TIM_OC1_SetConfig+0x11c>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d111      	bne.n	800a5ea <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a5cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a5ce:	693b      	ldr	r3, [r7, #16]
 800a5d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a5d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	695b      	ldr	r3, [r3, #20]
 800a5da:	693a      	ldr	r2, [r7, #16]
 800a5dc:	4313      	orrs	r3, r2
 800a5de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	699b      	ldr	r3, [r3, #24]
 800a5e4:	693a      	ldr	r2, [r7, #16]
 800a5e6:	4313      	orrs	r3, r2
 800a5e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	693a      	ldr	r2, [r7, #16]
 800a5ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	68fa      	ldr	r2, [r7, #12]
 800a5f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	685a      	ldr	r2, [r3, #4]
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	697a      	ldr	r2, [r7, #20]
 800a602:	621a      	str	r2, [r3, #32]
}
 800a604:	bf00      	nop
 800a606:	371c      	adds	r7, #28
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr
 800a610:	fffeff8f 	.word	0xfffeff8f
 800a614:	40010000 	.word	0x40010000
 800a618:	40010400 	.word	0x40010400
 800a61c:	40014000 	.word	0x40014000
 800a620:	40014400 	.word	0x40014400
 800a624:	40014800 	.word	0x40014800

0800a628 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a628:	b480      	push	{r7}
 800a62a:	b087      	sub	sp, #28
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6a1b      	ldr	r3, [r3, #32]
 800a636:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6a1b      	ldr	r3, [r3, #32]
 800a63c:	f023 0210 	bic.w	r2, r3, #16
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	699b      	ldr	r3, [r3, #24]
 800a64e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a650:	68fa      	ldr	r2, [r7, #12]
 800a652:	4b34      	ldr	r3, [pc, #208]	@ (800a724 <TIM_OC2_SetConfig+0xfc>)
 800a654:	4013      	ands	r3, r2
 800a656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a65e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	021b      	lsls	r3, r3, #8
 800a666:	68fa      	ldr	r2, [r7, #12]
 800a668:	4313      	orrs	r3, r2
 800a66a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	f023 0320 	bic.w	r3, r3, #32
 800a672:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	689b      	ldr	r3, [r3, #8]
 800a678:	011b      	lsls	r3, r3, #4
 800a67a:	697a      	ldr	r2, [r7, #20]
 800a67c:	4313      	orrs	r3, r2
 800a67e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	4a29      	ldr	r2, [pc, #164]	@ (800a728 <TIM_OC2_SetConfig+0x100>)
 800a684:	4293      	cmp	r3, r2
 800a686:	d003      	beq.n	800a690 <TIM_OC2_SetConfig+0x68>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	4a28      	ldr	r2, [pc, #160]	@ (800a72c <TIM_OC2_SetConfig+0x104>)
 800a68c:	4293      	cmp	r3, r2
 800a68e:	d10d      	bne.n	800a6ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a696:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	68db      	ldr	r3, [r3, #12]
 800a69c:	011b      	lsls	r3, r3, #4
 800a69e:	697a      	ldr	r2, [r7, #20]
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a6a4:	697b      	ldr	r3, [r7, #20]
 800a6a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a6aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	4a1e      	ldr	r2, [pc, #120]	@ (800a728 <TIM_OC2_SetConfig+0x100>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d00f      	beq.n	800a6d4 <TIM_OC2_SetConfig+0xac>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	4a1d      	ldr	r2, [pc, #116]	@ (800a72c <TIM_OC2_SetConfig+0x104>)
 800a6b8:	4293      	cmp	r3, r2
 800a6ba:	d00b      	beq.n	800a6d4 <TIM_OC2_SetConfig+0xac>
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	4a1c      	ldr	r2, [pc, #112]	@ (800a730 <TIM_OC2_SetConfig+0x108>)
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d007      	beq.n	800a6d4 <TIM_OC2_SetConfig+0xac>
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	4a1b      	ldr	r2, [pc, #108]	@ (800a734 <TIM_OC2_SetConfig+0x10c>)
 800a6c8:	4293      	cmp	r3, r2
 800a6ca:	d003      	beq.n	800a6d4 <TIM_OC2_SetConfig+0xac>
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	4a1a      	ldr	r2, [pc, #104]	@ (800a738 <TIM_OC2_SetConfig+0x110>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d113      	bne.n	800a6fc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a6d4:	693b      	ldr	r3, [r7, #16]
 800a6d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a6da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a6e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	695b      	ldr	r3, [r3, #20]
 800a6e8:	009b      	lsls	r3, r3, #2
 800a6ea:	693a      	ldr	r2, [r7, #16]
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	699b      	ldr	r3, [r3, #24]
 800a6f4:	009b      	lsls	r3, r3, #2
 800a6f6:	693a      	ldr	r2, [r7, #16]
 800a6f8:	4313      	orrs	r3, r2
 800a6fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	693a      	ldr	r2, [r7, #16]
 800a700:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	68fa      	ldr	r2, [r7, #12]
 800a706:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	685a      	ldr	r2, [r3, #4]
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	697a      	ldr	r2, [r7, #20]
 800a714:	621a      	str	r2, [r3, #32]
}
 800a716:	bf00      	nop
 800a718:	371c      	adds	r7, #28
 800a71a:	46bd      	mov	sp, r7
 800a71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a720:	4770      	bx	lr
 800a722:	bf00      	nop
 800a724:	feff8fff 	.word	0xfeff8fff
 800a728:	40010000 	.word	0x40010000
 800a72c:	40010400 	.word	0x40010400
 800a730:	40014000 	.word	0x40014000
 800a734:	40014400 	.word	0x40014400
 800a738:	40014800 	.word	0x40014800

0800a73c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a73c:	b480      	push	{r7}
 800a73e:	b087      	sub	sp, #28
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
 800a744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6a1b      	ldr	r3, [r3, #32]
 800a74a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6a1b      	ldr	r3, [r3, #32]
 800a750:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	685b      	ldr	r3, [r3, #4]
 800a75c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	69db      	ldr	r3, [r3, #28]
 800a762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a764:	68fa      	ldr	r2, [r7, #12]
 800a766:	4b33      	ldr	r3, [pc, #204]	@ (800a834 <TIM_OC3_SetConfig+0xf8>)
 800a768:	4013      	ands	r3, r2
 800a76a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f023 0303 	bic.w	r3, r3, #3
 800a772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	68fa      	ldr	r2, [r7, #12]
 800a77a:	4313      	orrs	r3, r2
 800a77c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a784:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	689b      	ldr	r3, [r3, #8]
 800a78a:	021b      	lsls	r3, r3, #8
 800a78c:	697a      	ldr	r2, [r7, #20]
 800a78e:	4313      	orrs	r3, r2
 800a790:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	4a28      	ldr	r2, [pc, #160]	@ (800a838 <TIM_OC3_SetConfig+0xfc>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d003      	beq.n	800a7a2 <TIM_OC3_SetConfig+0x66>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	4a27      	ldr	r2, [pc, #156]	@ (800a83c <TIM_OC3_SetConfig+0x100>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d10d      	bne.n	800a7be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a7a2:	697b      	ldr	r3, [r7, #20]
 800a7a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a7a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	68db      	ldr	r3, [r3, #12]
 800a7ae:	021b      	lsls	r3, r3, #8
 800a7b0:	697a      	ldr	r2, [r7, #20]
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a7bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	4a1d      	ldr	r2, [pc, #116]	@ (800a838 <TIM_OC3_SetConfig+0xfc>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d00f      	beq.n	800a7e6 <TIM_OC3_SetConfig+0xaa>
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	4a1c      	ldr	r2, [pc, #112]	@ (800a83c <TIM_OC3_SetConfig+0x100>)
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	d00b      	beq.n	800a7e6 <TIM_OC3_SetConfig+0xaa>
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	4a1b      	ldr	r2, [pc, #108]	@ (800a840 <TIM_OC3_SetConfig+0x104>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d007      	beq.n	800a7e6 <TIM_OC3_SetConfig+0xaa>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	4a1a      	ldr	r2, [pc, #104]	@ (800a844 <TIM_OC3_SetConfig+0x108>)
 800a7da:	4293      	cmp	r3, r2
 800a7dc:	d003      	beq.n	800a7e6 <TIM_OC3_SetConfig+0xaa>
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	4a19      	ldr	r2, [pc, #100]	@ (800a848 <TIM_OC3_SetConfig+0x10c>)
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d113      	bne.n	800a80e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a7ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a7ee:	693b      	ldr	r3, [r7, #16]
 800a7f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a7f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	695b      	ldr	r3, [r3, #20]
 800a7fa:	011b      	lsls	r3, r3, #4
 800a7fc:	693a      	ldr	r2, [r7, #16]
 800a7fe:	4313      	orrs	r3, r2
 800a800:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	699b      	ldr	r3, [r3, #24]
 800a806:	011b      	lsls	r3, r3, #4
 800a808:	693a      	ldr	r2, [r7, #16]
 800a80a:	4313      	orrs	r3, r2
 800a80c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	693a      	ldr	r2, [r7, #16]
 800a812:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	68fa      	ldr	r2, [r7, #12]
 800a818:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	685a      	ldr	r2, [r3, #4]
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	697a      	ldr	r2, [r7, #20]
 800a826:	621a      	str	r2, [r3, #32]
}
 800a828:	bf00      	nop
 800a82a:	371c      	adds	r7, #28
 800a82c:	46bd      	mov	sp, r7
 800a82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a832:	4770      	bx	lr
 800a834:	fffeff8f 	.word	0xfffeff8f
 800a838:	40010000 	.word	0x40010000
 800a83c:	40010400 	.word	0x40010400
 800a840:	40014000 	.word	0x40014000
 800a844:	40014400 	.word	0x40014400
 800a848:	40014800 	.word	0x40014800

0800a84c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b087      	sub	sp, #28
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6a1b      	ldr	r3, [r3, #32]
 800a85a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6a1b      	ldr	r3, [r3, #32]
 800a860:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	685b      	ldr	r3, [r3, #4]
 800a86c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	69db      	ldr	r3, [r3, #28]
 800a872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a874:	68fa      	ldr	r2, [r7, #12]
 800a876:	4b24      	ldr	r3, [pc, #144]	@ (800a908 <TIM_OC4_SetConfig+0xbc>)
 800a878:	4013      	ands	r3, r2
 800a87a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a882:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	021b      	lsls	r3, r3, #8
 800a88a:	68fa      	ldr	r2, [r7, #12]
 800a88c:	4313      	orrs	r3, r2
 800a88e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a896:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	689b      	ldr	r3, [r3, #8]
 800a89c:	031b      	lsls	r3, r3, #12
 800a89e:	693a      	ldr	r2, [r7, #16]
 800a8a0:	4313      	orrs	r3, r2
 800a8a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4a19      	ldr	r2, [pc, #100]	@ (800a90c <TIM_OC4_SetConfig+0xc0>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d00f      	beq.n	800a8cc <TIM_OC4_SetConfig+0x80>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a18      	ldr	r2, [pc, #96]	@ (800a910 <TIM_OC4_SetConfig+0xc4>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d00b      	beq.n	800a8cc <TIM_OC4_SetConfig+0x80>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a17      	ldr	r2, [pc, #92]	@ (800a914 <TIM_OC4_SetConfig+0xc8>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d007      	beq.n	800a8cc <TIM_OC4_SetConfig+0x80>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	4a16      	ldr	r2, [pc, #88]	@ (800a918 <TIM_OC4_SetConfig+0xcc>)
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d003      	beq.n	800a8cc <TIM_OC4_SetConfig+0x80>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4a15      	ldr	r2, [pc, #84]	@ (800a91c <TIM_OC4_SetConfig+0xd0>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d109      	bne.n	800a8e0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a8d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	695b      	ldr	r3, [r3, #20]
 800a8d8:	019b      	lsls	r3, r3, #6
 800a8da:	697a      	ldr	r2, [r7, #20]
 800a8dc:	4313      	orrs	r3, r2
 800a8de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	697a      	ldr	r2, [r7, #20]
 800a8e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	68fa      	ldr	r2, [r7, #12]
 800a8ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	685a      	ldr	r2, [r3, #4]
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	693a      	ldr	r2, [r7, #16]
 800a8f8:	621a      	str	r2, [r3, #32]
}
 800a8fa:	bf00      	nop
 800a8fc:	371c      	adds	r7, #28
 800a8fe:	46bd      	mov	sp, r7
 800a900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a904:	4770      	bx	lr
 800a906:	bf00      	nop
 800a908:	feff8fff 	.word	0xfeff8fff
 800a90c:	40010000 	.word	0x40010000
 800a910:	40010400 	.word	0x40010400
 800a914:	40014000 	.word	0x40014000
 800a918:	40014400 	.word	0x40014400
 800a91c:	40014800 	.word	0x40014800

0800a920 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a920:	b480      	push	{r7}
 800a922:	b087      	sub	sp, #28
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6a1b      	ldr	r3, [r3, #32]
 800a92e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6a1b      	ldr	r3, [r3, #32]
 800a934:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a948:	68fa      	ldr	r2, [r7, #12]
 800a94a:	4b21      	ldr	r3, [pc, #132]	@ (800a9d0 <TIM_OC5_SetConfig+0xb0>)
 800a94c:	4013      	ands	r3, r2
 800a94e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	68fa      	ldr	r2, [r7, #12]
 800a956:	4313      	orrs	r3, r2
 800a958:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a95a:	693b      	ldr	r3, [r7, #16]
 800a95c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a960:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	041b      	lsls	r3, r3, #16
 800a968:	693a      	ldr	r2, [r7, #16]
 800a96a:	4313      	orrs	r3, r2
 800a96c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	4a18      	ldr	r2, [pc, #96]	@ (800a9d4 <TIM_OC5_SetConfig+0xb4>)
 800a972:	4293      	cmp	r3, r2
 800a974:	d00f      	beq.n	800a996 <TIM_OC5_SetConfig+0x76>
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	4a17      	ldr	r2, [pc, #92]	@ (800a9d8 <TIM_OC5_SetConfig+0xb8>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d00b      	beq.n	800a996 <TIM_OC5_SetConfig+0x76>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	4a16      	ldr	r2, [pc, #88]	@ (800a9dc <TIM_OC5_SetConfig+0xbc>)
 800a982:	4293      	cmp	r3, r2
 800a984:	d007      	beq.n	800a996 <TIM_OC5_SetConfig+0x76>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	4a15      	ldr	r2, [pc, #84]	@ (800a9e0 <TIM_OC5_SetConfig+0xc0>)
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d003      	beq.n	800a996 <TIM_OC5_SetConfig+0x76>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	4a14      	ldr	r2, [pc, #80]	@ (800a9e4 <TIM_OC5_SetConfig+0xc4>)
 800a992:	4293      	cmp	r3, r2
 800a994:	d109      	bne.n	800a9aa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a99c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	695b      	ldr	r3, [r3, #20]
 800a9a2:	021b      	lsls	r3, r3, #8
 800a9a4:	697a      	ldr	r2, [r7, #20]
 800a9a6:	4313      	orrs	r3, r2
 800a9a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	697a      	ldr	r2, [r7, #20]
 800a9ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	68fa      	ldr	r2, [r7, #12]
 800a9b4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	685a      	ldr	r2, [r3, #4]
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	693a      	ldr	r2, [r7, #16]
 800a9c2:	621a      	str	r2, [r3, #32]
}
 800a9c4:	bf00      	nop
 800a9c6:	371c      	adds	r7, #28
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr
 800a9d0:	fffeff8f 	.word	0xfffeff8f
 800a9d4:	40010000 	.word	0x40010000
 800a9d8:	40010400 	.word	0x40010400
 800a9dc:	40014000 	.word	0x40014000
 800a9e0:	40014400 	.word	0x40014400
 800a9e4:	40014800 	.word	0x40014800

0800a9e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b087      	sub	sp, #28
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a1b      	ldr	r3, [r3, #32]
 800a9f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	6a1b      	ldr	r3, [r3, #32]
 800a9fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	685b      	ldr	r3, [r3, #4]
 800aa08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800aa10:	68fa      	ldr	r2, [r7, #12]
 800aa12:	4b22      	ldr	r3, [pc, #136]	@ (800aa9c <TIM_OC6_SetConfig+0xb4>)
 800aa14:	4013      	ands	r3, r2
 800aa16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	021b      	lsls	r3, r3, #8
 800aa1e:	68fa      	ldr	r2, [r7, #12]
 800aa20:	4313      	orrs	r3, r2
 800aa22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800aa24:	693b      	ldr	r3, [r7, #16]
 800aa26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aa2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	689b      	ldr	r3, [r3, #8]
 800aa30:	051b      	lsls	r3, r3, #20
 800aa32:	693a      	ldr	r2, [r7, #16]
 800aa34:	4313      	orrs	r3, r2
 800aa36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	4a19      	ldr	r2, [pc, #100]	@ (800aaa0 <TIM_OC6_SetConfig+0xb8>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d00f      	beq.n	800aa60 <TIM_OC6_SetConfig+0x78>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	4a18      	ldr	r2, [pc, #96]	@ (800aaa4 <TIM_OC6_SetConfig+0xbc>)
 800aa44:	4293      	cmp	r3, r2
 800aa46:	d00b      	beq.n	800aa60 <TIM_OC6_SetConfig+0x78>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	4a17      	ldr	r2, [pc, #92]	@ (800aaa8 <TIM_OC6_SetConfig+0xc0>)
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	d007      	beq.n	800aa60 <TIM_OC6_SetConfig+0x78>
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	4a16      	ldr	r2, [pc, #88]	@ (800aaac <TIM_OC6_SetConfig+0xc4>)
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d003      	beq.n	800aa60 <TIM_OC6_SetConfig+0x78>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	4a15      	ldr	r2, [pc, #84]	@ (800aab0 <TIM_OC6_SetConfig+0xc8>)
 800aa5c:	4293      	cmp	r3, r2
 800aa5e:	d109      	bne.n	800aa74 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800aa66:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	695b      	ldr	r3, [r3, #20]
 800aa6c:	029b      	lsls	r3, r3, #10
 800aa6e:	697a      	ldr	r2, [r7, #20]
 800aa70:	4313      	orrs	r3, r2
 800aa72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	697a      	ldr	r2, [r7, #20]
 800aa78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	68fa      	ldr	r2, [r7, #12]
 800aa7e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	685a      	ldr	r2, [r3, #4]
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	693a      	ldr	r2, [r7, #16]
 800aa8c:	621a      	str	r2, [r3, #32]
}
 800aa8e:	bf00      	nop
 800aa90:	371c      	adds	r7, #28
 800aa92:	46bd      	mov	sp, r7
 800aa94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa98:	4770      	bx	lr
 800aa9a:	bf00      	nop
 800aa9c:	feff8fff 	.word	0xfeff8fff
 800aaa0:	40010000 	.word	0x40010000
 800aaa4:	40010400 	.word	0x40010400
 800aaa8:	40014000 	.word	0x40014000
 800aaac:	40014400 	.word	0x40014400
 800aab0:	40014800 	.word	0x40014800

0800aab4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b087      	sub	sp, #28
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	60f8      	str	r0, [r7, #12]
 800aabc:	60b9      	str	r1, [r7, #8]
 800aabe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	f003 031f 	and.w	r3, r3, #31
 800aac6:	2201      	movs	r2, #1
 800aac8:	fa02 f303 	lsl.w	r3, r2, r3
 800aacc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	6a1a      	ldr	r2, [r3, #32]
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	43db      	mvns	r3, r3
 800aad6:	401a      	ands	r2, r3
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	6a1a      	ldr	r2, [r3, #32]
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	f003 031f 	and.w	r3, r3, #31
 800aae6:	6879      	ldr	r1, [r7, #4]
 800aae8:	fa01 f303 	lsl.w	r3, r1, r3
 800aaec:	431a      	orrs	r2, r3
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	621a      	str	r2, [r3, #32]
}
 800aaf2:	bf00      	nop
 800aaf4:	371c      	adds	r7, #28
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafc:	4770      	bx	lr
	...

0800ab00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b085      	sub	sp, #20
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
 800ab08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ab10:	2b01      	cmp	r3, #1
 800ab12:	d101      	bne.n	800ab18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ab14:	2302      	movs	r3, #2
 800ab16:	e06d      	b.n	800abf4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2201      	movs	r2, #1
 800ab1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2202      	movs	r2, #2
 800ab24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	685b      	ldr	r3, [r3, #4]
 800ab2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	689b      	ldr	r3, [r3, #8]
 800ab36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	4a30      	ldr	r2, [pc, #192]	@ (800ac00 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d004      	beq.n	800ab4c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	4a2f      	ldr	r2, [pc, #188]	@ (800ac04 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ab48:	4293      	cmp	r3, r2
 800ab4a:	d108      	bne.n	800ab5e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ab52:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	685b      	ldr	r3, [r3, #4]
 800ab58:	68fa      	ldr	r2, [r7, #12]
 800ab5a:	4313      	orrs	r3, r2
 800ab5c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab64:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	4313      	orrs	r3, r2
 800ab6e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	68fa      	ldr	r2, [r7, #12]
 800ab76:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	4a20      	ldr	r2, [pc, #128]	@ (800ac00 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ab7e:	4293      	cmp	r3, r2
 800ab80:	d022      	beq.n	800abc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab8a:	d01d      	beq.n	800abc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	4a1d      	ldr	r2, [pc, #116]	@ (800ac08 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d018      	beq.n	800abc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4a1c      	ldr	r2, [pc, #112]	@ (800ac0c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d013      	beq.n	800abc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	4a1a      	ldr	r2, [pc, #104]	@ (800ac10 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800aba6:	4293      	cmp	r3, r2
 800aba8:	d00e      	beq.n	800abc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	4a15      	ldr	r2, [pc, #84]	@ (800ac04 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d009      	beq.n	800abc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	4a16      	ldr	r2, [pc, #88]	@ (800ac14 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800abba:	4293      	cmp	r3, r2
 800abbc:	d004      	beq.n	800abc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	4a15      	ldr	r2, [pc, #84]	@ (800ac18 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800abc4:	4293      	cmp	r3, r2
 800abc6:	d10c      	bne.n	800abe2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800abce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800abd0:	683b      	ldr	r3, [r7, #0]
 800abd2:	689b      	ldr	r3, [r3, #8]
 800abd4:	68ba      	ldr	r2, [r7, #8]
 800abd6:	4313      	orrs	r3, r2
 800abd8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	68ba      	ldr	r2, [r7, #8]
 800abe0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2201      	movs	r2, #1
 800abe6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2200      	movs	r2, #0
 800abee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800abf2:	2300      	movs	r3, #0
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3714      	adds	r7, #20
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr
 800ac00:	40010000 	.word	0x40010000
 800ac04:	40010400 	.word	0x40010400
 800ac08:	40000400 	.word	0x40000400
 800ac0c:	40000800 	.word	0x40000800
 800ac10:	40000c00 	.word	0x40000c00
 800ac14:	40001800 	.word	0x40001800
 800ac18:	40014000 	.word	0x40014000

0800ac1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d101      	bne.n	800ac2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	e042      	b.n	800acb4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d106      	bne.n	800ac46 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f7f9 fd6f 	bl	8004724 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2224      	movs	r2, #36	@ 0x24
 800ac4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	681a      	ldr	r2, [r3, #0]
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f022 0201 	bic.w	r2, r2, #1
 800ac5c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d002      	beq.n	800ac6c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ac66:	6878      	ldr	r0, [r7, #4]
 800ac68:	f001 fa60 	bl	800c12c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f000 fcf5 	bl	800b65c <UART_SetConfig>
 800ac72:	4603      	mov	r3, r0
 800ac74:	2b01      	cmp	r3, #1
 800ac76:	d101      	bne.n	800ac7c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	e01b      	b.n	800acb4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	685a      	ldr	r2, [r3, #4]
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ac8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	689a      	ldr	r2, [r3, #8]
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ac9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	681a      	ldr	r2, [r3, #0]
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f042 0201 	orr.w	r2, r2, #1
 800acaa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f001 fadf 	bl	800c270 <UART_CheckIdleState>
 800acb2:	4603      	mov	r3, r0
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3708      	adds	r7, #8
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}

0800acbc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b08a      	sub	sp, #40	@ 0x28
 800acc0:	af02      	add	r7, sp, #8
 800acc2:	60f8      	str	r0, [r7, #12]
 800acc4:	60b9      	str	r1, [r7, #8]
 800acc6:	603b      	str	r3, [r7, #0]
 800acc8:	4613      	mov	r3, r2
 800acca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800acd2:	2b20      	cmp	r3, #32
 800acd4:	d17b      	bne.n	800adce <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d002      	beq.n	800ace2 <HAL_UART_Transmit+0x26>
 800acdc:	88fb      	ldrh	r3, [r7, #6]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d101      	bne.n	800ace6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ace2:	2301      	movs	r3, #1
 800ace4:	e074      	b.n	800add0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2200      	movs	r2, #0
 800acea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2221      	movs	r2, #33	@ 0x21
 800acf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800acf6:	f7fa fa7d 	bl	80051f4 <HAL_GetTick>
 800acfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	88fa      	ldrh	r2, [r7, #6]
 800ad00:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	88fa      	ldrh	r2, [r7, #6]
 800ad08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	689b      	ldr	r3, [r3, #8]
 800ad10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ad14:	d108      	bne.n	800ad28 <HAL_UART_Transmit+0x6c>
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	691b      	ldr	r3, [r3, #16]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d104      	bne.n	800ad28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ad1e:	2300      	movs	r3, #0
 800ad20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ad22:	68bb      	ldr	r3, [r7, #8]
 800ad24:	61bb      	str	r3, [r7, #24]
 800ad26:	e003      	b.n	800ad30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ad30:	e030      	b.n	800ad94 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	9300      	str	r3, [sp, #0]
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	2180      	movs	r1, #128	@ 0x80
 800ad3c:	68f8      	ldr	r0, [r7, #12]
 800ad3e:	f001 fb41 	bl	800c3c4 <UART_WaitOnFlagUntilTimeout>
 800ad42:	4603      	mov	r3, r0
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d005      	beq.n	800ad54 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	2220      	movs	r2, #32
 800ad4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ad50:	2303      	movs	r3, #3
 800ad52:	e03d      	b.n	800add0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800ad54:	69fb      	ldr	r3, [r7, #28]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d10b      	bne.n	800ad72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ad5a:	69bb      	ldr	r3, [r7, #24]
 800ad5c:	881b      	ldrh	r3, [r3, #0]
 800ad5e:	461a      	mov	r2, r3
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ad68:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ad6a:	69bb      	ldr	r3, [r7, #24]
 800ad6c:	3302      	adds	r3, #2
 800ad6e:	61bb      	str	r3, [r7, #24]
 800ad70:	e007      	b.n	800ad82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ad72:	69fb      	ldr	r3, [r7, #28]
 800ad74:	781a      	ldrb	r2, [r3, #0]
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ad7c:	69fb      	ldr	r3, [r7, #28]
 800ad7e:	3301      	adds	r3, #1
 800ad80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ad88:	b29b      	uxth	r3, r3
 800ad8a:	3b01      	subs	r3, #1
 800ad8c:	b29a      	uxth	r2, r3
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d1c8      	bne.n	800ad32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	9300      	str	r3, [sp, #0]
 800ada4:	697b      	ldr	r3, [r7, #20]
 800ada6:	2200      	movs	r2, #0
 800ada8:	2140      	movs	r1, #64	@ 0x40
 800adaa:	68f8      	ldr	r0, [r7, #12]
 800adac:	f001 fb0a 	bl	800c3c4 <UART_WaitOnFlagUntilTimeout>
 800adb0:	4603      	mov	r3, r0
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d005      	beq.n	800adc2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	2220      	movs	r2, #32
 800adba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800adbe:	2303      	movs	r3, #3
 800adc0:	e006      	b.n	800add0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	2220      	movs	r2, #32
 800adc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800adca:	2300      	movs	r3, #0
 800adcc:	e000      	b.n	800add0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800adce:	2302      	movs	r3, #2
  }
}
 800add0:	4618      	mov	r0, r3
 800add2:	3720      	adds	r7, #32
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b08a      	sub	sp, #40	@ 0x28
 800addc:	af00      	add	r7, sp, #0
 800adde:	60f8      	str	r0, [r7, #12]
 800ade0:	60b9      	str	r1, [r7, #8]
 800ade2:	4613      	mov	r3, r2
 800ade4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800adec:	2b20      	cmp	r3, #32
 800adee:	d137      	bne.n	800ae60 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d002      	beq.n	800adfc <HAL_UART_Receive_IT+0x24>
 800adf6:	88fb      	ldrh	r3, [r7, #6]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d101      	bne.n	800ae00 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800adfc:	2301      	movs	r3, #1
 800adfe:	e030      	b.n	800ae62 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2200      	movs	r2, #0
 800ae04:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	4a18      	ldr	r2, [pc, #96]	@ (800ae6c <HAL_UART_Receive_IT+0x94>)
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d01f      	beq.n	800ae50 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	685b      	ldr	r3, [r3, #4]
 800ae16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d018      	beq.n	800ae50 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	e853 3f00 	ldrex	r3, [r3]
 800ae2a:	613b      	str	r3, [r7, #16]
   return(result);
 800ae2c:	693b      	ldr	r3, [r7, #16]
 800ae2e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ae32:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	461a      	mov	r2, r3
 800ae3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae3c:	623b      	str	r3, [r7, #32]
 800ae3e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae40:	69f9      	ldr	r1, [r7, #28]
 800ae42:	6a3a      	ldr	r2, [r7, #32]
 800ae44:	e841 2300 	strex	r3, r2, [r1]
 800ae48:	61bb      	str	r3, [r7, #24]
   return(result);
 800ae4a:	69bb      	ldr	r3, [r7, #24]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d1e6      	bne.n	800ae1e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ae50:	88fb      	ldrh	r3, [r7, #6]
 800ae52:	461a      	mov	r2, r3
 800ae54:	68b9      	ldr	r1, [r7, #8]
 800ae56:	68f8      	ldr	r0, [r7, #12]
 800ae58:	f001 fb22 	bl	800c4a0 <UART_Start_Receive_IT>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	e000      	b.n	800ae62 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ae60:	2302      	movs	r3, #2
  }
}
 800ae62:	4618      	mov	r0, r3
 800ae64:	3728      	adds	r7, #40	@ 0x28
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bd80      	pop	{r7, pc}
 800ae6a:	bf00      	nop
 800ae6c:	58000c00 	.word	0x58000c00

0800ae70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b0ba      	sub	sp, #232	@ 0xe8
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	69db      	ldr	r3, [r3, #28]
 800ae7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	689b      	ldr	r3, [r3, #8]
 800ae92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ae96:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ae9a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ae9e:	4013      	ands	r3, r2
 800aea0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800aea4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d11b      	bne.n	800aee4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aeac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aeb0:	f003 0320 	and.w	r3, r3, #32
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d015      	beq.n	800aee4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aeb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aebc:	f003 0320 	and.w	r3, r3, #32
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d105      	bne.n	800aed0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aec4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aec8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d009      	beq.n	800aee4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	f000 8393 	beq.w	800b600 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	4798      	blx	r3
      }
      return;
 800aee2:	e38d      	b.n	800b600 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800aee4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	f000 8123 	beq.w	800b134 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800aeee:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800aef2:	4b8d      	ldr	r3, [pc, #564]	@ (800b128 <HAL_UART_IRQHandler+0x2b8>)
 800aef4:	4013      	ands	r3, r2
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d106      	bne.n	800af08 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800aefa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800aefe:	4b8b      	ldr	r3, [pc, #556]	@ (800b12c <HAL_UART_IRQHandler+0x2bc>)
 800af00:	4013      	ands	r3, r2
 800af02:	2b00      	cmp	r3, #0
 800af04:	f000 8116 	beq.w	800b134 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800af08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af0c:	f003 0301 	and.w	r3, r3, #1
 800af10:	2b00      	cmp	r3, #0
 800af12:	d011      	beq.n	800af38 <HAL_UART_IRQHandler+0xc8>
 800af14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d00b      	beq.n	800af38 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	2201      	movs	r2, #1
 800af26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af2e:	f043 0201 	orr.w	r2, r3, #1
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af3c:	f003 0302 	and.w	r3, r3, #2
 800af40:	2b00      	cmp	r3, #0
 800af42:	d011      	beq.n	800af68 <HAL_UART_IRQHandler+0xf8>
 800af44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800af48:	f003 0301 	and.w	r3, r3, #1
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d00b      	beq.n	800af68 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	2202      	movs	r2, #2
 800af56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af5e:	f043 0204 	orr.w	r2, r3, #4
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af6c:	f003 0304 	and.w	r3, r3, #4
 800af70:	2b00      	cmp	r3, #0
 800af72:	d011      	beq.n	800af98 <HAL_UART_IRQHandler+0x128>
 800af74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800af78:	f003 0301 	and.w	r3, r3, #1
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d00b      	beq.n	800af98 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	2204      	movs	r2, #4
 800af86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af8e:	f043 0202 	orr.w	r2, r3, #2
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800af98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af9c:	f003 0308 	and.w	r3, r3, #8
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d017      	beq.n	800afd4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800afa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800afa8:	f003 0320 	and.w	r3, r3, #32
 800afac:	2b00      	cmp	r3, #0
 800afae:	d105      	bne.n	800afbc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800afb0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800afb4:	4b5c      	ldr	r3, [pc, #368]	@ (800b128 <HAL_UART_IRQHandler+0x2b8>)
 800afb6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d00b      	beq.n	800afd4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	2208      	movs	r2, #8
 800afc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afca:	f043 0208 	orr.w	r2, r3, #8
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800afd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800afd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d012      	beq.n	800b006 <HAL_UART_IRQHandler+0x196>
 800afe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800afe4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d00c      	beq.n	800b006 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aff4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800affc:	f043 0220 	orr.w	r2, r3, #32
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	f000 82f9 	beq.w	800b604 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b016:	f003 0320 	and.w	r3, r3, #32
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d013      	beq.n	800b046 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b01e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b022:	f003 0320 	and.w	r3, r3, #32
 800b026:	2b00      	cmp	r3, #0
 800b028:	d105      	bne.n	800b036 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b02a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b02e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b032:	2b00      	cmp	r3, #0
 800b034:	d007      	beq.n	800b046 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d003      	beq.n	800b046 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b04c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	689b      	ldr	r3, [r3, #8]
 800b056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b05a:	2b40      	cmp	r3, #64	@ 0x40
 800b05c:	d005      	beq.n	800b06a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b05e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b062:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b066:	2b00      	cmp	r3, #0
 800b068:	d054      	beq.n	800b114 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f001 fb3a 	bl	800c6e4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	689b      	ldr	r3, [r3, #8]
 800b076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b07a:	2b40      	cmp	r3, #64	@ 0x40
 800b07c:	d146      	bne.n	800b10c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	3308      	adds	r3, #8
 800b084:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b088:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b08c:	e853 3f00 	ldrex	r3, [r3]
 800b090:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b094:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b098:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b09c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	3308      	adds	r3, #8
 800b0a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b0aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b0ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b0b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b0ba:	e841 2300 	strex	r3, r2, [r1]
 800b0be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b0c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d1d9      	bne.n	800b07e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d017      	beq.n	800b104 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b0da:	4a15      	ldr	r2, [pc, #84]	@ (800b130 <HAL_UART_IRQHandler+0x2c0>)
 800b0dc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7fa fcf1 	bl	8005acc <HAL_DMA_Abort_IT>
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d019      	beq.n	800b124 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b0f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0f8:	687a      	ldr	r2, [r7, #4]
 800b0fa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800b0fe:	4610      	mov	r0, r2
 800b100:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b102:	e00f      	b.n	800b124 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b104:	6878      	ldr	r0, [r7, #4]
 800b106:	f000 fa93 	bl	800b630 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b10a:	e00b      	b.n	800b124 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f000 fa8f 	bl	800b630 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b112:	e007      	b.n	800b124 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f000 fa8b 	bl	800b630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2200      	movs	r2, #0
 800b11e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800b122:	e26f      	b.n	800b604 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b124:	bf00      	nop
    return;
 800b126:	e26d      	b.n	800b604 <HAL_UART_IRQHandler+0x794>
 800b128:	10000001 	.word	0x10000001
 800b12c:	04000120 	.word	0x04000120
 800b130:	0800c7b1 	.word	0x0800c7b1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b138:	2b01      	cmp	r3, #1
 800b13a:	f040 8203 	bne.w	800b544 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b13e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b142:	f003 0310 	and.w	r3, r3, #16
 800b146:	2b00      	cmp	r3, #0
 800b148:	f000 81fc 	beq.w	800b544 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b14c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b150:	f003 0310 	and.w	r3, r3, #16
 800b154:	2b00      	cmp	r3, #0
 800b156:	f000 81f5 	beq.w	800b544 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	2210      	movs	r2, #16
 800b160:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	689b      	ldr	r3, [r3, #8]
 800b168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b16c:	2b40      	cmp	r3, #64	@ 0x40
 800b16e:	f040 816d 	bne.w	800b44c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	4aa4      	ldr	r2, [pc, #656]	@ (800b40c <HAL_UART_IRQHandler+0x59c>)
 800b17c:	4293      	cmp	r3, r2
 800b17e:	d068      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	4aa1      	ldr	r2, [pc, #644]	@ (800b410 <HAL_UART_IRQHandler+0x5a0>)
 800b18a:	4293      	cmp	r3, r2
 800b18c:	d061      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	4a9f      	ldr	r2, [pc, #636]	@ (800b414 <HAL_UART_IRQHandler+0x5a4>)
 800b198:	4293      	cmp	r3, r2
 800b19a:	d05a      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	4a9c      	ldr	r2, [pc, #624]	@ (800b418 <HAL_UART_IRQHandler+0x5a8>)
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d053      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	4a9a      	ldr	r2, [pc, #616]	@ (800b41c <HAL_UART_IRQHandler+0x5ac>)
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d04c      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4a97      	ldr	r2, [pc, #604]	@ (800b420 <HAL_UART_IRQHandler+0x5b0>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d045      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	4a95      	ldr	r2, [pc, #596]	@ (800b424 <HAL_UART_IRQHandler+0x5b4>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d03e      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	4a92      	ldr	r2, [pc, #584]	@ (800b428 <HAL_UART_IRQHandler+0x5b8>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d037      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	4a90      	ldr	r2, [pc, #576]	@ (800b42c <HAL_UART_IRQHandler+0x5bc>)
 800b1ec:	4293      	cmp	r3, r2
 800b1ee:	d030      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	4a8d      	ldr	r2, [pc, #564]	@ (800b430 <HAL_UART_IRQHandler+0x5c0>)
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	d029      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	4a8b      	ldr	r2, [pc, #556]	@ (800b434 <HAL_UART_IRQHandler+0x5c4>)
 800b208:	4293      	cmp	r3, r2
 800b20a:	d022      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	4a88      	ldr	r2, [pc, #544]	@ (800b438 <HAL_UART_IRQHandler+0x5c8>)
 800b216:	4293      	cmp	r3, r2
 800b218:	d01b      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	4a86      	ldr	r2, [pc, #536]	@ (800b43c <HAL_UART_IRQHandler+0x5cc>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d014      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	4a83      	ldr	r2, [pc, #524]	@ (800b440 <HAL_UART_IRQHandler+0x5d0>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d00d      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	4a81      	ldr	r2, [pc, #516]	@ (800b444 <HAL_UART_IRQHandler+0x5d4>)
 800b240:	4293      	cmp	r3, r2
 800b242:	d006      	beq.n	800b252 <HAL_UART_IRQHandler+0x3e2>
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	4a7e      	ldr	r2, [pc, #504]	@ (800b448 <HAL_UART_IRQHandler+0x5d8>)
 800b24e:	4293      	cmp	r3, r2
 800b250:	d106      	bne.n	800b260 <HAL_UART_IRQHandler+0x3f0>
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	685b      	ldr	r3, [r3, #4]
 800b25c:	b29b      	uxth	r3, r3
 800b25e:	e005      	b.n	800b26c <HAL_UART_IRQHandler+0x3fc>
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	685b      	ldr	r3, [r3, #4]
 800b26a:	b29b      	uxth	r3, r3
 800b26c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b270:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b274:	2b00      	cmp	r3, #0
 800b276:	f000 80ad 	beq.w	800b3d4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b280:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b284:	429a      	cmp	r2, r3
 800b286:	f080 80a5 	bcs.w	800b3d4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b290:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b29a:	69db      	ldr	r3, [r3, #28]
 800b29c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b2a0:	f000 8087 	beq.w	800b3b2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b2b0:	e853 3f00 	ldrex	r3, [r3]
 800b2b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b2b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b2bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b2c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	461a      	mov	r2, r3
 800b2ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b2ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b2d2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b2da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b2de:	e841 2300 	strex	r3, r2, [r1]
 800b2e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b2e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d1da      	bne.n	800b2a4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	3308      	adds	r3, #8
 800b2f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b2f8:	e853 3f00 	ldrex	r3, [r3]
 800b2fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b2fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b300:	f023 0301 	bic.w	r3, r3, #1
 800b304:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	3308      	adds	r3, #8
 800b30e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b312:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b316:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b318:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b31a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b31e:	e841 2300 	strex	r3, r2, [r1]
 800b322:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b324:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b326:	2b00      	cmp	r3, #0
 800b328:	d1e1      	bne.n	800b2ee <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	3308      	adds	r3, #8
 800b330:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b332:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b334:	e853 3f00 	ldrex	r3, [r3]
 800b338:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b33a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b33c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b340:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	3308      	adds	r3, #8
 800b34a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b34e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b350:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b352:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b354:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b356:	e841 2300 	strex	r3, r2, [r1]
 800b35a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b35c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d1e3      	bne.n	800b32a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	2220      	movs	r2, #32
 800b366:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	2200      	movs	r2, #0
 800b36e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b376:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b378:	e853 3f00 	ldrex	r3, [r3]
 800b37c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b37e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b380:	f023 0310 	bic.w	r3, r3, #16
 800b384:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	461a      	mov	r2, r3
 800b38e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b392:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b394:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b396:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b398:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b39a:	e841 2300 	strex	r3, r2, [r1]
 800b39e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b3a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d1e4      	bne.n	800b370 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	f7fa f86f 	bl	8005490 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	2202      	movs	r2, #2
 800b3b6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b3c4:	b29b      	uxth	r3, r3
 800b3c6:	1ad3      	subs	r3, r2, r3
 800b3c8:	b29b      	uxth	r3, r3
 800b3ca:	4619      	mov	r1, r3
 800b3cc:	6878      	ldr	r0, [r7, #4]
 800b3ce:	f000 f939 	bl	800b644 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b3d2:	e119      	b.n	800b608 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b3da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b3de:	429a      	cmp	r2, r3
 800b3e0:	f040 8112 	bne.w	800b608 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3ea:	69db      	ldr	r3, [r3, #28]
 800b3ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b3f0:	f040 810a 	bne.w	800b608 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2202      	movs	r2, #2
 800b3f8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b400:	4619      	mov	r1, r3
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f000 f91e 	bl	800b644 <HAL_UARTEx_RxEventCallback>
      return;
 800b408:	e0fe      	b.n	800b608 <HAL_UART_IRQHandler+0x798>
 800b40a:	bf00      	nop
 800b40c:	40020010 	.word	0x40020010
 800b410:	40020028 	.word	0x40020028
 800b414:	40020040 	.word	0x40020040
 800b418:	40020058 	.word	0x40020058
 800b41c:	40020070 	.word	0x40020070
 800b420:	40020088 	.word	0x40020088
 800b424:	400200a0 	.word	0x400200a0
 800b428:	400200b8 	.word	0x400200b8
 800b42c:	40020410 	.word	0x40020410
 800b430:	40020428 	.word	0x40020428
 800b434:	40020440 	.word	0x40020440
 800b438:	40020458 	.word	0x40020458
 800b43c:	40020470 	.word	0x40020470
 800b440:	40020488 	.word	0x40020488
 800b444:	400204a0 	.word	0x400204a0
 800b448:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b458:	b29b      	uxth	r3, r3
 800b45a:	1ad3      	subs	r3, r2, r3
 800b45c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b466:	b29b      	uxth	r3, r3
 800b468:	2b00      	cmp	r3, #0
 800b46a:	f000 80cf 	beq.w	800b60c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800b46e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b472:	2b00      	cmp	r3, #0
 800b474:	f000 80ca 	beq.w	800b60c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b47e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b480:	e853 3f00 	ldrex	r3, [r3]
 800b484:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b488:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b48c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	461a      	mov	r2, r3
 800b496:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b49a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b49c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b49e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b4a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4a2:	e841 2300 	strex	r3, r2, [r1]
 800b4a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b4a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d1e4      	bne.n	800b478 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	3308      	adds	r3, #8
 800b4b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b8:	e853 3f00 	ldrex	r3, [r3]
 800b4bc:	623b      	str	r3, [r7, #32]
   return(result);
 800b4be:	6a3a      	ldr	r2, [r7, #32]
 800b4c0:	4b55      	ldr	r3, [pc, #340]	@ (800b618 <HAL_UART_IRQHandler+0x7a8>)
 800b4c2:	4013      	ands	r3, r2
 800b4c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	3308      	adds	r3, #8
 800b4ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b4d2:	633a      	str	r2, [r7, #48]	@ 0x30
 800b4d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b4d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4da:	e841 2300 	strex	r3, r2, [r1]
 800b4de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b4e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d1e3      	bne.n	800b4ae <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2220      	movs	r2, #32
 800b4ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	e853 3f00 	ldrex	r3, [r3]
 800b506:	60fb      	str	r3, [r7, #12]
   return(result);
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	f023 0310 	bic.w	r3, r3, #16
 800b50e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	461a      	mov	r2, r3
 800b518:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b51c:	61fb      	str	r3, [r7, #28]
 800b51e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b520:	69b9      	ldr	r1, [r7, #24]
 800b522:	69fa      	ldr	r2, [r7, #28]
 800b524:	e841 2300 	strex	r3, r2, [r1]
 800b528:	617b      	str	r3, [r7, #20]
   return(result);
 800b52a:	697b      	ldr	r3, [r7, #20]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d1e4      	bne.n	800b4fa <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2202      	movs	r2, #2
 800b534:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b536:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b53a:	4619      	mov	r1, r3
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f000 f881 	bl	800b644 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b542:	e063      	b.n	800b60c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b544:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b548:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d00e      	beq.n	800b56e <HAL_UART_IRQHandler+0x6fe>
 800b550:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b554:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d008      	beq.n	800b56e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b564:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f001 fe80 	bl	800d26c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b56c:	e051      	b.n	800b612 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b56e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b576:	2b00      	cmp	r3, #0
 800b578:	d014      	beq.n	800b5a4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b57a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b57e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b582:	2b00      	cmp	r3, #0
 800b584:	d105      	bne.n	800b592 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b586:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b58a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d008      	beq.n	800b5a4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b596:	2b00      	cmp	r3, #0
 800b598:	d03a      	beq.n	800b610 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b59e:	6878      	ldr	r0, [r7, #4]
 800b5a0:	4798      	blx	r3
    }
    return;
 800b5a2:	e035      	b.n	800b610 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b5a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d009      	beq.n	800b5c4 <HAL_UART_IRQHandler+0x754>
 800b5b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d003      	beq.n	800b5c4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800b5bc:	6878      	ldr	r0, [r7, #4]
 800b5be:	f001 f909 	bl	800c7d4 <UART_EndTransmit_IT>
    return;
 800b5c2:	e026      	b.n	800b612 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b5c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d009      	beq.n	800b5e4 <HAL_UART_IRQHandler+0x774>
 800b5d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5d4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d003      	beq.n	800b5e4 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f001 fe59 	bl	800d294 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b5e2:	e016      	b.n	800b612 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b5e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d010      	beq.n	800b612 <HAL_UART_IRQHandler+0x7a2>
 800b5f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	da0c      	bge.n	800b612 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b5f8:	6878      	ldr	r0, [r7, #4]
 800b5fa:	f001 fe41 	bl	800d280 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b5fe:	e008      	b.n	800b612 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b600:	bf00      	nop
 800b602:	e006      	b.n	800b612 <HAL_UART_IRQHandler+0x7a2>
    return;
 800b604:	bf00      	nop
 800b606:	e004      	b.n	800b612 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b608:	bf00      	nop
 800b60a:	e002      	b.n	800b612 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b60c:	bf00      	nop
 800b60e:	e000      	b.n	800b612 <HAL_UART_IRQHandler+0x7a2>
    return;
 800b610:	bf00      	nop
  }
}
 800b612:	37e8      	adds	r7, #232	@ 0xe8
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}
 800b618:	effffffe 	.word	0xeffffffe

0800b61c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b083      	sub	sp, #12
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b624:	bf00      	nop
 800b626:	370c      	adds	r7, #12
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b630:	b480      	push	{r7}
 800b632:	b083      	sub	sp, #12
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b638:	bf00      	nop
 800b63a:	370c      	adds	r7, #12
 800b63c:	46bd      	mov	sp, r7
 800b63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b642:	4770      	bx	lr

0800b644 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b644:	b480      	push	{r7}
 800b646:	b083      	sub	sp, #12
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
 800b64c:	460b      	mov	r3, r1
 800b64e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b650:	bf00      	nop
 800b652:	370c      	adds	r7, #12
 800b654:	46bd      	mov	sp, r7
 800b656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65a:	4770      	bx	lr

0800b65c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b65c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b660:	b092      	sub	sp, #72	@ 0x48
 800b662:	af00      	add	r7, sp, #0
 800b664:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b666:	2300      	movs	r3, #0
 800b668:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	689a      	ldr	r2, [r3, #8]
 800b670:	697b      	ldr	r3, [r7, #20]
 800b672:	691b      	ldr	r3, [r3, #16]
 800b674:	431a      	orrs	r2, r3
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	695b      	ldr	r3, [r3, #20]
 800b67a:	431a      	orrs	r2, r3
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	69db      	ldr	r3, [r3, #28]
 800b680:	4313      	orrs	r3, r2
 800b682:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b684:	697b      	ldr	r3, [r7, #20]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	681a      	ldr	r2, [r3, #0]
 800b68a:	4bbe      	ldr	r3, [pc, #760]	@ (800b984 <UART_SetConfig+0x328>)
 800b68c:	4013      	ands	r3, r2
 800b68e:	697a      	ldr	r2, [r7, #20]
 800b690:	6812      	ldr	r2, [r2, #0]
 800b692:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b694:	430b      	orrs	r3, r1
 800b696:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b698:	697b      	ldr	r3, [r7, #20]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	685b      	ldr	r3, [r3, #4]
 800b69e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b6a2:	697b      	ldr	r3, [r7, #20]
 800b6a4:	68da      	ldr	r2, [r3, #12]
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	430a      	orrs	r2, r1
 800b6ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b6ae:	697b      	ldr	r3, [r7, #20]
 800b6b0:	699b      	ldr	r3, [r3, #24]
 800b6b2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	4ab3      	ldr	r2, [pc, #716]	@ (800b988 <UART_SetConfig+0x32c>)
 800b6ba:	4293      	cmp	r3, r2
 800b6bc:	d004      	beq.n	800b6c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b6be:	697b      	ldr	r3, [r7, #20]
 800b6c0:	6a1b      	ldr	r3, [r3, #32]
 800b6c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b6c4:	4313      	orrs	r3, r2
 800b6c6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b6c8:	697b      	ldr	r3, [r7, #20]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	689a      	ldr	r2, [r3, #8]
 800b6ce:	4baf      	ldr	r3, [pc, #700]	@ (800b98c <UART_SetConfig+0x330>)
 800b6d0:	4013      	ands	r3, r2
 800b6d2:	697a      	ldr	r2, [r7, #20]
 800b6d4:	6812      	ldr	r2, [r2, #0]
 800b6d6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b6d8:	430b      	orrs	r3, r1
 800b6da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b6dc:	697b      	ldr	r3, [r7, #20]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6e2:	f023 010f 	bic.w	r1, r3, #15
 800b6e6:	697b      	ldr	r3, [r7, #20]
 800b6e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b6ea:	697b      	ldr	r3, [r7, #20]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	430a      	orrs	r2, r1
 800b6f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	4aa6      	ldr	r2, [pc, #664]	@ (800b990 <UART_SetConfig+0x334>)
 800b6f8:	4293      	cmp	r3, r2
 800b6fa:	d177      	bne.n	800b7ec <UART_SetConfig+0x190>
 800b6fc:	4ba5      	ldr	r3, [pc, #660]	@ (800b994 <UART_SetConfig+0x338>)
 800b6fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b700:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b704:	2b28      	cmp	r3, #40	@ 0x28
 800b706:	d86d      	bhi.n	800b7e4 <UART_SetConfig+0x188>
 800b708:	a201      	add	r2, pc, #4	@ (adr r2, 800b710 <UART_SetConfig+0xb4>)
 800b70a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b70e:	bf00      	nop
 800b710:	0800b7b5 	.word	0x0800b7b5
 800b714:	0800b7e5 	.word	0x0800b7e5
 800b718:	0800b7e5 	.word	0x0800b7e5
 800b71c:	0800b7e5 	.word	0x0800b7e5
 800b720:	0800b7e5 	.word	0x0800b7e5
 800b724:	0800b7e5 	.word	0x0800b7e5
 800b728:	0800b7e5 	.word	0x0800b7e5
 800b72c:	0800b7e5 	.word	0x0800b7e5
 800b730:	0800b7bd 	.word	0x0800b7bd
 800b734:	0800b7e5 	.word	0x0800b7e5
 800b738:	0800b7e5 	.word	0x0800b7e5
 800b73c:	0800b7e5 	.word	0x0800b7e5
 800b740:	0800b7e5 	.word	0x0800b7e5
 800b744:	0800b7e5 	.word	0x0800b7e5
 800b748:	0800b7e5 	.word	0x0800b7e5
 800b74c:	0800b7e5 	.word	0x0800b7e5
 800b750:	0800b7c5 	.word	0x0800b7c5
 800b754:	0800b7e5 	.word	0x0800b7e5
 800b758:	0800b7e5 	.word	0x0800b7e5
 800b75c:	0800b7e5 	.word	0x0800b7e5
 800b760:	0800b7e5 	.word	0x0800b7e5
 800b764:	0800b7e5 	.word	0x0800b7e5
 800b768:	0800b7e5 	.word	0x0800b7e5
 800b76c:	0800b7e5 	.word	0x0800b7e5
 800b770:	0800b7cd 	.word	0x0800b7cd
 800b774:	0800b7e5 	.word	0x0800b7e5
 800b778:	0800b7e5 	.word	0x0800b7e5
 800b77c:	0800b7e5 	.word	0x0800b7e5
 800b780:	0800b7e5 	.word	0x0800b7e5
 800b784:	0800b7e5 	.word	0x0800b7e5
 800b788:	0800b7e5 	.word	0x0800b7e5
 800b78c:	0800b7e5 	.word	0x0800b7e5
 800b790:	0800b7d5 	.word	0x0800b7d5
 800b794:	0800b7e5 	.word	0x0800b7e5
 800b798:	0800b7e5 	.word	0x0800b7e5
 800b79c:	0800b7e5 	.word	0x0800b7e5
 800b7a0:	0800b7e5 	.word	0x0800b7e5
 800b7a4:	0800b7e5 	.word	0x0800b7e5
 800b7a8:	0800b7e5 	.word	0x0800b7e5
 800b7ac:	0800b7e5 	.word	0x0800b7e5
 800b7b0:	0800b7dd 	.word	0x0800b7dd
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ba:	e222      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b7bc:	2304      	movs	r3, #4
 800b7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7c2:	e21e      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b7c4:	2308      	movs	r3, #8
 800b7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ca:	e21a      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b7cc:	2310      	movs	r3, #16
 800b7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7d2:	e216      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b7d4:	2320      	movs	r3, #32
 800b7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7da:	e212      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b7dc:	2340      	movs	r3, #64	@ 0x40
 800b7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7e2:	e20e      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b7e4:	2380      	movs	r3, #128	@ 0x80
 800b7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ea:	e20a      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b7ec:	697b      	ldr	r3, [r7, #20]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	4a69      	ldr	r2, [pc, #420]	@ (800b998 <UART_SetConfig+0x33c>)
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d130      	bne.n	800b858 <UART_SetConfig+0x1fc>
 800b7f6:	4b67      	ldr	r3, [pc, #412]	@ (800b994 <UART_SetConfig+0x338>)
 800b7f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7fa:	f003 0307 	and.w	r3, r3, #7
 800b7fe:	2b05      	cmp	r3, #5
 800b800:	d826      	bhi.n	800b850 <UART_SetConfig+0x1f4>
 800b802:	a201      	add	r2, pc, #4	@ (adr r2, 800b808 <UART_SetConfig+0x1ac>)
 800b804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b808:	0800b821 	.word	0x0800b821
 800b80c:	0800b829 	.word	0x0800b829
 800b810:	0800b831 	.word	0x0800b831
 800b814:	0800b839 	.word	0x0800b839
 800b818:	0800b841 	.word	0x0800b841
 800b81c:	0800b849 	.word	0x0800b849
 800b820:	2300      	movs	r3, #0
 800b822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b826:	e1ec      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b828:	2304      	movs	r3, #4
 800b82a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b82e:	e1e8      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b830:	2308      	movs	r3, #8
 800b832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b836:	e1e4      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b838:	2310      	movs	r3, #16
 800b83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b83e:	e1e0      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b840:	2320      	movs	r3, #32
 800b842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b846:	e1dc      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b848:	2340      	movs	r3, #64	@ 0x40
 800b84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b84e:	e1d8      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b850:	2380      	movs	r3, #128	@ 0x80
 800b852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b856:	e1d4      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	4a4f      	ldr	r2, [pc, #316]	@ (800b99c <UART_SetConfig+0x340>)
 800b85e:	4293      	cmp	r3, r2
 800b860:	d130      	bne.n	800b8c4 <UART_SetConfig+0x268>
 800b862:	4b4c      	ldr	r3, [pc, #304]	@ (800b994 <UART_SetConfig+0x338>)
 800b864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b866:	f003 0307 	and.w	r3, r3, #7
 800b86a:	2b05      	cmp	r3, #5
 800b86c:	d826      	bhi.n	800b8bc <UART_SetConfig+0x260>
 800b86e:	a201      	add	r2, pc, #4	@ (adr r2, 800b874 <UART_SetConfig+0x218>)
 800b870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b874:	0800b88d 	.word	0x0800b88d
 800b878:	0800b895 	.word	0x0800b895
 800b87c:	0800b89d 	.word	0x0800b89d
 800b880:	0800b8a5 	.word	0x0800b8a5
 800b884:	0800b8ad 	.word	0x0800b8ad
 800b888:	0800b8b5 	.word	0x0800b8b5
 800b88c:	2300      	movs	r3, #0
 800b88e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b892:	e1b6      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b894:	2304      	movs	r3, #4
 800b896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b89a:	e1b2      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b89c:	2308      	movs	r3, #8
 800b89e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8a2:	e1ae      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b8a4:	2310      	movs	r3, #16
 800b8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8aa:	e1aa      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b8ac:	2320      	movs	r3, #32
 800b8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8b2:	e1a6      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b8b4:	2340      	movs	r3, #64	@ 0x40
 800b8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ba:	e1a2      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b8bc:	2380      	movs	r3, #128	@ 0x80
 800b8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8c2:	e19e      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b8c4:	697b      	ldr	r3, [r7, #20]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	4a35      	ldr	r2, [pc, #212]	@ (800b9a0 <UART_SetConfig+0x344>)
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d130      	bne.n	800b930 <UART_SetConfig+0x2d4>
 800b8ce:	4b31      	ldr	r3, [pc, #196]	@ (800b994 <UART_SetConfig+0x338>)
 800b8d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8d2:	f003 0307 	and.w	r3, r3, #7
 800b8d6:	2b05      	cmp	r3, #5
 800b8d8:	d826      	bhi.n	800b928 <UART_SetConfig+0x2cc>
 800b8da:	a201      	add	r2, pc, #4	@ (adr r2, 800b8e0 <UART_SetConfig+0x284>)
 800b8dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8e0:	0800b8f9 	.word	0x0800b8f9
 800b8e4:	0800b901 	.word	0x0800b901
 800b8e8:	0800b909 	.word	0x0800b909
 800b8ec:	0800b911 	.word	0x0800b911
 800b8f0:	0800b919 	.word	0x0800b919
 800b8f4:	0800b921 	.word	0x0800b921
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8fe:	e180      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b900:	2304      	movs	r3, #4
 800b902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b906:	e17c      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b908:	2308      	movs	r3, #8
 800b90a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b90e:	e178      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b910:	2310      	movs	r3, #16
 800b912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b916:	e174      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b918:	2320      	movs	r3, #32
 800b91a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b91e:	e170      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b920:	2340      	movs	r3, #64	@ 0x40
 800b922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b926:	e16c      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b928:	2380      	movs	r3, #128	@ 0x80
 800b92a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b92e:	e168      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b930:	697b      	ldr	r3, [r7, #20]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	4a1b      	ldr	r2, [pc, #108]	@ (800b9a4 <UART_SetConfig+0x348>)
 800b936:	4293      	cmp	r3, r2
 800b938:	d142      	bne.n	800b9c0 <UART_SetConfig+0x364>
 800b93a:	4b16      	ldr	r3, [pc, #88]	@ (800b994 <UART_SetConfig+0x338>)
 800b93c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b93e:	f003 0307 	and.w	r3, r3, #7
 800b942:	2b05      	cmp	r3, #5
 800b944:	d838      	bhi.n	800b9b8 <UART_SetConfig+0x35c>
 800b946:	a201      	add	r2, pc, #4	@ (adr r2, 800b94c <UART_SetConfig+0x2f0>)
 800b948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b94c:	0800b965 	.word	0x0800b965
 800b950:	0800b96d 	.word	0x0800b96d
 800b954:	0800b975 	.word	0x0800b975
 800b958:	0800b97d 	.word	0x0800b97d
 800b95c:	0800b9a9 	.word	0x0800b9a9
 800b960:	0800b9b1 	.word	0x0800b9b1
 800b964:	2300      	movs	r3, #0
 800b966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b96a:	e14a      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b96c:	2304      	movs	r3, #4
 800b96e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b972:	e146      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b974:	2308      	movs	r3, #8
 800b976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b97a:	e142      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b97c:	2310      	movs	r3, #16
 800b97e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b982:	e13e      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b984:	cfff69f3 	.word	0xcfff69f3
 800b988:	58000c00 	.word	0x58000c00
 800b98c:	11fff4ff 	.word	0x11fff4ff
 800b990:	40011000 	.word	0x40011000
 800b994:	58024400 	.word	0x58024400
 800b998:	40004400 	.word	0x40004400
 800b99c:	40004800 	.word	0x40004800
 800b9a0:	40004c00 	.word	0x40004c00
 800b9a4:	40005000 	.word	0x40005000
 800b9a8:	2320      	movs	r3, #32
 800b9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ae:	e128      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b9b0:	2340      	movs	r3, #64	@ 0x40
 800b9b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9b6:	e124      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b9b8:	2380      	movs	r3, #128	@ 0x80
 800b9ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9be:	e120      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800b9c0:	697b      	ldr	r3, [r7, #20]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	4acb      	ldr	r2, [pc, #812]	@ (800bcf4 <UART_SetConfig+0x698>)
 800b9c6:	4293      	cmp	r3, r2
 800b9c8:	d176      	bne.n	800bab8 <UART_SetConfig+0x45c>
 800b9ca:	4bcb      	ldr	r3, [pc, #812]	@ (800bcf8 <UART_SetConfig+0x69c>)
 800b9cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b9d2:	2b28      	cmp	r3, #40	@ 0x28
 800b9d4:	d86c      	bhi.n	800bab0 <UART_SetConfig+0x454>
 800b9d6:	a201      	add	r2, pc, #4	@ (adr r2, 800b9dc <UART_SetConfig+0x380>)
 800b9d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9dc:	0800ba81 	.word	0x0800ba81
 800b9e0:	0800bab1 	.word	0x0800bab1
 800b9e4:	0800bab1 	.word	0x0800bab1
 800b9e8:	0800bab1 	.word	0x0800bab1
 800b9ec:	0800bab1 	.word	0x0800bab1
 800b9f0:	0800bab1 	.word	0x0800bab1
 800b9f4:	0800bab1 	.word	0x0800bab1
 800b9f8:	0800bab1 	.word	0x0800bab1
 800b9fc:	0800ba89 	.word	0x0800ba89
 800ba00:	0800bab1 	.word	0x0800bab1
 800ba04:	0800bab1 	.word	0x0800bab1
 800ba08:	0800bab1 	.word	0x0800bab1
 800ba0c:	0800bab1 	.word	0x0800bab1
 800ba10:	0800bab1 	.word	0x0800bab1
 800ba14:	0800bab1 	.word	0x0800bab1
 800ba18:	0800bab1 	.word	0x0800bab1
 800ba1c:	0800ba91 	.word	0x0800ba91
 800ba20:	0800bab1 	.word	0x0800bab1
 800ba24:	0800bab1 	.word	0x0800bab1
 800ba28:	0800bab1 	.word	0x0800bab1
 800ba2c:	0800bab1 	.word	0x0800bab1
 800ba30:	0800bab1 	.word	0x0800bab1
 800ba34:	0800bab1 	.word	0x0800bab1
 800ba38:	0800bab1 	.word	0x0800bab1
 800ba3c:	0800ba99 	.word	0x0800ba99
 800ba40:	0800bab1 	.word	0x0800bab1
 800ba44:	0800bab1 	.word	0x0800bab1
 800ba48:	0800bab1 	.word	0x0800bab1
 800ba4c:	0800bab1 	.word	0x0800bab1
 800ba50:	0800bab1 	.word	0x0800bab1
 800ba54:	0800bab1 	.word	0x0800bab1
 800ba58:	0800bab1 	.word	0x0800bab1
 800ba5c:	0800baa1 	.word	0x0800baa1
 800ba60:	0800bab1 	.word	0x0800bab1
 800ba64:	0800bab1 	.word	0x0800bab1
 800ba68:	0800bab1 	.word	0x0800bab1
 800ba6c:	0800bab1 	.word	0x0800bab1
 800ba70:	0800bab1 	.word	0x0800bab1
 800ba74:	0800bab1 	.word	0x0800bab1
 800ba78:	0800bab1 	.word	0x0800bab1
 800ba7c:	0800baa9 	.word	0x0800baa9
 800ba80:	2301      	movs	r3, #1
 800ba82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba86:	e0bc      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800ba88:	2304      	movs	r3, #4
 800ba8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba8e:	e0b8      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800ba90:	2308      	movs	r3, #8
 800ba92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba96:	e0b4      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800ba98:	2310      	movs	r3, #16
 800ba9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba9e:	e0b0      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800baa0:	2320      	movs	r3, #32
 800baa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baa6:	e0ac      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800baa8:	2340      	movs	r3, #64	@ 0x40
 800baaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baae:	e0a8      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bab0:	2380      	movs	r3, #128	@ 0x80
 800bab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bab6:	e0a4      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bab8:	697b      	ldr	r3, [r7, #20]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4a8f      	ldr	r2, [pc, #572]	@ (800bcfc <UART_SetConfig+0x6a0>)
 800babe:	4293      	cmp	r3, r2
 800bac0:	d130      	bne.n	800bb24 <UART_SetConfig+0x4c8>
 800bac2:	4b8d      	ldr	r3, [pc, #564]	@ (800bcf8 <UART_SetConfig+0x69c>)
 800bac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bac6:	f003 0307 	and.w	r3, r3, #7
 800baca:	2b05      	cmp	r3, #5
 800bacc:	d826      	bhi.n	800bb1c <UART_SetConfig+0x4c0>
 800bace:	a201      	add	r2, pc, #4	@ (adr r2, 800bad4 <UART_SetConfig+0x478>)
 800bad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bad4:	0800baed 	.word	0x0800baed
 800bad8:	0800baf5 	.word	0x0800baf5
 800badc:	0800bafd 	.word	0x0800bafd
 800bae0:	0800bb05 	.word	0x0800bb05
 800bae4:	0800bb0d 	.word	0x0800bb0d
 800bae8:	0800bb15 	.word	0x0800bb15
 800baec:	2300      	movs	r3, #0
 800baee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baf2:	e086      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800baf4:	2304      	movs	r3, #4
 800baf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bafa:	e082      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bafc:	2308      	movs	r3, #8
 800bafe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb02:	e07e      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb04:	2310      	movs	r3, #16
 800bb06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb0a:	e07a      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb0c:	2320      	movs	r3, #32
 800bb0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb12:	e076      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb14:	2340      	movs	r3, #64	@ 0x40
 800bb16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb1a:	e072      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb1c:	2380      	movs	r3, #128	@ 0x80
 800bb1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb22:	e06e      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb24:	697b      	ldr	r3, [r7, #20]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	4a75      	ldr	r2, [pc, #468]	@ (800bd00 <UART_SetConfig+0x6a4>)
 800bb2a:	4293      	cmp	r3, r2
 800bb2c:	d130      	bne.n	800bb90 <UART_SetConfig+0x534>
 800bb2e:	4b72      	ldr	r3, [pc, #456]	@ (800bcf8 <UART_SetConfig+0x69c>)
 800bb30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb32:	f003 0307 	and.w	r3, r3, #7
 800bb36:	2b05      	cmp	r3, #5
 800bb38:	d826      	bhi.n	800bb88 <UART_SetConfig+0x52c>
 800bb3a:	a201      	add	r2, pc, #4	@ (adr r2, 800bb40 <UART_SetConfig+0x4e4>)
 800bb3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb40:	0800bb59 	.word	0x0800bb59
 800bb44:	0800bb61 	.word	0x0800bb61
 800bb48:	0800bb69 	.word	0x0800bb69
 800bb4c:	0800bb71 	.word	0x0800bb71
 800bb50:	0800bb79 	.word	0x0800bb79
 800bb54:	0800bb81 	.word	0x0800bb81
 800bb58:	2300      	movs	r3, #0
 800bb5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb5e:	e050      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb60:	2304      	movs	r3, #4
 800bb62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb66:	e04c      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb68:	2308      	movs	r3, #8
 800bb6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb6e:	e048      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb70:	2310      	movs	r3, #16
 800bb72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb76:	e044      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb78:	2320      	movs	r3, #32
 800bb7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb7e:	e040      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb80:	2340      	movs	r3, #64	@ 0x40
 800bb82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb86:	e03c      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb88:	2380      	movs	r3, #128	@ 0x80
 800bb8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb8e:	e038      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bb90:	697b      	ldr	r3, [r7, #20]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	4a5b      	ldr	r2, [pc, #364]	@ (800bd04 <UART_SetConfig+0x6a8>)
 800bb96:	4293      	cmp	r3, r2
 800bb98:	d130      	bne.n	800bbfc <UART_SetConfig+0x5a0>
 800bb9a:	4b57      	ldr	r3, [pc, #348]	@ (800bcf8 <UART_SetConfig+0x69c>)
 800bb9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb9e:	f003 0307 	and.w	r3, r3, #7
 800bba2:	2b05      	cmp	r3, #5
 800bba4:	d826      	bhi.n	800bbf4 <UART_SetConfig+0x598>
 800bba6:	a201      	add	r2, pc, #4	@ (adr r2, 800bbac <UART_SetConfig+0x550>)
 800bba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbac:	0800bbc5 	.word	0x0800bbc5
 800bbb0:	0800bbcd 	.word	0x0800bbcd
 800bbb4:	0800bbd5 	.word	0x0800bbd5
 800bbb8:	0800bbdd 	.word	0x0800bbdd
 800bbbc:	0800bbe5 	.word	0x0800bbe5
 800bbc0:	0800bbed 	.word	0x0800bbed
 800bbc4:	2302      	movs	r3, #2
 800bbc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbca:	e01a      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bbcc:	2304      	movs	r3, #4
 800bbce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbd2:	e016      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bbd4:	2308      	movs	r3, #8
 800bbd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbda:	e012      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bbdc:	2310      	movs	r3, #16
 800bbde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbe2:	e00e      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bbe4:	2320      	movs	r3, #32
 800bbe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbea:	e00a      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bbec:	2340      	movs	r3, #64	@ 0x40
 800bbee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbf2:	e006      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bbf4:	2380      	movs	r3, #128	@ 0x80
 800bbf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbfa:	e002      	b.n	800bc02 <UART_SetConfig+0x5a6>
 800bbfc:	2380      	movs	r3, #128	@ 0x80
 800bbfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bc02:	697b      	ldr	r3, [r7, #20]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	4a3f      	ldr	r2, [pc, #252]	@ (800bd04 <UART_SetConfig+0x6a8>)
 800bc08:	4293      	cmp	r3, r2
 800bc0a:	f040 80f8 	bne.w	800bdfe <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bc0e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc12:	2b20      	cmp	r3, #32
 800bc14:	dc46      	bgt.n	800bca4 <UART_SetConfig+0x648>
 800bc16:	2b02      	cmp	r3, #2
 800bc18:	f2c0 8082 	blt.w	800bd20 <UART_SetConfig+0x6c4>
 800bc1c:	3b02      	subs	r3, #2
 800bc1e:	2b1e      	cmp	r3, #30
 800bc20:	d87e      	bhi.n	800bd20 <UART_SetConfig+0x6c4>
 800bc22:	a201      	add	r2, pc, #4	@ (adr r2, 800bc28 <UART_SetConfig+0x5cc>)
 800bc24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc28:	0800bcab 	.word	0x0800bcab
 800bc2c:	0800bd21 	.word	0x0800bd21
 800bc30:	0800bcb3 	.word	0x0800bcb3
 800bc34:	0800bd21 	.word	0x0800bd21
 800bc38:	0800bd21 	.word	0x0800bd21
 800bc3c:	0800bd21 	.word	0x0800bd21
 800bc40:	0800bcc3 	.word	0x0800bcc3
 800bc44:	0800bd21 	.word	0x0800bd21
 800bc48:	0800bd21 	.word	0x0800bd21
 800bc4c:	0800bd21 	.word	0x0800bd21
 800bc50:	0800bd21 	.word	0x0800bd21
 800bc54:	0800bd21 	.word	0x0800bd21
 800bc58:	0800bd21 	.word	0x0800bd21
 800bc5c:	0800bd21 	.word	0x0800bd21
 800bc60:	0800bcd3 	.word	0x0800bcd3
 800bc64:	0800bd21 	.word	0x0800bd21
 800bc68:	0800bd21 	.word	0x0800bd21
 800bc6c:	0800bd21 	.word	0x0800bd21
 800bc70:	0800bd21 	.word	0x0800bd21
 800bc74:	0800bd21 	.word	0x0800bd21
 800bc78:	0800bd21 	.word	0x0800bd21
 800bc7c:	0800bd21 	.word	0x0800bd21
 800bc80:	0800bd21 	.word	0x0800bd21
 800bc84:	0800bd21 	.word	0x0800bd21
 800bc88:	0800bd21 	.word	0x0800bd21
 800bc8c:	0800bd21 	.word	0x0800bd21
 800bc90:	0800bd21 	.word	0x0800bd21
 800bc94:	0800bd21 	.word	0x0800bd21
 800bc98:	0800bd21 	.word	0x0800bd21
 800bc9c:	0800bd21 	.word	0x0800bd21
 800bca0:	0800bd13 	.word	0x0800bd13
 800bca4:	2b40      	cmp	r3, #64	@ 0x40
 800bca6:	d037      	beq.n	800bd18 <UART_SetConfig+0x6bc>
 800bca8:	e03a      	b.n	800bd20 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800bcaa:	f7fd fbbd 	bl	8009428 <HAL_RCCEx_GetD3PCLK1Freq>
 800bcae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bcb0:	e03c      	b.n	800bd2c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f7fd fbcc 	bl	8009454 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bcbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcc0:	e034      	b.n	800bd2c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bcc2:	f107 0318 	add.w	r3, r7, #24
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f7fd fd18 	bl	80096fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bccc:	69fb      	ldr	r3, [r7, #28]
 800bcce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcd0:	e02c      	b.n	800bd2c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bcd2:	4b09      	ldr	r3, [pc, #36]	@ (800bcf8 <UART_SetConfig+0x69c>)
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	f003 0320 	and.w	r3, r3, #32
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d016      	beq.n	800bd0c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bcde:	4b06      	ldr	r3, [pc, #24]	@ (800bcf8 <UART_SetConfig+0x69c>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	08db      	lsrs	r3, r3, #3
 800bce4:	f003 0303 	and.w	r3, r3, #3
 800bce8:	4a07      	ldr	r2, [pc, #28]	@ (800bd08 <UART_SetConfig+0x6ac>)
 800bcea:	fa22 f303 	lsr.w	r3, r2, r3
 800bcee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bcf0:	e01c      	b.n	800bd2c <UART_SetConfig+0x6d0>
 800bcf2:	bf00      	nop
 800bcf4:	40011400 	.word	0x40011400
 800bcf8:	58024400 	.word	0x58024400
 800bcfc:	40007800 	.word	0x40007800
 800bd00:	40007c00 	.word	0x40007c00
 800bd04:	58000c00 	.word	0x58000c00
 800bd08:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800bd0c:	4b9d      	ldr	r3, [pc, #628]	@ (800bf84 <UART_SetConfig+0x928>)
 800bd0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd10:	e00c      	b.n	800bd2c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bd12:	4b9d      	ldr	r3, [pc, #628]	@ (800bf88 <UART_SetConfig+0x92c>)
 800bd14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd16:	e009      	b.n	800bd2c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd1e:	e005      	b.n	800bd2c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800bd20:	2300      	movs	r3, #0
 800bd22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bd24:	2301      	movs	r3, #1
 800bd26:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bd2a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bd2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	f000 81de 	beq.w	800c0f0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bd34:	697b      	ldr	r3, [r7, #20]
 800bd36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd38:	4a94      	ldr	r2, [pc, #592]	@ (800bf8c <UART_SetConfig+0x930>)
 800bd3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd3e:	461a      	mov	r2, r3
 800bd40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd42:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd46:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd48:	697b      	ldr	r3, [r7, #20]
 800bd4a:	685a      	ldr	r2, [r3, #4]
 800bd4c:	4613      	mov	r3, r2
 800bd4e:	005b      	lsls	r3, r3, #1
 800bd50:	4413      	add	r3, r2
 800bd52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd54:	429a      	cmp	r2, r3
 800bd56:	d305      	bcc.n	800bd64 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bd58:	697b      	ldr	r3, [r7, #20]
 800bd5a:	685b      	ldr	r3, [r3, #4]
 800bd5c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d903      	bls.n	800bd6c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800bd64:	2301      	movs	r3, #1
 800bd66:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bd6a:	e1c1      	b.n	800c0f0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd6e:	2200      	movs	r2, #0
 800bd70:	60bb      	str	r3, [r7, #8]
 800bd72:	60fa      	str	r2, [r7, #12]
 800bd74:	697b      	ldr	r3, [r7, #20]
 800bd76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd78:	4a84      	ldr	r2, [pc, #528]	@ (800bf8c <UART_SetConfig+0x930>)
 800bd7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd7e:	b29b      	uxth	r3, r3
 800bd80:	2200      	movs	r2, #0
 800bd82:	603b      	str	r3, [r7, #0]
 800bd84:	607a      	str	r2, [r7, #4]
 800bd86:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd8a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bd8e:	f7f4 fccb 	bl	8000728 <__aeabi_uldivmod>
 800bd92:	4602      	mov	r2, r0
 800bd94:	460b      	mov	r3, r1
 800bd96:	4610      	mov	r0, r2
 800bd98:	4619      	mov	r1, r3
 800bd9a:	f04f 0200 	mov.w	r2, #0
 800bd9e:	f04f 0300 	mov.w	r3, #0
 800bda2:	020b      	lsls	r3, r1, #8
 800bda4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bda8:	0202      	lsls	r2, r0, #8
 800bdaa:	6979      	ldr	r1, [r7, #20]
 800bdac:	6849      	ldr	r1, [r1, #4]
 800bdae:	0849      	lsrs	r1, r1, #1
 800bdb0:	2000      	movs	r0, #0
 800bdb2:	460c      	mov	r4, r1
 800bdb4:	4605      	mov	r5, r0
 800bdb6:	eb12 0804 	adds.w	r8, r2, r4
 800bdba:	eb43 0905 	adc.w	r9, r3, r5
 800bdbe:	697b      	ldr	r3, [r7, #20]
 800bdc0:	685b      	ldr	r3, [r3, #4]
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	469a      	mov	sl, r3
 800bdc6:	4693      	mov	fp, r2
 800bdc8:	4652      	mov	r2, sl
 800bdca:	465b      	mov	r3, fp
 800bdcc:	4640      	mov	r0, r8
 800bdce:	4649      	mov	r1, r9
 800bdd0:	f7f4 fcaa 	bl	8000728 <__aeabi_uldivmod>
 800bdd4:	4602      	mov	r2, r0
 800bdd6:	460b      	mov	r3, r1
 800bdd8:	4613      	mov	r3, r2
 800bdda:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bde2:	d308      	bcc.n	800bdf6 <UART_SetConfig+0x79a>
 800bde4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bde6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bdea:	d204      	bcs.n	800bdf6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800bdec:	697b      	ldr	r3, [r7, #20]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bdf2:	60da      	str	r2, [r3, #12]
 800bdf4:	e17c      	b.n	800c0f0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bdfc:	e178      	b.n	800c0f0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bdfe:	697b      	ldr	r3, [r7, #20]
 800be00:	69db      	ldr	r3, [r3, #28]
 800be02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be06:	f040 80c5 	bne.w	800bf94 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800be0a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800be0e:	2b20      	cmp	r3, #32
 800be10:	dc48      	bgt.n	800bea4 <UART_SetConfig+0x848>
 800be12:	2b00      	cmp	r3, #0
 800be14:	db7b      	blt.n	800bf0e <UART_SetConfig+0x8b2>
 800be16:	2b20      	cmp	r3, #32
 800be18:	d879      	bhi.n	800bf0e <UART_SetConfig+0x8b2>
 800be1a:	a201      	add	r2, pc, #4	@ (adr r2, 800be20 <UART_SetConfig+0x7c4>)
 800be1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be20:	0800beab 	.word	0x0800beab
 800be24:	0800beb3 	.word	0x0800beb3
 800be28:	0800bf0f 	.word	0x0800bf0f
 800be2c:	0800bf0f 	.word	0x0800bf0f
 800be30:	0800bebb 	.word	0x0800bebb
 800be34:	0800bf0f 	.word	0x0800bf0f
 800be38:	0800bf0f 	.word	0x0800bf0f
 800be3c:	0800bf0f 	.word	0x0800bf0f
 800be40:	0800becb 	.word	0x0800becb
 800be44:	0800bf0f 	.word	0x0800bf0f
 800be48:	0800bf0f 	.word	0x0800bf0f
 800be4c:	0800bf0f 	.word	0x0800bf0f
 800be50:	0800bf0f 	.word	0x0800bf0f
 800be54:	0800bf0f 	.word	0x0800bf0f
 800be58:	0800bf0f 	.word	0x0800bf0f
 800be5c:	0800bf0f 	.word	0x0800bf0f
 800be60:	0800bedb 	.word	0x0800bedb
 800be64:	0800bf0f 	.word	0x0800bf0f
 800be68:	0800bf0f 	.word	0x0800bf0f
 800be6c:	0800bf0f 	.word	0x0800bf0f
 800be70:	0800bf0f 	.word	0x0800bf0f
 800be74:	0800bf0f 	.word	0x0800bf0f
 800be78:	0800bf0f 	.word	0x0800bf0f
 800be7c:	0800bf0f 	.word	0x0800bf0f
 800be80:	0800bf0f 	.word	0x0800bf0f
 800be84:	0800bf0f 	.word	0x0800bf0f
 800be88:	0800bf0f 	.word	0x0800bf0f
 800be8c:	0800bf0f 	.word	0x0800bf0f
 800be90:	0800bf0f 	.word	0x0800bf0f
 800be94:	0800bf0f 	.word	0x0800bf0f
 800be98:	0800bf0f 	.word	0x0800bf0f
 800be9c:	0800bf0f 	.word	0x0800bf0f
 800bea0:	0800bf01 	.word	0x0800bf01
 800bea4:	2b40      	cmp	r3, #64	@ 0x40
 800bea6:	d02e      	beq.n	800bf06 <UART_SetConfig+0x8aa>
 800bea8:	e031      	b.n	800bf0e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800beaa:	f7fc f887 	bl	8007fbc <HAL_RCC_GetPCLK1Freq>
 800beae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800beb0:	e033      	b.n	800bf1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800beb2:	f7fc f899 	bl	8007fe8 <HAL_RCC_GetPCLK2Freq>
 800beb6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800beb8:	e02f      	b.n	800bf1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800beba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bebe:	4618      	mov	r0, r3
 800bec0:	f7fd fac8 	bl	8009454 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bec8:	e027      	b.n	800bf1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800beca:	f107 0318 	add.w	r3, r7, #24
 800bece:	4618      	mov	r0, r3
 800bed0:	f7fd fc14 	bl	80096fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bed4:	69fb      	ldr	r3, [r7, #28]
 800bed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bed8:	e01f      	b.n	800bf1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800beda:	4b2d      	ldr	r3, [pc, #180]	@ (800bf90 <UART_SetConfig+0x934>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	f003 0320 	and.w	r3, r3, #32
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d009      	beq.n	800befa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bee6:	4b2a      	ldr	r3, [pc, #168]	@ (800bf90 <UART_SetConfig+0x934>)
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	08db      	lsrs	r3, r3, #3
 800beec:	f003 0303 	and.w	r3, r3, #3
 800bef0:	4a24      	ldr	r2, [pc, #144]	@ (800bf84 <UART_SetConfig+0x928>)
 800bef2:	fa22 f303 	lsr.w	r3, r2, r3
 800bef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bef8:	e00f      	b.n	800bf1a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800befa:	4b22      	ldr	r3, [pc, #136]	@ (800bf84 <UART_SetConfig+0x928>)
 800befc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800befe:	e00c      	b.n	800bf1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bf00:	4b21      	ldr	r3, [pc, #132]	@ (800bf88 <UART_SetConfig+0x92c>)
 800bf02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf04:	e009      	b.n	800bf1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bf0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf0c:	e005      	b.n	800bf1a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bf0e:	2300      	movs	r3, #0
 800bf10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bf12:	2301      	movs	r3, #1
 800bf14:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bf18:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bf1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	f000 80e7 	beq.w	800c0f0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf22:	697b      	ldr	r3, [r7, #20]
 800bf24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf26:	4a19      	ldr	r2, [pc, #100]	@ (800bf8c <UART_SetConfig+0x930>)
 800bf28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf2c:	461a      	mov	r2, r3
 800bf2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf30:	fbb3 f3f2 	udiv	r3, r3, r2
 800bf34:	005a      	lsls	r2, r3, #1
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	685b      	ldr	r3, [r3, #4]
 800bf3a:	085b      	lsrs	r3, r3, #1
 800bf3c:	441a      	add	r2, r3
 800bf3e:	697b      	ldr	r3, [r7, #20]
 800bf40:	685b      	ldr	r3, [r3, #4]
 800bf42:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf46:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf4a:	2b0f      	cmp	r3, #15
 800bf4c:	d916      	bls.n	800bf7c <UART_SetConfig+0x920>
 800bf4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf54:	d212      	bcs.n	800bf7c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bf56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf58:	b29b      	uxth	r3, r3
 800bf5a:	f023 030f 	bic.w	r3, r3, #15
 800bf5e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bf60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf62:	085b      	lsrs	r3, r3, #1
 800bf64:	b29b      	uxth	r3, r3
 800bf66:	f003 0307 	and.w	r3, r3, #7
 800bf6a:	b29a      	uxth	r2, r3
 800bf6c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bf6e:	4313      	orrs	r3, r2
 800bf70:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bf78:	60da      	str	r2, [r3, #12]
 800bf7a:	e0b9      	b.n	800c0f0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800bf7c:	2301      	movs	r3, #1
 800bf7e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bf82:	e0b5      	b.n	800c0f0 <UART_SetConfig+0xa94>
 800bf84:	03d09000 	.word	0x03d09000
 800bf88:	003d0900 	.word	0x003d0900
 800bf8c:	0801623c 	.word	0x0801623c
 800bf90:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800bf94:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bf98:	2b20      	cmp	r3, #32
 800bf9a:	dc49      	bgt.n	800c030 <UART_SetConfig+0x9d4>
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	db7c      	blt.n	800c09a <UART_SetConfig+0xa3e>
 800bfa0:	2b20      	cmp	r3, #32
 800bfa2:	d87a      	bhi.n	800c09a <UART_SetConfig+0xa3e>
 800bfa4:	a201      	add	r2, pc, #4	@ (adr r2, 800bfac <UART_SetConfig+0x950>)
 800bfa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfaa:	bf00      	nop
 800bfac:	0800c037 	.word	0x0800c037
 800bfb0:	0800c03f 	.word	0x0800c03f
 800bfb4:	0800c09b 	.word	0x0800c09b
 800bfb8:	0800c09b 	.word	0x0800c09b
 800bfbc:	0800c047 	.word	0x0800c047
 800bfc0:	0800c09b 	.word	0x0800c09b
 800bfc4:	0800c09b 	.word	0x0800c09b
 800bfc8:	0800c09b 	.word	0x0800c09b
 800bfcc:	0800c057 	.word	0x0800c057
 800bfd0:	0800c09b 	.word	0x0800c09b
 800bfd4:	0800c09b 	.word	0x0800c09b
 800bfd8:	0800c09b 	.word	0x0800c09b
 800bfdc:	0800c09b 	.word	0x0800c09b
 800bfe0:	0800c09b 	.word	0x0800c09b
 800bfe4:	0800c09b 	.word	0x0800c09b
 800bfe8:	0800c09b 	.word	0x0800c09b
 800bfec:	0800c067 	.word	0x0800c067
 800bff0:	0800c09b 	.word	0x0800c09b
 800bff4:	0800c09b 	.word	0x0800c09b
 800bff8:	0800c09b 	.word	0x0800c09b
 800bffc:	0800c09b 	.word	0x0800c09b
 800c000:	0800c09b 	.word	0x0800c09b
 800c004:	0800c09b 	.word	0x0800c09b
 800c008:	0800c09b 	.word	0x0800c09b
 800c00c:	0800c09b 	.word	0x0800c09b
 800c010:	0800c09b 	.word	0x0800c09b
 800c014:	0800c09b 	.word	0x0800c09b
 800c018:	0800c09b 	.word	0x0800c09b
 800c01c:	0800c09b 	.word	0x0800c09b
 800c020:	0800c09b 	.word	0x0800c09b
 800c024:	0800c09b 	.word	0x0800c09b
 800c028:	0800c09b 	.word	0x0800c09b
 800c02c:	0800c08d 	.word	0x0800c08d
 800c030:	2b40      	cmp	r3, #64	@ 0x40
 800c032:	d02e      	beq.n	800c092 <UART_SetConfig+0xa36>
 800c034:	e031      	b.n	800c09a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c036:	f7fb ffc1 	bl	8007fbc <HAL_RCC_GetPCLK1Freq>
 800c03a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c03c:	e033      	b.n	800c0a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c03e:	f7fb ffd3 	bl	8007fe8 <HAL_RCC_GetPCLK2Freq>
 800c042:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c044:	e02f      	b.n	800c0a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c046:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c04a:	4618      	mov	r0, r3
 800c04c:	f7fd fa02 	bl	8009454 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c054:	e027      	b.n	800c0a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c056:	f107 0318 	add.w	r3, r7, #24
 800c05a:	4618      	mov	r0, r3
 800c05c:	f7fd fb4e 	bl	80096fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c060:	69fb      	ldr	r3, [r7, #28]
 800c062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c064:	e01f      	b.n	800c0a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c066:	4b2d      	ldr	r3, [pc, #180]	@ (800c11c <UART_SetConfig+0xac0>)
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f003 0320 	and.w	r3, r3, #32
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d009      	beq.n	800c086 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c072:	4b2a      	ldr	r3, [pc, #168]	@ (800c11c <UART_SetConfig+0xac0>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	08db      	lsrs	r3, r3, #3
 800c078:	f003 0303 	and.w	r3, r3, #3
 800c07c:	4a28      	ldr	r2, [pc, #160]	@ (800c120 <UART_SetConfig+0xac4>)
 800c07e:	fa22 f303 	lsr.w	r3, r2, r3
 800c082:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c084:	e00f      	b.n	800c0a6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800c086:	4b26      	ldr	r3, [pc, #152]	@ (800c120 <UART_SetConfig+0xac4>)
 800c088:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c08a:	e00c      	b.n	800c0a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c08c:	4b25      	ldr	r3, [pc, #148]	@ (800c124 <UART_SetConfig+0xac8>)
 800c08e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c090:	e009      	b.n	800c0a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c092:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c096:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c098:	e005      	b.n	800c0a6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800c09a:	2300      	movs	r3, #0
 800c09c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c09e:	2301      	movs	r3, #1
 800c0a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c0a4:	bf00      	nop
    }

    if (pclk != 0U)
 800c0a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d021      	beq.n	800c0f0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0b0:	4a1d      	ldr	r2, [pc, #116]	@ (800c128 <UART_SetConfig+0xacc>)
 800c0b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c0b6:	461a      	mov	r2, r3
 800c0b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0ba:	fbb3 f2f2 	udiv	r2, r3, r2
 800c0be:	697b      	ldr	r3, [r7, #20]
 800c0c0:	685b      	ldr	r3, [r3, #4]
 800c0c2:	085b      	lsrs	r3, r3, #1
 800c0c4:	441a      	add	r2, r3
 800c0c6:	697b      	ldr	r3, [r7, #20]
 800c0c8:	685b      	ldr	r3, [r3, #4]
 800c0ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0ce:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c0d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0d2:	2b0f      	cmp	r3, #15
 800c0d4:	d909      	bls.n	800c0ea <UART_SetConfig+0xa8e>
 800c0d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c0dc:	d205      	bcs.n	800c0ea <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e0:	b29a      	uxth	r2, r3
 800c0e2:	697b      	ldr	r3, [r7, #20]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	60da      	str	r2, [r3, #12]
 800c0e8:	e002      	b.n	800c0f0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c0ea:	2301      	movs	r3, #1
 800c0ec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c0f0:	697b      	ldr	r3, [r7, #20]
 800c0f2:	2201      	movs	r2, #1
 800c0f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c0f8:	697b      	ldr	r3, [r7, #20]
 800c0fa:	2201      	movs	r2, #1
 800c0fc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	2200      	movs	r2, #0
 800c104:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	2200      	movs	r2, #0
 800c10a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c10c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800c110:	4618      	mov	r0, r3
 800c112:	3748      	adds	r7, #72	@ 0x48
 800c114:	46bd      	mov	sp, r7
 800c116:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c11a:	bf00      	nop
 800c11c:	58024400 	.word	0x58024400
 800c120:	03d09000 	.word	0x03d09000
 800c124:	003d0900 	.word	0x003d0900
 800c128:	0801623c 	.word	0x0801623c

0800c12c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c12c:	b480      	push	{r7}
 800c12e:	b083      	sub	sp, #12
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c138:	f003 0308 	and.w	r3, r3, #8
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d00a      	beq.n	800c156 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	685b      	ldr	r3, [r3, #4]
 800c146:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	430a      	orrs	r2, r1
 800c154:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c15a:	f003 0301 	and.w	r3, r3, #1
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d00a      	beq.n	800c178 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	685b      	ldr	r3, [r3, #4]
 800c168:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	430a      	orrs	r2, r1
 800c176:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c17c:	f003 0302 	and.w	r3, r3, #2
 800c180:	2b00      	cmp	r3, #0
 800c182:	d00a      	beq.n	800c19a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	685b      	ldr	r3, [r3, #4]
 800c18a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	430a      	orrs	r2, r1
 800c198:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c19e:	f003 0304 	and.w	r3, r3, #4
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d00a      	beq.n	800c1bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	685b      	ldr	r3, [r3, #4]
 800c1ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	430a      	orrs	r2, r1
 800c1ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1c0:	f003 0310 	and.w	r3, r3, #16
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d00a      	beq.n	800c1de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	689b      	ldr	r3, [r3, #8]
 800c1ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	430a      	orrs	r2, r1
 800c1dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1e2:	f003 0320 	and.w	r3, r3, #32
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d00a      	beq.n	800c200 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	689b      	ldr	r3, [r3, #8]
 800c1f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	430a      	orrs	r2, r1
 800c1fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d01a      	beq.n	800c242 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	685b      	ldr	r3, [r3, #4]
 800c212:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	430a      	orrs	r2, r1
 800c220:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c226:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c22a:	d10a      	bne.n	800c242 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	685b      	ldr	r3, [r3, #4]
 800c232:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	430a      	orrs	r2, r1
 800c240:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c246:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d00a      	beq.n	800c264 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	685b      	ldr	r3, [r3, #4]
 800c254:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	430a      	orrs	r2, r1
 800c262:	605a      	str	r2, [r3, #4]
  }
}
 800c264:	bf00      	nop
 800c266:	370c      	adds	r7, #12
 800c268:	46bd      	mov	sp, r7
 800c26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26e:	4770      	bx	lr

0800c270 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b098      	sub	sp, #96	@ 0x60
 800c274:	af02      	add	r7, sp, #8
 800c276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2200      	movs	r2, #0
 800c27c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c280:	f7f8 ffb8 	bl	80051f4 <HAL_GetTick>
 800c284:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	f003 0308 	and.w	r3, r3, #8
 800c290:	2b08      	cmp	r3, #8
 800c292:	d12f      	bne.n	800c2f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c294:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c298:	9300      	str	r3, [sp, #0]
 800c29a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c29c:	2200      	movs	r2, #0
 800c29e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c2a2:	6878      	ldr	r0, [r7, #4]
 800c2a4:	f000 f88e 	bl	800c3c4 <UART_WaitOnFlagUntilTimeout>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d022      	beq.n	800c2f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2b6:	e853 3f00 	ldrex	r3, [r3]
 800c2ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c2bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c2c2:	653b      	str	r3, [r7, #80]	@ 0x50
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	461a      	mov	r2, r3
 800c2ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c2d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c2d4:	e841 2300 	strex	r3, r2, [r1]
 800c2d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c2da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d1e6      	bne.n	800c2ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	2220      	movs	r2, #32
 800c2e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c2f0:	2303      	movs	r3, #3
 800c2f2:	e063      	b.n	800c3bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f003 0304 	and.w	r3, r3, #4
 800c2fe:	2b04      	cmp	r3, #4
 800c300:	d149      	bne.n	800c396 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c302:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c306:	9300      	str	r3, [sp, #0]
 800c308:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c30a:	2200      	movs	r2, #0
 800c30c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f000 f857 	bl	800c3c4 <UART_WaitOnFlagUntilTimeout>
 800c316:	4603      	mov	r3, r0
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d03c      	beq.n	800c396 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c324:	e853 3f00 	ldrex	r3, [r3]
 800c328:	623b      	str	r3, [r7, #32]
   return(result);
 800c32a:	6a3b      	ldr	r3, [r7, #32]
 800c32c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c330:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	461a      	mov	r2, r3
 800c338:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c33a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c33c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c33e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c342:	e841 2300 	strex	r3, r2, [r1]
 800c346:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d1e6      	bne.n	800c31c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	3308      	adds	r3, #8
 800c354:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c356:	693b      	ldr	r3, [r7, #16]
 800c358:	e853 3f00 	ldrex	r3, [r3]
 800c35c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	f023 0301 	bic.w	r3, r3, #1
 800c364:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	3308      	adds	r3, #8
 800c36c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c36e:	61fa      	str	r2, [r7, #28]
 800c370:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c372:	69b9      	ldr	r1, [r7, #24]
 800c374:	69fa      	ldr	r2, [r7, #28]
 800c376:	e841 2300 	strex	r3, r2, [r1]
 800c37a:	617b      	str	r3, [r7, #20]
   return(result);
 800c37c:	697b      	ldr	r3, [r7, #20]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d1e5      	bne.n	800c34e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2220      	movs	r2, #32
 800c386:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2200      	movs	r2, #0
 800c38e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c392:	2303      	movs	r3, #3
 800c394:	e012      	b.n	800c3bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	2220      	movs	r2, #32
 800c39a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2220      	movs	r2, #32
 800c3a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c3ba:	2300      	movs	r3, #0
}
 800c3bc:	4618      	mov	r0, r3
 800c3be:	3758      	adds	r7, #88	@ 0x58
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd80      	pop	{r7, pc}

0800c3c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b084      	sub	sp, #16
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	60f8      	str	r0, [r7, #12]
 800c3cc:	60b9      	str	r1, [r7, #8]
 800c3ce:	603b      	str	r3, [r7, #0]
 800c3d0:	4613      	mov	r3, r2
 800c3d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c3d4:	e04f      	b.n	800c476 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c3d6:	69bb      	ldr	r3, [r7, #24]
 800c3d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3dc:	d04b      	beq.n	800c476 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c3de:	f7f8 ff09 	bl	80051f4 <HAL_GetTick>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	1ad3      	subs	r3, r2, r3
 800c3e8:	69ba      	ldr	r2, [r7, #24]
 800c3ea:	429a      	cmp	r2, r3
 800c3ec:	d302      	bcc.n	800c3f4 <UART_WaitOnFlagUntilTimeout+0x30>
 800c3ee:	69bb      	ldr	r3, [r7, #24]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d101      	bne.n	800c3f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c3f4:	2303      	movs	r3, #3
 800c3f6:	e04e      	b.n	800c496 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	f003 0304 	and.w	r3, r3, #4
 800c402:	2b00      	cmp	r3, #0
 800c404:	d037      	beq.n	800c476 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c406:	68bb      	ldr	r3, [r7, #8]
 800c408:	2b80      	cmp	r3, #128	@ 0x80
 800c40a:	d034      	beq.n	800c476 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c40c:	68bb      	ldr	r3, [r7, #8]
 800c40e:	2b40      	cmp	r3, #64	@ 0x40
 800c410:	d031      	beq.n	800c476 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	69db      	ldr	r3, [r3, #28]
 800c418:	f003 0308 	and.w	r3, r3, #8
 800c41c:	2b08      	cmp	r3, #8
 800c41e:	d110      	bne.n	800c442 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	2208      	movs	r2, #8
 800c426:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c428:	68f8      	ldr	r0, [r7, #12]
 800c42a:	f000 f95b 	bl	800c6e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	2208      	movs	r2, #8
 800c432:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	2200      	movs	r2, #0
 800c43a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c43e:	2301      	movs	r3, #1
 800c440:	e029      	b.n	800c496 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	69db      	ldr	r3, [r3, #28]
 800c448:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c44c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c450:	d111      	bne.n	800c476 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c45a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c45c:	68f8      	ldr	r0, [r7, #12]
 800c45e:	f000 f941 	bl	800c6e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	2220      	movs	r2, #32
 800c466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	2200      	movs	r2, #0
 800c46e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c472:	2303      	movs	r3, #3
 800c474:	e00f      	b.n	800c496 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	69da      	ldr	r2, [r3, #28]
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	4013      	ands	r3, r2
 800c480:	68ba      	ldr	r2, [r7, #8]
 800c482:	429a      	cmp	r2, r3
 800c484:	bf0c      	ite	eq
 800c486:	2301      	moveq	r3, #1
 800c488:	2300      	movne	r3, #0
 800c48a:	b2db      	uxtb	r3, r3
 800c48c:	461a      	mov	r2, r3
 800c48e:	79fb      	ldrb	r3, [r7, #7]
 800c490:	429a      	cmp	r2, r3
 800c492:	d0a0      	beq.n	800c3d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c494:	2300      	movs	r3, #0
}
 800c496:	4618      	mov	r0, r3
 800c498:	3710      	adds	r7, #16
 800c49a:	46bd      	mov	sp, r7
 800c49c:	bd80      	pop	{r7, pc}
	...

0800c4a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b0a3      	sub	sp, #140	@ 0x8c
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	60f8      	str	r0, [r7, #12]
 800c4a8:	60b9      	str	r1, [r7, #8]
 800c4aa:	4613      	mov	r3, r2
 800c4ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	68ba      	ldr	r2, [r7, #8]
 800c4b2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	88fa      	ldrh	r2, [r7, #6]
 800c4b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	88fa      	ldrh	r2, [r7, #6]
 800c4c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	689b      	ldr	r3, [r3, #8]
 800c4ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c4d2:	d10e      	bne.n	800c4f2 <UART_Start_Receive_IT+0x52>
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	691b      	ldr	r3, [r3, #16]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d105      	bne.n	800c4e8 <UART_Start_Receive_IT+0x48>
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800c4e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c4e6:	e02d      	b.n	800c544 <UART_Start_Receive_IT+0xa4>
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	22ff      	movs	r2, #255	@ 0xff
 800c4ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c4f0:	e028      	b.n	800c544 <UART_Start_Receive_IT+0xa4>
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	689b      	ldr	r3, [r3, #8]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d10d      	bne.n	800c516 <UART_Start_Receive_IT+0x76>
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	691b      	ldr	r3, [r3, #16]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d104      	bne.n	800c50c <UART_Start_Receive_IT+0x6c>
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	22ff      	movs	r2, #255	@ 0xff
 800c506:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c50a:	e01b      	b.n	800c544 <UART_Start_Receive_IT+0xa4>
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	227f      	movs	r2, #127	@ 0x7f
 800c510:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c514:	e016      	b.n	800c544 <UART_Start_Receive_IT+0xa4>
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	689b      	ldr	r3, [r3, #8]
 800c51a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c51e:	d10d      	bne.n	800c53c <UART_Start_Receive_IT+0x9c>
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	691b      	ldr	r3, [r3, #16]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d104      	bne.n	800c532 <UART_Start_Receive_IT+0x92>
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	227f      	movs	r2, #127	@ 0x7f
 800c52c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c530:	e008      	b.n	800c544 <UART_Start_Receive_IT+0xa4>
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	223f      	movs	r2, #63	@ 0x3f
 800c536:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c53a:	e003      	b.n	800c544 <UART_Start_Receive_IT+0xa4>
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	2200      	movs	r2, #0
 800c540:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	2200      	movs	r2, #0
 800c548:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	2222      	movs	r2, #34	@ 0x22
 800c550:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	3308      	adds	r3, #8
 800c55a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c55c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c55e:	e853 3f00 	ldrex	r3, [r3]
 800c562:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c564:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c566:	f043 0301 	orr.w	r3, r3, #1
 800c56a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	3308      	adds	r3, #8
 800c574:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c578:	673a      	str	r2, [r7, #112]	@ 0x70
 800c57a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c57c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c57e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c580:	e841 2300 	strex	r3, r2, [r1]
 800c584:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800c586:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d1e3      	bne.n	800c554 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c590:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c594:	d14f      	bne.n	800c636 <UART_Start_Receive_IT+0x196>
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c59c:	88fa      	ldrh	r2, [r7, #6]
 800c59e:	429a      	cmp	r2, r3
 800c5a0:	d349      	bcc.n	800c636 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	689b      	ldr	r3, [r3, #8]
 800c5a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5aa:	d107      	bne.n	800c5bc <UART_Start_Receive_IT+0x11c>
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	691b      	ldr	r3, [r3, #16]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d103      	bne.n	800c5bc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	4a47      	ldr	r2, [pc, #284]	@ (800c6d4 <UART_Start_Receive_IT+0x234>)
 800c5b8:	675a      	str	r2, [r3, #116]	@ 0x74
 800c5ba:	e002      	b.n	800c5c2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	4a46      	ldr	r2, [pc, #280]	@ (800c6d8 <UART_Start_Receive_IT+0x238>)
 800c5c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	691b      	ldr	r3, [r3, #16]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d01a      	beq.n	800c600 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5d2:	e853 3f00 	ldrex	r3, [r3]
 800c5d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c5d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c5da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c5de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	461a      	mov	r2, r3
 800c5e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c5ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c5ee:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5f0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c5f2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c5f4:	e841 2300 	strex	r3, r2, [r1]
 800c5f8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c5fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d1e4      	bne.n	800c5ca <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	3308      	adds	r3, #8
 800c606:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c60a:	e853 3f00 	ldrex	r3, [r3]
 800c60e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c612:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c616:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	3308      	adds	r3, #8
 800c61e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c620:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c622:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c624:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c626:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c628:	e841 2300 	strex	r3, r2, [r1]
 800c62c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c62e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c630:	2b00      	cmp	r3, #0
 800c632:	d1e5      	bne.n	800c600 <UART_Start_Receive_IT+0x160>
 800c634:	e046      	b.n	800c6c4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	689b      	ldr	r3, [r3, #8]
 800c63a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c63e:	d107      	bne.n	800c650 <UART_Start_Receive_IT+0x1b0>
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	691b      	ldr	r3, [r3, #16]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d103      	bne.n	800c650 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	4a24      	ldr	r2, [pc, #144]	@ (800c6dc <UART_Start_Receive_IT+0x23c>)
 800c64c:	675a      	str	r2, [r3, #116]	@ 0x74
 800c64e:	e002      	b.n	800c656 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	4a23      	ldr	r2, [pc, #140]	@ (800c6e0 <UART_Start_Receive_IT+0x240>)
 800c654:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	691b      	ldr	r3, [r3, #16]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d019      	beq.n	800c692 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c666:	e853 3f00 	ldrex	r3, [r3]
 800c66a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c66c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c66e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c672:	677b      	str	r3, [r7, #116]	@ 0x74
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	461a      	mov	r2, r3
 800c67a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c67c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c67e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c680:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c682:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c684:	e841 2300 	strex	r3, r2, [r1]
 800c688:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c68a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d1e6      	bne.n	800c65e <UART_Start_Receive_IT+0x1be>
 800c690:	e018      	b.n	800c6c4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c698:	697b      	ldr	r3, [r7, #20]
 800c69a:	e853 3f00 	ldrex	r3, [r3]
 800c69e:	613b      	str	r3, [r7, #16]
   return(result);
 800c6a0:	693b      	ldr	r3, [r7, #16]
 800c6a2:	f043 0320 	orr.w	r3, r3, #32
 800c6a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	461a      	mov	r2, r3
 800c6ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c6b0:	623b      	str	r3, [r7, #32]
 800c6b2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6b4:	69f9      	ldr	r1, [r7, #28]
 800c6b6:	6a3a      	ldr	r2, [r7, #32]
 800c6b8:	e841 2300 	strex	r3, r2, [r1]
 800c6bc:	61bb      	str	r3, [r7, #24]
   return(result);
 800c6be:	69bb      	ldr	r3, [r7, #24]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d1e6      	bne.n	800c692 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800c6c4:	2300      	movs	r3, #0
}
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	378c      	adds	r7, #140	@ 0x8c
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d0:	4770      	bx	lr
 800c6d2:	bf00      	nop
 800c6d4:	0800cf01 	.word	0x0800cf01
 800c6d8:	0800cb9d 	.word	0x0800cb9d
 800c6dc:	0800c9e5 	.word	0x0800c9e5
 800c6e0:	0800c82d 	.word	0x0800c82d

0800c6e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c6e4:	b480      	push	{r7}
 800c6e6:	b095      	sub	sp, #84	@ 0x54
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6f4:	e853 3f00 	ldrex	r3, [r3]
 800c6f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c700:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	461a      	mov	r2, r3
 800c708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c70a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c70c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c70e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c710:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c712:	e841 2300 	strex	r3, r2, [r1]
 800c716:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d1e6      	bne.n	800c6ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	3308      	adds	r3, #8
 800c724:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c726:	6a3b      	ldr	r3, [r7, #32]
 800c728:	e853 3f00 	ldrex	r3, [r3]
 800c72c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c72e:	69fa      	ldr	r2, [r7, #28]
 800c730:	4b1e      	ldr	r3, [pc, #120]	@ (800c7ac <UART_EndRxTransfer+0xc8>)
 800c732:	4013      	ands	r3, r2
 800c734:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	3308      	adds	r3, #8
 800c73c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c73e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c740:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c742:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c744:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c746:	e841 2300 	strex	r3, r2, [r1]
 800c74a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c74c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d1e5      	bne.n	800c71e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c756:	2b01      	cmp	r3, #1
 800c758:	d118      	bne.n	800c78c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	e853 3f00 	ldrex	r3, [r3]
 800c766:	60bb      	str	r3, [r7, #8]
   return(result);
 800c768:	68bb      	ldr	r3, [r7, #8]
 800c76a:	f023 0310 	bic.w	r3, r3, #16
 800c76e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	461a      	mov	r2, r3
 800c776:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c778:	61bb      	str	r3, [r7, #24]
 800c77a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c77c:	6979      	ldr	r1, [r7, #20]
 800c77e:	69ba      	ldr	r2, [r7, #24]
 800c780:	e841 2300 	strex	r3, r2, [r1]
 800c784:	613b      	str	r3, [r7, #16]
   return(result);
 800c786:	693b      	ldr	r3, [r7, #16]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d1e6      	bne.n	800c75a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2220      	movs	r2, #32
 800c790:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2200      	movs	r2, #0
 800c798:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	2200      	movs	r2, #0
 800c79e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c7a0:	bf00      	nop
 800c7a2:	3754      	adds	r7, #84	@ 0x54
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7aa:	4770      	bx	lr
 800c7ac:	effffffe 	.word	0xeffffffe

0800c7b0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b084      	sub	sp, #16
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c7c6:	68f8      	ldr	r0, [r7, #12]
 800c7c8:	f7fe ff32 	bl	800b630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c7cc:	bf00      	nop
 800c7ce:	3710      	adds	r7, #16
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	bd80      	pop	{r7, pc}

0800c7d4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b088      	sub	sp, #32
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	e853 3f00 	ldrex	r3, [r3]
 800c7e8:	60bb      	str	r3, [r7, #8]
   return(result);
 800c7ea:	68bb      	ldr	r3, [r7, #8]
 800c7ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7f0:	61fb      	str	r3, [r7, #28]
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	461a      	mov	r2, r3
 800c7f8:	69fb      	ldr	r3, [r7, #28]
 800c7fa:	61bb      	str	r3, [r7, #24]
 800c7fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7fe:	6979      	ldr	r1, [r7, #20]
 800c800:	69ba      	ldr	r2, [r7, #24]
 800c802:	e841 2300 	strex	r3, r2, [r1]
 800c806:	613b      	str	r3, [r7, #16]
   return(result);
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d1e6      	bne.n	800c7dc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	2220      	movs	r2, #32
 800c812:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	2200      	movs	r2, #0
 800c81a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c81c:	6878      	ldr	r0, [r7, #4]
 800c81e:	f7fe fefd 	bl	800b61c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c822:	bf00      	nop
 800c824:	3720      	adds	r7, #32
 800c826:	46bd      	mov	sp, r7
 800c828:	bd80      	pop	{r7, pc}
	...

0800c82c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b09c      	sub	sp, #112	@ 0x70
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c83a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c844:	2b22      	cmp	r3, #34	@ 0x22
 800c846:	f040 80be 	bne.w	800c9c6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c850:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c854:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c858:	b2d9      	uxtb	r1, r3
 800c85a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c85e:	b2da      	uxtb	r2, r3
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c864:	400a      	ands	r2, r1
 800c866:	b2d2      	uxtb	r2, r2
 800c868:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c86e:	1c5a      	adds	r2, r3, #1
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c87a:	b29b      	uxth	r3, r3
 800c87c:	3b01      	subs	r3, #1
 800c87e:	b29a      	uxth	r2, r3
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c88c:	b29b      	uxth	r3, r3
 800c88e:	2b00      	cmp	r3, #0
 800c890:	f040 80a1 	bne.w	800c9d6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c89a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c89c:	e853 3f00 	ldrex	r3, [r3]
 800c8a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c8a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c8a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c8a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	461a      	mov	r2, r3
 800c8b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c8b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c8b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c8ba:	e841 2300 	strex	r3, r2, [r1]
 800c8be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c8c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d1e6      	bne.n	800c894 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	3308      	adds	r3, #8
 800c8cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8d0:	e853 3f00 	ldrex	r3, [r3]
 800c8d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c8d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8d8:	f023 0301 	bic.w	r3, r3, #1
 800c8dc:	667b      	str	r3, [r7, #100]	@ 0x64
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	3308      	adds	r3, #8
 800c8e4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c8e6:	647a      	str	r2, [r7, #68]	@ 0x44
 800c8e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c8ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c8ee:	e841 2300 	strex	r3, r2, [r1]
 800c8f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c8f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d1e5      	bne.n	800c8c6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	2220      	movs	r2, #32
 800c8fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	2200      	movs	r2, #0
 800c906:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2200      	movs	r2, #0
 800c90c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	4a33      	ldr	r2, [pc, #204]	@ (800c9e0 <UART_RxISR_8BIT+0x1b4>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d01f      	beq.n	800c958 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	685b      	ldr	r3, [r3, #4]
 800c91e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c922:	2b00      	cmp	r3, #0
 800c924:	d018      	beq.n	800c958 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c92e:	e853 3f00 	ldrex	r3, [r3]
 800c932:	623b      	str	r3, [r7, #32]
   return(result);
 800c934:	6a3b      	ldr	r3, [r7, #32]
 800c936:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c93a:	663b      	str	r3, [r7, #96]	@ 0x60
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	461a      	mov	r2, r3
 800c942:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c944:	633b      	str	r3, [r7, #48]	@ 0x30
 800c946:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c948:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c94a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c94c:	e841 2300 	strex	r3, r2, [r1]
 800c950:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c954:	2b00      	cmp	r3, #0
 800c956:	d1e6      	bne.n	800c926 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c95c:	2b01      	cmp	r3, #1
 800c95e:	d12e      	bne.n	800c9be <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2200      	movs	r2, #0
 800c964:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c96c:	693b      	ldr	r3, [r7, #16]
 800c96e:	e853 3f00 	ldrex	r3, [r3]
 800c972:	60fb      	str	r3, [r7, #12]
   return(result);
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	f023 0310 	bic.w	r3, r3, #16
 800c97a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	461a      	mov	r2, r3
 800c982:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c984:	61fb      	str	r3, [r7, #28]
 800c986:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c988:	69b9      	ldr	r1, [r7, #24]
 800c98a:	69fa      	ldr	r2, [r7, #28]
 800c98c:	e841 2300 	strex	r3, r2, [r1]
 800c990:	617b      	str	r3, [r7, #20]
   return(result);
 800c992:	697b      	ldr	r3, [r7, #20]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d1e6      	bne.n	800c966 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	69db      	ldr	r3, [r3, #28]
 800c99e:	f003 0310 	and.w	r3, r3, #16
 800c9a2:	2b10      	cmp	r3, #16
 800c9a4:	d103      	bne.n	800c9ae <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	2210      	movs	r2, #16
 800c9ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c9b4:	4619      	mov	r1, r3
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f7fe fe44 	bl	800b644 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c9bc:	e00b      	b.n	800c9d6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f7f6 fe26 	bl	8003610 <HAL_UART_RxCpltCallback>
}
 800c9c4:	e007      	b.n	800c9d6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	699a      	ldr	r2, [r3, #24]
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	f042 0208 	orr.w	r2, r2, #8
 800c9d4:	619a      	str	r2, [r3, #24]
}
 800c9d6:	bf00      	nop
 800c9d8:	3770      	adds	r7, #112	@ 0x70
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
 800c9de:	bf00      	nop
 800c9e0:	58000c00 	.word	0x58000c00

0800c9e4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b09c      	sub	sp, #112	@ 0x70
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c9f2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c9fc:	2b22      	cmp	r3, #34	@ 0x22
 800c9fe:	f040 80be 	bne.w	800cb7e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca08:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca10:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800ca12:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800ca16:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ca1a:	4013      	ands	r3, r2
 800ca1c:	b29a      	uxth	r2, r3
 800ca1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca20:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca26:	1c9a      	adds	r2, r3, #2
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca32:	b29b      	uxth	r3, r3
 800ca34:	3b01      	subs	r3, #1
 800ca36:	b29a      	uxth	r2, r3
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca44:	b29b      	uxth	r3, r3
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	f040 80a1 	bne.w	800cb8e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca54:	e853 3f00 	ldrex	r3, [r3]
 800ca58:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ca5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ca60:	667b      	str	r3, [r7, #100]	@ 0x64
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	461a      	mov	r2, r3
 800ca68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca6a:	657b      	str	r3, [r7, #84]	@ 0x54
 800ca6c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca6e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ca70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ca72:	e841 2300 	strex	r3, r2, [r1]
 800ca76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ca78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d1e6      	bne.n	800ca4c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	3308      	adds	r3, #8
 800ca84:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca88:	e853 3f00 	ldrex	r3, [r3]
 800ca8c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ca8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca90:	f023 0301 	bic.w	r3, r3, #1
 800ca94:	663b      	str	r3, [r7, #96]	@ 0x60
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	3308      	adds	r3, #8
 800ca9c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ca9e:	643a      	str	r2, [r7, #64]	@ 0x40
 800caa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caa2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800caa4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800caa6:	e841 2300 	strex	r3, r2, [r1]
 800caaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800caac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d1e5      	bne.n	800ca7e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	2220      	movs	r2, #32
 800cab6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	2200      	movs	r2, #0
 800cabe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2200      	movs	r2, #0
 800cac4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	4a33      	ldr	r2, [pc, #204]	@ (800cb98 <UART_RxISR_16BIT+0x1b4>)
 800cacc:	4293      	cmp	r3, r2
 800cace:	d01f      	beq.n	800cb10 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	685b      	ldr	r3, [r3, #4]
 800cad6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d018      	beq.n	800cb10 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cae4:	6a3b      	ldr	r3, [r7, #32]
 800cae6:	e853 3f00 	ldrex	r3, [r3]
 800caea:	61fb      	str	r3, [r7, #28]
   return(result);
 800caec:	69fb      	ldr	r3, [r7, #28]
 800caee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800caf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	461a      	mov	r2, r3
 800cafa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cafc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cafe:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cb02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb04:	e841 2300 	strex	r3, r2, [r1]
 800cb08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cb0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d1e6      	bne.n	800cade <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	d12e      	bne.n	800cb76 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	e853 3f00 	ldrex	r3, [r3]
 800cb2a:	60bb      	str	r3, [r7, #8]
   return(result);
 800cb2c:	68bb      	ldr	r3, [r7, #8]
 800cb2e:	f023 0310 	bic.w	r3, r3, #16
 800cb32:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	461a      	mov	r2, r3
 800cb3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cb3c:	61bb      	str	r3, [r7, #24]
 800cb3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb40:	6979      	ldr	r1, [r7, #20]
 800cb42:	69ba      	ldr	r2, [r7, #24]
 800cb44:	e841 2300 	strex	r3, r2, [r1]
 800cb48:	613b      	str	r3, [r7, #16]
   return(result);
 800cb4a:	693b      	ldr	r3, [r7, #16]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d1e6      	bne.n	800cb1e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	69db      	ldr	r3, [r3, #28]
 800cb56:	f003 0310 	and.w	r3, r3, #16
 800cb5a:	2b10      	cmp	r3, #16
 800cb5c:	d103      	bne.n	800cb66 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	2210      	movs	r2, #16
 800cb64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cb6c:	4619      	mov	r1, r3
 800cb6e:	6878      	ldr	r0, [r7, #4]
 800cb70:	f7fe fd68 	bl	800b644 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cb74:	e00b      	b.n	800cb8e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f7f6 fd4a 	bl	8003610 <HAL_UART_RxCpltCallback>
}
 800cb7c:	e007      	b.n	800cb8e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	699a      	ldr	r2, [r3, #24]
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	f042 0208 	orr.w	r2, r2, #8
 800cb8c:	619a      	str	r2, [r3, #24]
}
 800cb8e:	bf00      	nop
 800cb90:	3770      	adds	r7, #112	@ 0x70
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
 800cb96:	bf00      	nop
 800cb98:	58000c00 	.word	0x58000c00

0800cb9c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b0ac      	sub	sp, #176	@ 0xb0
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cbaa:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	69db      	ldr	r3, [r3, #28]
 800cbb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	689b      	ldr	r3, [r3, #8]
 800cbc8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cbd2:	2b22      	cmp	r3, #34	@ 0x22
 800cbd4:	f040 8181 	bne.w	800ceda <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cbde:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cbe2:	e124      	b.n	800ce2e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbea:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cbee:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800cbf2:	b2d9      	uxtb	r1, r3
 800cbf4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800cbf8:	b2da      	uxtb	r2, r3
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbfe:	400a      	ands	r2, r1
 800cc00:	b2d2      	uxtb	r2, r2
 800cc02:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc08:	1c5a      	adds	r2, r3, #1
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc14:	b29b      	uxth	r3, r3
 800cc16:	3b01      	subs	r3, #1
 800cc18:	b29a      	uxth	r2, r3
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	69db      	ldr	r3, [r3, #28]
 800cc26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cc2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc2e:	f003 0307 	and.w	r3, r3, #7
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d053      	beq.n	800ccde <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cc36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc3a:	f003 0301 	and.w	r3, r3, #1
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d011      	beq.n	800cc66 <UART_RxISR_8BIT_FIFOEN+0xca>
 800cc42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cc46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d00b      	beq.n	800cc66 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	2201      	movs	r2, #1
 800cc54:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc5c:	f043 0201 	orr.w	r2, r3, #1
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cc66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc6a:	f003 0302 	and.w	r3, r3, #2
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d011      	beq.n	800cc96 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800cc72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cc76:	f003 0301 	and.w	r3, r3, #1
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d00b      	beq.n	800cc96 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	2202      	movs	r2, #2
 800cc84:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc8c:	f043 0204 	orr.w	r2, r3, #4
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cc96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc9a:	f003 0304 	and.w	r3, r3, #4
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d011      	beq.n	800ccc6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800cca2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cca6:	f003 0301 	and.w	r3, r3, #1
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d00b      	beq.n	800ccc6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	2204      	movs	r2, #4
 800ccb4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ccbc:	f043 0202 	orr.w	r2, r3, #2
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d006      	beq.n	800ccde <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ccd0:	6878      	ldr	r0, [r7, #4]
 800ccd2:	f7fe fcad 	bl	800b630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2200      	movs	r2, #0
 800ccda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cce4:	b29b      	uxth	r3, r3
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	f040 80a1 	bne.w	800ce2e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccf2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ccf4:	e853 3f00 	ldrex	r3, [r3]
 800ccf8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800ccfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ccfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	461a      	mov	r2, r3
 800cd0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cd0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cd10:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd12:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800cd14:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cd16:	e841 2300 	strex	r3, r2, [r1]
 800cd1a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800cd1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d1e4      	bne.n	800ccec <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	3308      	adds	r3, #8
 800cd28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd2c:	e853 3f00 	ldrex	r3, [r3]
 800cd30:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800cd32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cd34:	4b6f      	ldr	r3, [pc, #444]	@ (800cef4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800cd36:	4013      	ands	r3, r2
 800cd38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	3308      	adds	r3, #8
 800cd42:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cd46:	66ba      	str	r2, [r7, #104]	@ 0x68
 800cd48:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd4a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800cd4c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cd4e:	e841 2300 	strex	r3, r2, [r1]
 800cd52:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800cd54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d1e3      	bne.n	800cd22 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2220      	movs	r2, #32
 800cd5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2200      	movs	r2, #0
 800cd66:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	4a61      	ldr	r2, [pc, #388]	@ (800cef8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800cd74:	4293      	cmp	r3, r2
 800cd76:	d021      	beq.n	800cdbc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	685b      	ldr	r3, [r3, #4]
 800cd7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d01a      	beq.n	800cdbc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd8e:	e853 3f00 	ldrex	r3, [r3]
 800cd92:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cd94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cd9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	461a      	mov	r2, r3
 800cda4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cda8:	657b      	str	r3, [r7, #84]	@ 0x54
 800cdaa:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdac:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cdae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cdb0:	e841 2300 	strex	r3, r2, [r1]
 800cdb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cdb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d1e4      	bne.n	800cd86 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cdc0:	2b01      	cmp	r3, #1
 800cdc2:	d130      	bne.n	800ce26 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdd2:	e853 3f00 	ldrex	r3, [r3]
 800cdd6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cdd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdda:	f023 0310 	bic.w	r3, r3, #16
 800cdde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	461a      	mov	r2, r3
 800cde8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cdec:	643b      	str	r3, [r7, #64]	@ 0x40
 800cdee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdf0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cdf2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cdf4:	e841 2300 	strex	r3, r2, [r1]
 800cdf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cdfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d1e4      	bne.n	800cdca <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	69db      	ldr	r3, [r3, #28]
 800ce06:	f003 0310 	and.w	r3, r3, #16
 800ce0a:	2b10      	cmp	r3, #16
 800ce0c:	d103      	bne.n	800ce16 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	2210      	movs	r2, #16
 800ce14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ce1c:	4619      	mov	r1, r3
 800ce1e:	6878      	ldr	r0, [r7, #4]
 800ce20:	f7fe fc10 	bl	800b644 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ce24:	e00e      	b.n	800ce44 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800ce26:	6878      	ldr	r0, [r7, #4]
 800ce28:	f7f6 fbf2 	bl	8003610 <HAL_UART_RxCpltCallback>
        break;
 800ce2c:	e00a      	b.n	800ce44 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ce2e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d006      	beq.n	800ce44 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800ce36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce3a:	f003 0320 	and.w	r3, r3, #32
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	f47f aed0 	bne.w	800cbe4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ce4a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ce4e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d049      	beq.n	800ceea <UART_RxISR_8BIT_FIFOEN+0x34e>
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ce5c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ce60:	429a      	cmp	r2, r3
 800ce62:	d242      	bcs.n	800ceea <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	3308      	adds	r3, #8
 800ce6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce6c:	6a3b      	ldr	r3, [r7, #32]
 800ce6e:	e853 3f00 	ldrex	r3, [r3]
 800ce72:	61fb      	str	r3, [r7, #28]
   return(result);
 800ce74:	69fb      	ldr	r3, [r7, #28]
 800ce76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ce7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	3308      	adds	r3, #8
 800ce84:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ce88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ce8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ce8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce90:	e841 2300 	strex	r3, r2, [r1]
 800ce94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ce96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d1e3      	bne.n	800ce64 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	4a17      	ldr	r2, [pc, #92]	@ (800cefc <UART_RxISR_8BIT_FIFOEN+0x360>)
 800cea0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	e853 3f00 	ldrex	r3, [r3]
 800ceae:	60bb      	str	r3, [r7, #8]
   return(result);
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	f043 0320 	orr.w	r3, r3, #32
 800ceb6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	461a      	mov	r2, r3
 800cec0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cec4:	61bb      	str	r3, [r7, #24]
 800cec6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cec8:	6979      	ldr	r1, [r7, #20]
 800ceca:	69ba      	ldr	r2, [r7, #24]
 800cecc:	e841 2300 	strex	r3, r2, [r1]
 800ced0:	613b      	str	r3, [r7, #16]
   return(result);
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d1e4      	bne.n	800cea2 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ced8:	e007      	b.n	800ceea <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	699a      	ldr	r2, [r3, #24]
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	f042 0208 	orr.w	r2, r2, #8
 800cee8:	619a      	str	r2, [r3, #24]
}
 800ceea:	bf00      	nop
 800ceec:	37b0      	adds	r7, #176	@ 0xb0
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bd80      	pop	{r7, pc}
 800cef2:	bf00      	nop
 800cef4:	effffffe 	.word	0xeffffffe
 800cef8:	58000c00 	.word	0x58000c00
 800cefc:	0800c82d 	.word	0x0800c82d

0800cf00 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b0ae      	sub	sp, #184	@ 0xb8
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cf0e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	69db      	ldr	r3, [r3, #28]
 800cf18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	689b      	ldr	r3, [r3, #8]
 800cf2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cf36:	2b22      	cmp	r3, #34	@ 0x22
 800cf38:	f040 8185 	bne.w	800d246 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cf42:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cf46:	e128      	b.n	800d19a <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf4e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800cf5a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800cf5e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800cf62:	4013      	ands	r3, r2
 800cf64:	b29a      	uxth	r2, r3
 800cf66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cf6a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf70:	1c9a      	adds	r2, r3, #2
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cf7c:	b29b      	uxth	r3, r3
 800cf7e:	3b01      	subs	r3, #1
 800cf80:	b29a      	uxth	r2, r3
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	69db      	ldr	r3, [r3, #28]
 800cf8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cf92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cf96:	f003 0307 	and.w	r3, r3, #7
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d053      	beq.n	800d046 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cf9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cfa2:	f003 0301 	and.w	r3, r3, #1
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d011      	beq.n	800cfce <UART_RxISR_16BIT_FIFOEN+0xce>
 800cfaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cfae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d00b      	beq.n	800cfce <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	2201      	movs	r2, #1
 800cfbc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfc4:	f043 0201 	orr.w	r2, r3, #1
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cfce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cfd2:	f003 0302 	and.w	r3, r3, #2
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d011      	beq.n	800cffe <UART_RxISR_16BIT_FIFOEN+0xfe>
 800cfda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800cfde:	f003 0301 	and.w	r3, r3, #1
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d00b      	beq.n	800cffe <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	2202      	movs	r2, #2
 800cfec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cff4:	f043 0204 	orr.w	r2, r3, #4
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cffe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d002:	f003 0304 	and.w	r3, r3, #4
 800d006:	2b00      	cmp	r3, #0
 800d008:	d011      	beq.n	800d02e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800d00a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d00e:	f003 0301 	and.w	r3, r3, #1
 800d012:	2b00      	cmp	r3, #0
 800d014:	d00b      	beq.n	800d02e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	2204      	movs	r2, #4
 800d01c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d024:	f043 0202 	orr.w	r2, r3, #2
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d034:	2b00      	cmp	r3, #0
 800d036:	d006      	beq.n	800d046 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d038:	6878      	ldr	r0, [r7, #4]
 800d03a:	f7fe faf9 	bl	800b630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2200      	movs	r2, #0
 800d042:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d04c:	b29b      	uxth	r3, r3
 800d04e:	2b00      	cmp	r3, #0
 800d050:	f040 80a3 	bne.w	800d19a <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d05a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d05c:	e853 3f00 	ldrex	r3, [r3]
 800d060:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d062:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d064:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d068:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	461a      	mov	r2, r3
 800d072:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d076:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d07a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d07c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d07e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d082:	e841 2300 	strex	r3, r2, [r1]
 800d086:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d088:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d1e2      	bne.n	800d054 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	3308      	adds	r3, #8
 800d094:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d096:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d098:	e853 3f00 	ldrex	r3, [r3]
 800d09c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d09e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d0a0:	4b6f      	ldr	r3, [pc, #444]	@ (800d260 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800d0a2:	4013      	ands	r3, r2
 800d0a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	3308      	adds	r3, #8
 800d0ae:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d0b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d0b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d0b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d0ba:	e841 2300 	strex	r3, r2, [r1]
 800d0be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d0c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d1e3      	bne.n	800d08e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	2220      	movs	r2, #32
 800d0ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	4a61      	ldr	r2, [pc, #388]	@ (800d264 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800d0e0:	4293      	cmp	r3, r2
 800d0e2:	d021      	beq.n	800d128 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	685b      	ldr	r3, [r3, #4]
 800d0ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d01a      	beq.n	800d128 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0fa:	e853 3f00 	ldrex	r3, [r3]
 800d0fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d100:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d102:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d106:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	461a      	mov	r2, r3
 800d110:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d114:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d116:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d118:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d11a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d11c:	e841 2300 	strex	r3, r2, [r1]
 800d120:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d122:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d124:	2b00      	cmp	r3, #0
 800d126:	d1e4      	bne.n	800d0f2 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d12c:	2b01      	cmp	r3, #1
 800d12e:	d130      	bne.n	800d192 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2200      	movs	r2, #0
 800d134:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d13c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d13e:	e853 3f00 	ldrex	r3, [r3]
 800d142:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d146:	f023 0310 	bic.w	r3, r3, #16
 800d14a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	461a      	mov	r2, r3
 800d154:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d158:	647b      	str	r3, [r7, #68]	@ 0x44
 800d15a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d15c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d15e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d160:	e841 2300 	strex	r3, r2, [r1]
 800d164:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d1e4      	bne.n	800d136 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	69db      	ldr	r3, [r3, #28]
 800d172:	f003 0310 	and.w	r3, r3, #16
 800d176:	2b10      	cmp	r3, #16
 800d178:	d103      	bne.n	800d182 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	2210      	movs	r2, #16
 800d180:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d188:	4619      	mov	r1, r3
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f7fe fa5a 	bl	800b644 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800d190:	e00e      	b.n	800d1b0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800d192:	6878      	ldr	r0, [r7, #4]
 800d194:	f7f6 fa3c 	bl	8003610 <HAL_UART_RxCpltCallback>
        break;
 800d198:	e00a      	b.n	800d1b0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d19a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d006      	beq.n	800d1b0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800d1a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d1a6:	f003 0320 	and.w	r3, r3, #32
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	f47f aecc 	bne.w	800cf48 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d1b6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d1ba:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d049      	beq.n	800d256 <UART_RxISR_16BIT_FIFOEN+0x356>
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d1c8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	d242      	bcs.n	800d256 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	3308      	adds	r3, #8
 800d1d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1da:	e853 3f00 	ldrex	r3, [r3]
 800d1de:	623b      	str	r3, [r7, #32]
   return(result);
 800d1e0:	6a3b      	ldr	r3, [r7, #32]
 800d1e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d1e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	3308      	adds	r3, #8
 800d1f0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d1f4:	633a      	str	r2, [r7, #48]	@ 0x30
 800d1f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d1fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1fc:	e841 2300 	strex	r3, r2, [r1]
 800d200:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d204:	2b00      	cmp	r3, #0
 800d206:	d1e3      	bne.n	800d1d0 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	4a17      	ldr	r2, [pc, #92]	@ (800d268 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800d20c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d214:	693b      	ldr	r3, [r7, #16]
 800d216:	e853 3f00 	ldrex	r3, [r3]
 800d21a:	60fb      	str	r3, [r7, #12]
   return(result);
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	f043 0320 	orr.w	r3, r3, #32
 800d222:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	461a      	mov	r2, r3
 800d22c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d230:	61fb      	str	r3, [r7, #28]
 800d232:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d234:	69b9      	ldr	r1, [r7, #24]
 800d236:	69fa      	ldr	r2, [r7, #28]
 800d238:	e841 2300 	strex	r3, r2, [r1]
 800d23c:	617b      	str	r3, [r7, #20]
   return(result);
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	2b00      	cmp	r3, #0
 800d242:	d1e4      	bne.n	800d20e <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d244:	e007      	b.n	800d256 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	699a      	ldr	r2, [r3, #24]
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	f042 0208 	orr.w	r2, r2, #8
 800d254:	619a      	str	r2, [r3, #24]
}
 800d256:	bf00      	nop
 800d258:	37b8      	adds	r7, #184	@ 0xb8
 800d25a:	46bd      	mov	sp, r7
 800d25c:	bd80      	pop	{r7, pc}
 800d25e:	bf00      	nop
 800d260:	effffffe 	.word	0xeffffffe
 800d264:	58000c00 	.word	0x58000c00
 800d268:	0800c9e5 	.word	0x0800c9e5

0800d26c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d26c:	b480      	push	{r7}
 800d26e:	b083      	sub	sp, #12
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d274:	bf00      	nop
 800d276:	370c      	adds	r7, #12
 800d278:	46bd      	mov	sp, r7
 800d27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27e:	4770      	bx	lr

0800d280 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d280:	b480      	push	{r7}
 800d282:	b083      	sub	sp, #12
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d288:	bf00      	nop
 800d28a:	370c      	adds	r7, #12
 800d28c:	46bd      	mov	sp, r7
 800d28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d292:	4770      	bx	lr

0800d294 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d294:	b480      	push	{r7}
 800d296:	b083      	sub	sp, #12
 800d298:	af00      	add	r7, sp, #0
 800d29a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d29c:	bf00      	nop
 800d29e:	370c      	adds	r7, #12
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a6:	4770      	bx	lr

0800d2a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d2a8:	b480      	push	{r7}
 800d2aa:	b085      	sub	sp, #20
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d2b6:	2b01      	cmp	r3, #1
 800d2b8:	d101      	bne.n	800d2be <HAL_UARTEx_DisableFifoMode+0x16>
 800d2ba:	2302      	movs	r3, #2
 800d2bc:	e027      	b.n	800d30e <HAL_UARTEx_DisableFifoMode+0x66>
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	2201      	movs	r2, #1
 800d2c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	2224      	movs	r2, #36	@ 0x24
 800d2ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	681a      	ldr	r2, [r3, #0]
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	f022 0201 	bic.w	r2, r2, #1
 800d2e4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d2ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	68fa      	ldr	r2, [r7, #12]
 800d2fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2220      	movs	r2, #32
 800d300:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	2200      	movs	r2, #0
 800d308:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d30c:	2300      	movs	r3, #0
}
 800d30e:	4618      	mov	r0, r3
 800d310:	3714      	adds	r7, #20
 800d312:	46bd      	mov	sp, r7
 800d314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d318:	4770      	bx	lr

0800d31a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d31a:	b580      	push	{r7, lr}
 800d31c:	b084      	sub	sp, #16
 800d31e:	af00      	add	r7, sp, #0
 800d320:	6078      	str	r0, [r7, #4]
 800d322:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d32a:	2b01      	cmp	r3, #1
 800d32c:	d101      	bne.n	800d332 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d32e:	2302      	movs	r3, #2
 800d330:	e02d      	b.n	800d38e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2201      	movs	r2, #1
 800d336:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2224      	movs	r2, #36	@ 0x24
 800d33e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	681a      	ldr	r2, [r3, #0]
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	f022 0201 	bic.w	r2, r2, #1
 800d358:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	689b      	ldr	r3, [r3, #8]
 800d360:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	683a      	ldr	r2, [r7, #0]
 800d36a:	430a      	orrs	r2, r1
 800d36c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d36e:	6878      	ldr	r0, [r7, #4]
 800d370:	f000 f850 	bl	800d414 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	68fa      	ldr	r2, [r7, #12]
 800d37a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2220      	movs	r2, #32
 800d380:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2200      	movs	r2, #0
 800d388:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d38c:	2300      	movs	r3, #0
}
 800d38e:	4618      	mov	r0, r3
 800d390:	3710      	adds	r7, #16
 800d392:	46bd      	mov	sp, r7
 800d394:	bd80      	pop	{r7, pc}

0800d396 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d396:	b580      	push	{r7, lr}
 800d398:	b084      	sub	sp, #16
 800d39a:	af00      	add	r7, sp, #0
 800d39c:	6078      	str	r0, [r7, #4]
 800d39e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d3a6:	2b01      	cmp	r3, #1
 800d3a8:	d101      	bne.n	800d3ae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d3aa:	2302      	movs	r3, #2
 800d3ac:	e02d      	b.n	800d40a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	2201      	movs	r2, #1
 800d3b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	2224      	movs	r2, #36	@ 0x24
 800d3ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	681a      	ldr	r2, [r3, #0]
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	f022 0201 	bic.w	r2, r2, #1
 800d3d4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	689b      	ldr	r3, [r3, #8]
 800d3dc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	683a      	ldr	r2, [r7, #0]
 800d3e6:	430a      	orrs	r2, r1
 800d3e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d3ea:	6878      	ldr	r0, [r7, #4]
 800d3ec:	f000 f812 	bl	800d414 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	68fa      	ldr	r2, [r7, #12]
 800d3f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	2220      	movs	r2, #32
 800d3fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	2200      	movs	r2, #0
 800d404:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d408:	2300      	movs	r3, #0
}
 800d40a:	4618      	mov	r0, r3
 800d40c:	3710      	adds	r7, #16
 800d40e:	46bd      	mov	sp, r7
 800d410:	bd80      	pop	{r7, pc}
	...

0800d414 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d414:	b480      	push	{r7}
 800d416:	b085      	sub	sp, #20
 800d418:	af00      	add	r7, sp, #0
 800d41a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d420:	2b00      	cmp	r3, #0
 800d422:	d108      	bne.n	800d436 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2201      	movs	r2, #1
 800d428:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	2201      	movs	r2, #1
 800d430:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d434:	e031      	b.n	800d49a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d436:	2310      	movs	r3, #16
 800d438:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d43a:	2310      	movs	r3, #16
 800d43c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	689b      	ldr	r3, [r3, #8]
 800d444:	0e5b      	lsrs	r3, r3, #25
 800d446:	b2db      	uxtb	r3, r3
 800d448:	f003 0307 	and.w	r3, r3, #7
 800d44c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	689b      	ldr	r3, [r3, #8]
 800d454:	0f5b      	lsrs	r3, r3, #29
 800d456:	b2db      	uxtb	r3, r3
 800d458:	f003 0307 	and.w	r3, r3, #7
 800d45c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d45e:	7bbb      	ldrb	r3, [r7, #14]
 800d460:	7b3a      	ldrb	r2, [r7, #12]
 800d462:	4911      	ldr	r1, [pc, #68]	@ (800d4a8 <UARTEx_SetNbDataToProcess+0x94>)
 800d464:	5c8a      	ldrb	r2, [r1, r2]
 800d466:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d46a:	7b3a      	ldrb	r2, [r7, #12]
 800d46c:	490f      	ldr	r1, [pc, #60]	@ (800d4ac <UARTEx_SetNbDataToProcess+0x98>)
 800d46e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d470:	fb93 f3f2 	sdiv	r3, r3, r2
 800d474:	b29a      	uxth	r2, r3
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d47c:	7bfb      	ldrb	r3, [r7, #15]
 800d47e:	7b7a      	ldrb	r2, [r7, #13]
 800d480:	4909      	ldr	r1, [pc, #36]	@ (800d4a8 <UARTEx_SetNbDataToProcess+0x94>)
 800d482:	5c8a      	ldrb	r2, [r1, r2]
 800d484:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d488:	7b7a      	ldrb	r2, [r7, #13]
 800d48a:	4908      	ldr	r1, [pc, #32]	@ (800d4ac <UARTEx_SetNbDataToProcess+0x98>)
 800d48c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d48e:	fb93 f3f2 	sdiv	r3, r3, r2
 800d492:	b29a      	uxth	r2, r3
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d49a:	bf00      	nop
 800d49c:	3714      	adds	r7, #20
 800d49e:	46bd      	mov	sp, r7
 800d4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a4:	4770      	bx	lr
 800d4a6:	bf00      	nop
 800d4a8:	08016254 	.word	0x08016254
 800d4ac:	0801625c 	.word	0x0801625c

0800d4b0 <__NVIC_SetPriority>:
{
 800d4b0:	b480      	push	{r7}
 800d4b2:	b083      	sub	sp, #12
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	4603      	mov	r3, r0
 800d4b8:	6039      	str	r1, [r7, #0]
 800d4ba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800d4bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	db0a      	blt.n	800d4da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	b2da      	uxtb	r2, r3
 800d4c8:	490c      	ldr	r1, [pc, #48]	@ (800d4fc <__NVIC_SetPriority+0x4c>)
 800d4ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d4ce:	0112      	lsls	r2, r2, #4
 800d4d0:	b2d2      	uxtb	r2, r2
 800d4d2:	440b      	add	r3, r1
 800d4d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800d4d8:	e00a      	b.n	800d4f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d4da:	683b      	ldr	r3, [r7, #0]
 800d4dc:	b2da      	uxtb	r2, r3
 800d4de:	4908      	ldr	r1, [pc, #32]	@ (800d500 <__NVIC_SetPriority+0x50>)
 800d4e0:	88fb      	ldrh	r3, [r7, #6]
 800d4e2:	f003 030f 	and.w	r3, r3, #15
 800d4e6:	3b04      	subs	r3, #4
 800d4e8:	0112      	lsls	r2, r2, #4
 800d4ea:	b2d2      	uxtb	r2, r2
 800d4ec:	440b      	add	r3, r1
 800d4ee:	761a      	strb	r2, [r3, #24]
}
 800d4f0:	bf00      	nop
 800d4f2:	370c      	adds	r7, #12
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4fa:	4770      	bx	lr
 800d4fc:	e000e100 	.word	0xe000e100
 800d500:	e000ed00 	.word	0xe000ed00

0800d504 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d504:	b580      	push	{r7, lr}
 800d506:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800d508:	2100      	movs	r1, #0
 800d50a:	f06f 0004 	mvn.w	r0, #4
 800d50e:	f7ff ffcf 	bl	800d4b0 <__NVIC_SetPriority>
#endif
}
 800d512:	bf00      	nop
 800d514:	bd80      	pop	{r7, pc}
	...

0800d518 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d518:	b480      	push	{r7}
 800d51a:	b083      	sub	sp, #12
 800d51c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d51e:	f3ef 8305 	mrs	r3, IPSR
 800d522:	603b      	str	r3, [r7, #0]
  return(result);
 800d524:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d526:	2b00      	cmp	r3, #0
 800d528:	d003      	beq.n	800d532 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800d52a:	f06f 0305 	mvn.w	r3, #5
 800d52e:	607b      	str	r3, [r7, #4]
 800d530:	e00c      	b.n	800d54c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d532:	4b0a      	ldr	r3, [pc, #40]	@ (800d55c <osKernelInitialize+0x44>)
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d105      	bne.n	800d546 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d53a:	4b08      	ldr	r3, [pc, #32]	@ (800d55c <osKernelInitialize+0x44>)
 800d53c:	2201      	movs	r2, #1
 800d53e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d540:	2300      	movs	r3, #0
 800d542:	607b      	str	r3, [r7, #4]
 800d544:	e002      	b.n	800d54c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d546:	f04f 33ff 	mov.w	r3, #4294967295
 800d54a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d54c:	687b      	ldr	r3, [r7, #4]
}
 800d54e:	4618      	mov	r0, r3
 800d550:	370c      	adds	r7, #12
 800d552:	46bd      	mov	sp, r7
 800d554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d558:	4770      	bx	lr
 800d55a:	bf00      	nop
 800d55c:	24000a0c 	.word	0x24000a0c

0800d560 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d560:	b580      	push	{r7, lr}
 800d562:	b082      	sub	sp, #8
 800d564:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d566:	f3ef 8305 	mrs	r3, IPSR
 800d56a:	603b      	str	r3, [r7, #0]
  return(result);
 800d56c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d003      	beq.n	800d57a <osKernelStart+0x1a>
    stat = osErrorISR;
 800d572:	f06f 0305 	mvn.w	r3, #5
 800d576:	607b      	str	r3, [r7, #4]
 800d578:	e010      	b.n	800d59c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d57a:	4b0b      	ldr	r3, [pc, #44]	@ (800d5a8 <osKernelStart+0x48>)
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	2b01      	cmp	r3, #1
 800d580:	d109      	bne.n	800d596 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d582:	f7ff ffbf 	bl	800d504 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d586:	4b08      	ldr	r3, [pc, #32]	@ (800d5a8 <osKernelStart+0x48>)
 800d588:	2202      	movs	r2, #2
 800d58a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d58c:	f001 feea 	bl	800f364 <vTaskStartScheduler>
      stat = osOK;
 800d590:	2300      	movs	r3, #0
 800d592:	607b      	str	r3, [r7, #4]
 800d594:	e002      	b.n	800d59c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d596:	f04f 33ff 	mov.w	r3, #4294967295
 800d59a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d59c:	687b      	ldr	r3, [r7, #4]
}
 800d59e:	4618      	mov	r0, r3
 800d5a0:	3708      	adds	r7, #8
 800d5a2:	46bd      	mov	sp, r7
 800d5a4:	bd80      	pop	{r7, pc}
 800d5a6:	bf00      	nop
 800d5a8:	24000a0c 	.word	0x24000a0c

0800d5ac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b08e      	sub	sp, #56	@ 0x38
 800d5b0:	af04      	add	r7, sp, #16
 800d5b2:	60f8      	str	r0, [r7, #12]
 800d5b4:	60b9      	str	r1, [r7, #8]
 800d5b6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d5bc:	f3ef 8305 	mrs	r3, IPSR
 800d5c0:	617b      	str	r3, [r7, #20]
  return(result);
 800d5c2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d17e      	bne.n	800d6c6 <osThreadNew+0x11a>
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d07b      	beq.n	800d6c6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800d5ce:	2380      	movs	r3, #128	@ 0x80
 800d5d0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d5d2:	2318      	movs	r3, #24
 800d5d4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800d5da:	f04f 33ff 	mov.w	r3, #4294967295
 800d5de:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d045      	beq.n	800d672 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d002      	beq.n	800d5f4 <osThreadNew+0x48>
        name = attr->name;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	699b      	ldr	r3, [r3, #24]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d002      	beq.n	800d602 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	699b      	ldr	r3, [r3, #24]
 800d600:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d602:	69fb      	ldr	r3, [r7, #28]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d008      	beq.n	800d61a <osThreadNew+0x6e>
 800d608:	69fb      	ldr	r3, [r7, #28]
 800d60a:	2b38      	cmp	r3, #56	@ 0x38
 800d60c:	d805      	bhi.n	800d61a <osThreadNew+0x6e>
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	685b      	ldr	r3, [r3, #4]
 800d612:	f003 0301 	and.w	r3, r3, #1
 800d616:	2b00      	cmp	r3, #0
 800d618:	d001      	beq.n	800d61e <osThreadNew+0x72>
        return (NULL);
 800d61a:	2300      	movs	r3, #0
 800d61c:	e054      	b.n	800d6c8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	695b      	ldr	r3, [r3, #20]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d003      	beq.n	800d62e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	695b      	ldr	r3, [r3, #20]
 800d62a:	089b      	lsrs	r3, r3, #2
 800d62c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	689b      	ldr	r3, [r3, #8]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d00e      	beq.n	800d654 <osThreadNew+0xa8>
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	68db      	ldr	r3, [r3, #12]
 800d63a:	2ba7      	cmp	r3, #167	@ 0xa7
 800d63c:	d90a      	bls.n	800d654 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d642:	2b00      	cmp	r3, #0
 800d644:	d006      	beq.n	800d654 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	695b      	ldr	r3, [r3, #20]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d002      	beq.n	800d654 <osThreadNew+0xa8>
        mem = 1;
 800d64e:	2301      	movs	r3, #1
 800d650:	61bb      	str	r3, [r7, #24]
 800d652:	e010      	b.n	800d676 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	689b      	ldr	r3, [r3, #8]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d10c      	bne.n	800d676 <osThreadNew+0xca>
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	68db      	ldr	r3, [r3, #12]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d108      	bne.n	800d676 <osThreadNew+0xca>
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	691b      	ldr	r3, [r3, #16]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d104      	bne.n	800d676 <osThreadNew+0xca>
          mem = 0;
 800d66c:	2300      	movs	r3, #0
 800d66e:	61bb      	str	r3, [r7, #24]
 800d670:	e001      	b.n	800d676 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d672:	2300      	movs	r3, #0
 800d674:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d676:	69bb      	ldr	r3, [r7, #24]
 800d678:	2b01      	cmp	r3, #1
 800d67a:	d110      	bne.n	800d69e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d680:	687a      	ldr	r2, [r7, #4]
 800d682:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d684:	9202      	str	r2, [sp, #8]
 800d686:	9301      	str	r3, [sp, #4]
 800d688:	69fb      	ldr	r3, [r7, #28]
 800d68a:	9300      	str	r3, [sp, #0]
 800d68c:	68bb      	ldr	r3, [r7, #8]
 800d68e:	6a3a      	ldr	r2, [r7, #32]
 800d690:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d692:	68f8      	ldr	r0, [r7, #12]
 800d694:	f001 fbf2 	bl	800ee7c <xTaskCreateStatic>
 800d698:	4603      	mov	r3, r0
 800d69a:	613b      	str	r3, [r7, #16]
 800d69c:	e013      	b.n	800d6c6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d69e:	69bb      	ldr	r3, [r7, #24]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d110      	bne.n	800d6c6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d6a4:	6a3b      	ldr	r3, [r7, #32]
 800d6a6:	b29a      	uxth	r2, r3
 800d6a8:	f107 0310 	add.w	r3, r7, #16
 800d6ac:	9301      	str	r3, [sp, #4]
 800d6ae:	69fb      	ldr	r3, [r7, #28]
 800d6b0:	9300      	str	r3, [sp, #0]
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d6b6:	68f8      	ldr	r0, [r7, #12]
 800d6b8:	f001 fc40 	bl	800ef3c <xTaskCreate>
 800d6bc:	4603      	mov	r3, r0
 800d6be:	2b01      	cmp	r3, #1
 800d6c0:	d001      	beq.n	800d6c6 <osThreadNew+0x11a>
            hTask = NULL;
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d6c6:	693b      	ldr	r3, [r7, #16]
}
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	3728      	adds	r7, #40	@ 0x28
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}

0800d6d0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b084      	sub	sp, #16
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d6d8:	f3ef 8305 	mrs	r3, IPSR
 800d6dc:	60bb      	str	r3, [r7, #8]
  return(result);
 800d6de:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d003      	beq.n	800d6ec <osDelay+0x1c>
    stat = osErrorISR;
 800d6e4:	f06f 0305 	mvn.w	r3, #5
 800d6e8:	60fb      	str	r3, [r7, #12]
 800d6ea:	e007      	b.n	800d6fc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d6ec:	2300      	movs	r3, #0
 800d6ee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d002      	beq.n	800d6fc <osDelay+0x2c>
      vTaskDelay(ticks);
 800d6f6:	6878      	ldr	r0, [r7, #4]
 800d6f8:	f001 fdfe 	bl	800f2f8 <vTaskDelay>
    }
  }

  return (stat);
 800d6fc:	68fb      	ldr	r3, [r7, #12]
}
 800d6fe:	4618      	mov	r0, r3
 800d700:	3710      	adds	r7, #16
 800d702:	46bd      	mov	sp, r7
 800d704:	bd80      	pop	{r7, pc}
	...

0800d708 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d708:	b480      	push	{r7}
 800d70a:	b085      	sub	sp, #20
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	60f8      	str	r0, [r7, #12]
 800d710:	60b9      	str	r1, [r7, #8]
 800d712:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	4a07      	ldr	r2, [pc, #28]	@ (800d734 <vApplicationGetIdleTaskMemory+0x2c>)
 800d718:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d71a:	68bb      	ldr	r3, [r7, #8]
 800d71c:	4a06      	ldr	r2, [pc, #24]	@ (800d738 <vApplicationGetIdleTaskMemory+0x30>)
 800d71e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	2280      	movs	r2, #128	@ 0x80
 800d724:	601a      	str	r2, [r3, #0]
}
 800d726:	bf00      	nop
 800d728:	3714      	adds	r7, #20
 800d72a:	46bd      	mov	sp, r7
 800d72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d730:	4770      	bx	lr
 800d732:	bf00      	nop
 800d734:	24000a10 	.word	0x24000a10
 800d738:	24000ab8 	.word	0x24000ab8

0800d73c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d73c:	b480      	push	{r7}
 800d73e:	b085      	sub	sp, #20
 800d740:	af00      	add	r7, sp, #0
 800d742:	60f8      	str	r0, [r7, #12]
 800d744:	60b9      	str	r1, [r7, #8]
 800d746:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	4a07      	ldr	r2, [pc, #28]	@ (800d768 <vApplicationGetTimerTaskMemory+0x2c>)
 800d74c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d74e:	68bb      	ldr	r3, [r7, #8]
 800d750:	4a06      	ldr	r2, [pc, #24]	@ (800d76c <vApplicationGetTimerTaskMemory+0x30>)
 800d752:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d75a:	601a      	str	r2, [r3, #0]
}
 800d75c:	bf00      	nop
 800d75e:	3714      	adds	r7, #20
 800d760:	46bd      	mov	sp, r7
 800d762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d766:	4770      	bx	lr
 800d768:	24000cb8 	.word	0x24000cb8
 800d76c:	24000d60 	.word	0x24000d60

0800d770 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b08a      	sub	sp, #40	@ 0x28
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d778:	2300      	movs	r3, #0
 800d77a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d77c:	f001 fe62 	bl	800f444 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d780:	4b5c      	ldr	r3, [pc, #368]	@ (800d8f4 <pvPortMalloc+0x184>)
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d101      	bne.n	800d78c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d788:	f000 f924 	bl	800d9d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d78c:	4b5a      	ldr	r3, [pc, #360]	@ (800d8f8 <pvPortMalloc+0x188>)
 800d78e:	681a      	ldr	r2, [r3, #0]
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	4013      	ands	r3, r2
 800d794:	2b00      	cmp	r3, #0
 800d796:	f040 8095 	bne.w	800d8c4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d01e      	beq.n	800d7de <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d7a0:	2208      	movs	r2, #8
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	4413      	add	r3, r2
 800d7a6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	f003 0307 	and.w	r3, r3, #7
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d015      	beq.n	800d7de <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	f023 0307 	bic.w	r3, r3, #7
 800d7b8:	3308      	adds	r3, #8
 800d7ba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	f003 0307 	and.w	r3, r3, #7
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d00b      	beq.n	800d7de <pvPortMalloc+0x6e>
	__asm volatile
 800d7c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7ca:	f383 8811 	msr	BASEPRI, r3
 800d7ce:	f3bf 8f6f 	isb	sy
 800d7d2:	f3bf 8f4f 	dsb	sy
 800d7d6:	617b      	str	r3, [r7, #20]
}
 800d7d8:	bf00      	nop
 800d7da:	bf00      	nop
 800d7dc:	e7fd      	b.n	800d7da <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d06f      	beq.n	800d8c4 <pvPortMalloc+0x154>
 800d7e4:	4b45      	ldr	r3, [pc, #276]	@ (800d8fc <pvPortMalloc+0x18c>)
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	687a      	ldr	r2, [r7, #4]
 800d7ea:	429a      	cmp	r2, r3
 800d7ec:	d86a      	bhi.n	800d8c4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d7ee:	4b44      	ldr	r3, [pc, #272]	@ (800d900 <pvPortMalloc+0x190>)
 800d7f0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d7f2:	4b43      	ldr	r3, [pc, #268]	@ (800d900 <pvPortMalloc+0x190>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d7f8:	e004      	b.n	800d804 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7fc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d806:	685b      	ldr	r3, [r3, #4]
 800d808:	687a      	ldr	r2, [r7, #4]
 800d80a:	429a      	cmp	r2, r3
 800d80c:	d903      	bls.n	800d816 <pvPortMalloc+0xa6>
 800d80e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d1f1      	bne.n	800d7fa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d816:	4b37      	ldr	r3, [pc, #220]	@ (800d8f4 <pvPortMalloc+0x184>)
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d81c:	429a      	cmp	r2, r3
 800d81e:	d051      	beq.n	800d8c4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d820:	6a3b      	ldr	r3, [r7, #32]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	2208      	movs	r2, #8
 800d826:	4413      	add	r3, r2
 800d828:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d82c:	681a      	ldr	r2, [r3, #0]
 800d82e:	6a3b      	ldr	r3, [r7, #32]
 800d830:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d834:	685a      	ldr	r2, [r3, #4]
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	1ad2      	subs	r2, r2, r3
 800d83a:	2308      	movs	r3, #8
 800d83c:	005b      	lsls	r3, r3, #1
 800d83e:	429a      	cmp	r2, r3
 800d840:	d920      	bls.n	800d884 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	4413      	add	r3, r2
 800d848:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d84a:	69bb      	ldr	r3, [r7, #24]
 800d84c:	f003 0307 	and.w	r3, r3, #7
 800d850:	2b00      	cmp	r3, #0
 800d852:	d00b      	beq.n	800d86c <pvPortMalloc+0xfc>
	__asm volatile
 800d854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d858:	f383 8811 	msr	BASEPRI, r3
 800d85c:	f3bf 8f6f 	isb	sy
 800d860:	f3bf 8f4f 	dsb	sy
 800d864:	613b      	str	r3, [r7, #16]
}
 800d866:	bf00      	nop
 800d868:	bf00      	nop
 800d86a:	e7fd      	b.n	800d868 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d86c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d86e:	685a      	ldr	r2, [r3, #4]
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	1ad2      	subs	r2, r2, r3
 800d874:	69bb      	ldr	r3, [r7, #24]
 800d876:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d87a:	687a      	ldr	r2, [r7, #4]
 800d87c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d87e:	69b8      	ldr	r0, [r7, #24]
 800d880:	f000 f90a 	bl	800da98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d884:	4b1d      	ldr	r3, [pc, #116]	@ (800d8fc <pvPortMalloc+0x18c>)
 800d886:	681a      	ldr	r2, [r3, #0]
 800d888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d88a:	685b      	ldr	r3, [r3, #4]
 800d88c:	1ad3      	subs	r3, r2, r3
 800d88e:	4a1b      	ldr	r2, [pc, #108]	@ (800d8fc <pvPortMalloc+0x18c>)
 800d890:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d892:	4b1a      	ldr	r3, [pc, #104]	@ (800d8fc <pvPortMalloc+0x18c>)
 800d894:	681a      	ldr	r2, [r3, #0]
 800d896:	4b1b      	ldr	r3, [pc, #108]	@ (800d904 <pvPortMalloc+0x194>)
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	429a      	cmp	r2, r3
 800d89c:	d203      	bcs.n	800d8a6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d89e:	4b17      	ldr	r3, [pc, #92]	@ (800d8fc <pvPortMalloc+0x18c>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	4a18      	ldr	r2, [pc, #96]	@ (800d904 <pvPortMalloc+0x194>)
 800d8a4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d8a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8a8:	685a      	ldr	r2, [r3, #4]
 800d8aa:	4b13      	ldr	r3, [pc, #76]	@ (800d8f8 <pvPortMalloc+0x188>)
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	431a      	orrs	r2, r3
 800d8b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8b2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d8b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d8ba:	4b13      	ldr	r3, [pc, #76]	@ (800d908 <pvPortMalloc+0x198>)
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	3301      	adds	r3, #1
 800d8c0:	4a11      	ldr	r2, [pc, #68]	@ (800d908 <pvPortMalloc+0x198>)
 800d8c2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d8c4:	f001 fdcc 	bl	800f460 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d8c8:	69fb      	ldr	r3, [r7, #28]
 800d8ca:	f003 0307 	and.w	r3, r3, #7
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d00b      	beq.n	800d8ea <pvPortMalloc+0x17a>
	__asm volatile
 800d8d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8d6:	f383 8811 	msr	BASEPRI, r3
 800d8da:	f3bf 8f6f 	isb	sy
 800d8de:	f3bf 8f4f 	dsb	sy
 800d8e2:	60fb      	str	r3, [r7, #12]
}
 800d8e4:	bf00      	nop
 800d8e6:	bf00      	nop
 800d8e8:	e7fd      	b.n	800d8e6 <pvPortMalloc+0x176>
	return pvReturn;
 800d8ea:	69fb      	ldr	r3, [r7, #28]
}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	3728      	adds	r7, #40	@ 0x28
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bd80      	pop	{r7, pc}
 800d8f4:	24019168 	.word	0x24019168
 800d8f8:	2401917c 	.word	0x2401917c
 800d8fc:	2401916c 	.word	0x2401916c
 800d900:	24019160 	.word	0x24019160
 800d904:	24019170 	.word	0x24019170
 800d908:	24019174 	.word	0x24019174

0800d90c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b086      	sub	sp, #24
 800d910:	af00      	add	r7, sp, #0
 800d912:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d04f      	beq.n	800d9be <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d91e:	2308      	movs	r3, #8
 800d920:	425b      	negs	r3, r3
 800d922:	697a      	ldr	r2, [r7, #20]
 800d924:	4413      	add	r3, r2
 800d926:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d928:	697b      	ldr	r3, [r7, #20]
 800d92a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d92c:	693b      	ldr	r3, [r7, #16]
 800d92e:	685a      	ldr	r2, [r3, #4]
 800d930:	4b25      	ldr	r3, [pc, #148]	@ (800d9c8 <vPortFree+0xbc>)
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	4013      	ands	r3, r2
 800d936:	2b00      	cmp	r3, #0
 800d938:	d10b      	bne.n	800d952 <vPortFree+0x46>
	__asm volatile
 800d93a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d93e:	f383 8811 	msr	BASEPRI, r3
 800d942:	f3bf 8f6f 	isb	sy
 800d946:	f3bf 8f4f 	dsb	sy
 800d94a:	60fb      	str	r3, [r7, #12]
}
 800d94c:	bf00      	nop
 800d94e:	bf00      	nop
 800d950:	e7fd      	b.n	800d94e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d952:	693b      	ldr	r3, [r7, #16]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d00b      	beq.n	800d972 <vPortFree+0x66>
	__asm volatile
 800d95a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d95e:	f383 8811 	msr	BASEPRI, r3
 800d962:	f3bf 8f6f 	isb	sy
 800d966:	f3bf 8f4f 	dsb	sy
 800d96a:	60bb      	str	r3, [r7, #8]
}
 800d96c:	bf00      	nop
 800d96e:	bf00      	nop
 800d970:	e7fd      	b.n	800d96e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d972:	693b      	ldr	r3, [r7, #16]
 800d974:	685a      	ldr	r2, [r3, #4]
 800d976:	4b14      	ldr	r3, [pc, #80]	@ (800d9c8 <vPortFree+0xbc>)
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	4013      	ands	r3, r2
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d01e      	beq.n	800d9be <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d980:	693b      	ldr	r3, [r7, #16]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d11a      	bne.n	800d9be <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d988:	693b      	ldr	r3, [r7, #16]
 800d98a:	685a      	ldr	r2, [r3, #4]
 800d98c:	4b0e      	ldr	r3, [pc, #56]	@ (800d9c8 <vPortFree+0xbc>)
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	43db      	mvns	r3, r3
 800d992:	401a      	ands	r2, r3
 800d994:	693b      	ldr	r3, [r7, #16]
 800d996:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d998:	f001 fd54 	bl	800f444 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d99c:	693b      	ldr	r3, [r7, #16]
 800d99e:	685a      	ldr	r2, [r3, #4]
 800d9a0:	4b0a      	ldr	r3, [pc, #40]	@ (800d9cc <vPortFree+0xc0>)
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	4413      	add	r3, r2
 800d9a6:	4a09      	ldr	r2, [pc, #36]	@ (800d9cc <vPortFree+0xc0>)
 800d9a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d9aa:	6938      	ldr	r0, [r7, #16]
 800d9ac:	f000 f874 	bl	800da98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d9b0:	4b07      	ldr	r3, [pc, #28]	@ (800d9d0 <vPortFree+0xc4>)
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	3301      	adds	r3, #1
 800d9b6:	4a06      	ldr	r2, [pc, #24]	@ (800d9d0 <vPortFree+0xc4>)
 800d9b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d9ba:	f001 fd51 	bl	800f460 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d9be:	bf00      	nop
 800d9c0:	3718      	adds	r7, #24
 800d9c2:	46bd      	mov	sp, r7
 800d9c4:	bd80      	pop	{r7, pc}
 800d9c6:	bf00      	nop
 800d9c8:	2401917c 	.word	0x2401917c
 800d9cc:	2401916c 	.word	0x2401916c
 800d9d0:	24019178 	.word	0x24019178

0800d9d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b085      	sub	sp, #20
 800d9d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d9da:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
 800d9de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d9e0:	4b27      	ldr	r3, [pc, #156]	@ (800da80 <prvHeapInit+0xac>)
 800d9e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	f003 0307 	and.w	r3, r3, #7
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d00c      	beq.n	800da08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	3307      	adds	r3, #7
 800d9f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	f023 0307 	bic.w	r3, r3, #7
 800d9fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d9fc:	68ba      	ldr	r2, [r7, #8]
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	1ad3      	subs	r3, r2, r3
 800da02:	4a1f      	ldr	r2, [pc, #124]	@ (800da80 <prvHeapInit+0xac>)
 800da04:	4413      	add	r3, r2
 800da06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800da0c:	4a1d      	ldr	r2, [pc, #116]	@ (800da84 <prvHeapInit+0xb0>)
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800da12:	4b1c      	ldr	r3, [pc, #112]	@ (800da84 <prvHeapInit+0xb0>)
 800da14:	2200      	movs	r2, #0
 800da16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	68ba      	ldr	r2, [r7, #8]
 800da1c:	4413      	add	r3, r2
 800da1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800da20:	2208      	movs	r2, #8
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	1a9b      	subs	r3, r3, r2
 800da26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	f023 0307 	bic.w	r3, r3, #7
 800da2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	4a15      	ldr	r2, [pc, #84]	@ (800da88 <prvHeapInit+0xb4>)
 800da34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800da36:	4b14      	ldr	r3, [pc, #80]	@ (800da88 <prvHeapInit+0xb4>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	2200      	movs	r2, #0
 800da3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800da3e:	4b12      	ldr	r3, [pc, #72]	@ (800da88 <prvHeapInit+0xb4>)
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	2200      	movs	r2, #0
 800da44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800da4a:	683b      	ldr	r3, [r7, #0]
 800da4c:	68fa      	ldr	r2, [r7, #12]
 800da4e:	1ad2      	subs	r2, r2, r3
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800da54:	4b0c      	ldr	r3, [pc, #48]	@ (800da88 <prvHeapInit+0xb4>)
 800da56:	681a      	ldr	r2, [r3, #0]
 800da58:	683b      	ldr	r3, [r7, #0]
 800da5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	685b      	ldr	r3, [r3, #4]
 800da60:	4a0a      	ldr	r2, [pc, #40]	@ (800da8c <prvHeapInit+0xb8>)
 800da62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	685b      	ldr	r3, [r3, #4]
 800da68:	4a09      	ldr	r2, [pc, #36]	@ (800da90 <prvHeapInit+0xbc>)
 800da6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800da6c:	4b09      	ldr	r3, [pc, #36]	@ (800da94 <prvHeapInit+0xc0>)
 800da6e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800da72:	601a      	str	r2, [r3, #0]
}
 800da74:	bf00      	nop
 800da76:	3714      	adds	r7, #20
 800da78:	46bd      	mov	sp, r7
 800da7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7e:	4770      	bx	lr
 800da80:	24001160 	.word	0x24001160
 800da84:	24019160 	.word	0x24019160
 800da88:	24019168 	.word	0x24019168
 800da8c:	24019170 	.word	0x24019170
 800da90:	2401916c 	.word	0x2401916c
 800da94:	2401917c 	.word	0x2401917c

0800da98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800da98:	b480      	push	{r7}
 800da9a:	b085      	sub	sp, #20
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800daa0:	4b28      	ldr	r3, [pc, #160]	@ (800db44 <prvInsertBlockIntoFreeList+0xac>)
 800daa2:	60fb      	str	r3, [r7, #12]
 800daa4:	e002      	b.n	800daac <prvInsertBlockIntoFreeList+0x14>
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	60fb      	str	r3, [r7, #12]
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	687a      	ldr	r2, [r7, #4]
 800dab2:	429a      	cmp	r2, r3
 800dab4:	d8f7      	bhi.n	800daa6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	685b      	ldr	r3, [r3, #4]
 800dabe:	68ba      	ldr	r2, [r7, #8]
 800dac0:	4413      	add	r3, r2
 800dac2:	687a      	ldr	r2, [r7, #4]
 800dac4:	429a      	cmp	r2, r3
 800dac6:	d108      	bne.n	800dada <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	685a      	ldr	r2, [r3, #4]
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	685b      	ldr	r3, [r3, #4]
 800dad0:	441a      	add	r2, r3
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	685b      	ldr	r3, [r3, #4]
 800dae2:	68ba      	ldr	r2, [r7, #8]
 800dae4:	441a      	add	r2, r3
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	429a      	cmp	r2, r3
 800daec:	d118      	bne.n	800db20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	681a      	ldr	r2, [r3, #0]
 800daf2:	4b15      	ldr	r3, [pc, #84]	@ (800db48 <prvInsertBlockIntoFreeList+0xb0>)
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	429a      	cmp	r2, r3
 800daf8:	d00d      	beq.n	800db16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	685a      	ldr	r2, [r3, #4]
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	685b      	ldr	r3, [r3, #4]
 800db04:	441a      	add	r2, r3
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	681a      	ldr	r2, [r3, #0]
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	601a      	str	r2, [r3, #0]
 800db14:	e008      	b.n	800db28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800db16:	4b0c      	ldr	r3, [pc, #48]	@ (800db48 <prvInsertBlockIntoFreeList+0xb0>)
 800db18:	681a      	ldr	r2, [r3, #0]
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	601a      	str	r2, [r3, #0]
 800db1e:	e003      	b.n	800db28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	681a      	ldr	r2, [r3, #0]
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800db28:	68fa      	ldr	r2, [r7, #12]
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	429a      	cmp	r2, r3
 800db2e:	d002      	beq.n	800db36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	687a      	ldr	r2, [r7, #4]
 800db34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800db36:	bf00      	nop
 800db38:	3714      	adds	r7, #20
 800db3a:	46bd      	mov	sp, r7
 800db3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db40:	4770      	bx	lr
 800db42:	bf00      	nop
 800db44:	24019160 	.word	0x24019160
 800db48:	24019168 	.word	0x24019168

0800db4c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800db4c:	b480      	push	{r7}
 800db4e:	b083      	sub	sp, #12
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	f103 0208 	add.w	r2, r3, #8
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	f04f 32ff 	mov.w	r2, #4294967295
 800db64:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	f103 0208 	add.w	r2, r3, #8
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	f103 0208 	add.w	r2, r3, #8
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	2200      	movs	r2, #0
 800db7e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800db80:	bf00      	nop
 800db82:	370c      	adds	r7, #12
 800db84:	46bd      	mov	sp, r7
 800db86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8a:	4770      	bx	lr

0800db8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800db8c:	b480      	push	{r7}
 800db8e:	b083      	sub	sp, #12
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	2200      	movs	r2, #0
 800db98:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800db9a:	bf00      	nop
 800db9c:	370c      	adds	r7, #12
 800db9e:	46bd      	mov	sp, r7
 800dba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba4:	4770      	bx	lr

0800dba6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dba6:	b480      	push	{r7}
 800dba8:	b085      	sub	sp, #20
 800dbaa:	af00      	add	r7, sp, #0
 800dbac:	6078      	str	r0, [r7, #4]
 800dbae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	685b      	ldr	r3, [r3, #4]
 800dbb4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	68fa      	ldr	r2, [r7, #12]
 800dbba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	689a      	ldr	r2, [r3, #8]
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	689b      	ldr	r3, [r3, #8]
 800dbc8:	683a      	ldr	r2, [r7, #0]
 800dbca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	683a      	ldr	r2, [r7, #0]
 800dbd0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	687a      	ldr	r2, [r7, #4]
 800dbd6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	1c5a      	adds	r2, r3, #1
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	601a      	str	r2, [r3, #0]
}
 800dbe2:	bf00      	nop
 800dbe4:	3714      	adds	r7, #20
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbec:	4770      	bx	lr

0800dbee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dbee:	b480      	push	{r7}
 800dbf0:	b085      	sub	sp, #20
 800dbf2:	af00      	add	r7, sp, #0
 800dbf4:	6078      	str	r0, [r7, #4]
 800dbf6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800dbf8:	683b      	ldr	r3, [r7, #0]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800dbfe:	68bb      	ldr	r3, [r7, #8]
 800dc00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc04:	d103      	bne.n	800dc0e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	691b      	ldr	r3, [r3, #16]
 800dc0a:	60fb      	str	r3, [r7, #12]
 800dc0c:	e00c      	b.n	800dc28 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	3308      	adds	r3, #8
 800dc12:	60fb      	str	r3, [r7, #12]
 800dc14:	e002      	b.n	800dc1c <vListInsert+0x2e>
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	685b      	ldr	r3, [r3, #4]
 800dc1a:	60fb      	str	r3, [r7, #12]
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	685b      	ldr	r3, [r3, #4]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	68ba      	ldr	r2, [r7, #8]
 800dc24:	429a      	cmp	r2, r3
 800dc26:	d2f6      	bcs.n	800dc16 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	685a      	ldr	r2, [r3, #4]
 800dc2c:	683b      	ldr	r3, [r7, #0]
 800dc2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	685b      	ldr	r3, [r3, #4]
 800dc34:	683a      	ldr	r2, [r7, #0]
 800dc36:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800dc38:	683b      	ldr	r3, [r7, #0]
 800dc3a:	68fa      	ldr	r2, [r7, #12]
 800dc3c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	683a      	ldr	r2, [r7, #0]
 800dc42:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	687a      	ldr	r2, [r7, #4]
 800dc48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	1c5a      	adds	r2, r3, #1
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	601a      	str	r2, [r3, #0]
}
 800dc54:	bf00      	nop
 800dc56:	3714      	adds	r7, #20
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc5e:	4770      	bx	lr

0800dc60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800dc60:	b480      	push	{r7}
 800dc62:	b085      	sub	sp, #20
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	691b      	ldr	r3, [r3, #16]
 800dc6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	685b      	ldr	r3, [r3, #4]
 800dc72:	687a      	ldr	r2, [r7, #4]
 800dc74:	6892      	ldr	r2, [r2, #8]
 800dc76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	689b      	ldr	r3, [r3, #8]
 800dc7c:	687a      	ldr	r2, [r7, #4]
 800dc7e:	6852      	ldr	r2, [r2, #4]
 800dc80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	685b      	ldr	r3, [r3, #4]
 800dc86:	687a      	ldr	r2, [r7, #4]
 800dc88:	429a      	cmp	r2, r3
 800dc8a:	d103      	bne.n	800dc94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	689a      	ldr	r2, [r3, #8]
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	2200      	movs	r2, #0
 800dc98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	1e5a      	subs	r2, r3, #1
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	681b      	ldr	r3, [r3, #0]
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3714      	adds	r7, #20
 800dcac:	46bd      	mov	sp, r7
 800dcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb2:	4770      	bx	lr

0800dcb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800dcb4:	b480      	push	{r7}
 800dcb6:	b085      	sub	sp, #20
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	60f8      	str	r0, [r7, #12]
 800dcbc:	60b9      	str	r1, [r7, #8]
 800dcbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	3b04      	subs	r3, #4
 800dcc4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800dccc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	3b04      	subs	r3, #4
 800dcd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800dcd4:	68bb      	ldr	r3, [r7, #8]
 800dcd6:	f023 0201 	bic.w	r2, r3, #1
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	3b04      	subs	r3, #4
 800dce2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800dce4:	4a0c      	ldr	r2, [pc, #48]	@ (800dd18 <pxPortInitialiseStack+0x64>)
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	3b14      	subs	r3, #20
 800dcee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800dcf0:	687a      	ldr	r2, [r7, #4]
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	3b04      	subs	r3, #4
 800dcfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	f06f 0202 	mvn.w	r2, #2
 800dd02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	3b20      	subs	r3, #32
 800dd08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800dd0a:	68fb      	ldr	r3, [r7, #12]
}
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	3714      	adds	r7, #20
 800dd10:	46bd      	mov	sp, r7
 800dd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd16:	4770      	bx	lr
 800dd18:	0800dd1d 	.word	0x0800dd1d

0800dd1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b085      	sub	sp, #20
 800dd20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800dd22:	2300      	movs	r3, #0
 800dd24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800dd26:	4b13      	ldr	r3, [pc, #76]	@ (800dd74 <prvTaskExitError+0x58>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd2e:	d00b      	beq.n	800dd48 <prvTaskExitError+0x2c>
	__asm volatile
 800dd30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd34:	f383 8811 	msr	BASEPRI, r3
 800dd38:	f3bf 8f6f 	isb	sy
 800dd3c:	f3bf 8f4f 	dsb	sy
 800dd40:	60fb      	str	r3, [r7, #12]
}
 800dd42:	bf00      	nop
 800dd44:	bf00      	nop
 800dd46:	e7fd      	b.n	800dd44 <prvTaskExitError+0x28>
	__asm volatile
 800dd48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd4c:	f383 8811 	msr	BASEPRI, r3
 800dd50:	f3bf 8f6f 	isb	sy
 800dd54:	f3bf 8f4f 	dsb	sy
 800dd58:	60bb      	str	r3, [r7, #8]
}
 800dd5a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800dd5c:	bf00      	nop
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d0fc      	beq.n	800dd5e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dd64:	bf00      	nop
 800dd66:	bf00      	nop
 800dd68:	3714      	adds	r7, #20
 800dd6a:	46bd      	mov	sp, r7
 800dd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd70:	4770      	bx	lr
 800dd72:	bf00      	nop
 800dd74:	2400007c 	.word	0x2400007c
	...

0800dd80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dd80:	4b07      	ldr	r3, [pc, #28]	@ (800dda0 <pxCurrentTCBConst2>)
 800dd82:	6819      	ldr	r1, [r3, #0]
 800dd84:	6808      	ldr	r0, [r1, #0]
 800dd86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd8a:	f380 8809 	msr	PSP, r0
 800dd8e:	f3bf 8f6f 	isb	sy
 800dd92:	f04f 0000 	mov.w	r0, #0
 800dd96:	f380 8811 	msr	BASEPRI, r0
 800dd9a:	4770      	bx	lr
 800dd9c:	f3af 8000 	nop.w

0800dda0 <pxCurrentTCBConst2>:
 800dda0:	240191c8 	.word	0x240191c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dda4:	bf00      	nop
 800dda6:	bf00      	nop

0800dda8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dda8:	4808      	ldr	r0, [pc, #32]	@ (800ddcc <prvPortStartFirstTask+0x24>)
 800ddaa:	6800      	ldr	r0, [r0, #0]
 800ddac:	6800      	ldr	r0, [r0, #0]
 800ddae:	f380 8808 	msr	MSP, r0
 800ddb2:	f04f 0000 	mov.w	r0, #0
 800ddb6:	f380 8814 	msr	CONTROL, r0
 800ddba:	b662      	cpsie	i
 800ddbc:	b661      	cpsie	f
 800ddbe:	f3bf 8f4f 	dsb	sy
 800ddc2:	f3bf 8f6f 	isb	sy
 800ddc6:	df00      	svc	0
 800ddc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ddca:	bf00      	nop
 800ddcc:	e000ed08 	.word	0xe000ed08

0800ddd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ddd0:	b580      	push	{r7, lr}
 800ddd2:	b086      	sub	sp, #24
 800ddd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ddd6:	4b47      	ldr	r3, [pc, #284]	@ (800def4 <xPortStartScheduler+0x124>)
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	4a47      	ldr	r2, [pc, #284]	@ (800def8 <xPortStartScheduler+0x128>)
 800dddc:	4293      	cmp	r3, r2
 800ddde:	d10b      	bne.n	800ddf8 <xPortStartScheduler+0x28>
	__asm volatile
 800dde0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dde4:	f383 8811 	msr	BASEPRI, r3
 800dde8:	f3bf 8f6f 	isb	sy
 800ddec:	f3bf 8f4f 	dsb	sy
 800ddf0:	60fb      	str	r3, [r7, #12]
}
 800ddf2:	bf00      	nop
 800ddf4:	bf00      	nop
 800ddf6:	e7fd      	b.n	800ddf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ddf8:	4b3e      	ldr	r3, [pc, #248]	@ (800def4 <xPortStartScheduler+0x124>)
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	4a3f      	ldr	r2, [pc, #252]	@ (800defc <xPortStartScheduler+0x12c>)
 800ddfe:	4293      	cmp	r3, r2
 800de00:	d10b      	bne.n	800de1a <xPortStartScheduler+0x4a>
	__asm volatile
 800de02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de06:	f383 8811 	msr	BASEPRI, r3
 800de0a:	f3bf 8f6f 	isb	sy
 800de0e:	f3bf 8f4f 	dsb	sy
 800de12:	613b      	str	r3, [r7, #16]
}
 800de14:	bf00      	nop
 800de16:	bf00      	nop
 800de18:	e7fd      	b.n	800de16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800de1a:	4b39      	ldr	r3, [pc, #228]	@ (800df00 <xPortStartScheduler+0x130>)
 800de1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800de1e:	697b      	ldr	r3, [r7, #20]
 800de20:	781b      	ldrb	r3, [r3, #0]
 800de22:	b2db      	uxtb	r3, r3
 800de24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800de26:	697b      	ldr	r3, [r7, #20]
 800de28:	22ff      	movs	r2, #255	@ 0xff
 800de2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800de2c:	697b      	ldr	r3, [r7, #20]
 800de2e:	781b      	ldrb	r3, [r3, #0]
 800de30:	b2db      	uxtb	r3, r3
 800de32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800de34:	78fb      	ldrb	r3, [r7, #3]
 800de36:	b2db      	uxtb	r3, r3
 800de38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800de3c:	b2da      	uxtb	r2, r3
 800de3e:	4b31      	ldr	r3, [pc, #196]	@ (800df04 <xPortStartScheduler+0x134>)
 800de40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800de42:	4b31      	ldr	r3, [pc, #196]	@ (800df08 <xPortStartScheduler+0x138>)
 800de44:	2207      	movs	r2, #7
 800de46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800de48:	e009      	b.n	800de5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800de4a:	4b2f      	ldr	r3, [pc, #188]	@ (800df08 <xPortStartScheduler+0x138>)
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	3b01      	subs	r3, #1
 800de50:	4a2d      	ldr	r2, [pc, #180]	@ (800df08 <xPortStartScheduler+0x138>)
 800de52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800de54:	78fb      	ldrb	r3, [r7, #3]
 800de56:	b2db      	uxtb	r3, r3
 800de58:	005b      	lsls	r3, r3, #1
 800de5a:	b2db      	uxtb	r3, r3
 800de5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800de5e:	78fb      	ldrb	r3, [r7, #3]
 800de60:	b2db      	uxtb	r3, r3
 800de62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de66:	2b80      	cmp	r3, #128	@ 0x80
 800de68:	d0ef      	beq.n	800de4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800de6a:	4b27      	ldr	r3, [pc, #156]	@ (800df08 <xPortStartScheduler+0x138>)
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	f1c3 0307 	rsb	r3, r3, #7
 800de72:	2b04      	cmp	r3, #4
 800de74:	d00b      	beq.n	800de8e <xPortStartScheduler+0xbe>
	__asm volatile
 800de76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de7a:	f383 8811 	msr	BASEPRI, r3
 800de7e:	f3bf 8f6f 	isb	sy
 800de82:	f3bf 8f4f 	dsb	sy
 800de86:	60bb      	str	r3, [r7, #8]
}
 800de88:	bf00      	nop
 800de8a:	bf00      	nop
 800de8c:	e7fd      	b.n	800de8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800de8e:	4b1e      	ldr	r3, [pc, #120]	@ (800df08 <xPortStartScheduler+0x138>)
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	021b      	lsls	r3, r3, #8
 800de94:	4a1c      	ldr	r2, [pc, #112]	@ (800df08 <xPortStartScheduler+0x138>)
 800de96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800de98:	4b1b      	ldr	r3, [pc, #108]	@ (800df08 <xPortStartScheduler+0x138>)
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800dea0:	4a19      	ldr	r2, [pc, #100]	@ (800df08 <xPortStartScheduler+0x138>)
 800dea2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	b2da      	uxtb	r2, r3
 800dea8:	697b      	ldr	r3, [r7, #20]
 800deaa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800deac:	4b17      	ldr	r3, [pc, #92]	@ (800df0c <xPortStartScheduler+0x13c>)
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	4a16      	ldr	r2, [pc, #88]	@ (800df0c <xPortStartScheduler+0x13c>)
 800deb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800deb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800deb8:	4b14      	ldr	r3, [pc, #80]	@ (800df0c <xPortStartScheduler+0x13c>)
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	4a13      	ldr	r2, [pc, #76]	@ (800df0c <xPortStartScheduler+0x13c>)
 800debe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800dec2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dec4:	f000 f8da 	bl	800e07c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800dec8:	4b11      	ldr	r3, [pc, #68]	@ (800df10 <xPortStartScheduler+0x140>)
 800deca:	2200      	movs	r2, #0
 800decc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800dece:	f000 f8f9 	bl	800e0c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ded2:	4b10      	ldr	r3, [pc, #64]	@ (800df14 <xPortStartScheduler+0x144>)
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	4a0f      	ldr	r2, [pc, #60]	@ (800df14 <xPortStartScheduler+0x144>)
 800ded8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800dedc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800dede:	f7ff ff63 	bl	800dda8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dee2:	f001 fc25 	bl	800f730 <vTaskSwitchContext>
	prvTaskExitError();
 800dee6:	f7ff ff19 	bl	800dd1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800deea:	2300      	movs	r3, #0
}
 800deec:	4618      	mov	r0, r3
 800deee:	3718      	adds	r7, #24
 800def0:	46bd      	mov	sp, r7
 800def2:	bd80      	pop	{r7, pc}
 800def4:	e000ed00 	.word	0xe000ed00
 800def8:	410fc271 	.word	0x410fc271
 800defc:	410fc270 	.word	0x410fc270
 800df00:	e000e400 	.word	0xe000e400
 800df04:	24019180 	.word	0x24019180
 800df08:	24019184 	.word	0x24019184
 800df0c:	e000ed20 	.word	0xe000ed20
 800df10:	2400007c 	.word	0x2400007c
 800df14:	e000ef34 	.word	0xe000ef34

0800df18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800df18:	b480      	push	{r7}
 800df1a:	b083      	sub	sp, #12
 800df1c:	af00      	add	r7, sp, #0
	__asm volatile
 800df1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df22:	f383 8811 	msr	BASEPRI, r3
 800df26:	f3bf 8f6f 	isb	sy
 800df2a:	f3bf 8f4f 	dsb	sy
 800df2e:	607b      	str	r3, [r7, #4]
}
 800df30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800df32:	4b10      	ldr	r3, [pc, #64]	@ (800df74 <vPortEnterCritical+0x5c>)
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	3301      	adds	r3, #1
 800df38:	4a0e      	ldr	r2, [pc, #56]	@ (800df74 <vPortEnterCritical+0x5c>)
 800df3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800df3c:	4b0d      	ldr	r3, [pc, #52]	@ (800df74 <vPortEnterCritical+0x5c>)
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	2b01      	cmp	r3, #1
 800df42:	d110      	bne.n	800df66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800df44:	4b0c      	ldr	r3, [pc, #48]	@ (800df78 <vPortEnterCritical+0x60>)
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	b2db      	uxtb	r3, r3
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d00b      	beq.n	800df66 <vPortEnterCritical+0x4e>
	__asm volatile
 800df4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df52:	f383 8811 	msr	BASEPRI, r3
 800df56:	f3bf 8f6f 	isb	sy
 800df5a:	f3bf 8f4f 	dsb	sy
 800df5e:	603b      	str	r3, [r7, #0]
}
 800df60:	bf00      	nop
 800df62:	bf00      	nop
 800df64:	e7fd      	b.n	800df62 <vPortEnterCritical+0x4a>
	}
}
 800df66:	bf00      	nop
 800df68:	370c      	adds	r7, #12
 800df6a:	46bd      	mov	sp, r7
 800df6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df70:	4770      	bx	lr
 800df72:	bf00      	nop
 800df74:	2400007c 	.word	0x2400007c
 800df78:	e000ed04 	.word	0xe000ed04

0800df7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800df7c:	b480      	push	{r7}
 800df7e:	b083      	sub	sp, #12
 800df80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800df82:	4b12      	ldr	r3, [pc, #72]	@ (800dfcc <vPortExitCritical+0x50>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	2b00      	cmp	r3, #0
 800df88:	d10b      	bne.n	800dfa2 <vPortExitCritical+0x26>
	__asm volatile
 800df8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df8e:	f383 8811 	msr	BASEPRI, r3
 800df92:	f3bf 8f6f 	isb	sy
 800df96:	f3bf 8f4f 	dsb	sy
 800df9a:	607b      	str	r3, [r7, #4]
}
 800df9c:	bf00      	nop
 800df9e:	bf00      	nop
 800dfa0:	e7fd      	b.n	800df9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800dfa2:	4b0a      	ldr	r3, [pc, #40]	@ (800dfcc <vPortExitCritical+0x50>)
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	3b01      	subs	r3, #1
 800dfa8:	4a08      	ldr	r2, [pc, #32]	@ (800dfcc <vPortExitCritical+0x50>)
 800dfaa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dfac:	4b07      	ldr	r3, [pc, #28]	@ (800dfcc <vPortExitCritical+0x50>)
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d105      	bne.n	800dfc0 <vPortExitCritical+0x44>
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dfb8:	683b      	ldr	r3, [r7, #0]
 800dfba:	f383 8811 	msr	BASEPRI, r3
}
 800dfbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800dfc0:	bf00      	nop
 800dfc2:	370c      	adds	r7, #12
 800dfc4:	46bd      	mov	sp, r7
 800dfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfca:	4770      	bx	lr
 800dfcc:	2400007c 	.word	0x2400007c

0800dfd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dfd0:	f3ef 8009 	mrs	r0, PSP
 800dfd4:	f3bf 8f6f 	isb	sy
 800dfd8:	4b15      	ldr	r3, [pc, #84]	@ (800e030 <pxCurrentTCBConst>)
 800dfda:	681a      	ldr	r2, [r3, #0]
 800dfdc:	f01e 0f10 	tst.w	lr, #16
 800dfe0:	bf08      	it	eq
 800dfe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dfe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfea:	6010      	str	r0, [r2, #0]
 800dfec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dff0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800dff4:	f380 8811 	msr	BASEPRI, r0
 800dff8:	f3bf 8f4f 	dsb	sy
 800dffc:	f3bf 8f6f 	isb	sy
 800e000:	f001 fb96 	bl	800f730 <vTaskSwitchContext>
 800e004:	f04f 0000 	mov.w	r0, #0
 800e008:	f380 8811 	msr	BASEPRI, r0
 800e00c:	bc09      	pop	{r0, r3}
 800e00e:	6819      	ldr	r1, [r3, #0]
 800e010:	6808      	ldr	r0, [r1, #0]
 800e012:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e016:	f01e 0f10 	tst.w	lr, #16
 800e01a:	bf08      	it	eq
 800e01c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e020:	f380 8809 	msr	PSP, r0
 800e024:	f3bf 8f6f 	isb	sy
 800e028:	4770      	bx	lr
 800e02a:	bf00      	nop
 800e02c:	f3af 8000 	nop.w

0800e030 <pxCurrentTCBConst>:
 800e030:	240191c8 	.word	0x240191c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e034:	bf00      	nop
 800e036:	bf00      	nop

0800e038 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b082      	sub	sp, #8
 800e03c:	af00      	add	r7, sp, #0
	__asm volatile
 800e03e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e042:	f383 8811 	msr	BASEPRI, r3
 800e046:	f3bf 8f6f 	isb	sy
 800e04a:	f3bf 8f4f 	dsb	sy
 800e04e:	607b      	str	r3, [r7, #4]
}
 800e050:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e052:	f001 fab3 	bl	800f5bc <xTaskIncrementTick>
 800e056:	4603      	mov	r3, r0
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d003      	beq.n	800e064 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e05c:	4b06      	ldr	r3, [pc, #24]	@ (800e078 <xPortSysTickHandler+0x40>)
 800e05e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e062:	601a      	str	r2, [r3, #0]
 800e064:	2300      	movs	r3, #0
 800e066:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	f383 8811 	msr	BASEPRI, r3
}
 800e06e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e070:	bf00      	nop
 800e072:	3708      	adds	r7, #8
 800e074:	46bd      	mov	sp, r7
 800e076:	bd80      	pop	{r7, pc}
 800e078:	e000ed04 	.word	0xe000ed04

0800e07c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e07c:	b480      	push	{r7}
 800e07e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e080:	4b0b      	ldr	r3, [pc, #44]	@ (800e0b0 <vPortSetupTimerInterrupt+0x34>)
 800e082:	2200      	movs	r2, #0
 800e084:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e086:	4b0b      	ldr	r3, [pc, #44]	@ (800e0b4 <vPortSetupTimerInterrupt+0x38>)
 800e088:	2200      	movs	r2, #0
 800e08a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e08c:	4b0a      	ldr	r3, [pc, #40]	@ (800e0b8 <vPortSetupTimerInterrupt+0x3c>)
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	4a0a      	ldr	r2, [pc, #40]	@ (800e0bc <vPortSetupTimerInterrupt+0x40>)
 800e092:	fba2 2303 	umull	r2, r3, r2, r3
 800e096:	099b      	lsrs	r3, r3, #6
 800e098:	4a09      	ldr	r2, [pc, #36]	@ (800e0c0 <vPortSetupTimerInterrupt+0x44>)
 800e09a:	3b01      	subs	r3, #1
 800e09c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e09e:	4b04      	ldr	r3, [pc, #16]	@ (800e0b0 <vPortSetupTimerInterrupt+0x34>)
 800e0a0:	2207      	movs	r2, #7
 800e0a2:	601a      	str	r2, [r3, #0]
}
 800e0a4:	bf00      	nop
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ac:	4770      	bx	lr
 800e0ae:	bf00      	nop
 800e0b0:	e000e010 	.word	0xe000e010
 800e0b4:	e000e018 	.word	0xe000e018
 800e0b8:	24000000 	.word	0x24000000
 800e0bc:	10624dd3 	.word	0x10624dd3
 800e0c0:	e000e014 	.word	0xe000e014

0800e0c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e0c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e0d4 <vPortEnableVFP+0x10>
 800e0c8:	6801      	ldr	r1, [r0, #0]
 800e0ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e0ce:	6001      	str	r1, [r0, #0]
 800e0d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e0d2:	bf00      	nop
 800e0d4:	e000ed88 	.word	0xe000ed88

0800e0d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e0d8:	b480      	push	{r7}
 800e0da:	b085      	sub	sp, #20
 800e0dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e0de:	f3ef 8305 	mrs	r3, IPSR
 800e0e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	2b0f      	cmp	r3, #15
 800e0e8:	d915      	bls.n	800e116 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e0ea:	4a18      	ldr	r2, [pc, #96]	@ (800e14c <vPortValidateInterruptPriority+0x74>)
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	4413      	add	r3, r2
 800e0f0:	781b      	ldrb	r3, [r3, #0]
 800e0f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e0f4:	4b16      	ldr	r3, [pc, #88]	@ (800e150 <vPortValidateInterruptPriority+0x78>)
 800e0f6:	781b      	ldrb	r3, [r3, #0]
 800e0f8:	7afa      	ldrb	r2, [r7, #11]
 800e0fa:	429a      	cmp	r2, r3
 800e0fc:	d20b      	bcs.n	800e116 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e0fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e102:	f383 8811 	msr	BASEPRI, r3
 800e106:	f3bf 8f6f 	isb	sy
 800e10a:	f3bf 8f4f 	dsb	sy
 800e10e:	607b      	str	r3, [r7, #4]
}
 800e110:	bf00      	nop
 800e112:	bf00      	nop
 800e114:	e7fd      	b.n	800e112 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e116:	4b0f      	ldr	r3, [pc, #60]	@ (800e154 <vPortValidateInterruptPriority+0x7c>)
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e11e:	4b0e      	ldr	r3, [pc, #56]	@ (800e158 <vPortValidateInterruptPriority+0x80>)
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	429a      	cmp	r2, r3
 800e124:	d90b      	bls.n	800e13e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e12a:	f383 8811 	msr	BASEPRI, r3
 800e12e:	f3bf 8f6f 	isb	sy
 800e132:	f3bf 8f4f 	dsb	sy
 800e136:	603b      	str	r3, [r7, #0]
}
 800e138:	bf00      	nop
 800e13a:	bf00      	nop
 800e13c:	e7fd      	b.n	800e13a <vPortValidateInterruptPriority+0x62>
	}
 800e13e:	bf00      	nop
 800e140:	3714      	adds	r7, #20
 800e142:	46bd      	mov	sp, r7
 800e144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e148:	4770      	bx	lr
 800e14a:	bf00      	nop
 800e14c:	e000e3f0 	.word	0xe000e3f0
 800e150:	24019180 	.word	0x24019180
 800e154:	e000ed0c 	.word	0xe000ed0c
 800e158:	24019184 	.word	0x24019184

0800e15c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b084      	sub	sp, #16
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
 800e164:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d10b      	bne.n	800e188 <xQueueGenericReset+0x2c>
	__asm volatile
 800e170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e174:	f383 8811 	msr	BASEPRI, r3
 800e178:	f3bf 8f6f 	isb	sy
 800e17c:	f3bf 8f4f 	dsb	sy
 800e180:	60bb      	str	r3, [r7, #8]
}
 800e182:	bf00      	nop
 800e184:	bf00      	nop
 800e186:	e7fd      	b.n	800e184 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e188:	f7ff fec6 	bl	800df18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	681a      	ldr	r2, [r3, #0]
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e194:	68f9      	ldr	r1, [r7, #12]
 800e196:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e198:	fb01 f303 	mul.w	r3, r1, r3
 800e19c:	441a      	add	r2, r3
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	2200      	movs	r2, #0
 800e1a6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	681a      	ldr	r2, [r3, #0]
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	681a      	ldr	r2, [r3, #0]
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1b8:	3b01      	subs	r3, #1
 800e1ba:	68f9      	ldr	r1, [r7, #12]
 800e1bc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e1be:	fb01 f303 	mul.w	r3, r1, r3
 800e1c2:	441a      	add	r2, r3
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	22ff      	movs	r2, #255	@ 0xff
 800e1cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	22ff      	movs	r2, #255	@ 0xff
 800e1d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d114      	bne.n	800e208 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	691b      	ldr	r3, [r3, #16]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d01a      	beq.n	800e21c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	3310      	adds	r3, #16
 800e1ea:	4618      	mov	r0, r3
 800e1ec:	f001 fb7c 	bl	800f8e8 <xTaskRemoveFromEventList>
 800e1f0:	4603      	mov	r3, r0
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d012      	beq.n	800e21c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e1f6:	4b0d      	ldr	r3, [pc, #52]	@ (800e22c <xQueueGenericReset+0xd0>)
 800e1f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e1fc:	601a      	str	r2, [r3, #0]
 800e1fe:	f3bf 8f4f 	dsb	sy
 800e202:	f3bf 8f6f 	isb	sy
 800e206:	e009      	b.n	800e21c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	3310      	adds	r3, #16
 800e20c:	4618      	mov	r0, r3
 800e20e:	f7ff fc9d 	bl	800db4c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	3324      	adds	r3, #36	@ 0x24
 800e216:	4618      	mov	r0, r3
 800e218:	f7ff fc98 	bl	800db4c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e21c:	f7ff feae 	bl	800df7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e220:	2301      	movs	r3, #1
}
 800e222:	4618      	mov	r0, r3
 800e224:	3710      	adds	r7, #16
 800e226:	46bd      	mov	sp, r7
 800e228:	bd80      	pop	{r7, pc}
 800e22a:	bf00      	nop
 800e22c:	e000ed04 	.word	0xe000ed04

0800e230 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e230:	b580      	push	{r7, lr}
 800e232:	b08e      	sub	sp, #56	@ 0x38
 800e234:	af02      	add	r7, sp, #8
 800e236:	60f8      	str	r0, [r7, #12]
 800e238:	60b9      	str	r1, [r7, #8]
 800e23a:	607a      	str	r2, [r7, #4]
 800e23c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d10b      	bne.n	800e25c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800e244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e248:	f383 8811 	msr	BASEPRI, r3
 800e24c:	f3bf 8f6f 	isb	sy
 800e250:	f3bf 8f4f 	dsb	sy
 800e254:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e256:	bf00      	nop
 800e258:	bf00      	nop
 800e25a:	e7fd      	b.n	800e258 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e25c:	683b      	ldr	r3, [r7, #0]
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d10b      	bne.n	800e27a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800e262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e266:	f383 8811 	msr	BASEPRI, r3
 800e26a:	f3bf 8f6f 	isb	sy
 800e26e:	f3bf 8f4f 	dsb	sy
 800e272:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e274:	bf00      	nop
 800e276:	bf00      	nop
 800e278:	e7fd      	b.n	800e276 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d002      	beq.n	800e286 <xQueueGenericCreateStatic+0x56>
 800e280:	68bb      	ldr	r3, [r7, #8]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d001      	beq.n	800e28a <xQueueGenericCreateStatic+0x5a>
 800e286:	2301      	movs	r3, #1
 800e288:	e000      	b.n	800e28c <xQueueGenericCreateStatic+0x5c>
 800e28a:	2300      	movs	r3, #0
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d10b      	bne.n	800e2a8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800e290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e294:	f383 8811 	msr	BASEPRI, r3
 800e298:	f3bf 8f6f 	isb	sy
 800e29c:	f3bf 8f4f 	dsb	sy
 800e2a0:	623b      	str	r3, [r7, #32]
}
 800e2a2:	bf00      	nop
 800e2a4:	bf00      	nop
 800e2a6:	e7fd      	b.n	800e2a4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d102      	bne.n	800e2b4 <xQueueGenericCreateStatic+0x84>
 800e2ae:	68bb      	ldr	r3, [r7, #8]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d101      	bne.n	800e2b8 <xQueueGenericCreateStatic+0x88>
 800e2b4:	2301      	movs	r3, #1
 800e2b6:	e000      	b.n	800e2ba <xQueueGenericCreateStatic+0x8a>
 800e2b8:	2300      	movs	r3, #0
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d10b      	bne.n	800e2d6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800e2be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2c2:	f383 8811 	msr	BASEPRI, r3
 800e2c6:	f3bf 8f6f 	isb	sy
 800e2ca:	f3bf 8f4f 	dsb	sy
 800e2ce:	61fb      	str	r3, [r7, #28]
}
 800e2d0:	bf00      	nop
 800e2d2:	bf00      	nop
 800e2d4:	e7fd      	b.n	800e2d2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e2d6:	2350      	movs	r3, #80	@ 0x50
 800e2d8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	2b50      	cmp	r3, #80	@ 0x50
 800e2de:	d00b      	beq.n	800e2f8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800e2e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2e4:	f383 8811 	msr	BASEPRI, r3
 800e2e8:	f3bf 8f6f 	isb	sy
 800e2ec:	f3bf 8f4f 	dsb	sy
 800e2f0:	61bb      	str	r3, [r7, #24]
}
 800e2f2:	bf00      	nop
 800e2f4:	bf00      	nop
 800e2f6:	e7fd      	b.n	800e2f4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e2f8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e2fa:	683b      	ldr	r3, [r7, #0]
 800e2fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800e2fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e300:	2b00      	cmp	r3, #0
 800e302:	d00d      	beq.n	800e320 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e306:	2201      	movs	r2, #1
 800e308:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e30c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800e310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e312:	9300      	str	r3, [sp, #0]
 800e314:	4613      	mov	r3, r2
 800e316:	687a      	ldr	r2, [r7, #4]
 800e318:	68b9      	ldr	r1, [r7, #8]
 800e31a:	68f8      	ldr	r0, [r7, #12]
 800e31c:	f000 f840 	bl	800e3a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800e322:	4618      	mov	r0, r3
 800e324:	3730      	adds	r7, #48	@ 0x30
 800e326:	46bd      	mov	sp, r7
 800e328:	bd80      	pop	{r7, pc}

0800e32a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e32a:	b580      	push	{r7, lr}
 800e32c:	b08a      	sub	sp, #40	@ 0x28
 800e32e:	af02      	add	r7, sp, #8
 800e330:	60f8      	str	r0, [r7, #12]
 800e332:	60b9      	str	r1, [r7, #8]
 800e334:	4613      	mov	r3, r2
 800e336:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d10b      	bne.n	800e356 <xQueueGenericCreate+0x2c>
	__asm volatile
 800e33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e342:	f383 8811 	msr	BASEPRI, r3
 800e346:	f3bf 8f6f 	isb	sy
 800e34a:	f3bf 8f4f 	dsb	sy
 800e34e:	613b      	str	r3, [r7, #16]
}
 800e350:	bf00      	nop
 800e352:	bf00      	nop
 800e354:	e7fd      	b.n	800e352 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	68ba      	ldr	r2, [r7, #8]
 800e35a:	fb02 f303 	mul.w	r3, r2, r3
 800e35e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e360:	69fb      	ldr	r3, [r7, #28]
 800e362:	3350      	adds	r3, #80	@ 0x50
 800e364:	4618      	mov	r0, r3
 800e366:	f7ff fa03 	bl	800d770 <pvPortMalloc>
 800e36a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e36c:	69bb      	ldr	r3, [r7, #24]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d011      	beq.n	800e396 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e372:	69bb      	ldr	r3, [r7, #24]
 800e374:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e376:	697b      	ldr	r3, [r7, #20]
 800e378:	3350      	adds	r3, #80	@ 0x50
 800e37a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e37c:	69bb      	ldr	r3, [r7, #24]
 800e37e:	2200      	movs	r2, #0
 800e380:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e384:	79fa      	ldrb	r2, [r7, #7]
 800e386:	69bb      	ldr	r3, [r7, #24]
 800e388:	9300      	str	r3, [sp, #0]
 800e38a:	4613      	mov	r3, r2
 800e38c:	697a      	ldr	r2, [r7, #20]
 800e38e:	68b9      	ldr	r1, [r7, #8]
 800e390:	68f8      	ldr	r0, [r7, #12]
 800e392:	f000 f805 	bl	800e3a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e396:	69bb      	ldr	r3, [r7, #24]
	}
 800e398:	4618      	mov	r0, r3
 800e39a:	3720      	adds	r7, #32
 800e39c:	46bd      	mov	sp, r7
 800e39e:	bd80      	pop	{r7, pc}

0800e3a0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b084      	sub	sp, #16
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	60f8      	str	r0, [r7, #12]
 800e3a8:	60b9      	str	r1, [r7, #8]
 800e3aa:	607a      	str	r2, [r7, #4]
 800e3ac:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e3ae:	68bb      	ldr	r3, [r7, #8]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d103      	bne.n	800e3bc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e3b4:	69bb      	ldr	r3, [r7, #24]
 800e3b6:	69ba      	ldr	r2, [r7, #24]
 800e3b8:	601a      	str	r2, [r3, #0]
 800e3ba:	e002      	b.n	800e3c2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e3bc:	69bb      	ldr	r3, [r7, #24]
 800e3be:	687a      	ldr	r2, [r7, #4]
 800e3c0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e3c2:	69bb      	ldr	r3, [r7, #24]
 800e3c4:	68fa      	ldr	r2, [r7, #12]
 800e3c6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e3c8:	69bb      	ldr	r3, [r7, #24]
 800e3ca:	68ba      	ldr	r2, [r7, #8]
 800e3cc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e3ce:	2101      	movs	r1, #1
 800e3d0:	69b8      	ldr	r0, [r7, #24]
 800e3d2:	f7ff fec3 	bl	800e15c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e3d6:	69bb      	ldr	r3, [r7, #24]
 800e3d8:	78fa      	ldrb	r2, [r7, #3]
 800e3da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e3de:	bf00      	nop
 800e3e0:	3710      	adds	r7, #16
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	bd80      	pop	{r7, pc}

0800e3e6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800e3e6:	b580      	push	{r7, lr}
 800e3e8:	b082      	sub	sp, #8
 800e3ea:	af00      	add	r7, sp, #0
 800e3ec:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d00e      	beq.n	800e412 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	2200      	movs	r2, #0
 800e404:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800e406:	2300      	movs	r3, #0
 800e408:	2200      	movs	r2, #0
 800e40a:	2100      	movs	r1, #0
 800e40c:	6878      	ldr	r0, [r7, #4]
 800e40e:	f000 f81d 	bl	800e44c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800e412:	bf00      	nop
 800e414:	3708      	adds	r7, #8
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}

0800e41a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800e41a:	b580      	push	{r7, lr}
 800e41c:	b086      	sub	sp, #24
 800e41e:	af00      	add	r7, sp, #0
 800e420:	4603      	mov	r3, r0
 800e422:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e424:	2301      	movs	r3, #1
 800e426:	617b      	str	r3, [r7, #20]
 800e428:	2300      	movs	r3, #0
 800e42a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800e42c:	79fb      	ldrb	r3, [r7, #7]
 800e42e:	461a      	mov	r2, r3
 800e430:	6939      	ldr	r1, [r7, #16]
 800e432:	6978      	ldr	r0, [r7, #20]
 800e434:	f7ff ff79 	bl	800e32a <xQueueGenericCreate>
 800e438:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e43a:	68f8      	ldr	r0, [r7, #12]
 800e43c:	f7ff ffd3 	bl	800e3e6 <prvInitialiseMutex>

		return xNewQueue;
 800e440:	68fb      	ldr	r3, [r7, #12]
	}
 800e442:	4618      	mov	r0, r3
 800e444:	3718      	adds	r7, #24
 800e446:	46bd      	mov	sp, r7
 800e448:	bd80      	pop	{r7, pc}
	...

0800e44c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b08e      	sub	sp, #56	@ 0x38
 800e450:	af00      	add	r7, sp, #0
 800e452:	60f8      	str	r0, [r7, #12]
 800e454:	60b9      	str	r1, [r7, #8]
 800e456:	607a      	str	r2, [r7, #4]
 800e458:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e45a:	2300      	movs	r3, #0
 800e45c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800e462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e464:	2b00      	cmp	r3, #0
 800e466:	d10b      	bne.n	800e480 <xQueueGenericSend+0x34>
	__asm volatile
 800e468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e46c:	f383 8811 	msr	BASEPRI, r3
 800e470:	f3bf 8f6f 	isb	sy
 800e474:	f3bf 8f4f 	dsb	sy
 800e478:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e47a:	bf00      	nop
 800e47c:	bf00      	nop
 800e47e:	e7fd      	b.n	800e47c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e480:	68bb      	ldr	r3, [r7, #8]
 800e482:	2b00      	cmp	r3, #0
 800e484:	d103      	bne.n	800e48e <xQueueGenericSend+0x42>
 800e486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d101      	bne.n	800e492 <xQueueGenericSend+0x46>
 800e48e:	2301      	movs	r3, #1
 800e490:	e000      	b.n	800e494 <xQueueGenericSend+0x48>
 800e492:	2300      	movs	r3, #0
 800e494:	2b00      	cmp	r3, #0
 800e496:	d10b      	bne.n	800e4b0 <xQueueGenericSend+0x64>
	__asm volatile
 800e498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e49c:	f383 8811 	msr	BASEPRI, r3
 800e4a0:	f3bf 8f6f 	isb	sy
 800e4a4:	f3bf 8f4f 	dsb	sy
 800e4a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e4aa:	bf00      	nop
 800e4ac:	bf00      	nop
 800e4ae:	e7fd      	b.n	800e4ac <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e4b0:	683b      	ldr	r3, [r7, #0]
 800e4b2:	2b02      	cmp	r3, #2
 800e4b4:	d103      	bne.n	800e4be <xQueueGenericSend+0x72>
 800e4b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4ba:	2b01      	cmp	r3, #1
 800e4bc:	d101      	bne.n	800e4c2 <xQueueGenericSend+0x76>
 800e4be:	2301      	movs	r3, #1
 800e4c0:	e000      	b.n	800e4c4 <xQueueGenericSend+0x78>
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d10b      	bne.n	800e4e0 <xQueueGenericSend+0x94>
	__asm volatile
 800e4c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4cc:	f383 8811 	msr	BASEPRI, r3
 800e4d0:	f3bf 8f6f 	isb	sy
 800e4d4:	f3bf 8f4f 	dsb	sy
 800e4d8:	623b      	str	r3, [r7, #32]
}
 800e4da:	bf00      	nop
 800e4dc:	bf00      	nop
 800e4de:	e7fd      	b.n	800e4dc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e4e0:	f001 fbc8 	bl	800fc74 <xTaskGetSchedulerState>
 800e4e4:	4603      	mov	r3, r0
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d102      	bne.n	800e4f0 <xQueueGenericSend+0xa4>
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d101      	bne.n	800e4f4 <xQueueGenericSend+0xa8>
 800e4f0:	2301      	movs	r3, #1
 800e4f2:	e000      	b.n	800e4f6 <xQueueGenericSend+0xaa>
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d10b      	bne.n	800e512 <xQueueGenericSend+0xc6>
	__asm volatile
 800e4fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4fe:	f383 8811 	msr	BASEPRI, r3
 800e502:	f3bf 8f6f 	isb	sy
 800e506:	f3bf 8f4f 	dsb	sy
 800e50a:	61fb      	str	r3, [r7, #28]
}
 800e50c:	bf00      	nop
 800e50e:	bf00      	nop
 800e510:	e7fd      	b.n	800e50e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e512:	f7ff fd01 	bl	800df18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e518:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e51a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e51c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e51e:	429a      	cmp	r2, r3
 800e520:	d302      	bcc.n	800e528 <xQueueGenericSend+0xdc>
 800e522:	683b      	ldr	r3, [r7, #0]
 800e524:	2b02      	cmp	r3, #2
 800e526:	d129      	bne.n	800e57c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e528:	683a      	ldr	r2, [r7, #0]
 800e52a:	68b9      	ldr	r1, [r7, #8]
 800e52c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e52e:	f000 fb37 	bl	800eba0 <prvCopyDataToQueue>
 800e532:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d010      	beq.n	800e55e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e53c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e53e:	3324      	adds	r3, #36	@ 0x24
 800e540:	4618      	mov	r0, r3
 800e542:	f001 f9d1 	bl	800f8e8 <xTaskRemoveFromEventList>
 800e546:	4603      	mov	r3, r0
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d013      	beq.n	800e574 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e54c:	4b3f      	ldr	r3, [pc, #252]	@ (800e64c <xQueueGenericSend+0x200>)
 800e54e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e552:	601a      	str	r2, [r3, #0]
 800e554:	f3bf 8f4f 	dsb	sy
 800e558:	f3bf 8f6f 	isb	sy
 800e55c:	e00a      	b.n	800e574 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e55e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e560:	2b00      	cmp	r3, #0
 800e562:	d007      	beq.n	800e574 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e564:	4b39      	ldr	r3, [pc, #228]	@ (800e64c <xQueueGenericSend+0x200>)
 800e566:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e56a:	601a      	str	r2, [r3, #0]
 800e56c:	f3bf 8f4f 	dsb	sy
 800e570:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e574:	f7ff fd02 	bl	800df7c <vPortExitCritical>
				return pdPASS;
 800e578:	2301      	movs	r3, #1
 800e57a:	e063      	b.n	800e644 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d103      	bne.n	800e58a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e582:	f7ff fcfb 	bl	800df7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e586:	2300      	movs	r3, #0
 800e588:	e05c      	b.n	800e644 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e58a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d106      	bne.n	800e59e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e590:	f107 0314 	add.w	r3, r7, #20
 800e594:	4618      	mov	r0, r3
 800e596:	f001 fa0b 	bl	800f9b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e59a:	2301      	movs	r3, #1
 800e59c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e59e:	f7ff fced 	bl	800df7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e5a2:	f000 ff4f 	bl	800f444 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e5a6:	f7ff fcb7 	bl	800df18 <vPortEnterCritical>
 800e5aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e5b0:	b25b      	sxtb	r3, r3
 800e5b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5b6:	d103      	bne.n	800e5c0 <xQueueGenericSend+0x174>
 800e5b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e5c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e5c6:	b25b      	sxtb	r3, r3
 800e5c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5cc:	d103      	bne.n	800e5d6 <xQueueGenericSend+0x18a>
 800e5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e5d6:	f7ff fcd1 	bl	800df7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e5da:	1d3a      	adds	r2, r7, #4
 800e5dc:	f107 0314 	add.w	r3, r7, #20
 800e5e0:	4611      	mov	r1, r2
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	f001 f9fa 	bl	800f9dc <xTaskCheckForTimeOut>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d124      	bne.n	800e638 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e5ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e5f0:	f000 fbce 	bl	800ed90 <prvIsQueueFull>
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d018      	beq.n	800e62c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e5fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5fc:	3310      	adds	r3, #16
 800e5fe:	687a      	ldr	r2, [r7, #4]
 800e600:	4611      	mov	r1, r2
 800e602:	4618      	mov	r0, r3
 800e604:	f001 f91e 	bl	800f844 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e608:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e60a:	f000 fb59 	bl	800ecc0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e60e:	f000 ff27 	bl	800f460 <xTaskResumeAll>
 800e612:	4603      	mov	r3, r0
 800e614:	2b00      	cmp	r3, #0
 800e616:	f47f af7c 	bne.w	800e512 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800e61a:	4b0c      	ldr	r3, [pc, #48]	@ (800e64c <xQueueGenericSend+0x200>)
 800e61c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e620:	601a      	str	r2, [r3, #0]
 800e622:	f3bf 8f4f 	dsb	sy
 800e626:	f3bf 8f6f 	isb	sy
 800e62a:	e772      	b.n	800e512 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e62c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e62e:	f000 fb47 	bl	800ecc0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e632:	f000 ff15 	bl	800f460 <xTaskResumeAll>
 800e636:	e76c      	b.n	800e512 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e638:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e63a:	f000 fb41 	bl	800ecc0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e63e:	f000 ff0f 	bl	800f460 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e642:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e644:	4618      	mov	r0, r3
 800e646:	3738      	adds	r7, #56	@ 0x38
 800e648:	46bd      	mov	sp, r7
 800e64a:	bd80      	pop	{r7, pc}
 800e64c:	e000ed04 	.word	0xe000ed04

0800e650 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e650:	b580      	push	{r7, lr}
 800e652:	b090      	sub	sp, #64	@ 0x40
 800e654:	af00      	add	r7, sp, #0
 800e656:	60f8      	str	r0, [r7, #12]
 800e658:	60b9      	str	r1, [r7, #8]
 800e65a:	607a      	str	r2, [r7, #4]
 800e65c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800e662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e664:	2b00      	cmp	r3, #0
 800e666:	d10b      	bne.n	800e680 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800e668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e66c:	f383 8811 	msr	BASEPRI, r3
 800e670:	f3bf 8f6f 	isb	sy
 800e674:	f3bf 8f4f 	dsb	sy
 800e678:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e67a:	bf00      	nop
 800e67c:	bf00      	nop
 800e67e:	e7fd      	b.n	800e67c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e680:	68bb      	ldr	r3, [r7, #8]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d103      	bne.n	800e68e <xQueueGenericSendFromISR+0x3e>
 800e686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d101      	bne.n	800e692 <xQueueGenericSendFromISR+0x42>
 800e68e:	2301      	movs	r3, #1
 800e690:	e000      	b.n	800e694 <xQueueGenericSendFromISR+0x44>
 800e692:	2300      	movs	r3, #0
 800e694:	2b00      	cmp	r3, #0
 800e696:	d10b      	bne.n	800e6b0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800e698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e69c:	f383 8811 	msr	BASEPRI, r3
 800e6a0:	f3bf 8f6f 	isb	sy
 800e6a4:	f3bf 8f4f 	dsb	sy
 800e6a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e6aa:	bf00      	nop
 800e6ac:	bf00      	nop
 800e6ae:	e7fd      	b.n	800e6ac <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e6b0:	683b      	ldr	r3, [r7, #0]
 800e6b2:	2b02      	cmp	r3, #2
 800e6b4:	d103      	bne.n	800e6be <xQueueGenericSendFromISR+0x6e>
 800e6b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e6ba:	2b01      	cmp	r3, #1
 800e6bc:	d101      	bne.n	800e6c2 <xQueueGenericSendFromISR+0x72>
 800e6be:	2301      	movs	r3, #1
 800e6c0:	e000      	b.n	800e6c4 <xQueueGenericSendFromISR+0x74>
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d10b      	bne.n	800e6e0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800e6c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6cc:	f383 8811 	msr	BASEPRI, r3
 800e6d0:	f3bf 8f6f 	isb	sy
 800e6d4:	f3bf 8f4f 	dsb	sy
 800e6d8:	623b      	str	r3, [r7, #32]
}
 800e6da:	bf00      	nop
 800e6dc:	bf00      	nop
 800e6de:	e7fd      	b.n	800e6dc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e6e0:	f7ff fcfa 	bl	800e0d8 <vPortValidateInterruptPriority>
	__asm volatile
 800e6e4:	f3ef 8211 	mrs	r2, BASEPRI
 800e6e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ec:	f383 8811 	msr	BASEPRI, r3
 800e6f0:	f3bf 8f6f 	isb	sy
 800e6f4:	f3bf 8f4f 	dsb	sy
 800e6f8:	61fa      	str	r2, [r7, #28]
 800e6fa:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800e6fc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e6fe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e702:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e708:	429a      	cmp	r2, r3
 800e70a:	d302      	bcc.n	800e712 <xQueueGenericSendFromISR+0xc2>
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	2b02      	cmp	r3, #2
 800e710:	d12f      	bne.n	800e772 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e714:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e718:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e71e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e720:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e722:	683a      	ldr	r2, [r7, #0]
 800e724:	68b9      	ldr	r1, [r7, #8]
 800e726:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e728:	f000 fa3a 	bl	800eba0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e72c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800e730:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e734:	d112      	bne.n	800e75c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d016      	beq.n	800e76c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e73e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e740:	3324      	adds	r3, #36	@ 0x24
 800e742:	4618      	mov	r0, r3
 800e744:	f001 f8d0 	bl	800f8e8 <xTaskRemoveFromEventList>
 800e748:	4603      	mov	r3, r0
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d00e      	beq.n	800e76c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d00b      	beq.n	800e76c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	2201      	movs	r2, #1
 800e758:	601a      	str	r2, [r3, #0]
 800e75a:	e007      	b.n	800e76c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e75c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e760:	3301      	adds	r3, #1
 800e762:	b2db      	uxtb	r3, r3
 800e764:	b25a      	sxtb	r2, r3
 800e766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e768:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800e76c:	2301      	movs	r3, #1
 800e76e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800e770:	e001      	b.n	800e776 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e772:	2300      	movs	r3, #0
 800e774:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e776:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e778:	617b      	str	r3, [r7, #20]
	__asm volatile
 800e77a:	697b      	ldr	r3, [r7, #20]
 800e77c:	f383 8811 	msr	BASEPRI, r3
}
 800e780:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800e784:	4618      	mov	r0, r3
 800e786:	3740      	adds	r7, #64	@ 0x40
 800e788:	46bd      	mov	sp, r7
 800e78a:	bd80      	pop	{r7, pc}

0800e78c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b08c      	sub	sp, #48	@ 0x30
 800e790:	af00      	add	r7, sp, #0
 800e792:	60f8      	str	r0, [r7, #12]
 800e794:	60b9      	str	r1, [r7, #8]
 800e796:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e798:	2300      	movs	r3, #0
 800e79a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e7a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d10b      	bne.n	800e7be <xQueueReceive+0x32>
	__asm volatile
 800e7a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7aa:	f383 8811 	msr	BASEPRI, r3
 800e7ae:	f3bf 8f6f 	isb	sy
 800e7b2:	f3bf 8f4f 	dsb	sy
 800e7b6:	623b      	str	r3, [r7, #32]
}
 800e7b8:	bf00      	nop
 800e7ba:	bf00      	nop
 800e7bc:	e7fd      	b.n	800e7ba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e7be:	68bb      	ldr	r3, [r7, #8]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d103      	bne.n	800e7cc <xQueueReceive+0x40>
 800e7c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d101      	bne.n	800e7d0 <xQueueReceive+0x44>
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	e000      	b.n	800e7d2 <xQueueReceive+0x46>
 800e7d0:	2300      	movs	r3, #0
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d10b      	bne.n	800e7ee <xQueueReceive+0x62>
	__asm volatile
 800e7d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7da:	f383 8811 	msr	BASEPRI, r3
 800e7de:	f3bf 8f6f 	isb	sy
 800e7e2:	f3bf 8f4f 	dsb	sy
 800e7e6:	61fb      	str	r3, [r7, #28]
}
 800e7e8:	bf00      	nop
 800e7ea:	bf00      	nop
 800e7ec:	e7fd      	b.n	800e7ea <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e7ee:	f001 fa41 	bl	800fc74 <xTaskGetSchedulerState>
 800e7f2:	4603      	mov	r3, r0
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d102      	bne.n	800e7fe <xQueueReceive+0x72>
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d101      	bne.n	800e802 <xQueueReceive+0x76>
 800e7fe:	2301      	movs	r3, #1
 800e800:	e000      	b.n	800e804 <xQueueReceive+0x78>
 800e802:	2300      	movs	r3, #0
 800e804:	2b00      	cmp	r3, #0
 800e806:	d10b      	bne.n	800e820 <xQueueReceive+0x94>
	__asm volatile
 800e808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e80c:	f383 8811 	msr	BASEPRI, r3
 800e810:	f3bf 8f6f 	isb	sy
 800e814:	f3bf 8f4f 	dsb	sy
 800e818:	61bb      	str	r3, [r7, #24]
}
 800e81a:	bf00      	nop
 800e81c:	bf00      	nop
 800e81e:	e7fd      	b.n	800e81c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e820:	f7ff fb7a 	bl	800df18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e828:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d01f      	beq.n	800e870 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e830:	68b9      	ldr	r1, [r7, #8]
 800e832:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e834:	f000 fa1e 	bl	800ec74 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e83a:	1e5a      	subs	r2, r3, #1
 800e83c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e83e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e842:	691b      	ldr	r3, [r3, #16]
 800e844:	2b00      	cmp	r3, #0
 800e846:	d00f      	beq.n	800e868 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e84a:	3310      	adds	r3, #16
 800e84c:	4618      	mov	r0, r3
 800e84e:	f001 f84b 	bl	800f8e8 <xTaskRemoveFromEventList>
 800e852:	4603      	mov	r3, r0
 800e854:	2b00      	cmp	r3, #0
 800e856:	d007      	beq.n	800e868 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e858:	4b3c      	ldr	r3, [pc, #240]	@ (800e94c <xQueueReceive+0x1c0>)
 800e85a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e85e:	601a      	str	r2, [r3, #0]
 800e860:	f3bf 8f4f 	dsb	sy
 800e864:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e868:	f7ff fb88 	bl	800df7c <vPortExitCritical>
				return pdPASS;
 800e86c:	2301      	movs	r3, #1
 800e86e:	e069      	b.n	800e944 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	2b00      	cmp	r3, #0
 800e874:	d103      	bne.n	800e87e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e876:	f7ff fb81 	bl	800df7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e87a:	2300      	movs	r3, #0
 800e87c:	e062      	b.n	800e944 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e87e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e880:	2b00      	cmp	r3, #0
 800e882:	d106      	bne.n	800e892 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e884:	f107 0310 	add.w	r3, r7, #16
 800e888:	4618      	mov	r0, r3
 800e88a:	f001 f891 	bl	800f9b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e88e:	2301      	movs	r3, #1
 800e890:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e892:	f7ff fb73 	bl	800df7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e896:	f000 fdd5 	bl	800f444 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e89a:	f7ff fb3d 	bl	800df18 <vPortEnterCritical>
 800e89e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e8a4:	b25b      	sxtb	r3, r3
 800e8a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8aa:	d103      	bne.n	800e8b4 <xQueueReceive+0x128>
 800e8ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e8b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e8ba:	b25b      	sxtb	r3, r3
 800e8bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8c0:	d103      	bne.n	800e8ca <xQueueReceive+0x13e>
 800e8c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8c4:	2200      	movs	r2, #0
 800e8c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e8ca:	f7ff fb57 	bl	800df7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e8ce:	1d3a      	adds	r2, r7, #4
 800e8d0:	f107 0310 	add.w	r3, r7, #16
 800e8d4:	4611      	mov	r1, r2
 800e8d6:	4618      	mov	r0, r3
 800e8d8:	f001 f880 	bl	800f9dc <xTaskCheckForTimeOut>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d123      	bne.n	800e92a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e8e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e8e4:	f000 fa3e 	bl	800ed64 <prvIsQueueEmpty>
 800e8e8:	4603      	mov	r3, r0
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d017      	beq.n	800e91e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e8ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8f0:	3324      	adds	r3, #36	@ 0x24
 800e8f2:	687a      	ldr	r2, [r7, #4]
 800e8f4:	4611      	mov	r1, r2
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	f000 ffa4 	bl	800f844 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e8fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e8fe:	f000 f9df 	bl	800ecc0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e902:	f000 fdad 	bl	800f460 <xTaskResumeAll>
 800e906:	4603      	mov	r3, r0
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d189      	bne.n	800e820 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800e90c:	4b0f      	ldr	r3, [pc, #60]	@ (800e94c <xQueueReceive+0x1c0>)
 800e90e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e912:	601a      	str	r2, [r3, #0]
 800e914:	f3bf 8f4f 	dsb	sy
 800e918:	f3bf 8f6f 	isb	sy
 800e91c:	e780      	b.n	800e820 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e91e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e920:	f000 f9ce 	bl	800ecc0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e924:	f000 fd9c 	bl	800f460 <xTaskResumeAll>
 800e928:	e77a      	b.n	800e820 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e92a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e92c:	f000 f9c8 	bl	800ecc0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e930:	f000 fd96 	bl	800f460 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e934:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e936:	f000 fa15 	bl	800ed64 <prvIsQueueEmpty>
 800e93a:	4603      	mov	r3, r0
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	f43f af6f 	beq.w	800e820 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e942:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e944:	4618      	mov	r0, r3
 800e946:	3730      	adds	r7, #48	@ 0x30
 800e948:	46bd      	mov	sp, r7
 800e94a:	bd80      	pop	{r7, pc}
 800e94c:	e000ed04 	.word	0xe000ed04

0800e950 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800e950:	b580      	push	{r7, lr}
 800e952:	b08e      	sub	sp, #56	@ 0x38
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
 800e958:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800e95a:	2300      	movs	r3, #0
 800e95c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800e962:	2300      	movs	r3, #0
 800e964:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d10b      	bne.n	800e984 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800e96c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e970:	f383 8811 	msr	BASEPRI, r3
 800e974:	f3bf 8f6f 	isb	sy
 800e978:	f3bf 8f4f 	dsb	sy
 800e97c:	623b      	str	r3, [r7, #32]
}
 800e97e:	bf00      	nop
 800e980:	bf00      	nop
 800e982:	e7fd      	b.n	800e980 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d00b      	beq.n	800e9a4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800e98c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e990:	f383 8811 	msr	BASEPRI, r3
 800e994:	f3bf 8f6f 	isb	sy
 800e998:	f3bf 8f4f 	dsb	sy
 800e99c:	61fb      	str	r3, [r7, #28]
}
 800e99e:	bf00      	nop
 800e9a0:	bf00      	nop
 800e9a2:	e7fd      	b.n	800e9a0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e9a4:	f001 f966 	bl	800fc74 <xTaskGetSchedulerState>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d102      	bne.n	800e9b4 <xQueueSemaphoreTake+0x64>
 800e9ae:	683b      	ldr	r3, [r7, #0]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d101      	bne.n	800e9b8 <xQueueSemaphoreTake+0x68>
 800e9b4:	2301      	movs	r3, #1
 800e9b6:	e000      	b.n	800e9ba <xQueueSemaphoreTake+0x6a>
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d10b      	bne.n	800e9d6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800e9be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9c2:	f383 8811 	msr	BASEPRI, r3
 800e9c6:	f3bf 8f6f 	isb	sy
 800e9ca:	f3bf 8f4f 	dsb	sy
 800e9ce:	61bb      	str	r3, [r7, #24]
}
 800e9d0:	bf00      	nop
 800e9d2:	bf00      	nop
 800e9d4:	e7fd      	b.n	800e9d2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e9d6:	f7ff fa9f 	bl	800df18 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800e9da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9de:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800e9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d024      	beq.n	800ea30 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800e9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9e8:	1e5a      	subs	r2, r3, #1
 800e9ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ec:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e9ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d104      	bne.n	800ea00 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800e9f6:	f001 fab7 	bl	800ff68 <pvTaskIncrementMutexHeldCount>
 800e9fa:	4602      	mov	r2, r0
 800e9fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9fe:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ea00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea02:	691b      	ldr	r3, [r3, #16]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d00f      	beq.n	800ea28 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ea08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea0a:	3310      	adds	r3, #16
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	f000 ff6b 	bl	800f8e8 <xTaskRemoveFromEventList>
 800ea12:	4603      	mov	r3, r0
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d007      	beq.n	800ea28 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ea18:	4b54      	ldr	r3, [pc, #336]	@ (800eb6c <xQueueSemaphoreTake+0x21c>)
 800ea1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea1e:	601a      	str	r2, [r3, #0]
 800ea20:	f3bf 8f4f 	dsb	sy
 800ea24:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ea28:	f7ff faa8 	bl	800df7c <vPortExitCritical>
				return pdPASS;
 800ea2c:	2301      	movs	r3, #1
 800ea2e:	e098      	b.n	800eb62 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ea30:	683b      	ldr	r3, [r7, #0]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d112      	bne.n	800ea5c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ea36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d00b      	beq.n	800ea54 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800ea3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea40:	f383 8811 	msr	BASEPRI, r3
 800ea44:	f3bf 8f6f 	isb	sy
 800ea48:	f3bf 8f4f 	dsb	sy
 800ea4c:	617b      	str	r3, [r7, #20]
}
 800ea4e:	bf00      	nop
 800ea50:	bf00      	nop
 800ea52:	e7fd      	b.n	800ea50 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ea54:	f7ff fa92 	bl	800df7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ea58:	2300      	movs	r3, #0
 800ea5a:	e082      	b.n	800eb62 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ea5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d106      	bne.n	800ea70 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ea62:	f107 030c 	add.w	r3, r7, #12
 800ea66:	4618      	mov	r0, r3
 800ea68:	f000 ffa2 	bl	800f9b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ea6c:	2301      	movs	r3, #1
 800ea6e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ea70:	f7ff fa84 	bl	800df7c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ea74:	f000 fce6 	bl	800f444 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ea78:	f7ff fa4e 	bl	800df18 <vPortEnterCritical>
 800ea7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea7e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ea82:	b25b      	sxtb	r3, r3
 800ea84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea88:	d103      	bne.n	800ea92 <xQueueSemaphoreTake+0x142>
 800ea8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea8c:	2200      	movs	r2, #0
 800ea8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ea92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ea98:	b25b      	sxtb	r3, r3
 800ea9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea9e:	d103      	bne.n	800eaa8 <xQueueSemaphoreTake+0x158>
 800eaa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eaa8:	f7ff fa68 	bl	800df7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800eaac:	463a      	mov	r2, r7
 800eaae:	f107 030c 	add.w	r3, r7, #12
 800eab2:	4611      	mov	r1, r2
 800eab4:	4618      	mov	r0, r3
 800eab6:	f000 ff91 	bl	800f9dc <xTaskCheckForTimeOut>
 800eaba:	4603      	mov	r3, r0
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d132      	bne.n	800eb26 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800eac0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eac2:	f000 f94f 	bl	800ed64 <prvIsQueueEmpty>
 800eac6:	4603      	mov	r3, r0
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d026      	beq.n	800eb1a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800eacc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d109      	bne.n	800eae8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800ead4:	f7ff fa20 	bl	800df18 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ead8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eada:	689b      	ldr	r3, [r3, #8]
 800eadc:	4618      	mov	r0, r3
 800eade:	f001 f8e7 	bl	800fcb0 <xTaskPriorityInherit>
 800eae2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800eae4:	f7ff fa4a 	bl	800df7c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800eae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eaea:	3324      	adds	r3, #36	@ 0x24
 800eaec:	683a      	ldr	r2, [r7, #0]
 800eaee:	4611      	mov	r1, r2
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	f000 fea7 	bl	800f844 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800eaf6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eaf8:	f000 f8e2 	bl	800ecc0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800eafc:	f000 fcb0 	bl	800f460 <xTaskResumeAll>
 800eb00:	4603      	mov	r3, r0
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	f47f af67 	bne.w	800e9d6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800eb08:	4b18      	ldr	r3, [pc, #96]	@ (800eb6c <xQueueSemaphoreTake+0x21c>)
 800eb0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eb0e:	601a      	str	r2, [r3, #0]
 800eb10:	f3bf 8f4f 	dsb	sy
 800eb14:	f3bf 8f6f 	isb	sy
 800eb18:	e75d      	b.n	800e9d6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800eb1a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eb1c:	f000 f8d0 	bl	800ecc0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800eb20:	f000 fc9e 	bl	800f460 <xTaskResumeAll>
 800eb24:	e757      	b.n	800e9d6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800eb26:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eb28:	f000 f8ca 	bl	800ecc0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800eb2c:	f000 fc98 	bl	800f460 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800eb30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eb32:	f000 f917 	bl	800ed64 <prvIsQueueEmpty>
 800eb36:	4603      	mov	r3, r0
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	f43f af4c 	beq.w	800e9d6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800eb3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d00d      	beq.n	800eb60 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800eb44:	f7ff f9e8 	bl	800df18 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800eb48:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eb4a:	f000 f811 	bl	800eb70 <prvGetDisinheritPriorityAfterTimeout>
 800eb4e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800eb50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb52:	689b      	ldr	r3, [r3, #8]
 800eb54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800eb56:	4618      	mov	r0, r3
 800eb58:	f001 f982 	bl	800fe60 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800eb5c:	f7ff fa0e 	bl	800df7c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800eb60:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800eb62:	4618      	mov	r0, r3
 800eb64:	3738      	adds	r7, #56	@ 0x38
 800eb66:	46bd      	mov	sp, r7
 800eb68:	bd80      	pop	{r7, pc}
 800eb6a:	bf00      	nop
 800eb6c:	e000ed04 	.word	0xe000ed04

0800eb70 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800eb70:	b480      	push	{r7}
 800eb72:	b085      	sub	sp, #20
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d006      	beq.n	800eb8e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800eb8a:	60fb      	str	r3, [r7, #12]
 800eb8c:	e001      	b.n	800eb92 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800eb8e:	2300      	movs	r3, #0
 800eb90:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800eb92:	68fb      	ldr	r3, [r7, #12]
	}
 800eb94:	4618      	mov	r0, r3
 800eb96:	3714      	adds	r7, #20
 800eb98:	46bd      	mov	sp, r7
 800eb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9e:	4770      	bx	lr

0800eba0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800eba0:	b580      	push	{r7, lr}
 800eba2:	b086      	sub	sp, #24
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	60f8      	str	r0, [r7, #12]
 800eba8:	60b9      	str	r1, [r7, #8]
 800ebaa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ebac:	2300      	movs	r3, #0
 800ebae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebb4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d10d      	bne.n	800ebda <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d14d      	bne.n	800ec62 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	689b      	ldr	r3, [r3, #8]
 800ebca:	4618      	mov	r0, r3
 800ebcc:	f001 f8d8 	bl	800fd80 <xTaskPriorityDisinherit>
 800ebd0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	2200      	movs	r2, #0
 800ebd6:	609a      	str	r2, [r3, #8]
 800ebd8:	e043      	b.n	800ec62 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d119      	bne.n	800ec14 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	6858      	ldr	r0, [r3, #4]
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebe8:	461a      	mov	r2, r3
 800ebea:	68b9      	ldr	r1, [r7, #8]
 800ebec:	f003 ff34 	bl	8012a58 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	685a      	ldr	r2, [r3, #4]
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebf8:	441a      	add	r2, r3
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	685a      	ldr	r2, [r3, #4]
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	689b      	ldr	r3, [r3, #8]
 800ec06:	429a      	cmp	r2, r3
 800ec08:	d32b      	bcc.n	800ec62 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	681a      	ldr	r2, [r3, #0]
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	605a      	str	r2, [r3, #4]
 800ec12:	e026      	b.n	800ec62 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	68d8      	ldr	r0, [r3, #12]
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec1c:	461a      	mov	r2, r3
 800ec1e:	68b9      	ldr	r1, [r7, #8]
 800ec20:	f003 ff1a 	bl	8012a58 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	68da      	ldr	r2, [r3, #12]
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec2c:	425b      	negs	r3, r3
 800ec2e:	441a      	add	r2, r3
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	68da      	ldr	r2, [r3, #12]
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	429a      	cmp	r2, r3
 800ec3e:	d207      	bcs.n	800ec50 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	689a      	ldr	r2, [r3, #8]
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec48:	425b      	negs	r3, r3
 800ec4a:	441a      	add	r2, r3
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	2b02      	cmp	r3, #2
 800ec54:	d105      	bne.n	800ec62 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ec56:	693b      	ldr	r3, [r7, #16]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d002      	beq.n	800ec62 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ec5c:	693b      	ldr	r3, [r7, #16]
 800ec5e:	3b01      	subs	r3, #1
 800ec60:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ec62:	693b      	ldr	r3, [r7, #16]
 800ec64:	1c5a      	adds	r2, r3, #1
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ec6a:	697b      	ldr	r3, [r7, #20]
}
 800ec6c:	4618      	mov	r0, r3
 800ec6e:	3718      	adds	r7, #24
 800ec70:	46bd      	mov	sp, r7
 800ec72:	bd80      	pop	{r7, pc}

0800ec74 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b082      	sub	sp, #8
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	6078      	str	r0, [r7, #4]
 800ec7c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d018      	beq.n	800ecb8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	68da      	ldr	r2, [r3, #12]
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec8e:	441a      	add	r2, r3
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	68da      	ldr	r2, [r3, #12]
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	689b      	ldr	r3, [r3, #8]
 800ec9c:	429a      	cmp	r2, r3
 800ec9e:	d303      	bcc.n	800eca8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	681a      	ldr	r2, [r3, #0]
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	68d9      	ldr	r1, [r3, #12]
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ecb0:	461a      	mov	r2, r3
 800ecb2:	6838      	ldr	r0, [r7, #0]
 800ecb4:	f003 fed0 	bl	8012a58 <memcpy>
	}
}
 800ecb8:	bf00      	nop
 800ecba:	3708      	adds	r7, #8
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	bd80      	pop	{r7, pc}

0800ecc0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ecc0:	b580      	push	{r7, lr}
 800ecc2:	b084      	sub	sp, #16
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ecc8:	f7ff f926 	bl	800df18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ecd2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ecd4:	e011      	b.n	800ecfa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d012      	beq.n	800ed04 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	3324      	adds	r3, #36	@ 0x24
 800ece2:	4618      	mov	r0, r3
 800ece4:	f000 fe00 	bl	800f8e8 <xTaskRemoveFromEventList>
 800ece8:	4603      	mov	r3, r0
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d001      	beq.n	800ecf2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ecee:	f000 fed9 	bl	800faa4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ecf2:	7bfb      	ldrb	r3, [r7, #15]
 800ecf4:	3b01      	subs	r3, #1
 800ecf6:	b2db      	uxtb	r3, r3
 800ecf8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ecfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	dce9      	bgt.n	800ecd6 <prvUnlockQueue+0x16>
 800ed02:	e000      	b.n	800ed06 <prvUnlockQueue+0x46>
					break;
 800ed04:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	22ff      	movs	r2, #255	@ 0xff
 800ed0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ed0e:	f7ff f935 	bl	800df7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ed12:	f7ff f901 	bl	800df18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ed1c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ed1e:	e011      	b.n	800ed44 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	691b      	ldr	r3, [r3, #16]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d012      	beq.n	800ed4e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	3310      	adds	r3, #16
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	f000 fddb 	bl	800f8e8 <xTaskRemoveFromEventList>
 800ed32:	4603      	mov	r3, r0
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d001      	beq.n	800ed3c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ed38:	f000 feb4 	bl	800faa4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ed3c:	7bbb      	ldrb	r3, [r7, #14]
 800ed3e:	3b01      	subs	r3, #1
 800ed40:	b2db      	uxtb	r3, r3
 800ed42:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ed44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	dce9      	bgt.n	800ed20 <prvUnlockQueue+0x60>
 800ed4c:	e000      	b.n	800ed50 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ed4e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	22ff      	movs	r2, #255	@ 0xff
 800ed54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ed58:	f7ff f910 	bl	800df7c <vPortExitCritical>
}
 800ed5c:	bf00      	nop
 800ed5e:	3710      	adds	r7, #16
 800ed60:	46bd      	mov	sp, r7
 800ed62:	bd80      	pop	{r7, pc}

0800ed64 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ed64:	b580      	push	{r7, lr}
 800ed66:	b084      	sub	sp, #16
 800ed68:	af00      	add	r7, sp, #0
 800ed6a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ed6c:	f7ff f8d4 	bl	800df18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d102      	bne.n	800ed7e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ed78:	2301      	movs	r3, #1
 800ed7a:	60fb      	str	r3, [r7, #12]
 800ed7c:	e001      	b.n	800ed82 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ed7e:	2300      	movs	r3, #0
 800ed80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ed82:	f7ff f8fb 	bl	800df7c <vPortExitCritical>

	return xReturn;
 800ed86:	68fb      	ldr	r3, [r7, #12]
}
 800ed88:	4618      	mov	r0, r3
 800ed8a:	3710      	adds	r7, #16
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	bd80      	pop	{r7, pc}

0800ed90 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ed90:	b580      	push	{r7, lr}
 800ed92:	b084      	sub	sp, #16
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ed98:	f7ff f8be 	bl	800df18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eda4:	429a      	cmp	r2, r3
 800eda6:	d102      	bne.n	800edae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800eda8:	2301      	movs	r3, #1
 800edaa:	60fb      	str	r3, [r7, #12]
 800edac:	e001      	b.n	800edb2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800edae:	2300      	movs	r3, #0
 800edb0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800edb2:	f7ff f8e3 	bl	800df7c <vPortExitCritical>

	return xReturn;
 800edb6:	68fb      	ldr	r3, [r7, #12]
}
 800edb8:	4618      	mov	r0, r3
 800edba:	3710      	adds	r7, #16
 800edbc:	46bd      	mov	sp, r7
 800edbe:	bd80      	pop	{r7, pc}

0800edc0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800edc0:	b480      	push	{r7}
 800edc2:	b085      	sub	sp, #20
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	6078      	str	r0, [r7, #4]
 800edc8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800edca:	2300      	movs	r3, #0
 800edcc:	60fb      	str	r3, [r7, #12]
 800edce:	e014      	b.n	800edfa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800edd0:	4a0f      	ldr	r2, [pc, #60]	@ (800ee10 <vQueueAddToRegistry+0x50>)
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d10b      	bne.n	800edf4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800eddc:	490c      	ldr	r1, [pc, #48]	@ (800ee10 <vQueueAddToRegistry+0x50>)
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	683a      	ldr	r2, [r7, #0]
 800ede2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ede6:	4a0a      	ldr	r2, [pc, #40]	@ (800ee10 <vQueueAddToRegistry+0x50>)
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	00db      	lsls	r3, r3, #3
 800edec:	4413      	add	r3, r2
 800edee:	687a      	ldr	r2, [r7, #4]
 800edf0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800edf2:	e006      	b.n	800ee02 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	3301      	adds	r3, #1
 800edf8:	60fb      	str	r3, [r7, #12]
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	2b07      	cmp	r3, #7
 800edfe:	d9e7      	bls.n	800edd0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ee00:	bf00      	nop
 800ee02:	bf00      	nop
 800ee04:	3714      	adds	r7, #20
 800ee06:	46bd      	mov	sp, r7
 800ee08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee0c:	4770      	bx	lr
 800ee0e:	bf00      	nop
 800ee10:	24019188 	.word	0x24019188

0800ee14 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ee14:	b580      	push	{r7, lr}
 800ee16:	b086      	sub	sp, #24
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	60f8      	str	r0, [r7, #12]
 800ee1c:	60b9      	str	r1, [r7, #8]
 800ee1e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ee24:	f7ff f878 	bl	800df18 <vPortEnterCritical>
 800ee28:	697b      	ldr	r3, [r7, #20]
 800ee2a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ee2e:	b25b      	sxtb	r3, r3
 800ee30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee34:	d103      	bne.n	800ee3e <vQueueWaitForMessageRestricted+0x2a>
 800ee36:	697b      	ldr	r3, [r7, #20]
 800ee38:	2200      	movs	r2, #0
 800ee3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ee3e:	697b      	ldr	r3, [r7, #20]
 800ee40:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ee44:	b25b      	sxtb	r3, r3
 800ee46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee4a:	d103      	bne.n	800ee54 <vQueueWaitForMessageRestricted+0x40>
 800ee4c:	697b      	ldr	r3, [r7, #20]
 800ee4e:	2200      	movs	r2, #0
 800ee50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ee54:	f7ff f892 	bl	800df7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ee58:	697b      	ldr	r3, [r7, #20]
 800ee5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d106      	bne.n	800ee6e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ee60:	697b      	ldr	r3, [r7, #20]
 800ee62:	3324      	adds	r3, #36	@ 0x24
 800ee64:	687a      	ldr	r2, [r7, #4]
 800ee66:	68b9      	ldr	r1, [r7, #8]
 800ee68:	4618      	mov	r0, r3
 800ee6a:	f000 fd11 	bl	800f890 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ee6e:	6978      	ldr	r0, [r7, #20]
 800ee70:	f7ff ff26 	bl	800ecc0 <prvUnlockQueue>
	}
 800ee74:	bf00      	nop
 800ee76:	3718      	adds	r7, #24
 800ee78:	46bd      	mov	sp, r7
 800ee7a:	bd80      	pop	{r7, pc}

0800ee7c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ee7c:	b580      	push	{r7, lr}
 800ee7e:	b08e      	sub	sp, #56	@ 0x38
 800ee80:	af04      	add	r7, sp, #16
 800ee82:	60f8      	str	r0, [r7, #12]
 800ee84:	60b9      	str	r1, [r7, #8]
 800ee86:	607a      	str	r2, [r7, #4]
 800ee88:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ee8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d10b      	bne.n	800eea8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ee90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee94:	f383 8811 	msr	BASEPRI, r3
 800ee98:	f3bf 8f6f 	isb	sy
 800ee9c:	f3bf 8f4f 	dsb	sy
 800eea0:	623b      	str	r3, [r7, #32]
}
 800eea2:	bf00      	nop
 800eea4:	bf00      	nop
 800eea6:	e7fd      	b.n	800eea4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800eea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d10b      	bne.n	800eec6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800eeae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eeb2:	f383 8811 	msr	BASEPRI, r3
 800eeb6:	f3bf 8f6f 	isb	sy
 800eeba:	f3bf 8f4f 	dsb	sy
 800eebe:	61fb      	str	r3, [r7, #28]
}
 800eec0:	bf00      	nop
 800eec2:	bf00      	nop
 800eec4:	e7fd      	b.n	800eec2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800eec6:	23a8      	movs	r3, #168	@ 0xa8
 800eec8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800eeca:	693b      	ldr	r3, [r7, #16]
 800eecc:	2ba8      	cmp	r3, #168	@ 0xa8
 800eece:	d00b      	beq.n	800eee8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800eed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eed4:	f383 8811 	msr	BASEPRI, r3
 800eed8:	f3bf 8f6f 	isb	sy
 800eedc:	f3bf 8f4f 	dsb	sy
 800eee0:	61bb      	str	r3, [r7, #24]
}
 800eee2:	bf00      	nop
 800eee4:	bf00      	nop
 800eee6:	e7fd      	b.n	800eee4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800eee8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800eeea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d01e      	beq.n	800ef2e <xTaskCreateStatic+0xb2>
 800eef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d01b      	beq.n	800ef2e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800eef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eef8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800eefa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eefc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800eefe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ef00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef02:	2202      	movs	r2, #2
 800ef04:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ef08:	2300      	movs	r3, #0
 800ef0a:	9303      	str	r3, [sp, #12]
 800ef0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef0e:	9302      	str	r3, [sp, #8]
 800ef10:	f107 0314 	add.w	r3, r7, #20
 800ef14:	9301      	str	r3, [sp, #4]
 800ef16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef18:	9300      	str	r3, [sp, #0]
 800ef1a:	683b      	ldr	r3, [r7, #0]
 800ef1c:	687a      	ldr	r2, [r7, #4]
 800ef1e:	68b9      	ldr	r1, [r7, #8]
 800ef20:	68f8      	ldr	r0, [r7, #12]
 800ef22:	f000 f851 	bl	800efc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ef26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ef28:	f000 f8f6 	bl	800f118 <prvAddNewTaskToReadyList>
 800ef2c:	e001      	b.n	800ef32 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800ef2e:	2300      	movs	r3, #0
 800ef30:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ef32:	697b      	ldr	r3, [r7, #20]
	}
 800ef34:	4618      	mov	r0, r3
 800ef36:	3728      	adds	r7, #40	@ 0x28
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	bd80      	pop	{r7, pc}

0800ef3c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b08c      	sub	sp, #48	@ 0x30
 800ef40:	af04      	add	r7, sp, #16
 800ef42:	60f8      	str	r0, [r7, #12]
 800ef44:	60b9      	str	r1, [r7, #8]
 800ef46:	603b      	str	r3, [r7, #0]
 800ef48:	4613      	mov	r3, r2
 800ef4a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ef4c:	88fb      	ldrh	r3, [r7, #6]
 800ef4e:	009b      	lsls	r3, r3, #2
 800ef50:	4618      	mov	r0, r3
 800ef52:	f7fe fc0d 	bl	800d770 <pvPortMalloc>
 800ef56:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ef58:	697b      	ldr	r3, [r7, #20]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d00e      	beq.n	800ef7c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ef5e:	20a8      	movs	r0, #168	@ 0xa8
 800ef60:	f7fe fc06 	bl	800d770 <pvPortMalloc>
 800ef64:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ef66:	69fb      	ldr	r3, [r7, #28]
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d003      	beq.n	800ef74 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ef6c:	69fb      	ldr	r3, [r7, #28]
 800ef6e:	697a      	ldr	r2, [r7, #20]
 800ef70:	631a      	str	r2, [r3, #48]	@ 0x30
 800ef72:	e005      	b.n	800ef80 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ef74:	6978      	ldr	r0, [r7, #20]
 800ef76:	f7fe fcc9 	bl	800d90c <vPortFree>
 800ef7a:	e001      	b.n	800ef80 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ef7c:	2300      	movs	r3, #0
 800ef7e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ef80:	69fb      	ldr	r3, [r7, #28]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d017      	beq.n	800efb6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ef86:	69fb      	ldr	r3, [r7, #28]
 800ef88:	2200      	movs	r2, #0
 800ef8a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ef8e:	88fa      	ldrh	r2, [r7, #6]
 800ef90:	2300      	movs	r3, #0
 800ef92:	9303      	str	r3, [sp, #12]
 800ef94:	69fb      	ldr	r3, [r7, #28]
 800ef96:	9302      	str	r3, [sp, #8]
 800ef98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef9a:	9301      	str	r3, [sp, #4]
 800ef9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef9e:	9300      	str	r3, [sp, #0]
 800efa0:	683b      	ldr	r3, [r7, #0]
 800efa2:	68b9      	ldr	r1, [r7, #8]
 800efa4:	68f8      	ldr	r0, [r7, #12]
 800efa6:	f000 f80f 	bl	800efc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800efaa:	69f8      	ldr	r0, [r7, #28]
 800efac:	f000 f8b4 	bl	800f118 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800efb0:	2301      	movs	r3, #1
 800efb2:	61bb      	str	r3, [r7, #24]
 800efb4:	e002      	b.n	800efbc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800efb6:	f04f 33ff 	mov.w	r3, #4294967295
 800efba:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800efbc:	69bb      	ldr	r3, [r7, #24]
	}
 800efbe:	4618      	mov	r0, r3
 800efc0:	3720      	adds	r7, #32
 800efc2:	46bd      	mov	sp, r7
 800efc4:	bd80      	pop	{r7, pc}
	...

0800efc8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800efc8:	b580      	push	{r7, lr}
 800efca:	b088      	sub	sp, #32
 800efcc:	af00      	add	r7, sp, #0
 800efce:	60f8      	str	r0, [r7, #12]
 800efd0:	60b9      	str	r1, [r7, #8]
 800efd2:	607a      	str	r2, [r7, #4]
 800efd4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800efd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efd8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	009b      	lsls	r3, r3, #2
 800efde:	461a      	mov	r2, r3
 800efe0:	21a5      	movs	r1, #165	@ 0xa5
 800efe2:	f003 fc3d 	bl	8012860 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800efe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efe8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800efea:	6879      	ldr	r1, [r7, #4]
 800efec:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800eff0:	440b      	add	r3, r1
 800eff2:	009b      	lsls	r3, r3, #2
 800eff4:	4413      	add	r3, r2
 800eff6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800eff8:	69bb      	ldr	r3, [r7, #24]
 800effa:	f023 0307 	bic.w	r3, r3, #7
 800effe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f000:	69bb      	ldr	r3, [r7, #24]
 800f002:	f003 0307 	and.w	r3, r3, #7
 800f006:	2b00      	cmp	r3, #0
 800f008:	d00b      	beq.n	800f022 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800f00a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f00e:	f383 8811 	msr	BASEPRI, r3
 800f012:	f3bf 8f6f 	isb	sy
 800f016:	f3bf 8f4f 	dsb	sy
 800f01a:	617b      	str	r3, [r7, #20]
}
 800f01c:	bf00      	nop
 800f01e:	bf00      	nop
 800f020:	e7fd      	b.n	800f01e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f022:	68bb      	ldr	r3, [r7, #8]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d01f      	beq.n	800f068 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f028:	2300      	movs	r3, #0
 800f02a:	61fb      	str	r3, [r7, #28]
 800f02c:	e012      	b.n	800f054 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f02e:	68ba      	ldr	r2, [r7, #8]
 800f030:	69fb      	ldr	r3, [r7, #28]
 800f032:	4413      	add	r3, r2
 800f034:	7819      	ldrb	r1, [r3, #0]
 800f036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f038:	69fb      	ldr	r3, [r7, #28]
 800f03a:	4413      	add	r3, r2
 800f03c:	3334      	adds	r3, #52	@ 0x34
 800f03e:	460a      	mov	r2, r1
 800f040:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f042:	68ba      	ldr	r2, [r7, #8]
 800f044:	69fb      	ldr	r3, [r7, #28]
 800f046:	4413      	add	r3, r2
 800f048:	781b      	ldrb	r3, [r3, #0]
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d006      	beq.n	800f05c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f04e:	69fb      	ldr	r3, [r7, #28]
 800f050:	3301      	adds	r3, #1
 800f052:	61fb      	str	r3, [r7, #28]
 800f054:	69fb      	ldr	r3, [r7, #28]
 800f056:	2b0f      	cmp	r3, #15
 800f058:	d9e9      	bls.n	800f02e <prvInitialiseNewTask+0x66>
 800f05a:	e000      	b.n	800f05e <prvInitialiseNewTask+0x96>
			{
				break;
 800f05c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f060:	2200      	movs	r2, #0
 800f062:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f066:	e003      	b.n	800f070 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f06a:	2200      	movs	r2, #0
 800f06c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f072:	2b37      	cmp	r3, #55	@ 0x37
 800f074:	d901      	bls.n	800f07a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f076:	2337      	movs	r3, #55	@ 0x37
 800f078:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f07a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f07c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f07e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f082:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f084:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f088:	2200      	movs	r2, #0
 800f08a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f08e:	3304      	adds	r3, #4
 800f090:	4618      	mov	r0, r3
 800f092:	f7fe fd7b 	bl	800db8c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f098:	3318      	adds	r3, #24
 800f09a:	4618      	mov	r0, r3
 800f09c:	f7fe fd76 	bl	800db8c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f0a4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f0a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0a8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f0ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0ae:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f0b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f0b4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f0b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0b8:	2200      	movs	r2, #0
 800f0ba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800f0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0c8:	3354      	adds	r3, #84	@ 0x54
 800f0ca:	224c      	movs	r2, #76	@ 0x4c
 800f0cc:	2100      	movs	r1, #0
 800f0ce:	4618      	mov	r0, r3
 800f0d0:	f003 fbc6 	bl	8012860 <memset>
 800f0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0d6:	4a0d      	ldr	r2, [pc, #52]	@ (800f10c <prvInitialiseNewTask+0x144>)
 800f0d8:	659a      	str	r2, [r3, #88]	@ 0x58
 800f0da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0dc:	4a0c      	ldr	r2, [pc, #48]	@ (800f110 <prvInitialiseNewTask+0x148>)
 800f0de:	65da      	str	r2, [r3, #92]	@ 0x5c
 800f0e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0e2:	4a0c      	ldr	r2, [pc, #48]	@ (800f114 <prvInitialiseNewTask+0x14c>)
 800f0e4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f0e6:	683a      	ldr	r2, [r7, #0]
 800f0e8:	68f9      	ldr	r1, [r7, #12]
 800f0ea:	69b8      	ldr	r0, [r7, #24]
 800f0ec:	f7fe fde2 	bl	800dcb4 <pxPortInitialiseStack>
 800f0f0:	4602      	mov	r2, r0
 800f0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0f4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f0f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d002      	beq.n	800f102 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f0fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f100:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f102:	bf00      	nop
 800f104:	3720      	adds	r7, #32
 800f106:	46bd      	mov	sp, r7
 800f108:	bd80      	pop	{r7, pc}
 800f10a:	bf00      	nop
 800f10c:	240197fc 	.word	0x240197fc
 800f110:	24019864 	.word	0x24019864
 800f114:	240198cc 	.word	0x240198cc

0800f118 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f118:	b580      	push	{r7, lr}
 800f11a:	b082      	sub	sp, #8
 800f11c:	af00      	add	r7, sp, #0
 800f11e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f120:	f7fe fefa 	bl	800df18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f124:	4b2d      	ldr	r3, [pc, #180]	@ (800f1dc <prvAddNewTaskToReadyList+0xc4>)
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	3301      	adds	r3, #1
 800f12a:	4a2c      	ldr	r2, [pc, #176]	@ (800f1dc <prvAddNewTaskToReadyList+0xc4>)
 800f12c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f12e:	4b2c      	ldr	r3, [pc, #176]	@ (800f1e0 <prvAddNewTaskToReadyList+0xc8>)
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	2b00      	cmp	r3, #0
 800f134:	d109      	bne.n	800f14a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f136:	4a2a      	ldr	r2, [pc, #168]	@ (800f1e0 <prvAddNewTaskToReadyList+0xc8>)
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f13c:	4b27      	ldr	r3, [pc, #156]	@ (800f1dc <prvAddNewTaskToReadyList+0xc4>)
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	2b01      	cmp	r3, #1
 800f142:	d110      	bne.n	800f166 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f144:	f000 fcd2 	bl	800faec <prvInitialiseTaskLists>
 800f148:	e00d      	b.n	800f166 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f14a:	4b26      	ldr	r3, [pc, #152]	@ (800f1e4 <prvAddNewTaskToReadyList+0xcc>)
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d109      	bne.n	800f166 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f152:	4b23      	ldr	r3, [pc, #140]	@ (800f1e0 <prvAddNewTaskToReadyList+0xc8>)
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f15c:	429a      	cmp	r2, r3
 800f15e:	d802      	bhi.n	800f166 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f160:	4a1f      	ldr	r2, [pc, #124]	@ (800f1e0 <prvAddNewTaskToReadyList+0xc8>)
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f166:	4b20      	ldr	r3, [pc, #128]	@ (800f1e8 <prvAddNewTaskToReadyList+0xd0>)
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	3301      	adds	r3, #1
 800f16c:	4a1e      	ldr	r2, [pc, #120]	@ (800f1e8 <prvAddNewTaskToReadyList+0xd0>)
 800f16e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f170:	4b1d      	ldr	r3, [pc, #116]	@ (800f1e8 <prvAddNewTaskToReadyList+0xd0>)
 800f172:	681a      	ldr	r2, [r3, #0]
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f17c:	4b1b      	ldr	r3, [pc, #108]	@ (800f1ec <prvAddNewTaskToReadyList+0xd4>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	429a      	cmp	r2, r3
 800f182:	d903      	bls.n	800f18c <prvAddNewTaskToReadyList+0x74>
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f188:	4a18      	ldr	r2, [pc, #96]	@ (800f1ec <prvAddNewTaskToReadyList+0xd4>)
 800f18a:	6013      	str	r3, [r2, #0]
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f190:	4613      	mov	r3, r2
 800f192:	009b      	lsls	r3, r3, #2
 800f194:	4413      	add	r3, r2
 800f196:	009b      	lsls	r3, r3, #2
 800f198:	4a15      	ldr	r2, [pc, #84]	@ (800f1f0 <prvAddNewTaskToReadyList+0xd8>)
 800f19a:	441a      	add	r2, r3
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	3304      	adds	r3, #4
 800f1a0:	4619      	mov	r1, r3
 800f1a2:	4610      	mov	r0, r2
 800f1a4:	f7fe fcff 	bl	800dba6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f1a8:	f7fe fee8 	bl	800df7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f1ac:	4b0d      	ldr	r3, [pc, #52]	@ (800f1e4 <prvAddNewTaskToReadyList+0xcc>)
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d00e      	beq.n	800f1d2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f1b4:	4b0a      	ldr	r3, [pc, #40]	@ (800f1e0 <prvAddNewTaskToReadyList+0xc8>)
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1be:	429a      	cmp	r2, r3
 800f1c0:	d207      	bcs.n	800f1d2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f1c2:	4b0c      	ldr	r3, [pc, #48]	@ (800f1f4 <prvAddNewTaskToReadyList+0xdc>)
 800f1c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f1c8:	601a      	str	r2, [r3, #0]
 800f1ca:	f3bf 8f4f 	dsb	sy
 800f1ce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f1d2:	bf00      	nop
 800f1d4:	3708      	adds	r7, #8
 800f1d6:	46bd      	mov	sp, r7
 800f1d8:	bd80      	pop	{r7, pc}
 800f1da:	bf00      	nop
 800f1dc:	2401969c 	.word	0x2401969c
 800f1e0:	240191c8 	.word	0x240191c8
 800f1e4:	240196a8 	.word	0x240196a8
 800f1e8:	240196b8 	.word	0x240196b8
 800f1ec:	240196a4 	.word	0x240196a4
 800f1f0:	240191cc 	.word	0x240191cc
 800f1f4:	e000ed04 	.word	0xe000ed04

0800f1f8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	b08a      	sub	sp, #40	@ 0x28
 800f1fc:	af00      	add	r7, sp, #0
 800f1fe:	6078      	str	r0, [r7, #4]
 800f200:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800f202:	2300      	movs	r3, #0
 800f204:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d10b      	bne.n	800f224 <vTaskDelayUntil+0x2c>
	__asm volatile
 800f20c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f210:	f383 8811 	msr	BASEPRI, r3
 800f214:	f3bf 8f6f 	isb	sy
 800f218:	f3bf 8f4f 	dsb	sy
 800f21c:	617b      	str	r3, [r7, #20]
}
 800f21e:	bf00      	nop
 800f220:	bf00      	nop
 800f222:	e7fd      	b.n	800f220 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800f224:	683b      	ldr	r3, [r7, #0]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d10b      	bne.n	800f242 <vTaskDelayUntil+0x4a>
	__asm volatile
 800f22a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f22e:	f383 8811 	msr	BASEPRI, r3
 800f232:	f3bf 8f6f 	isb	sy
 800f236:	f3bf 8f4f 	dsb	sy
 800f23a:	613b      	str	r3, [r7, #16]
}
 800f23c:	bf00      	nop
 800f23e:	bf00      	nop
 800f240:	e7fd      	b.n	800f23e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800f242:	4b2a      	ldr	r3, [pc, #168]	@ (800f2ec <vTaskDelayUntil+0xf4>)
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d00b      	beq.n	800f262 <vTaskDelayUntil+0x6a>
	__asm volatile
 800f24a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f24e:	f383 8811 	msr	BASEPRI, r3
 800f252:	f3bf 8f6f 	isb	sy
 800f256:	f3bf 8f4f 	dsb	sy
 800f25a:	60fb      	str	r3, [r7, #12]
}
 800f25c:	bf00      	nop
 800f25e:	bf00      	nop
 800f260:	e7fd      	b.n	800f25e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800f262:	f000 f8ef 	bl	800f444 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800f266:	4b22      	ldr	r3, [pc, #136]	@ (800f2f0 <vTaskDelayUntil+0xf8>)
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	683a      	ldr	r2, [r7, #0]
 800f272:	4413      	add	r3, r2
 800f274:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	6a3a      	ldr	r2, [r7, #32]
 800f27c:	429a      	cmp	r2, r3
 800f27e:	d20b      	bcs.n	800f298 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	69fa      	ldr	r2, [r7, #28]
 800f286:	429a      	cmp	r2, r3
 800f288:	d211      	bcs.n	800f2ae <vTaskDelayUntil+0xb6>
 800f28a:	69fa      	ldr	r2, [r7, #28]
 800f28c:	6a3b      	ldr	r3, [r7, #32]
 800f28e:	429a      	cmp	r2, r3
 800f290:	d90d      	bls.n	800f2ae <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800f292:	2301      	movs	r3, #1
 800f294:	627b      	str	r3, [r7, #36]	@ 0x24
 800f296:	e00a      	b.n	800f2ae <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	69fa      	ldr	r2, [r7, #28]
 800f29e:	429a      	cmp	r2, r3
 800f2a0:	d303      	bcc.n	800f2aa <vTaskDelayUntil+0xb2>
 800f2a2:	69fa      	ldr	r2, [r7, #28]
 800f2a4:	6a3b      	ldr	r3, [r7, #32]
 800f2a6:	429a      	cmp	r2, r3
 800f2a8:	d901      	bls.n	800f2ae <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800f2aa:	2301      	movs	r3, #1
 800f2ac:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	69fa      	ldr	r2, [r7, #28]
 800f2b2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800f2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d006      	beq.n	800f2c8 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800f2ba:	69fa      	ldr	r2, [r7, #28]
 800f2bc:	6a3b      	ldr	r3, [r7, #32]
 800f2be:	1ad3      	subs	r3, r2, r3
 800f2c0:	2100      	movs	r1, #0
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	f000 ff46 	bl	8010154 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800f2c8:	f000 f8ca 	bl	800f460 <xTaskResumeAll>
 800f2cc:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f2ce:	69bb      	ldr	r3, [r7, #24]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d107      	bne.n	800f2e4 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800f2d4:	4b07      	ldr	r3, [pc, #28]	@ (800f2f4 <vTaskDelayUntil+0xfc>)
 800f2d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f2da:	601a      	str	r2, [r3, #0]
 800f2dc:	f3bf 8f4f 	dsb	sy
 800f2e0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f2e4:	bf00      	nop
 800f2e6:	3728      	adds	r7, #40	@ 0x28
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	bd80      	pop	{r7, pc}
 800f2ec:	240196c4 	.word	0x240196c4
 800f2f0:	240196a0 	.word	0x240196a0
 800f2f4:	e000ed04 	.word	0xe000ed04

0800f2f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b084      	sub	sp, #16
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f300:	2300      	movs	r3, #0
 800f302:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	2b00      	cmp	r3, #0
 800f308:	d018      	beq.n	800f33c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f30a:	4b14      	ldr	r3, [pc, #80]	@ (800f35c <vTaskDelay+0x64>)
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d00b      	beq.n	800f32a <vTaskDelay+0x32>
	__asm volatile
 800f312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f316:	f383 8811 	msr	BASEPRI, r3
 800f31a:	f3bf 8f6f 	isb	sy
 800f31e:	f3bf 8f4f 	dsb	sy
 800f322:	60bb      	str	r3, [r7, #8]
}
 800f324:	bf00      	nop
 800f326:	bf00      	nop
 800f328:	e7fd      	b.n	800f326 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800f32a:	f000 f88b 	bl	800f444 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f32e:	2100      	movs	r1, #0
 800f330:	6878      	ldr	r0, [r7, #4]
 800f332:	f000 ff0f 	bl	8010154 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f336:	f000 f893 	bl	800f460 <xTaskResumeAll>
 800f33a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d107      	bne.n	800f352 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800f342:	4b07      	ldr	r3, [pc, #28]	@ (800f360 <vTaskDelay+0x68>)
 800f344:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f348:	601a      	str	r2, [r3, #0]
 800f34a:	f3bf 8f4f 	dsb	sy
 800f34e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f352:	bf00      	nop
 800f354:	3710      	adds	r7, #16
 800f356:	46bd      	mov	sp, r7
 800f358:	bd80      	pop	{r7, pc}
 800f35a:	bf00      	nop
 800f35c:	240196c4 	.word	0x240196c4
 800f360:	e000ed04 	.word	0xe000ed04

0800f364 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f364:	b580      	push	{r7, lr}
 800f366:	b08a      	sub	sp, #40	@ 0x28
 800f368:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f36a:	2300      	movs	r3, #0
 800f36c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f36e:	2300      	movs	r3, #0
 800f370:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f372:	463a      	mov	r2, r7
 800f374:	1d39      	adds	r1, r7, #4
 800f376:	f107 0308 	add.w	r3, r7, #8
 800f37a:	4618      	mov	r0, r3
 800f37c:	f7fe f9c4 	bl	800d708 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f380:	6839      	ldr	r1, [r7, #0]
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	68ba      	ldr	r2, [r7, #8]
 800f386:	9202      	str	r2, [sp, #8]
 800f388:	9301      	str	r3, [sp, #4]
 800f38a:	2300      	movs	r3, #0
 800f38c:	9300      	str	r3, [sp, #0]
 800f38e:	2300      	movs	r3, #0
 800f390:	460a      	mov	r2, r1
 800f392:	4924      	ldr	r1, [pc, #144]	@ (800f424 <vTaskStartScheduler+0xc0>)
 800f394:	4824      	ldr	r0, [pc, #144]	@ (800f428 <vTaskStartScheduler+0xc4>)
 800f396:	f7ff fd71 	bl	800ee7c <xTaskCreateStatic>
 800f39a:	4603      	mov	r3, r0
 800f39c:	4a23      	ldr	r2, [pc, #140]	@ (800f42c <vTaskStartScheduler+0xc8>)
 800f39e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f3a0:	4b22      	ldr	r3, [pc, #136]	@ (800f42c <vTaskStartScheduler+0xc8>)
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d002      	beq.n	800f3ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f3a8:	2301      	movs	r3, #1
 800f3aa:	617b      	str	r3, [r7, #20]
 800f3ac:	e001      	b.n	800f3b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f3b2:	697b      	ldr	r3, [r7, #20]
 800f3b4:	2b01      	cmp	r3, #1
 800f3b6:	d102      	bne.n	800f3be <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f3b8:	f000 ff20 	bl	80101fc <xTimerCreateTimerTask>
 800f3bc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f3be:	697b      	ldr	r3, [r7, #20]
 800f3c0:	2b01      	cmp	r3, #1
 800f3c2:	d11b      	bne.n	800f3fc <vTaskStartScheduler+0x98>
	__asm volatile
 800f3c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3c8:	f383 8811 	msr	BASEPRI, r3
 800f3cc:	f3bf 8f6f 	isb	sy
 800f3d0:	f3bf 8f4f 	dsb	sy
 800f3d4:	613b      	str	r3, [r7, #16]
}
 800f3d6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f3d8:	4b15      	ldr	r3, [pc, #84]	@ (800f430 <vTaskStartScheduler+0xcc>)
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	3354      	adds	r3, #84	@ 0x54
 800f3de:	4a15      	ldr	r2, [pc, #84]	@ (800f434 <vTaskStartScheduler+0xd0>)
 800f3e0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f3e2:	4b15      	ldr	r3, [pc, #84]	@ (800f438 <vTaskStartScheduler+0xd4>)
 800f3e4:	f04f 32ff 	mov.w	r2, #4294967295
 800f3e8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f3ea:	4b14      	ldr	r3, [pc, #80]	@ (800f43c <vTaskStartScheduler+0xd8>)
 800f3ec:	2201      	movs	r2, #1
 800f3ee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f3f0:	4b13      	ldr	r3, [pc, #76]	@ (800f440 <vTaskStartScheduler+0xdc>)
 800f3f2:	2200      	movs	r2, #0
 800f3f4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f3f6:	f7fe fceb 	bl	800ddd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f3fa:	e00f      	b.n	800f41c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f3fc:	697b      	ldr	r3, [r7, #20]
 800f3fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f402:	d10b      	bne.n	800f41c <vTaskStartScheduler+0xb8>
	__asm volatile
 800f404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f408:	f383 8811 	msr	BASEPRI, r3
 800f40c:	f3bf 8f6f 	isb	sy
 800f410:	f3bf 8f4f 	dsb	sy
 800f414:	60fb      	str	r3, [r7, #12]
}
 800f416:	bf00      	nop
 800f418:	bf00      	nop
 800f41a:	e7fd      	b.n	800f418 <vTaskStartScheduler+0xb4>
}
 800f41c:	bf00      	nop
 800f41e:	3718      	adds	r7, #24
 800f420:	46bd      	mov	sp, r7
 800f422:	bd80      	pop	{r7, pc}
 800f424:	080160e8 	.word	0x080160e8
 800f428:	0800fabd 	.word	0x0800fabd
 800f42c:	240196c0 	.word	0x240196c0
 800f430:	240191c8 	.word	0x240191c8
 800f434:	240001f8 	.word	0x240001f8
 800f438:	240196bc 	.word	0x240196bc
 800f43c:	240196a8 	.word	0x240196a8
 800f440:	240196a0 	.word	0x240196a0

0800f444 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f444:	b480      	push	{r7}
 800f446:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f448:	4b04      	ldr	r3, [pc, #16]	@ (800f45c <vTaskSuspendAll+0x18>)
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	3301      	adds	r3, #1
 800f44e:	4a03      	ldr	r2, [pc, #12]	@ (800f45c <vTaskSuspendAll+0x18>)
 800f450:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f452:	bf00      	nop
 800f454:	46bd      	mov	sp, r7
 800f456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f45a:	4770      	bx	lr
 800f45c:	240196c4 	.word	0x240196c4

0800f460 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b084      	sub	sp, #16
 800f464:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f466:	2300      	movs	r3, #0
 800f468:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f46a:	2300      	movs	r3, #0
 800f46c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f46e:	4b42      	ldr	r3, [pc, #264]	@ (800f578 <xTaskResumeAll+0x118>)
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	2b00      	cmp	r3, #0
 800f474:	d10b      	bne.n	800f48e <xTaskResumeAll+0x2e>
	__asm volatile
 800f476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f47a:	f383 8811 	msr	BASEPRI, r3
 800f47e:	f3bf 8f6f 	isb	sy
 800f482:	f3bf 8f4f 	dsb	sy
 800f486:	603b      	str	r3, [r7, #0]
}
 800f488:	bf00      	nop
 800f48a:	bf00      	nop
 800f48c:	e7fd      	b.n	800f48a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f48e:	f7fe fd43 	bl	800df18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f492:	4b39      	ldr	r3, [pc, #228]	@ (800f578 <xTaskResumeAll+0x118>)
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	3b01      	subs	r3, #1
 800f498:	4a37      	ldr	r2, [pc, #220]	@ (800f578 <xTaskResumeAll+0x118>)
 800f49a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f49c:	4b36      	ldr	r3, [pc, #216]	@ (800f578 <xTaskResumeAll+0x118>)
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d162      	bne.n	800f56a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f4a4:	4b35      	ldr	r3, [pc, #212]	@ (800f57c <xTaskResumeAll+0x11c>)
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d05e      	beq.n	800f56a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f4ac:	e02f      	b.n	800f50e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f4ae:	4b34      	ldr	r3, [pc, #208]	@ (800f580 <xTaskResumeAll+0x120>)
 800f4b0:	68db      	ldr	r3, [r3, #12]
 800f4b2:	68db      	ldr	r3, [r3, #12]
 800f4b4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	3318      	adds	r3, #24
 800f4ba:	4618      	mov	r0, r3
 800f4bc:	f7fe fbd0 	bl	800dc60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	3304      	adds	r3, #4
 800f4c4:	4618      	mov	r0, r3
 800f4c6:	f7fe fbcb 	bl	800dc60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f4ce:	4b2d      	ldr	r3, [pc, #180]	@ (800f584 <xTaskResumeAll+0x124>)
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	429a      	cmp	r2, r3
 800f4d4:	d903      	bls.n	800f4de <xTaskResumeAll+0x7e>
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4da:	4a2a      	ldr	r2, [pc, #168]	@ (800f584 <xTaskResumeAll+0x124>)
 800f4dc:	6013      	str	r3, [r2, #0]
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f4e2:	4613      	mov	r3, r2
 800f4e4:	009b      	lsls	r3, r3, #2
 800f4e6:	4413      	add	r3, r2
 800f4e8:	009b      	lsls	r3, r3, #2
 800f4ea:	4a27      	ldr	r2, [pc, #156]	@ (800f588 <xTaskResumeAll+0x128>)
 800f4ec:	441a      	add	r2, r3
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	3304      	adds	r3, #4
 800f4f2:	4619      	mov	r1, r3
 800f4f4:	4610      	mov	r0, r2
 800f4f6:	f7fe fb56 	bl	800dba6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f4fe:	4b23      	ldr	r3, [pc, #140]	@ (800f58c <xTaskResumeAll+0x12c>)
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f504:	429a      	cmp	r2, r3
 800f506:	d302      	bcc.n	800f50e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800f508:	4b21      	ldr	r3, [pc, #132]	@ (800f590 <xTaskResumeAll+0x130>)
 800f50a:	2201      	movs	r2, #1
 800f50c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f50e:	4b1c      	ldr	r3, [pc, #112]	@ (800f580 <xTaskResumeAll+0x120>)
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	2b00      	cmp	r3, #0
 800f514:	d1cb      	bne.n	800f4ae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d001      	beq.n	800f520 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f51c:	f000 fb8a 	bl	800fc34 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f520:	4b1c      	ldr	r3, [pc, #112]	@ (800f594 <xTaskResumeAll+0x134>)
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d010      	beq.n	800f54e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f52c:	f000 f846 	bl	800f5bc <xTaskIncrementTick>
 800f530:	4603      	mov	r3, r0
 800f532:	2b00      	cmp	r3, #0
 800f534:	d002      	beq.n	800f53c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800f536:	4b16      	ldr	r3, [pc, #88]	@ (800f590 <xTaskResumeAll+0x130>)
 800f538:	2201      	movs	r2, #1
 800f53a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	3b01      	subs	r3, #1
 800f540:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d1f1      	bne.n	800f52c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800f548:	4b12      	ldr	r3, [pc, #72]	@ (800f594 <xTaskResumeAll+0x134>)
 800f54a:	2200      	movs	r2, #0
 800f54c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f54e:	4b10      	ldr	r3, [pc, #64]	@ (800f590 <xTaskResumeAll+0x130>)
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d009      	beq.n	800f56a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f556:	2301      	movs	r3, #1
 800f558:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f55a:	4b0f      	ldr	r3, [pc, #60]	@ (800f598 <xTaskResumeAll+0x138>)
 800f55c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f560:	601a      	str	r2, [r3, #0]
 800f562:	f3bf 8f4f 	dsb	sy
 800f566:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f56a:	f7fe fd07 	bl	800df7c <vPortExitCritical>

	return xAlreadyYielded;
 800f56e:	68bb      	ldr	r3, [r7, #8]
}
 800f570:	4618      	mov	r0, r3
 800f572:	3710      	adds	r7, #16
 800f574:	46bd      	mov	sp, r7
 800f576:	bd80      	pop	{r7, pc}
 800f578:	240196c4 	.word	0x240196c4
 800f57c:	2401969c 	.word	0x2401969c
 800f580:	2401965c 	.word	0x2401965c
 800f584:	240196a4 	.word	0x240196a4
 800f588:	240191cc 	.word	0x240191cc
 800f58c:	240191c8 	.word	0x240191c8
 800f590:	240196b0 	.word	0x240196b0
 800f594:	240196ac 	.word	0x240196ac
 800f598:	e000ed04 	.word	0xe000ed04

0800f59c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f59c:	b480      	push	{r7}
 800f59e:	b083      	sub	sp, #12
 800f5a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f5a2:	4b05      	ldr	r3, [pc, #20]	@ (800f5b8 <xTaskGetTickCount+0x1c>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f5a8:	687b      	ldr	r3, [r7, #4]
}
 800f5aa:	4618      	mov	r0, r3
 800f5ac:	370c      	adds	r7, #12
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b4:	4770      	bx	lr
 800f5b6:	bf00      	nop
 800f5b8:	240196a0 	.word	0x240196a0

0800f5bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b086      	sub	sp, #24
 800f5c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f5c6:	4b4f      	ldr	r3, [pc, #316]	@ (800f704 <xTaskIncrementTick+0x148>)
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	f040 8090 	bne.w	800f6f0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f5d0:	4b4d      	ldr	r3, [pc, #308]	@ (800f708 <xTaskIncrementTick+0x14c>)
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	3301      	adds	r3, #1
 800f5d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f5d8:	4a4b      	ldr	r2, [pc, #300]	@ (800f708 <xTaskIncrementTick+0x14c>)
 800f5da:	693b      	ldr	r3, [r7, #16]
 800f5dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f5de:	693b      	ldr	r3, [r7, #16]
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d121      	bne.n	800f628 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800f5e4:	4b49      	ldr	r3, [pc, #292]	@ (800f70c <xTaskIncrementTick+0x150>)
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d00b      	beq.n	800f606 <xTaskIncrementTick+0x4a>
	__asm volatile
 800f5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5f2:	f383 8811 	msr	BASEPRI, r3
 800f5f6:	f3bf 8f6f 	isb	sy
 800f5fa:	f3bf 8f4f 	dsb	sy
 800f5fe:	603b      	str	r3, [r7, #0]
}
 800f600:	bf00      	nop
 800f602:	bf00      	nop
 800f604:	e7fd      	b.n	800f602 <xTaskIncrementTick+0x46>
 800f606:	4b41      	ldr	r3, [pc, #260]	@ (800f70c <xTaskIncrementTick+0x150>)
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	60fb      	str	r3, [r7, #12]
 800f60c:	4b40      	ldr	r3, [pc, #256]	@ (800f710 <xTaskIncrementTick+0x154>)
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	4a3e      	ldr	r2, [pc, #248]	@ (800f70c <xTaskIncrementTick+0x150>)
 800f612:	6013      	str	r3, [r2, #0]
 800f614:	4a3e      	ldr	r2, [pc, #248]	@ (800f710 <xTaskIncrementTick+0x154>)
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	6013      	str	r3, [r2, #0]
 800f61a:	4b3e      	ldr	r3, [pc, #248]	@ (800f714 <xTaskIncrementTick+0x158>)
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	3301      	adds	r3, #1
 800f620:	4a3c      	ldr	r2, [pc, #240]	@ (800f714 <xTaskIncrementTick+0x158>)
 800f622:	6013      	str	r3, [r2, #0]
 800f624:	f000 fb06 	bl	800fc34 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f628:	4b3b      	ldr	r3, [pc, #236]	@ (800f718 <xTaskIncrementTick+0x15c>)
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	693a      	ldr	r2, [r7, #16]
 800f62e:	429a      	cmp	r2, r3
 800f630:	d349      	bcc.n	800f6c6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f632:	4b36      	ldr	r3, [pc, #216]	@ (800f70c <xTaskIncrementTick+0x150>)
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d104      	bne.n	800f646 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f63c:	4b36      	ldr	r3, [pc, #216]	@ (800f718 <xTaskIncrementTick+0x15c>)
 800f63e:	f04f 32ff 	mov.w	r2, #4294967295
 800f642:	601a      	str	r2, [r3, #0]
					break;
 800f644:	e03f      	b.n	800f6c6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f646:	4b31      	ldr	r3, [pc, #196]	@ (800f70c <xTaskIncrementTick+0x150>)
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	68db      	ldr	r3, [r3, #12]
 800f64c:	68db      	ldr	r3, [r3, #12]
 800f64e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f650:	68bb      	ldr	r3, [r7, #8]
 800f652:	685b      	ldr	r3, [r3, #4]
 800f654:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f656:	693a      	ldr	r2, [r7, #16]
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	429a      	cmp	r2, r3
 800f65c:	d203      	bcs.n	800f666 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f65e:	4a2e      	ldr	r2, [pc, #184]	@ (800f718 <xTaskIncrementTick+0x15c>)
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f664:	e02f      	b.n	800f6c6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f666:	68bb      	ldr	r3, [r7, #8]
 800f668:	3304      	adds	r3, #4
 800f66a:	4618      	mov	r0, r3
 800f66c:	f7fe faf8 	bl	800dc60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f670:	68bb      	ldr	r3, [r7, #8]
 800f672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f674:	2b00      	cmp	r3, #0
 800f676:	d004      	beq.n	800f682 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f678:	68bb      	ldr	r3, [r7, #8]
 800f67a:	3318      	adds	r3, #24
 800f67c:	4618      	mov	r0, r3
 800f67e:	f7fe faef 	bl	800dc60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f682:	68bb      	ldr	r3, [r7, #8]
 800f684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f686:	4b25      	ldr	r3, [pc, #148]	@ (800f71c <xTaskIncrementTick+0x160>)
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	429a      	cmp	r2, r3
 800f68c:	d903      	bls.n	800f696 <xTaskIncrementTick+0xda>
 800f68e:	68bb      	ldr	r3, [r7, #8]
 800f690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f692:	4a22      	ldr	r2, [pc, #136]	@ (800f71c <xTaskIncrementTick+0x160>)
 800f694:	6013      	str	r3, [r2, #0]
 800f696:	68bb      	ldr	r3, [r7, #8]
 800f698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f69a:	4613      	mov	r3, r2
 800f69c:	009b      	lsls	r3, r3, #2
 800f69e:	4413      	add	r3, r2
 800f6a0:	009b      	lsls	r3, r3, #2
 800f6a2:	4a1f      	ldr	r2, [pc, #124]	@ (800f720 <xTaskIncrementTick+0x164>)
 800f6a4:	441a      	add	r2, r3
 800f6a6:	68bb      	ldr	r3, [r7, #8]
 800f6a8:	3304      	adds	r3, #4
 800f6aa:	4619      	mov	r1, r3
 800f6ac:	4610      	mov	r0, r2
 800f6ae:	f7fe fa7a 	bl	800dba6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f6b2:	68bb      	ldr	r3, [r7, #8]
 800f6b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f6b6:	4b1b      	ldr	r3, [pc, #108]	@ (800f724 <xTaskIncrementTick+0x168>)
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6bc:	429a      	cmp	r2, r3
 800f6be:	d3b8      	bcc.n	800f632 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800f6c0:	2301      	movs	r3, #1
 800f6c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f6c4:	e7b5      	b.n	800f632 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f6c6:	4b17      	ldr	r3, [pc, #92]	@ (800f724 <xTaskIncrementTick+0x168>)
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f6cc:	4914      	ldr	r1, [pc, #80]	@ (800f720 <xTaskIncrementTick+0x164>)
 800f6ce:	4613      	mov	r3, r2
 800f6d0:	009b      	lsls	r3, r3, #2
 800f6d2:	4413      	add	r3, r2
 800f6d4:	009b      	lsls	r3, r3, #2
 800f6d6:	440b      	add	r3, r1
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	2b01      	cmp	r3, #1
 800f6dc:	d901      	bls.n	800f6e2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800f6de:	2301      	movs	r3, #1
 800f6e0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f6e2:	4b11      	ldr	r3, [pc, #68]	@ (800f728 <xTaskIncrementTick+0x16c>)
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d007      	beq.n	800f6fa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800f6ea:	2301      	movs	r3, #1
 800f6ec:	617b      	str	r3, [r7, #20]
 800f6ee:	e004      	b.n	800f6fa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f6f0:	4b0e      	ldr	r3, [pc, #56]	@ (800f72c <xTaskIncrementTick+0x170>)
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	3301      	adds	r3, #1
 800f6f6:	4a0d      	ldr	r2, [pc, #52]	@ (800f72c <xTaskIncrementTick+0x170>)
 800f6f8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f6fa:	697b      	ldr	r3, [r7, #20]
}
 800f6fc:	4618      	mov	r0, r3
 800f6fe:	3718      	adds	r7, #24
 800f700:	46bd      	mov	sp, r7
 800f702:	bd80      	pop	{r7, pc}
 800f704:	240196c4 	.word	0x240196c4
 800f708:	240196a0 	.word	0x240196a0
 800f70c:	24019654 	.word	0x24019654
 800f710:	24019658 	.word	0x24019658
 800f714:	240196b4 	.word	0x240196b4
 800f718:	240196bc 	.word	0x240196bc
 800f71c:	240196a4 	.word	0x240196a4
 800f720:	240191cc 	.word	0x240191cc
 800f724:	240191c8 	.word	0x240191c8
 800f728:	240196b0 	.word	0x240196b0
 800f72c:	240196ac 	.word	0x240196ac

0800f730 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f730:	b580      	push	{r7, lr}
 800f732:	b086      	sub	sp, #24
 800f734:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f736:	4b3d      	ldr	r3, [pc, #244]	@ (800f82c <vTaskSwitchContext+0xfc>)
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d003      	beq.n	800f746 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f73e:	4b3c      	ldr	r3, [pc, #240]	@ (800f830 <vTaskSwitchContext+0x100>)
 800f740:	2201      	movs	r2, #1
 800f742:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f744:	e06e      	b.n	800f824 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 800f746:	4b3a      	ldr	r3, [pc, #232]	@ (800f830 <vTaskSwitchContext+0x100>)
 800f748:	2200      	movs	r2, #0
 800f74a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800f74c:	4b39      	ldr	r3, [pc, #228]	@ (800f834 <vTaskSwitchContext+0x104>)
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f752:	613b      	str	r3, [r7, #16]
 800f754:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800f758:	60fb      	str	r3, [r7, #12]
 800f75a:	693b      	ldr	r3, [r7, #16]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	68fa      	ldr	r2, [r7, #12]
 800f760:	429a      	cmp	r2, r3
 800f762:	d111      	bne.n	800f788 <vTaskSwitchContext+0x58>
 800f764:	693b      	ldr	r3, [r7, #16]
 800f766:	3304      	adds	r3, #4
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	68fa      	ldr	r2, [r7, #12]
 800f76c:	429a      	cmp	r2, r3
 800f76e:	d10b      	bne.n	800f788 <vTaskSwitchContext+0x58>
 800f770:	693b      	ldr	r3, [r7, #16]
 800f772:	3308      	adds	r3, #8
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	68fa      	ldr	r2, [r7, #12]
 800f778:	429a      	cmp	r2, r3
 800f77a:	d105      	bne.n	800f788 <vTaskSwitchContext+0x58>
 800f77c:	693b      	ldr	r3, [r7, #16]
 800f77e:	330c      	adds	r3, #12
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	68fa      	ldr	r2, [r7, #12]
 800f784:	429a      	cmp	r2, r3
 800f786:	d008      	beq.n	800f79a <vTaskSwitchContext+0x6a>
 800f788:	4b2a      	ldr	r3, [pc, #168]	@ (800f834 <vTaskSwitchContext+0x104>)
 800f78a:	681a      	ldr	r2, [r3, #0]
 800f78c:	4b29      	ldr	r3, [pc, #164]	@ (800f834 <vTaskSwitchContext+0x104>)
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	3334      	adds	r3, #52	@ 0x34
 800f792:	4619      	mov	r1, r3
 800f794:	4610      	mov	r0, r2
 800f796:	f7f3 feff 	bl	8003598 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f79a:	4b27      	ldr	r3, [pc, #156]	@ (800f838 <vTaskSwitchContext+0x108>)
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	617b      	str	r3, [r7, #20]
 800f7a0:	e011      	b.n	800f7c6 <vTaskSwitchContext+0x96>
 800f7a2:	697b      	ldr	r3, [r7, #20]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d10b      	bne.n	800f7c0 <vTaskSwitchContext+0x90>
	__asm volatile
 800f7a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7ac:	f383 8811 	msr	BASEPRI, r3
 800f7b0:	f3bf 8f6f 	isb	sy
 800f7b4:	f3bf 8f4f 	dsb	sy
 800f7b8:	607b      	str	r3, [r7, #4]
}
 800f7ba:	bf00      	nop
 800f7bc:	bf00      	nop
 800f7be:	e7fd      	b.n	800f7bc <vTaskSwitchContext+0x8c>
 800f7c0:	697b      	ldr	r3, [r7, #20]
 800f7c2:	3b01      	subs	r3, #1
 800f7c4:	617b      	str	r3, [r7, #20]
 800f7c6:	491d      	ldr	r1, [pc, #116]	@ (800f83c <vTaskSwitchContext+0x10c>)
 800f7c8:	697a      	ldr	r2, [r7, #20]
 800f7ca:	4613      	mov	r3, r2
 800f7cc:	009b      	lsls	r3, r3, #2
 800f7ce:	4413      	add	r3, r2
 800f7d0:	009b      	lsls	r3, r3, #2
 800f7d2:	440b      	add	r3, r1
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d0e3      	beq.n	800f7a2 <vTaskSwitchContext+0x72>
 800f7da:	697a      	ldr	r2, [r7, #20]
 800f7dc:	4613      	mov	r3, r2
 800f7de:	009b      	lsls	r3, r3, #2
 800f7e0:	4413      	add	r3, r2
 800f7e2:	009b      	lsls	r3, r3, #2
 800f7e4:	4a15      	ldr	r2, [pc, #84]	@ (800f83c <vTaskSwitchContext+0x10c>)
 800f7e6:	4413      	add	r3, r2
 800f7e8:	60bb      	str	r3, [r7, #8]
 800f7ea:	68bb      	ldr	r3, [r7, #8]
 800f7ec:	685b      	ldr	r3, [r3, #4]
 800f7ee:	685a      	ldr	r2, [r3, #4]
 800f7f0:	68bb      	ldr	r3, [r7, #8]
 800f7f2:	605a      	str	r2, [r3, #4]
 800f7f4:	68bb      	ldr	r3, [r7, #8]
 800f7f6:	685a      	ldr	r2, [r3, #4]
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	3308      	adds	r3, #8
 800f7fc:	429a      	cmp	r2, r3
 800f7fe:	d104      	bne.n	800f80a <vTaskSwitchContext+0xda>
 800f800:	68bb      	ldr	r3, [r7, #8]
 800f802:	685b      	ldr	r3, [r3, #4]
 800f804:	685a      	ldr	r2, [r3, #4]
 800f806:	68bb      	ldr	r3, [r7, #8]
 800f808:	605a      	str	r2, [r3, #4]
 800f80a:	68bb      	ldr	r3, [r7, #8]
 800f80c:	685b      	ldr	r3, [r3, #4]
 800f80e:	68db      	ldr	r3, [r3, #12]
 800f810:	4a08      	ldr	r2, [pc, #32]	@ (800f834 <vTaskSwitchContext+0x104>)
 800f812:	6013      	str	r3, [r2, #0]
 800f814:	4a08      	ldr	r2, [pc, #32]	@ (800f838 <vTaskSwitchContext+0x108>)
 800f816:	697b      	ldr	r3, [r7, #20]
 800f818:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f81a:	4b06      	ldr	r3, [pc, #24]	@ (800f834 <vTaskSwitchContext+0x104>)
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	3354      	adds	r3, #84	@ 0x54
 800f820:	4a07      	ldr	r2, [pc, #28]	@ (800f840 <vTaskSwitchContext+0x110>)
 800f822:	6013      	str	r3, [r2, #0]
}
 800f824:	bf00      	nop
 800f826:	3718      	adds	r7, #24
 800f828:	46bd      	mov	sp, r7
 800f82a:	bd80      	pop	{r7, pc}
 800f82c:	240196c4 	.word	0x240196c4
 800f830:	240196b0 	.word	0x240196b0
 800f834:	240191c8 	.word	0x240191c8
 800f838:	240196a4 	.word	0x240196a4
 800f83c:	240191cc 	.word	0x240191cc
 800f840:	240001f8 	.word	0x240001f8

0800f844 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b084      	sub	sp, #16
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
 800f84c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d10b      	bne.n	800f86c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800f854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f858:	f383 8811 	msr	BASEPRI, r3
 800f85c:	f3bf 8f6f 	isb	sy
 800f860:	f3bf 8f4f 	dsb	sy
 800f864:	60fb      	str	r3, [r7, #12]
}
 800f866:	bf00      	nop
 800f868:	bf00      	nop
 800f86a:	e7fd      	b.n	800f868 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f86c:	4b07      	ldr	r3, [pc, #28]	@ (800f88c <vTaskPlaceOnEventList+0x48>)
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	3318      	adds	r3, #24
 800f872:	4619      	mov	r1, r3
 800f874:	6878      	ldr	r0, [r7, #4]
 800f876:	f7fe f9ba 	bl	800dbee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f87a:	2101      	movs	r1, #1
 800f87c:	6838      	ldr	r0, [r7, #0]
 800f87e:	f000 fc69 	bl	8010154 <prvAddCurrentTaskToDelayedList>
}
 800f882:	bf00      	nop
 800f884:	3710      	adds	r7, #16
 800f886:	46bd      	mov	sp, r7
 800f888:	bd80      	pop	{r7, pc}
 800f88a:	bf00      	nop
 800f88c:	240191c8 	.word	0x240191c8

0800f890 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f890:	b580      	push	{r7, lr}
 800f892:	b086      	sub	sp, #24
 800f894:	af00      	add	r7, sp, #0
 800f896:	60f8      	str	r0, [r7, #12]
 800f898:	60b9      	str	r1, [r7, #8]
 800f89a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d10b      	bne.n	800f8ba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800f8a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8a6:	f383 8811 	msr	BASEPRI, r3
 800f8aa:	f3bf 8f6f 	isb	sy
 800f8ae:	f3bf 8f4f 	dsb	sy
 800f8b2:	617b      	str	r3, [r7, #20]
}
 800f8b4:	bf00      	nop
 800f8b6:	bf00      	nop
 800f8b8:	e7fd      	b.n	800f8b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f8ba:	4b0a      	ldr	r3, [pc, #40]	@ (800f8e4 <vTaskPlaceOnEventListRestricted+0x54>)
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	3318      	adds	r3, #24
 800f8c0:	4619      	mov	r1, r3
 800f8c2:	68f8      	ldr	r0, [r7, #12]
 800f8c4:	f7fe f96f 	bl	800dba6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d002      	beq.n	800f8d4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800f8ce:	f04f 33ff 	mov.w	r3, #4294967295
 800f8d2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f8d4:	6879      	ldr	r1, [r7, #4]
 800f8d6:	68b8      	ldr	r0, [r7, #8]
 800f8d8:	f000 fc3c 	bl	8010154 <prvAddCurrentTaskToDelayedList>
	}
 800f8dc:	bf00      	nop
 800f8de:	3718      	adds	r7, #24
 800f8e0:	46bd      	mov	sp, r7
 800f8e2:	bd80      	pop	{r7, pc}
 800f8e4:	240191c8 	.word	0x240191c8

0800f8e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f8e8:	b580      	push	{r7, lr}
 800f8ea:	b086      	sub	sp, #24
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	68db      	ldr	r3, [r3, #12]
 800f8f4:	68db      	ldr	r3, [r3, #12]
 800f8f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f8f8:	693b      	ldr	r3, [r7, #16]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d10b      	bne.n	800f916 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800f8fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f902:	f383 8811 	msr	BASEPRI, r3
 800f906:	f3bf 8f6f 	isb	sy
 800f90a:	f3bf 8f4f 	dsb	sy
 800f90e:	60fb      	str	r3, [r7, #12]
}
 800f910:	bf00      	nop
 800f912:	bf00      	nop
 800f914:	e7fd      	b.n	800f912 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f916:	693b      	ldr	r3, [r7, #16]
 800f918:	3318      	adds	r3, #24
 800f91a:	4618      	mov	r0, r3
 800f91c:	f7fe f9a0 	bl	800dc60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f920:	4b1d      	ldr	r3, [pc, #116]	@ (800f998 <xTaskRemoveFromEventList+0xb0>)
 800f922:	681b      	ldr	r3, [r3, #0]
 800f924:	2b00      	cmp	r3, #0
 800f926:	d11d      	bne.n	800f964 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f928:	693b      	ldr	r3, [r7, #16]
 800f92a:	3304      	adds	r3, #4
 800f92c:	4618      	mov	r0, r3
 800f92e:	f7fe f997 	bl	800dc60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f932:	693b      	ldr	r3, [r7, #16]
 800f934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f936:	4b19      	ldr	r3, [pc, #100]	@ (800f99c <xTaskRemoveFromEventList+0xb4>)
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	429a      	cmp	r2, r3
 800f93c:	d903      	bls.n	800f946 <xTaskRemoveFromEventList+0x5e>
 800f93e:	693b      	ldr	r3, [r7, #16]
 800f940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f942:	4a16      	ldr	r2, [pc, #88]	@ (800f99c <xTaskRemoveFromEventList+0xb4>)
 800f944:	6013      	str	r3, [r2, #0]
 800f946:	693b      	ldr	r3, [r7, #16]
 800f948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f94a:	4613      	mov	r3, r2
 800f94c:	009b      	lsls	r3, r3, #2
 800f94e:	4413      	add	r3, r2
 800f950:	009b      	lsls	r3, r3, #2
 800f952:	4a13      	ldr	r2, [pc, #76]	@ (800f9a0 <xTaskRemoveFromEventList+0xb8>)
 800f954:	441a      	add	r2, r3
 800f956:	693b      	ldr	r3, [r7, #16]
 800f958:	3304      	adds	r3, #4
 800f95a:	4619      	mov	r1, r3
 800f95c:	4610      	mov	r0, r2
 800f95e:	f7fe f922 	bl	800dba6 <vListInsertEnd>
 800f962:	e005      	b.n	800f970 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f964:	693b      	ldr	r3, [r7, #16]
 800f966:	3318      	adds	r3, #24
 800f968:	4619      	mov	r1, r3
 800f96a:	480e      	ldr	r0, [pc, #56]	@ (800f9a4 <xTaskRemoveFromEventList+0xbc>)
 800f96c:	f7fe f91b 	bl	800dba6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f970:	693b      	ldr	r3, [r7, #16]
 800f972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f974:	4b0c      	ldr	r3, [pc, #48]	@ (800f9a8 <xTaskRemoveFromEventList+0xc0>)
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f97a:	429a      	cmp	r2, r3
 800f97c:	d905      	bls.n	800f98a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f97e:	2301      	movs	r3, #1
 800f980:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f982:	4b0a      	ldr	r3, [pc, #40]	@ (800f9ac <xTaskRemoveFromEventList+0xc4>)
 800f984:	2201      	movs	r2, #1
 800f986:	601a      	str	r2, [r3, #0]
 800f988:	e001      	b.n	800f98e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800f98a:	2300      	movs	r3, #0
 800f98c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f98e:	697b      	ldr	r3, [r7, #20]
}
 800f990:	4618      	mov	r0, r3
 800f992:	3718      	adds	r7, #24
 800f994:	46bd      	mov	sp, r7
 800f996:	bd80      	pop	{r7, pc}
 800f998:	240196c4 	.word	0x240196c4
 800f99c:	240196a4 	.word	0x240196a4
 800f9a0:	240191cc 	.word	0x240191cc
 800f9a4:	2401965c 	.word	0x2401965c
 800f9a8:	240191c8 	.word	0x240191c8
 800f9ac:	240196b0 	.word	0x240196b0

0800f9b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f9b0:	b480      	push	{r7}
 800f9b2:	b083      	sub	sp, #12
 800f9b4:	af00      	add	r7, sp, #0
 800f9b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f9b8:	4b06      	ldr	r3, [pc, #24]	@ (800f9d4 <vTaskInternalSetTimeOutState+0x24>)
 800f9ba:	681a      	ldr	r2, [r3, #0]
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f9c0:	4b05      	ldr	r3, [pc, #20]	@ (800f9d8 <vTaskInternalSetTimeOutState+0x28>)
 800f9c2:	681a      	ldr	r2, [r3, #0]
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	605a      	str	r2, [r3, #4]
}
 800f9c8:	bf00      	nop
 800f9ca:	370c      	adds	r7, #12
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d2:	4770      	bx	lr
 800f9d4:	240196b4 	.word	0x240196b4
 800f9d8:	240196a0 	.word	0x240196a0

0800f9dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f9dc:	b580      	push	{r7, lr}
 800f9de:	b088      	sub	sp, #32
 800f9e0:	af00      	add	r7, sp, #0
 800f9e2:	6078      	str	r0, [r7, #4]
 800f9e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d10b      	bne.n	800fa04 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800f9ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9f0:	f383 8811 	msr	BASEPRI, r3
 800f9f4:	f3bf 8f6f 	isb	sy
 800f9f8:	f3bf 8f4f 	dsb	sy
 800f9fc:	613b      	str	r3, [r7, #16]
}
 800f9fe:	bf00      	nop
 800fa00:	bf00      	nop
 800fa02:	e7fd      	b.n	800fa00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800fa04:	683b      	ldr	r3, [r7, #0]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d10b      	bne.n	800fa22 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800fa0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa0e:	f383 8811 	msr	BASEPRI, r3
 800fa12:	f3bf 8f6f 	isb	sy
 800fa16:	f3bf 8f4f 	dsb	sy
 800fa1a:	60fb      	str	r3, [r7, #12]
}
 800fa1c:	bf00      	nop
 800fa1e:	bf00      	nop
 800fa20:	e7fd      	b.n	800fa1e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800fa22:	f7fe fa79 	bl	800df18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800fa26:	4b1d      	ldr	r3, [pc, #116]	@ (800fa9c <xTaskCheckForTimeOut+0xc0>)
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	685b      	ldr	r3, [r3, #4]
 800fa30:	69ba      	ldr	r2, [r7, #24]
 800fa32:	1ad3      	subs	r3, r2, r3
 800fa34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa3e:	d102      	bne.n	800fa46 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800fa40:	2300      	movs	r3, #0
 800fa42:	61fb      	str	r3, [r7, #28]
 800fa44:	e023      	b.n	800fa8e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	681a      	ldr	r2, [r3, #0]
 800fa4a:	4b15      	ldr	r3, [pc, #84]	@ (800faa0 <xTaskCheckForTimeOut+0xc4>)
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	429a      	cmp	r2, r3
 800fa50:	d007      	beq.n	800fa62 <xTaskCheckForTimeOut+0x86>
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	685b      	ldr	r3, [r3, #4]
 800fa56:	69ba      	ldr	r2, [r7, #24]
 800fa58:	429a      	cmp	r2, r3
 800fa5a:	d302      	bcc.n	800fa62 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800fa5c:	2301      	movs	r3, #1
 800fa5e:	61fb      	str	r3, [r7, #28]
 800fa60:	e015      	b.n	800fa8e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800fa62:	683b      	ldr	r3, [r7, #0]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	697a      	ldr	r2, [r7, #20]
 800fa68:	429a      	cmp	r2, r3
 800fa6a:	d20b      	bcs.n	800fa84 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	681a      	ldr	r2, [r3, #0]
 800fa70:	697b      	ldr	r3, [r7, #20]
 800fa72:	1ad2      	subs	r2, r2, r3
 800fa74:	683b      	ldr	r3, [r7, #0]
 800fa76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800fa78:	6878      	ldr	r0, [r7, #4]
 800fa7a:	f7ff ff99 	bl	800f9b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800fa7e:	2300      	movs	r3, #0
 800fa80:	61fb      	str	r3, [r7, #28]
 800fa82:	e004      	b.n	800fa8e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800fa84:	683b      	ldr	r3, [r7, #0]
 800fa86:	2200      	movs	r2, #0
 800fa88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800fa8a:	2301      	movs	r3, #1
 800fa8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800fa8e:	f7fe fa75 	bl	800df7c <vPortExitCritical>

	return xReturn;
 800fa92:	69fb      	ldr	r3, [r7, #28]
}
 800fa94:	4618      	mov	r0, r3
 800fa96:	3720      	adds	r7, #32
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	bd80      	pop	{r7, pc}
 800fa9c:	240196a0 	.word	0x240196a0
 800faa0:	240196b4 	.word	0x240196b4

0800faa4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800faa4:	b480      	push	{r7}
 800faa6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800faa8:	4b03      	ldr	r3, [pc, #12]	@ (800fab8 <vTaskMissedYield+0x14>)
 800faaa:	2201      	movs	r2, #1
 800faac:	601a      	str	r2, [r3, #0]
}
 800faae:	bf00      	nop
 800fab0:	46bd      	mov	sp, r7
 800fab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab6:	4770      	bx	lr
 800fab8:	240196b0 	.word	0x240196b0

0800fabc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800fabc:	b580      	push	{r7, lr}
 800fabe:	b082      	sub	sp, #8
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800fac4:	f000 f852 	bl	800fb6c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800fac8:	4b06      	ldr	r3, [pc, #24]	@ (800fae4 <prvIdleTask+0x28>)
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	2b01      	cmp	r3, #1
 800face:	d9f9      	bls.n	800fac4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800fad0:	4b05      	ldr	r3, [pc, #20]	@ (800fae8 <prvIdleTask+0x2c>)
 800fad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fad6:	601a      	str	r2, [r3, #0]
 800fad8:	f3bf 8f4f 	dsb	sy
 800fadc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800fae0:	e7f0      	b.n	800fac4 <prvIdleTask+0x8>
 800fae2:	bf00      	nop
 800fae4:	240191cc 	.word	0x240191cc
 800fae8:	e000ed04 	.word	0xe000ed04

0800faec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b082      	sub	sp, #8
 800faf0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800faf2:	2300      	movs	r3, #0
 800faf4:	607b      	str	r3, [r7, #4]
 800faf6:	e00c      	b.n	800fb12 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800faf8:	687a      	ldr	r2, [r7, #4]
 800fafa:	4613      	mov	r3, r2
 800fafc:	009b      	lsls	r3, r3, #2
 800fafe:	4413      	add	r3, r2
 800fb00:	009b      	lsls	r3, r3, #2
 800fb02:	4a12      	ldr	r2, [pc, #72]	@ (800fb4c <prvInitialiseTaskLists+0x60>)
 800fb04:	4413      	add	r3, r2
 800fb06:	4618      	mov	r0, r3
 800fb08:	f7fe f820 	bl	800db4c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	3301      	adds	r3, #1
 800fb10:	607b      	str	r3, [r7, #4]
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	2b37      	cmp	r3, #55	@ 0x37
 800fb16:	d9ef      	bls.n	800faf8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800fb18:	480d      	ldr	r0, [pc, #52]	@ (800fb50 <prvInitialiseTaskLists+0x64>)
 800fb1a:	f7fe f817 	bl	800db4c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800fb1e:	480d      	ldr	r0, [pc, #52]	@ (800fb54 <prvInitialiseTaskLists+0x68>)
 800fb20:	f7fe f814 	bl	800db4c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800fb24:	480c      	ldr	r0, [pc, #48]	@ (800fb58 <prvInitialiseTaskLists+0x6c>)
 800fb26:	f7fe f811 	bl	800db4c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800fb2a:	480c      	ldr	r0, [pc, #48]	@ (800fb5c <prvInitialiseTaskLists+0x70>)
 800fb2c:	f7fe f80e 	bl	800db4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800fb30:	480b      	ldr	r0, [pc, #44]	@ (800fb60 <prvInitialiseTaskLists+0x74>)
 800fb32:	f7fe f80b 	bl	800db4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800fb36:	4b0b      	ldr	r3, [pc, #44]	@ (800fb64 <prvInitialiseTaskLists+0x78>)
 800fb38:	4a05      	ldr	r2, [pc, #20]	@ (800fb50 <prvInitialiseTaskLists+0x64>)
 800fb3a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800fb3c:	4b0a      	ldr	r3, [pc, #40]	@ (800fb68 <prvInitialiseTaskLists+0x7c>)
 800fb3e:	4a05      	ldr	r2, [pc, #20]	@ (800fb54 <prvInitialiseTaskLists+0x68>)
 800fb40:	601a      	str	r2, [r3, #0]
}
 800fb42:	bf00      	nop
 800fb44:	3708      	adds	r7, #8
 800fb46:	46bd      	mov	sp, r7
 800fb48:	bd80      	pop	{r7, pc}
 800fb4a:	bf00      	nop
 800fb4c:	240191cc 	.word	0x240191cc
 800fb50:	2401962c 	.word	0x2401962c
 800fb54:	24019640 	.word	0x24019640
 800fb58:	2401965c 	.word	0x2401965c
 800fb5c:	24019670 	.word	0x24019670
 800fb60:	24019688 	.word	0x24019688
 800fb64:	24019654 	.word	0x24019654
 800fb68:	24019658 	.word	0x24019658

0800fb6c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800fb6c:	b580      	push	{r7, lr}
 800fb6e:	b082      	sub	sp, #8
 800fb70:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fb72:	e019      	b.n	800fba8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800fb74:	f7fe f9d0 	bl	800df18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fb78:	4b10      	ldr	r3, [pc, #64]	@ (800fbbc <prvCheckTasksWaitingTermination+0x50>)
 800fb7a:	68db      	ldr	r3, [r3, #12]
 800fb7c:	68db      	ldr	r3, [r3, #12]
 800fb7e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	3304      	adds	r3, #4
 800fb84:	4618      	mov	r0, r3
 800fb86:	f7fe f86b 	bl	800dc60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800fb8a:	4b0d      	ldr	r3, [pc, #52]	@ (800fbc0 <prvCheckTasksWaitingTermination+0x54>)
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	3b01      	subs	r3, #1
 800fb90:	4a0b      	ldr	r2, [pc, #44]	@ (800fbc0 <prvCheckTasksWaitingTermination+0x54>)
 800fb92:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800fb94:	4b0b      	ldr	r3, [pc, #44]	@ (800fbc4 <prvCheckTasksWaitingTermination+0x58>)
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	3b01      	subs	r3, #1
 800fb9a:	4a0a      	ldr	r2, [pc, #40]	@ (800fbc4 <prvCheckTasksWaitingTermination+0x58>)
 800fb9c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800fb9e:	f7fe f9ed 	bl	800df7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800fba2:	6878      	ldr	r0, [r7, #4]
 800fba4:	f000 f810 	bl	800fbc8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fba8:	4b06      	ldr	r3, [pc, #24]	@ (800fbc4 <prvCheckTasksWaitingTermination+0x58>)
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d1e1      	bne.n	800fb74 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800fbb0:	bf00      	nop
 800fbb2:	bf00      	nop
 800fbb4:	3708      	adds	r7, #8
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	bd80      	pop	{r7, pc}
 800fbba:	bf00      	nop
 800fbbc:	24019670 	.word	0x24019670
 800fbc0:	2401969c 	.word	0x2401969c
 800fbc4:	24019684 	.word	0x24019684

0800fbc8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b084      	sub	sp, #16
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	3354      	adds	r3, #84	@ 0x54
 800fbd4:	4618      	mov	r0, r3
 800fbd6:	f002 fe71 	bl	80128bc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d108      	bne.n	800fbf6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fbe8:	4618      	mov	r0, r3
 800fbea:	f7fd fe8f 	bl	800d90c <vPortFree>
				vPortFree( pxTCB );
 800fbee:	6878      	ldr	r0, [r7, #4]
 800fbf0:	f7fd fe8c 	bl	800d90c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800fbf4:	e019      	b.n	800fc2a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800fbfc:	2b01      	cmp	r3, #1
 800fbfe:	d103      	bne.n	800fc08 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800fc00:	6878      	ldr	r0, [r7, #4]
 800fc02:	f7fd fe83 	bl	800d90c <vPortFree>
	}
 800fc06:	e010      	b.n	800fc2a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800fc0e:	2b02      	cmp	r3, #2
 800fc10:	d00b      	beq.n	800fc2a <prvDeleteTCB+0x62>
	__asm volatile
 800fc12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc16:	f383 8811 	msr	BASEPRI, r3
 800fc1a:	f3bf 8f6f 	isb	sy
 800fc1e:	f3bf 8f4f 	dsb	sy
 800fc22:	60fb      	str	r3, [r7, #12]
}
 800fc24:	bf00      	nop
 800fc26:	bf00      	nop
 800fc28:	e7fd      	b.n	800fc26 <prvDeleteTCB+0x5e>
	}
 800fc2a:	bf00      	nop
 800fc2c:	3710      	adds	r7, #16
 800fc2e:	46bd      	mov	sp, r7
 800fc30:	bd80      	pop	{r7, pc}
	...

0800fc34 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800fc34:	b480      	push	{r7}
 800fc36:	b083      	sub	sp, #12
 800fc38:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fc3a:	4b0c      	ldr	r3, [pc, #48]	@ (800fc6c <prvResetNextTaskUnblockTime+0x38>)
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d104      	bne.n	800fc4e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800fc44:	4b0a      	ldr	r3, [pc, #40]	@ (800fc70 <prvResetNextTaskUnblockTime+0x3c>)
 800fc46:	f04f 32ff 	mov.w	r2, #4294967295
 800fc4a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800fc4c:	e008      	b.n	800fc60 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fc4e:	4b07      	ldr	r3, [pc, #28]	@ (800fc6c <prvResetNextTaskUnblockTime+0x38>)
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	68db      	ldr	r3, [r3, #12]
 800fc54:	68db      	ldr	r3, [r3, #12]
 800fc56:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	685b      	ldr	r3, [r3, #4]
 800fc5c:	4a04      	ldr	r2, [pc, #16]	@ (800fc70 <prvResetNextTaskUnblockTime+0x3c>)
 800fc5e:	6013      	str	r3, [r2, #0]
}
 800fc60:	bf00      	nop
 800fc62:	370c      	adds	r7, #12
 800fc64:	46bd      	mov	sp, r7
 800fc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc6a:	4770      	bx	lr
 800fc6c:	24019654 	.word	0x24019654
 800fc70:	240196bc 	.word	0x240196bc

0800fc74 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800fc74:	b480      	push	{r7}
 800fc76:	b083      	sub	sp, #12
 800fc78:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800fc7a:	4b0b      	ldr	r3, [pc, #44]	@ (800fca8 <xTaskGetSchedulerState+0x34>)
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d102      	bne.n	800fc88 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800fc82:	2301      	movs	r3, #1
 800fc84:	607b      	str	r3, [r7, #4]
 800fc86:	e008      	b.n	800fc9a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fc88:	4b08      	ldr	r3, [pc, #32]	@ (800fcac <xTaskGetSchedulerState+0x38>)
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d102      	bne.n	800fc96 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800fc90:	2302      	movs	r3, #2
 800fc92:	607b      	str	r3, [r7, #4]
 800fc94:	e001      	b.n	800fc9a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800fc96:	2300      	movs	r3, #0
 800fc98:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800fc9a:	687b      	ldr	r3, [r7, #4]
	}
 800fc9c:	4618      	mov	r0, r3
 800fc9e:	370c      	adds	r7, #12
 800fca0:	46bd      	mov	sp, r7
 800fca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca6:	4770      	bx	lr
 800fca8:	240196a8 	.word	0x240196a8
 800fcac:	240196c4 	.word	0x240196c4

0800fcb0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800fcb0:	b580      	push	{r7, lr}
 800fcb2:	b084      	sub	sp, #16
 800fcb4:	af00      	add	r7, sp, #0
 800fcb6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800fcbc:	2300      	movs	r3, #0
 800fcbe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d051      	beq.n	800fd6a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800fcc6:	68bb      	ldr	r3, [r7, #8]
 800fcc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fcca:	4b2a      	ldr	r3, [pc, #168]	@ (800fd74 <xTaskPriorityInherit+0xc4>)
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcd0:	429a      	cmp	r2, r3
 800fcd2:	d241      	bcs.n	800fd58 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800fcd4:	68bb      	ldr	r3, [r7, #8]
 800fcd6:	699b      	ldr	r3, [r3, #24]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	db06      	blt.n	800fcea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fcdc:	4b25      	ldr	r3, [pc, #148]	@ (800fd74 <xTaskPriorityInherit+0xc4>)
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fce2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fce6:	68bb      	ldr	r3, [r7, #8]
 800fce8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800fcea:	68bb      	ldr	r3, [r7, #8]
 800fcec:	6959      	ldr	r1, [r3, #20]
 800fcee:	68bb      	ldr	r3, [r7, #8]
 800fcf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fcf2:	4613      	mov	r3, r2
 800fcf4:	009b      	lsls	r3, r3, #2
 800fcf6:	4413      	add	r3, r2
 800fcf8:	009b      	lsls	r3, r3, #2
 800fcfa:	4a1f      	ldr	r2, [pc, #124]	@ (800fd78 <xTaskPriorityInherit+0xc8>)
 800fcfc:	4413      	add	r3, r2
 800fcfe:	4299      	cmp	r1, r3
 800fd00:	d122      	bne.n	800fd48 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fd02:	68bb      	ldr	r3, [r7, #8]
 800fd04:	3304      	adds	r3, #4
 800fd06:	4618      	mov	r0, r3
 800fd08:	f7fd ffaa 	bl	800dc60 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fd0c:	4b19      	ldr	r3, [pc, #100]	@ (800fd74 <xTaskPriorityInherit+0xc4>)
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd12:	68bb      	ldr	r3, [r7, #8]
 800fd14:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800fd16:	68bb      	ldr	r3, [r7, #8]
 800fd18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd1a:	4b18      	ldr	r3, [pc, #96]	@ (800fd7c <xTaskPriorityInherit+0xcc>)
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	429a      	cmp	r2, r3
 800fd20:	d903      	bls.n	800fd2a <xTaskPriorityInherit+0x7a>
 800fd22:	68bb      	ldr	r3, [r7, #8]
 800fd24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd26:	4a15      	ldr	r2, [pc, #84]	@ (800fd7c <xTaskPriorityInherit+0xcc>)
 800fd28:	6013      	str	r3, [r2, #0]
 800fd2a:	68bb      	ldr	r3, [r7, #8]
 800fd2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd2e:	4613      	mov	r3, r2
 800fd30:	009b      	lsls	r3, r3, #2
 800fd32:	4413      	add	r3, r2
 800fd34:	009b      	lsls	r3, r3, #2
 800fd36:	4a10      	ldr	r2, [pc, #64]	@ (800fd78 <xTaskPriorityInherit+0xc8>)
 800fd38:	441a      	add	r2, r3
 800fd3a:	68bb      	ldr	r3, [r7, #8]
 800fd3c:	3304      	adds	r3, #4
 800fd3e:	4619      	mov	r1, r3
 800fd40:	4610      	mov	r0, r2
 800fd42:	f7fd ff30 	bl	800dba6 <vListInsertEnd>
 800fd46:	e004      	b.n	800fd52 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fd48:	4b0a      	ldr	r3, [pc, #40]	@ (800fd74 <xTaskPriorityInherit+0xc4>)
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd4e:	68bb      	ldr	r3, [r7, #8]
 800fd50:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800fd52:	2301      	movs	r3, #1
 800fd54:	60fb      	str	r3, [r7, #12]
 800fd56:	e008      	b.n	800fd6a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800fd58:	68bb      	ldr	r3, [r7, #8]
 800fd5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fd5c:	4b05      	ldr	r3, [pc, #20]	@ (800fd74 <xTaskPriorityInherit+0xc4>)
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd62:	429a      	cmp	r2, r3
 800fd64:	d201      	bcs.n	800fd6a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800fd66:	2301      	movs	r3, #1
 800fd68:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fd6a:	68fb      	ldr	r3, [r7, #12]
	}
 800fd6c:	4618      	mov	r0, r3
 800fd6e:	3710      	adds	r7, #16
 800fd70:	46bd      	mov	sp, r7
 800fd72:	bd80      	pop	{r7, pc}
 800fd74:	240191c8 	.word	0x240191c8
 800fd78:	240191cc 	.word	0x240191cc
 800fd7c:	240196a4 	.word	0x240196a4

0800fd80 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800fd80:	b580      	push	{r7, lr}
 800fd82:	b086      	sub	sp, #24
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d058      	beq.n	800fe48 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800fd96:	4b2f      	ldr	r3, [pc, #188]	@ (800fe54 <xTaskPriorityDisinherit+0xd4>)
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	693a      	ldr	r2, [r7, #16]
 800fd9c:	429a      	cmp	r2, r3
 800fd9e:	d00b      	beq.n	800fdb8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800fda0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fda4:	f383 8811 	msr	BASEPRI, r3
 800fda8:	f3bf 8f6f 	isb	sy
 800fdac:	f3bf 8f4f 	dsb	sy
 800fdb0:	60fb      	str	r3, [r7, #12]
}
 800fdb2:	bf00      	nop
 800fdb4:	bf00      	nop
 800fdb6:	e7fd      	b.n	800fdb4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800fdb8:	693b      	ldr	r3, [r7, #16]
 800fdba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d10b      	bne.n	800fdd8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800fdc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdc4:	f383 8811 	msr	BASEPRI, r3
 800fdc8:	f3bf 8f6f 	isb	sy
 800fdcc:	f3bf 8f4f 	dsb	sy
 800fdd0:	60bb      	str	r3, [r7, #8]
}
 800fdd2:	bf00      	nop
 800fdd4:	bf00      	nop
 800fdd6:	e7fd      	b.n	800fdd4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800fdd8:	693b      	ldr	r3, [r7, #16]
 800fdda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fddc:	1e5a      	subs	r2, r3, #1
 800fdde:	693b      	ldr	r3, [r7, #16]
 800fde0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800fde2:	693b      	ldr	r3, [r7, #16]
 800fde4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fde6:	693b      	ldr	r3, [r7, #16]
 800fde8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fdea:	429a      	cmp	r2, r3
 800fdec:	d02c      	beq.n	800fe48 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800fdee:	693b      	ldr	r3, [r7, #16]
 800fdf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d128      	bne.n	800fe48 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fdf6:	693b      	ldr	r3, [r7, #16]
 800fdf8:	3304      	adds	r3, #4
 800fdfa:	4618      	mov	r0, r3
 800fdfc:	f7fd ff30 	bl	800dc60 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800fe00:	693b      	ldr	r3, [r7, #16]
 800fe02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fe04:	693b      	ldr	r3, [r7, #16]
 800fe06:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fe08:	693b      	ldr	r3, [r7, #16]
 800fe0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe0c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fe10:	693b      	ldr	r3, [r7, #16]
 800fe12:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800fe14:	693b      	ldr	r3, [r7, #16]
 800fe16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe18:	4b0f      	ldr	r3, [pc, #60]	@ (800fe58 <xTaskPriorityDisinherit+0xd8>)
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	429a      	cmp	r2, r3
 800fe1e:	d903      	bls.n	800fe28 <xTaskPriorityDisinherit+0xa8>
 800fe20:	693b      	ldr	r3, [r7, #16]
 800fe22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe24:	4a0c      	ldr	r2, [pc, #48]	@ (800fe58 <xTaskPriorityDisinherit+0xd8>)
 800fe26:	6013      	str	r3, [r2, #0]
 800fe28:	693b      	ldr	r3, [r7, #16]
 800fe2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe2c:	4613      	mov	r3, r2
 800fe2e:	009b      	lsls	r3, r3, #2
 800fe30:	4413      	add	r3, r2
 800fe32:	009b      	lsls	r3, r3, #2
 800fe34:	4a09      	ldr	r2, [pc, #36]	@ (800fe5c <xTaskPriorityDisinherit+0xdc>)
 800fe36:	441a      	add	r2, r3
 800fe38:	693b      	ldr	r3, [r7, #16]
 800fe3a:	3304      	adds	r3, #4
 800fe3c:	4619      	mov	r1, r3
 800fe3e:	4610      	mov	r0, r2
 800fe40:	f7fd feb1 	bl	800dba6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800fe44:	2301      	movs	r3, #1
 800fe46:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fe48:	697b      	ldr	r3, [r7, #20]
	}
 800fe4a:	4618      	mov	r0, r3
 800fe4c:	3718      	adds	r7, #24
 800fe4e:	46bd      	mov	sp, r7
 800fe50:	bd80      	pop	{r7, pc}
 800fe52:	bf00      	nop
 800fe54:	240191c8 	.word	0x240191c8
 800fe58:	240196a4 	.word	0x240196a4
 800fe5c:	240191cc 	.word	0x240191cc

0800fe60 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b088      	sub	sp, #32
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	6078      	str	r0, [r7, #4]
 800fe68:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800fe6e:	2301      	movs	r3, #1
 800fe70:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d06c      	beq.n	800ff52 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800fe78:	69bb      	ldr	r3, [r7, #24]
 800fe7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d10b      	bne.n	800fe98 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800fe80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe84:	f383 8811 	msr	BASEPRI, r3
 800fe88:	f3bf 8f6f 	isb	sy
 800fe8c:	f3bf 8f4f 	dsb	sy
 800fe90:	60fb      	str	r3, [r7, #12]
}
 800fe92:	bf00      	nop
 800fe94:	bf00      	nop
 800fe96:	e7fd      	b.n	800fe94 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800fe98:	69bb      	ldr	r3, [r7, #24]
 800fe9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fe9c:	683a      	ldr	r2, [r7, #0]
 800fe9e:	429a      	cmp	r2, r3
 800fea0:	d902      	bls.n	800fea8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	61fb      	str	r3, [r7, #28]
 800fea6:	e002      	b.n	800feae <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800fea8:	69bb      	ldr	r3, [r7, #24]
 800feaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800feac:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800feae:	69bb      	ldr	r3, [r7, #24]
 800feb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800feb2:	69fa      	ldr	r2, [r7, #28]
 800feb4:	429a      	cmp	r2, r3
 800feb6:	d04c      	beq.n	800ff52 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800feb8:	69bb      	ldr	r3, [r7, #24]
 800feba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800febc:	697a      	ldr	r2, [r7, #20]
 800febe:	429a      	cmp	r2, r3
 800fec0:	d147      	bne.n	800ff52 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800fec2:	4b26      	ldr	r3, [pc, #152]	@ (800ff5c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	69ba      	ldr	r2, [r7, #24]
 800fec8:	429a      	cmp	r2, r3
 800feca:	d10b      	bne.n	800fee4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800fecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fed0:	f383 8811 	msr	BASEPRI, r3
 800fed4:	f3bf 8f6f 	isb	sy
 800fed8:	f3bf 8f4f 	dsb	sy
 800fedc:	60bb      	str	r3, [r7, #8]
}
 800fede:	bf00      	nop
 800fee0:	bf00      	nop
 800fee2:	e7fd      	b.n	800fee0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800fee4:	69bb      	ldr	r3, [r7, #24]
 800fee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fee8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800feea:	69bb      	ldr	r3, [r7, #24]
 800feec:	69fa      	ldr	r2, [r7, #28]
 800feee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800fef0:	69bb      	ldr	r3, [r7, #24]
 800fef2:	699b      	ldr	r3, [r3, #24]
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	db04      	blt.n	800ff02 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fef8:	69fb      	ldr	r3, [r7, #28]
 800fefa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fefe:	69bb      	ldr	r3, [r7, #24]
 800ff00:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ff02:	69bb      	ldr	r3, [r7, #24]
 800ff04:	6959      	ldr	r1, [r3, #20]
 800ff06:	693a      	ldr	r2, [r7, #16]
 800ff08:	4613      	mov	r3, r2
 800ff0a:	009b      	lsls	r3, r3, #2
 800ff0c:	4413      	add	r3, r2
 800ff0e:	009b      	lsls	r3, r3, #2
 800ff10:	4a13      	ldr	r2, [pc, #76]	@ (800ff60 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ff12:	4413      	add	r3, r2
 800ff14:	4299      	cmp	r1, r3
 800ff16:	d11c      	bne.n	800ff52 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ff18:	69bb      	ldr	r3, [r7, #24]
 800ff1a:	3304      	adds	r3, #4
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	f7fd fe9f 	bl	800dc60 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ff22:	69bb      	ldr	r3, [r7, #24]
 800ff24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff26:	4b0f      	ldr	r3, [pc, #60]	@ (800ff64 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	429a      	cmp	r2, r3
 800ff2c:	d903      	bls.n	800ff36 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800ff2e:	69bb      	ldr	r3, [r7, #24]
 800ff30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff32:	4a0c      	ldr	r2, [pc, #48]	@ (800ff64 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800ff34:	6013      	str	r3, [r2, #0]
 800ff36:	69bb      	ldr	r3, [r7, #24]
 800ff38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff3a:	4613      	mov	r3, r2
 800ff3c:	009b      	lsls	r3, r3, #2
 800ff3e:	4413      	add	r3, r2
 800ff40:	009b      	lsls	r3, r3, #2
 800ff42:	4a07      	ldr	r2, [pc, #28]	@ (800ff60 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ff44:	441a      	add	r2, r3
 800ff46:	69bb      	ldr	r3, [r7, #24]
 800ff48:	3304      	adds	r3, #4
 800ff4a:	4619      	mov	r1, r3
 800ff4c:	4610      	mov	r0, r2
 800ff4e:	f7fd fe2a 	bl	800dba6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ff52:	bf00      	nop
 800ff54:	3720      	adds	r7, #32
 800ff56:	46bd      	mov	sp, r7
 800ff58:	bd80      	pop	{r7, pc}
 800ff5a:	bf00      	nop
 800ff5c:	240191c8 	.word	0x240191c8
 800ff60:	240191cc 	.word	0x240191cc
 800ff64:	240196a4 	.word	0x240196a4

0800ff68 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ff68:	b480      	push	{r7}
 800ff6a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ff6c:	4b07      	ldr	r3, [pc, #28]	@ (800ff8c <pvTaskIncrementMutexHeldCount+0x24>)
 800ff6e:	681b      	ldr	r3, [r3, #0]
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d004      	beq.n	800ff7e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ff74:	4b05      	ldr	r3, [pc, #20]	@ (800ff8c <pvTaskIncrementMutexHeldCount+0x24>)
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ff7a:	3201      	adds	r2, #1
 800ff7c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800ff7e:	4b03      	ldr	r3, [pc, #12]	@ (800ff8c <pvTaskIncrementMutexHeldCount+0x24>)
 800ff80:	681b      	ldr	r3, [r3, #0]
	}
 800ff82:	4618      	mov	r0, r3
 800ff84:	46bd      	mov	sp, r7
 800ff86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff8a:	4770      	bx	lr
 800ff8c:	240191c8 	.word	0x240191c8

0800ff90 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800ff90:	b580      	push	{r7, lr}
 800ff92:	b084      	sub	sp, #16
 800ff94:	af00      	add	r7, sp, #0
 800ff96:	6078      	str	r0, [r7, #4]
 800ff98:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800ff9a:	f7fd ffbd 	bl	800df18 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800ff9e:	4b20      	ldr	r3, [pc, #128]	@ (8010020 <ulTaskNotifyTake+0x90>)
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d113      	bne.n	800ffd2 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800ffaa:	4b1d      	ldr	r3, [pc, #116]	@ (8010020 <ulTaskNotifyTake+0x90>)
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	2201      	movs	r2, #1
 800ffb0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800ffb4:	683b      	ldr	r3, [r7, #0]
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d00b      	beq.n	800ffd2 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ffba:	2101      	movs	r1, #1
 800ffbc:	6838      	ldr	r0, [r7, #0]
 800ffbe:	f000 f8c9 	bl	8010154 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800ffc2:	4b18      	ldr	r3, [pc, #96]	@ (8010024 <ulTaskNotifyTake+0x94>)
 800ffc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ffc8:	601a      	str	r2, [r3, #0]
 800ffca:	f3bf 8f4f 	dsb	sy
 800ffce:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800ffd2:	f7fd ffd3 	bl	800df7c <vPortExitCritical>

		taskENTER_CRITICAL();
 800ffd6:	f7fd ff9f 	bl	800df18 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800ffda:	4b11      	ldr	r3, [pc, #68]	@ (8010020 <ulTaskNotifyTake+0x90>)
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ffe2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d00e      	beq.n	8010008 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d005      	beq.n	800fffc <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800fff0:	4b0b      	ldr	r3, [pc, #44]	@ (8010020 <ulTaskNotifyTake+0x90>)
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	2200      	movs	r2, #0
 800fff6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800fffa:	e005      	b.n	8010008 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800fffc:	4b08      	ldr	r3, [pc, #32]	@ (8010020 <ulTaskNotifyTake+0x90>)
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	68fa      	ldr	r2, [r7, #12]
 8010002:	3a01      	subs	r2, #1
 8010004:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010008:	4b05      	ldr	r3, [pc, #20]	@ (8010020 <ulTaskNotifyTake+0x90>)
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	2200      	movs	r2, #0
 801000e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8010012:	f7fd ffb3 	bl	800df7c <vPortExitCritical>

		return ulReturn;
 8010016:	68fb      	ldr	r3, [r7, #12]
	}
 8010018:	4618      	mov	r0, r3
 801001a:	3710      	adds	r7, #16
 801001c:	46bd      	mov	sp, r7
 801001e:	bd80      	pop	{r7, pc}
 8010020:	240191c8 	.word	0x240191c8
 8010024:	e000ed04 	.word	0xe000ed04

08010028 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010028:	b580      	push	{r7, lr}
 801002a:	b08a      	sub	sp, #40	@ 0x28
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
 8010030:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d10b      	bne.n	8010050 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8010038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801003c:	f383 8811 	msr	BASEPRI, r3
 8010040:	f3bf 8f6f 	isb	sy
 8010044:	f3bf 8f4f 	dsb	sy
 8010048:	61bb      	str	r3, [r7, #24]
}
 801004a:	bf00      	nop
 801004c:	bf00      	nop
 801004e:	e7fd      	b.n	801004c <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010050:	f7fe f842 	bl	800e0d8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8010058:	f3ef 8211 	mrs	r2, BASEPRI
 801005c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010060:	f383 8811 	msr	BASEPRI, r3
 8010064:	f3bf 8f6f 	isb	sy
 8010068:	f3bf 8f4f 	dsb	sy
 801006c:	617a      	str	r2, [r7, #20]
 801006e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010070:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010072:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010076:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801007a:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801007c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801007e:	2202      	movs	r2, #2
 8010080:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8010084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010086:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801008a:	1c5a      	adds	r2, r3, #1
 801008c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801008e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010092:	7ffb      	ldrb	r3, [r7, #31]
 8010094:	2b01      	cmp	r3, #1
 8010096:	d147      	bne.n	8010128 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801009a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801009c:	2b00      	cmp	r3, #0
 801009e:	d00b      	beq.n	80100b8 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 80100a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100a4:	f383 8811 	msr	BASEPRI, r3
 80100a8:	f3bf 8f6f 	isb	sy
 80100ac:	f3bf 8f4f 	dsb	sy
 80100b0:	60fb      	str	r3, [r7, #12]
}
 80100b2:	bf00      	nop
 80100b4:	bf00      	nop
 80100b6:	e7fd      	b.n	80100b4 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80100b8:	4b20      	ldr	r3, [pc, #128]	@ (801013c <vTaskNotifyGiveFromISR+0x114>)
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d11d      	bne.n	80100fc <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80100c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100c2:	3304      	adds	r3, #4
 80100c4:	4618      	mov	r0, r3
 80100c6:	f7fd fdcb 	bl	800dc60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80100ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80100ce:	4b1c      	ldr	r3, [pc, #112]	@ (8010140 <vTaskNotifyGiveFromISR+0x118>)
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	429a      	cmp	r2, r3
 80100d4:	d903      	bls.n	80100de <vTaskNotifyGiveFromISR+0xb6>
 80100d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100da:	4a19      	ldr	r2, [pc, #100]	@ (8010140 <vTaskNotifyGiveFromISR+0x118>)
 80100dc:	6013      	str	r3, [r2, #0]
 80100de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80100e2:	4613      	mov	r3, r2
 80100e4:	009b      	lsls	r3, r3, #2
 80100e6:	4413      	add	r3, r2
 80100e8:	009b      	lsls	r3, r3, #2
 80100ea:	4a16      	ldr	r2, [pc, #88]	@ (8010144 <vTaskNotifyGiveFromISR+0x11c>)
 80100ec:	441a      	add	r2, r3
 80100ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100f0:	3304      	adds	r3, #4
 80100f2:	4619      	mov	r1, r3
 80100f4:	4610      	mov	r0, r2
 80100f6:	f7fd fd56 	bl	800dba6 <vListInsertEnd>
 80100fa:	e005      	b.n	8010108 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80100fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100fe:	3318      	adds	r3, #24
 8010100:	4619      	mov	r1, r3
 8010102:	4811      	ldr	r0, [pc, #68]	@ (8010148 <vTaskNotifyGiveFromISR+0x120>)
 8010104:	f7fd fd4f 	bl	800dba6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801010a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801010c:	4b0f      	ldr	r3, [pc, #60]	@ (801014c <vTaskNotifyGiveFromISR+0x124>)
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010112:	429a      	cmp	r2, r3
 8010114:	d908      	bls.n	8010128 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010116:	683b      	ldr	r3, [r7, #0]
 8010118:	2b00      	cmp	r3, #0
 801011a:	d002      	beq.n	8010122 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 801011c:	683b      	ldr	r3, [r7, #0]
 801011e:	2201      	movs	r2, #1
 8010120:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8010122:	4b0b      	ldr	r3, [pc, #44]	@ (8010150 <vTaskNotifyGiveFromISR+0x128>)
 8010124:	2201      	movs	r2, #1
 8010126:	601a      	str	r2, [r3, #0]
 8010128:	6a3b      	ldr	r3, [r7, #32]
 801012a:	60bb      	str	r3, [r7, #8]
	__asm volatile
 801012c:	68bb      	ldr	r3, [r7, #8]
 801012e:	f383 8811 	msr	BASEPRI, r3
}
 8010132:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8010134:	bf00      	nop
 8010136:	3728      	adds	r7, #40	@ 0x28
 8010138:	46bd      	mov	sp, r7
 801013a:	bd80      	pop	{r7, pc}
 801013c:	240196c4 	.word	0x240196c4
 8010140:	240196a4 	.word	0x240196a4
 8010144:	240191cc 	.word	0x240191cc
 8010148:	2401965c 	.word	0x2401965c
 801014c:	240191c8 	.word	0x240191c8
 8010150:	240196b0 	.word	0x240196b0

08010154 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010154:	b580      	push	{r7, lr}
 8010156:	b084      	sub	sp, #16
 8010158:	af00      	add	r7, sp, #0
 801015a:	6078      	str	r0, [r7, #4]
 801015c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801015e:	4b21      	ldr	r3, [pc, #132]	@ (80101e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010164:	4b20      	ldr	r3, [pc, #128]	@ (80101e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	3304      	adds	r3, #4
 801016a:	4618      	mov	r0, r3
 801016c:	f7fd fd78 	bl	800dc60 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010176:	d10a      	bne.n	801018e <prvAddCurrentTaskToDelayedList+0x3a>
 8010178:	683b      	ldr	r3, [r7, #0]
 801017a:	2b00      	cmp	r3, #0
 801017c:	d007      	beq.n	801018e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801017e:	4b1a      	ldr	r3, [pc, #104]	@ (80101e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	3304      	adds	r3, #4
 8010184:	4619      	mov	r1, r3
 8010186:	4819      	ldr	r0, [pc, #100]	@ (80101ec <prvAddCurrentTaskToDelayedList+0x98>)
 8010188:	f7fd fd0d 	bl	800dba6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801018c:	e026      	b.n	80101dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801018e:	68fa      	ldr	r2, [r7, #12]
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	4413      	add	r3, r2
 8010194:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010196:	4b14      	ldr	r3, [pc, #80]	@ (80101e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	68ba      	ldr	r2, [r7, #8]
 801019c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801019e:	68ba      	ldr	r2, [r7, #8]
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	429a      	cmp	r2, r3
 80101a4:	d209      	bcs.n	80101ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80101a6:	4b12      	ldr	r3, [pc, #72]	@ (80101f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80101a8:	681a      	ldr	r2, [r3, #0]
 80101aa:	4b0f      	ldr	r3, [pc, #60]	@ (80101e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	3304      	adds	r3, #4
 80101b0:	4619      	mov	r1, r3
 80101b2:	4610      	mov	r0, r2
 80101b4:	f7fd fd1b 	bl	800dbee <vListInsert>
}
 80101b8:	e010      	b.n	80101dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80101ba:	4b0e      	ldr	r3, [pc, #56]	@ (80101f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80101bc:	681a      	ldr	r2, [r3, #0]
 80101be:	4b0a      	ldr	r3, [pc, #40]	@ (80101e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	3304      	adds	r3, #4
 80101c4:	4619      	mov	r1, r3
 80101c6:	4610      	mov	r0, r2
 80101c8:	f7fd fd11 	bl	800dbee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80101cc:	4b0a      	ldr	r3, [pc, #40]	@ (80101f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	68ba      	ldr	r2, [r7, #8]
 80101d2:	429a      	cmp	r2, r3
 80101d4:	d202      	bcs.n	80101dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80101d6:	4a08      	ldr	r2, [pc, #32]	@ (80101f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80101d8:	68bb      	ldr	r3, [r7, #8]
 80101da:	6013      	str	r3, [r2, #0]
}
 80101dc:	bf00      	nop
 80101de:	3710      	adds	r7, #16
 80101e0:	46bd      	mov	sp, r7
 80101e2:	bd80      	pop	{r7, pc}
 80101e4:	240196a0 	.word	0x240196a0
 80101e8:	240191c8 	.word	0x240191c8
 80101ec:	24019688 	.word	0x24019688
 80101f0:	24019658 	.word	0x24019658
 80101f4:	24019654 	.word	0x24019654
 80101f8:	240196bc 	.word	0x240196bc

080101fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b08a      	sub	sp, #40	@ 0x28
 8010200:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010202:	2300      	movs	r3, #0
 8010204:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010206:	f000 fb13 	bl	8010830 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801020a:	4b1d      	ldr	r3, [pc, #116]	@ (8010280 <xTimerCreateTimerTask+0x84>)
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	2b00      	cmp	r3, #0
 8010210:	d021      	beq.n	8010256 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010212:	2300      	movs	r3, #0
 8010214:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010216:	2300      	movs	r3, #0
 8010218:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801021a:	1d3a      	adds	r2, r7, #4
 801021c:	f107 0108 	add.w	r1, r7, #8
 8010220:	f107 030c 	add.w	r3, r7, #12
 8010224:	4618      	mov	r0, r3
 8010226:	f7fd fa89 	bl	800d73c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801022a:	6879      	ldr	r1, [r7, #4]
 801022c:	68bb      	ldr	r3, [r7, #8]
 801022e:	68fa      	ldr	r2, [r7, #12]
 8010230:	9202      	str	r2, [sp, #8]
 8010232:	9301      	str	r3, [sp, #4]
 8010234:	2302      	movs	r3, #2
 8010236:	9300      	str	r3, [sp, #0]
 8010238:	2300      	movs	r3, #0
 801023a:	460a      	mov	r2, r1
 801023c:	4911      	ldr	r1, [pc, #68]	@ (8010284 <xTimerCreateTimerTask+0x88>)
 801023e:	4812      	ldr	r0, [pc, #72]	@ (8010288 <xTimerCreateTimerTask+0x8c>)
 8010240:	f7fe fe1c 	bl	800ee7c <xTaskCreateStatic>
 8010244:	4603      	mov	r3, r0
 8010246:	4a11      	ldr	r2, [pc, #68]	@ (801028c <xTimerCreateTimerTask+0x90>)
 8010248:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801024a:	4b10      	ldr	r3, [pc, #64]	@ (801028c <xTimerCreateTimerTask+0x90>)
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	2b00      	cmp	r3, #0
 8010250:	d001      	beq.n	8010256 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010252:	2301      	movs	r3, #1
 8010254:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010256:	697b      	ldr	r3, [r7, #20]
 8010258:	2b00      	cmp	r3, #0
 801025a:	d10b      	bne.n	8010274 <xTimerCreateTimerTask+0x78>
	__asm volatile
 801025c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010260:	f383 8811 	msr	BASEPRI, r3
 8010264:	f3bf 8f6f 	isb	sy
 8010268:	f3bf 8f4f 	dsb	sy
 801026c:	613b      	str	r3, [r7, #16]
}
 801026e:	bf00      	nop
 8010270:	bf00      	nop
 8010272:	e7fd      	b.n	8010270 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010274:	697b      	ldr	r3, [r7, #20]
}
 8010276:	4618      	mov	r0, r3
 8010278:	3718      	adds	r7, #24
 801027a:	46bd      	mov	sp, r7
 801027c:	bd80      	pop	{r7, pc}
 801027e:	bf00      	nop
 8010280:	240196f8 	.word	0x240196f8
 8010284:	080160f0 	.word	0x080160f0
 8010288:	080103c9 	.word	0x080103c9
 801028c:	240196fc 	.word	0x240196fc

08010290 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010290:	b580      	push	{r7, lr}
 8010292:	b08a      	sub	sp, #40	@ 0x28
 8010294:	af00      	add	r7, sp, #0
 8010296:	60f8      	str	r0, [r7, #12]
 8010298:	60b9      	str	r1, [r7, #8]
 801029a:	607a      	str	r2, [r7, #4]
 801029c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801029e:	2300      	movs	r3, #0
 80102a0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d10b      	bne.n	80102c0 <xTimerGenericCommand+0x30>
	__asm volatile
 80102a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102ac:	f383 8811 	msr	BASEPRI, r3
 80102b0:	f3bf 8f6f 	isb	sy
 80102b4:	f3bf 8f4f 	dsb	sy
 80102b8:	623b      	str	r3, [r7, #32]
}
 80102ba:	bf00      	nop
 80102bc:	bf00      	nop
 80102be:	e7fd      	b.n	80102bc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80102c0:	4b19      	ldr	r3, [pc, #100]	@ (8010328 <xTimerGenericCommand+0x98>)
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d02a      	beq.n	801031e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80102c8:	68bb      	ldr	r3, [r7, #8]
 80102ca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80102d4:	68bb      	ldr	r3, [r7, #8]
 80102d6:	2b05      	cmp	r3, #5
 80102d8:	dc18      	bgt.n	801030c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80102da:	f7ff fccb 	bl	800fc74 <xTaskGetSchedulerState>
 80102de:	4603      	mov	r3, r0
 80102e0:	2b02      	cmp	r3, #2
 80102e2:	d109      	bne.n	80102f8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80102e4:	4b10      	ldr	r3, [pc, #64]	@ (8010328 <xTimerGenericCommand+0x98>)
 80102e6:	6818      	ldr	r0, [r3, #0]
 80102e8:	f107 0110 	add.w	r1, r7, #16
 80102ec:	2300      	movs	r3, #0
 80102ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80102f0:	f7fe f8ac 	bl	800e44c <xQueueGenericSend>
 80102f4:	6278      	str	r0, [r7, #36]	@ 0x24
 80102f6:	e012      	b.n	801031e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80102f8:	4b0b      	ldr	r3, [pc, #44]	@ (8010328 <xTimerGenericCommand+0x98>)
 80102fa:	6818      	ldr	r0, [r3, #0]
 80102fc:	f107 0110 	add.w	r1, r7, #16
 8010300:	2300      	movs	r3, #0
 8010302:	2200      	movs	r2, #0
 8010304:	f7fe f8a2 	bl	800e44c <xQueueGenericSend>
 8010308:	6278      	str	r0, [r7, #36]	@ 0x24
 801030a:	e008      	b.n	801031e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801030c:	4b06      	ldr	r3, [pc, #24]	@ (8010328 <xTimerGenericCommand+0x98>)
 801030e:	6818      	ldr	r0, [r3, #0]
 8010310:	f107 0110 	add.w	r1, r7, #16
 8010314:	2300      	movs	r3, #0
 8010316:	683a      	ldr	r2, [r7, #0]
 8010318:	f7fe f99a 	bl	800e650 <xQueueGenericSendFromISR>
 801031c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801031e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010320:	4618      	mov	r0, r3
 8010322:	3728      	adds	r7, #40	@ 0x28
 8010324:	46bd      	mov	sp, r7
 8010326:	bd80      	pop	{r7, pc}
 8010328:	240196f8 	.word	0x240196f8

0801032c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801032c:	b580      	push	{r7, lr}
 801032e:	b088      	sub	sp, #32
 8010330:	af02      	add	r7, sp, #8
 8010332:	6078      	str	r0, [r7, #4]
 8010334:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010336:	4b23      	ldr	r3, [pc, #140]	@ (80103c4 <prvProcessExpiredTimer+0x98>)
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	68db      	ldr	r3, [r3, #12]
 801033c:	68db      	ldr	r3, [r3, #12]
 801033e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010340:	697b      	ldr	r3, [r7, #20]
 8010342:	3304      	adds	r3, #4
 8010344:	4618      	mov	r0, r3
 8010346:	f7fd fc8b 	bl	800dc60 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801034a:	697b      	ldr	r3, [r7, #20]
 801034c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010350:	f003 0304 	and.w	r3, r3, #4
 8010354:	2b00      	cmp	r3, #0
 8010356:	d023      	beq.n	80103a0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010358:	697b      	ldr	r3, [r7, #20]
 801035a:	699a      	ldr	r2, [r3, #24]
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	18d1      	adds	r1, r2, r3
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	683a      	ldr	r2, [r7, #0]
 8010364:	6978      	ldr	r0, [r7, #20]
 8010366:	f000 f8d5 	bl	8010514 <prvInsertTimerInActiveList>
 801036a:	4603      	mov	r3, r0
 801036c:	2b00      	cmp	r3, #0
 801036e:	d020      	beq.n	80103b2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010370:	2300      	movs	r3, #0
 8010372:	9300      	str	r3, [sp, #0]
 8010374:	2300      	movs	r3, #0
 8010376:	687a      	ldr	r2, [r7, #4]
 8010378:	2100      	movs	r1, #0
 801037a:	6978      	ldr	r0, [r7, #20]
 801037c:	f7ff ff88 	bl	8010290 <xTimerGenericCommand>
 8010380:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010382:	693b      	ldr	r3, [r7, #16]
 8010384:	2b00      	cmp	r3, #0
 8010386:	d114      	bne.n	80103b2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8010388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801038c:	f383 8811 	msr	BASEPRI, r3
 8010390:	f3bf 8f6f 	isb	sy
 8010394:	f3bf 8f4f 	dsb	sy
 8010398:	60fb      	str	r3, [r7, #12]
}
 801039a:	bf00      	nop
 801039c:	bf00      	nop
 801039e:	e7fd      	b.n	801039c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80103a0:	697b      	ldr	r3, [r7, #20]
 80103a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80103a6:	f023 0301 	bic.w	r3, r3, #1
 80103aa:	b2da      	uxtb	r2, r3
 80103ac:	697b      	ldr	r3, [r7, #20]
 80103ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80103b2:	697b      	ldr	r3, [r7, #20]
 80103b4:	6a1b      	ldr	r3, [r3, #32]
 80103b6:	6978      	ldr	r0, [r7, #20]
 80103b8:	4798      	blx	r3
}
 80103ba:	bf00      	nop
 80103bc:	3718      	adds	r7, #24
 80103be:	46bd      	mov	sp, r7
 80103c0:	bd80      	pop	{r7, pc}
 80103c2:	bf00      	nop
 80103c4:	240196f0 	.word	0x240196f0

080103c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80103c8:	b580      	push	{r7, lr}
 80103ca:	b084      	sub	sp, #16
 80103cc:	af00      	add	r7, sp, #0
 80103ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80103d0:	f107 0308 	add.w	r3, r7, #8
 80103d4:	4618      	mov	r0, r3
 80103d6:	f000 f859 	bl	801048c <prvGetNextExpireTime>
 80103da:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80103dc:	68bb      	ldr	r3, [r7, #8]
 80103de:	4619      	mov	r1, r3
 80103e0:	68f8      	ldr	r0, [r7, #12]
 80103e2:	f000 f805 	bl	80103f0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80103e6:	f000 f8d7 	bl	8010598 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80103ea:	bf00      	nop
 80103ec:	e7f0      	b.n	80103d0 <prvTimerTask+0x8>
	...

080103f0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80103f0:	b580      	push	{r7, lr}
 80103f2:	b084      	sub	sp, #16
 80103f4:	af00      	add	r7, sp, #0
 80103f6:	6078      	str	r0, [r7, #4]
 80103f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80103fa:	f7ff f823 	bl	800f444 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80103fe:	f107 0308 	add.w	r3, r7, #8
 8010402:	4618      	mov	r0, r3
 8010404:	f000 f866 	bl	80104d4 <prvSampleTimeNow>
 8010408:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801040a:	68bb      	ldr	r3, [r7, #8]
 801040c:	2b00      	cmp	r3, #0
 801040e:	d130      	bne.n	8010472 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010410:	683b      	ldr	r3, [r7, #0]
 8010412:	2b00      	cmp	r3, #0
 8010414:	d10a      	bne.n	801042c <prvProcessTimerOrBlockTask+0x3c>
 8010416:	687a      	ldr	r2, [r7, #4]
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	429a      	cmp	r2, r3
 801041c:	d806      	bhi.n	801042c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801041e:	f7ff f81f 	bl	800f460 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010422:	68f9      	ldr	r1, [r7, #12]
 8010424:	6878      	ldr	r0, [r7, #4]
 8010426:	f7ff ff81 	bl	801032c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801042a:	e024      	b.n	8010476 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801042c:	683b      	ldr	r3, [r7, #0]
 801042e:	2b00      	cmp	r3, #0
 8010430:	d008      	beq.n	8010444 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010432:	4b13      	ldr	r3, [pc, #76]	@ (8010480 <prvProcessTimerOrBlockTask+0x90>)
 8010434:	681b      	ldr	r3, [r3, #0]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d101      	bne.n	8010440 <prvProcessTimerOrBlockTask+0x50>
 801043c:	2301      	movs	r3, #1
 801043e:	e000      	b.n	8010442 <prvProcessTimerOrBlockTask+0x52>
 8010440:	2300      	movs	r3, #0
 8010442:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010444:	4b0f      	ldr	r3, [pc, #60]	@ (8010484 <prvProcessTimerOrBlockTask+0x94>)
 8010446:	6818      	ldr	r0, [r3, #0]
 8010448:	687a      	ldr	r2, [r7, #4]
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	1ad3      	subs	r3, r2, r3
 801044e:	683a      	ldr	r2, [r7, #0]
 8010450:	4619      	mov	r1, r3
 8010452:	f7fe fcdf 	bl	800ee14 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010456:	f7ff f803 	bl	800f460 <xTaskResumeAll>
 801045a:	4603      	mov	r3, r0
 801045c:	2b00      	cmp	r3, #0
 801045e:	d10a      	bne.n	8010476 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010460:	4b09      	ldr	r3, [pc, #36]	@ (8010488 <prvProcessTimerOrBlockTask+0x98>)
 8010462:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010466:	601a      	str	r2, [r3, #0]
 8010468:	f3bf 8f4f 	dsb	sy
 801046c:	f3bf 8f6f 	isb	sy
}
 8010470:	e001      	b.n	8010476 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010472:	f7fe fff5 	bl	800f460 <xTaskResumeAll>
}
 8010476:	bf00      	nop
 8010478:	3710      	adds	r7, #16
 801047a:	46bd      	mov	sp, r7
 801047c:	bd80      	pop	{r7, pc}
 801047e:	bf00      	nop
 8010480:	240196f4 	.word	0x240196f4
 8010484:	240196f8 	.word	0x240196f8
 8010488:	e000ed04 	.word	0xe000ed04

0801048c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801048c:	b480      	push	{r7}
 801048e:	b085      	sub	sp, #20
 8010490:	af00      	add	r7, sp, #0
 8010492:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010494:	4b0e      	ldr	r3, [pc, #56]	@ (80104d0 <prvGetNextExpireTime+0x44>)
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	2b00      	cmp	r3, #0
 801049c:	d101      	bne.n	80104a2 <prvGetNextExpireTime+0x16>
 801049e:	2201      	movs	r2, #1
 80104a0:	e000      	b.n	80104a4 <prvGetNextExpireTime+0x18>
 80104a2:	2200      	movs	r2, #0
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d105      	bne.n	80104bc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80104b0:	4b07      	ldr	r3, [pc, #28]	@ (80104d0 <prvGetNextExpireTime+0x44>)
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	68db      	ldr	r3, [r3, #12]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	60fb      	str	r3, [r7, #12]
 80104ba:	e001      	b.n	80104c0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80104bc:	2300      	movs	r3, #0
 80104be:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80104c0:	68fb      	ldr	r3, [r7, #12]
}
 80104c2:	4618      	mov	r0, r3
 80104c4:	3714      	adds	r7, #20
 80104c6:	46bd      	mov	sp, r7
 80104c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104cc:	4770      	bx	lr
 80104ce:	bf00      	nop
 80104d0:	240196f0 	.word	0x240196f0

080104d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b084      	sub	sp, #16
 80104d8:	af00      	add	r7, sp, #0
 80104da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80104dc:	f7ff f85e 	bl	800f59c <xTaskGetTickCount>
 80104e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80104e2:	4b0b      	ldr	r3, [pc, #44]	@ (8010510 <prvSampleTimeNow+0x3c>)
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	68fa      	ldr	r2, [r7, #12]
 80104e8:	429a      	cmp	r2, r3
 80104ea:	d205      	bcs.n	80104f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80104ec:	f000 f93a 	bl	8010764 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	2201      	movs	r2, #1
 80104f4:	601a      	str	r2, [r3, #0]
 80104f6:	e002      	b.n	80104fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	2200      	movs	r2, #0
 80104fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80104fe:	4a04      	ldr	r2, [pc, #16]	@ (8010510 <prvSampleTimeNow+0x3c>)
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010504:	68fb      	ldr	r3, [r7, #12]
}
 8010506:	4618      	mov	r0, r3
 8010508:	3710      	adds	r7, #16
 801050a:	46bd      	mov	sp, r7
 801050c:	bd80      	pop	{r7, pc}
 801050e:	bf00      	nop
 8010510:	24019700 	.word	0x24019700

08010514 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010514:	b580      	push	{r7, lr}
 8010516:	b086      	sub	sp, #24
 8010518:	af00      	add	r7, sp, #0
 801051a:	60f8      	str	r0, [r7, #12]
 801051c:	60b9      	str	r1, [r7, #8]
 801051e:	607a      	str	r2, [r7, #4]
 8010520:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010522:	2300      	movs	r3, #0
 8010524:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010526:	68fb      	ldr	r3, [r7, #12]
 8010528:	68ba      	ldr	r2, [r7, #8]
 801052a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	68fa      	ldr	r2, [r7, #12]
 8010530:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010532:	68ba      	ldr	r2, [r7, #8]
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	429a      	cmp	r2, r3
 8010538:	d812      	bhi.n	8010560 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801053a:	687a      	ldr	r2, [r7, #4]
 801053c:	683b      	ldr	r3, [r7, #0]
 801053e:	1ad2      	subs	r2, r2, r3
 8010540:	68fb      	ldr	r3, [r7, #12]
 8010542:	699b      	ldr	r3, [r3, #24]
 8010544:	429a      	cmp	r2, r3
 8010546:	d302      	bcc.n	801054e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010548:	2301      	movs	r3, #1
 801054a:	617b      	str	r3, [r7, #20]
 801054c:	e01b      	b.n	8010586 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801054e:	4b10      	ldr	r3, [pc, #64]	@ (8010590 <prvInsertTimerInActiveList+0x7c>)
 8010550:	681a      	ldr	r2, [r3, #0]
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	3304      	adds	r3, #4
 8010556:	4619      	mov	r1, r3
 8010558:	4610      	mov	r0, r2
 801055a:	f7fd fb48 	bl	800dbee <vListInsert>
 801055e:	e012      	b.n	8010586 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010560:	687a      	ldr	r2, [r7, #4]
 8010562:	683b      	ldr	r3, [r7, #0]
 8010564:	429a      	cmp	r2, r3
 8010566:	d206      	bcs.n	8010576 <prvInsertTimerInActiveList+0x62>
 8010568:	68ba      	ldr	r2, [r7, #8]
 801056a:	683b      	ldr	r3, [r7, #0]
 801056c:	429a      	cmp	r2, r3
 801056e:	d302      	bcc.n	8010576 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010570:	2301      	movs	r3, #1
 8010572:	617b      	str	r3, [r7, #20]
 8010574:	e007      	b.n	8010586 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010576:	4b07      	ldr	r3, [pc, #28]	@ (8010594 <prvInsertTimerInActiveList+0x80>)
 8010578:	681a      	ldr	r2, [r3, #0]
 801057a:	68fb      	ldr	r3, [r7, #12]
 801057c:	3304      	adds	r3, #4
 801057e:	4619      	mov	r1, r3
 8010580:	4610      	mov	r0, r2
 8010582:	f7fd fb34 	bl	800dbee <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010586:	697b      	ldr	r3, [r7, #20]
}
 8010588:	4618      	mov	r0, r3
 801058a:	3718      	adds	r7, #24
 801058c:	46bd      	mov	sp, r7
 801058e:	bd80      	pop	{r7, pc}
 8010590:	240196f4 	.word	0x240196f4
 8010594:	240196f0 	.word	0x240196f0

08010598 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010598:	b580      	push	{r7, lr}
 801059a:	b08e      	sub	sp, #56	@ 0x38
 801059c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801059e:	e0ce      	b.n	801073e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	da19      	bge.n	80105da <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80105a6:	1d3b      	adds	r3, r7, #4
 80105a8:	3304      	adds	r3, #4
 80105aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80105ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d10b      	bne.n	80105ca <prvProcessReceivedCommands+0x32>
	__asm volatile
 80105b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105b6:	f383 8811 	msr	BASEPRI, r3
 80105ba:	f3bf 8f6f 	isb	sy
 80105be:	f3bf 8f4f 	dsb	sy
 80105c2:	61fb      	str	r3, [r7, #28]
}
 80105c4:	bf00      	nop
 80105c6:	bf00      	nop
 80105c8:	e7fd      	b.n	80105c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80105ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80105d0:	6850      	ldr	r0, [r2, #4]
 80105d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80105d4:	6892      	ldr	r2, [r2, #8]
 80105d6:	4611      	mov	r1, r2
 80105d8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	f2c0 80ae 	blt.w	801073e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80105e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105e8:	695b      	ldr	r3, [r3, #20]
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d004      	beq.n	80105f8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80105ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105f0:	3304      	adds	r3, #4
 80105f2:	4618      	mov	r0, r3
 80105f4:	f7fd fb34 	bl	800dc60 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80105f8:	463b      	mov	r3, r7
 80105fa:	4618      	mov	r0, r3
 80105fc:	f7ff ff6a 	bl	80104d4 <prvSampleTimeNow>
 8010600:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	2b09      	cmp	r3, #9
 8010606:	f200 8097 	bhi.w	8010738 <prvProcessReceivedCommands+0x1a0>
 801060a:	a201      	add	r2, pc, #4	@ (adr r2, 8010610 <prvProcessReceivedCommands+0x78>)
 801060c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010610:	08010639 	.word	0x08010639
 8010614:	08010639 	.word	0x08010639
 8010618:	08010639 	.word	0x08010639
 801061c:	080106af 	.word	0x080106af
 8010620:	080106c3 	.word	0x080106c3
 8010624:	0801070f 	.word	0x0801070f
 8010628:	08010639 	.word	0x08010639
 801062c:	08010639 	.word	0x08010639
 8010630:	080106af 	.word	0x080106af
 8010634:	080106c3 	.word	0x080106c3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801063a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801063e:	f043 0301 	orr.w	r3, r3, #1
 8010642:	b2da      	uxtb	r2, r3
 8010644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010646:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801064a:	68ba      	ldr	r2, [r7, #8]
 801064c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801064e:	699b      	ldr	r3, [r3, #24]
 8010650:	18d1      	adds	r1, r2, r3
 8010652:	68bb      	ldr	r3, [r7, #8]
 8010654:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010656:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010658:	f7ff ff5c 	bl	8010514 <prvInsertTimerInActiveList>
 801065c:	4603      	mov	r3, r0
 801065e:	2b00      	cmp	r3, #0
 8010660:	d06c      	beq.n	801073c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010664:	6a1b      	ldr	r3, [r3, #32]
 8010666:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010668:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801066a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801066c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010670:	f003 0304 	and.w	r3, r3, #4
 8010674:	2b00      	cmp	r3, #0
 8010676:	d061      	beq.n	801073c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010678:	68ba      	ldr	r2, [r7, #8]
 801067a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801067c:	699b      	ldr	r3, [r3, #24]
 801067e:	441a      	add	r2, r3
 8010680:	2300      	movs	r3, #0
 8010682:	9300      	str	r3, [sp, #0]
 8010684:	2300      	movs	r3, #0
 8010686:	2100      	movs	r1, #0
 8010688:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801068a:	f7ff fe01 	bl	8010290 <xTimerGenericCommand>
 801068e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010690:	6a3b      	ldr	r3, [r7, #32]
 8010692:	2b00      	cmp	r3, #0
 8010694:	d152      	bne.n	801073c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8010696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801069a:	f383 8811 	msr	BASEPRI, r3
 801069e:	f3bf 8f6f 	isb	sy
 80106a2:	f3bf 8f4f 	dsb	sy
 80106a6:	61bb      	str	r3, [r7, #24]
}
 80106a8:	bf00      	nop
 80106aa:	bf00      	nop
 80106ac:	e7fd      	b.n	80106aa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80106ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80106b4:	f023 0301 	bic.w	r3, r3, #1
 80106b8:	b2da      	uxtb	r2, r3
 80106ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80106c0:	e03d      	b.n	801073e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80106c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80106c8:	f043 0301 	orr.w	r3, r3, #1
 80106cc:	b2da      	uxtb	r2, r3
 80106ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80106d4:	68ba      	ldr	r2, [r7, #8]
 80106d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106d8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80106da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106dc:	699b      	ldr	r3, [r3, #24]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d10b      	bne.n	80106fa <prvProcessReceivedCommands+0x162>
	__asm volatile
 80106e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106e6:	f383 8811 	msr	BASEPRI, r3
 80106ea:	f3bf 8f6f 	isb	sy
 80106ee:	f3bf 8f4f 	dsb	sy
 80106f2:	617b      	str	r3, [r7, #20]
}
 80106f4:	bf00      	nop
 80106f6:	bf00      	nop
 80106f8:	e7fd      	b.n	80106f6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80106fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106fc:	699a      	ldr	r2, [r3, #24]
 80106fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010700:	18d1      	adds	r1, r2, r3
 8010702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010704:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010706:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010708:	f7ff ff04 	bl	8010514 <prvInsertTimerInActiveList>
					break;
 801070c:	e017      	b.n	801073e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801070e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010710:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010714:	f003 0302 	and.w	r3, r3, #2
 8010718:	2b00      	cmp	r3, #0
 801071a:	d103      	bne.n	8010724 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 801071c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801071e:	f7fd f8f5 	bl	800d90c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010722:	e00c      	b.n	801073e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010726:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801072a:	f023 0301 	bic.w	r3, r3, #1
 801072e:	b2da      	uxtb	r2, r3
 8010730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010732:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010736:	e002      	b.n	801073e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8010738:	bf00      	nop
 801073a:	e000      	b.n	801073e <prvProcessReceivedCommands+0x1a6>
					break;
 801073c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801073e:	4b08      	ldr	r3, [pc, #32]	@ (8010760 <prvProcessReceivedCommands+0x1c8>)
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	1d39      	adds	r1, r7, #4
 8010744:	2200      	movs	r2, #0
 8010746:	4618      	mov	r0, r3
 8010748:	f7fe f820 	bl	800e78c <xQueueReceive>
 801074c:	4603      	mov	r3, r0
 801074e:	2b00      	cmp	r3, #0
 8010750:	f47f af26 	bne.w	80105a0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8010754:	bf00      	nop
 8010756:	bf00      	nop
 8010758:	3730      	adds	r7, #48	@ 0x30
 801075a:	46bd      	mov	sp, r7
 801075c:	bd80      	pop	{r7, pc}
 801075e:	bf00      	nop
 8010760:	240196f8 	.word	0x240196f8

08010764 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010764:	b580      	push	{r7, lr}
 8010766:	b088      	sub	sp, #32
 8010768:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801076a:	e049      	b.n	8010800 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801076c:	4b2e      	ldr	r3, [pc, #184]	@ (8010828 <prvSwitchTimerLists+0xc4>)
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	68db      	ldr	r3, [r3, #12]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010776:	4b2c      	ldr	r3, [pc, #176]	@ (8010828 <prvSwitchTimerLists+0xc4>)
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	68db      	ldr	r3, [r3, #12]
 801077c:	68db      	ldr	r3, [r3, #12]
 801077e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	3304      	adds	r3, #4
 8010784:	4618      	mov	r0, r3
 8010786:	f7fd fa6b 	bl	800dc60 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	6a1b      	ldr	r3, [r3, #32]
 801078e:	68f8      	ldr	r0, [r7, #12]
 8010790:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010798:	f003 0304 	and.w	r3, r3, #4
 801079c:	2b00      	cmp	r3, #0
 801079e:	d02f      	beq.n	8010800 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	699b      	ldr	r3, [r3, #24]
 80107a4:	693a      	ldr	r2, [r7, #16]
 80107a6:	4413      	add	r3, r2
 80107a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80107aa:	68ba      	ldr	r2, [r7, #8]
 80107ac:	693b      	ldr	r3, [r7, #16]
 80107ae:	429a      	cmp	r2, r3
 80107b0:	d90e      	bls.n	80107d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80107b2:	68fb      	ldr	r3, [r7, #12]
 80107b4:	68ba      	ldr	r2, [r7, #8]
 80107b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	68fa      	ldr	r2, [r7, #12]
 80107bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80107be:	4b1a      	ldr	r3, [pc, #104]	@ (8010828 <prvSwitchTimerLists+0xc4>)
 80107c0:	681a      	ldr	r2, [r3, #0]
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	3304      	adds	r3, #4
 80107c6:	4619      	mov	r1, r3
 80107c8:	4610      	mov	r0, r2
 80107ca:	f7fd fa10 	bl	800dbee <vListInsert>
 80107ce:	e017      	b.n	8010800 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80107d0:	2300      	movs	r3, #0
 80107d2:	9300      	str	r3, [sp, #0]
 80107d4:	2300      	movs	r3, #0
 80107d6:	693a      	ldr	r2, [r7, #16]
 80107d8:	2100      	movs	r1, #0
 80107da:	68f8      	ldr	r0, [r7, #12]
 80107dc:	f7ff fd58 	bl	8010290 <xTimerGenericCommand>
 80107e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d10b      	bne.n	8010800 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80107e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107ec:	f383 8811 	msr	BASEPRI, r3
 80107f0:	f3bf 8f6f 	isb	sy
 80107f4:	f3bf 8f4f 	dsb	sy
 80107f8:	603b      	str	r3, [r7, #0]
}
 80107fa:	bf00      	nop
 80107fc:	bf00      	nop
 80107fe:	e7fd      	b.n	80107fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010800:	4b09      	ldr	r3, [pc, #36]	@ (8010828 <prvSwitchTimerLists+0xc4>)
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d1b0      	bne.n	801076c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801080a:	4b07      	ldr	r3, [pc, #28]	@ (8010828 <prvSwitchTimerLists+0xc4>)
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010810:	4b06      	ldr	r3, [pc, #24]	@ (801082c <prvSwitchTimerLists+0xc8>)
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	4a04      	ldr	r2, [pc, #16]	@ (8010828 <prvSwitchTimerLists+0xc4>)
 8010816:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010818:	4a04      	ldr	r2, [pc, #16]	@ (801082c <prvSwitchTimerLists+0xc8>)
 801081a:	697b      	ldr	r3, [r7, #20]
 801081c:	6013      	str	r3, [r2, #0]
}
 801081e:	bf00      	nop
 8010820:	3718      	adds	r7, #24
 8010822:	46bd      	mov	sp, r7
 8010824:	bd80      	pop	{r7, pc}
 8010826:	bf00      	nop
 8010828:	240196f0 	.word	0x240196f0
 801082c:	240196f4 	.word	0x240196f4

08010830 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010830:	b580      	push	{r7, lr}
 8010832:	b082      	sub	sp, #8
 8010834:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010836:	f7fd fb6f 	bl	800df18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801083a:	4b15      	ldr	r3, [pc, #84]	@ (8010890 <prvCheckForValidListAndQueue+0x60>)
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	2b00      	cmp	r3, #0
 8010840:	d120      	bne.n	8010884 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8010842:	4814      	ldr	r0, [pc, #80]	@ (8010894 <prvCheckForValidListAndQueue+0x64>)
 8010844:	f7fd f982 	bl	800db4c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010848:	4813      	ldr	r0, [pc, #76]	@ (8010898 <prvCheckForValidListAndQueue+0x68>)
 801084a:	f7fd f97f 	bl	800db4c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801084e:	4b13      	ldr	r3, [pc, #76]	@ (801089c <prvCheckForValidListAndQueue+0x6c>)
 8010850:	4a10      	ldr	r2, [pc, #64]	@ (8010894 <prvCheckForValidListAndQueue+0x64>)
 8010852:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010854:	4b12      	ldr	r3, [pc, #72]	@ (80108a0 <prvCheckForValidListAndQueue+0x70>)
 8010856:	4a10      	ldr	r2, [pc, #64]	@ (8010898 <prvCheckForValidListAndQueue+0x68>)
 8010858:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801085a:	2300      	movs	r3, #0
 801085c:	9300      	str	r3, [sp, #0]
 801085e:	4b11      	ldr	r3, [pc, #68]	@ (80108a4 <prvCheckForValidListAndQueue+0x74>)
 8010860:	4a11      	ldr	r2, [pc, #68]	@ (80108a8 <prvCheckForValidListAndQueue+0x78>)
 8010862:	2110      	movs	r1, #16
 8010864:	200a      	movs	r0, #10
 8010866:	f7fd fce3 	bl	800e230 <xQueueGenericCreateStatic>
 801086a:	4603      	mov	r3, r0
 801086c:	4a08      	ldr	r2, [pc, #32]	@ (8010890 <prvCheckForValidListAndQueue+0x60>)
 801086e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010870:	4b07      	ldr	r3, [pc, #28]	@ (8010890 <prvCheckForValidListAndQueue+0x60>)
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	2b00      	cmp	r3, #0
 8010876:	d005      	beq.n	8010884 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010878:	4b05      	ldr	r3, [pc, #20]	@ (8010890 <prvCheckForValidListAndQueue+0x60>)
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	490b      	ldr	r1, [pc, #44]	@ (80108ac <prvCheckForValidListAndQueue+0x7c>)
 801087e:	4618      	mov	r0, r3
 8010880:	f7fe fa9e 	bl	800edc0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010884:	f7fd fb7a 	bl	800df7c <vPortExitCritical>
}
 8010888:	bf00      	nop
 801088a:	46bd      	mov	sp, r7
 801088c:	bd80      	pop	{r7, pc}
 801088e:	bf00      	nop
 8010890:	240196f8 	.word	0x240196f8
 8010894:	240196c8 	.word	0x240196c8
 8010898:	240196dc 	.word	0x240196dc
 801089c:	240196f0 	.word	0x240196f0
 80108a0:	240196f4 	.word	0x240196f4
 80108a4:	240197a4 	.word	0x240197a4
 80108a8:	24019704 	.word	0x24019704
 80108ac:	080160f8 	.word	0x080160f8

080108b0 <malloc>:
 80108b0:	4b02      	ldr	r3, [pc, #8]	@ (80108bc <malloc+0xc>)
 80108b2:	4601      	mov	r1, r0
 80108b4:	6818      	ldr	r0, [r3, #0]
 80108b6:	f000 b825 	b.w	8010904 <_malloc_r>
 80108ba:	bf00      	nop
 80108bc:	240001f8 	.word	0x240001f8

080108c0 <sbrk_aligned>:
 80108c0:	b570      	push	{r4, r5, r6, lr}
 80108c2:	4e0f      	ldr	r6, [pc, #60]	@ (8010900 <sbrk_aligned+0x40>)
 80108c4:	460c      	mov	r4, r1
 80108c6:	6831      	ldr	r1, [r6, #0]
 80108c8:	4605      	mov	r5, r0
 80108ca:	b911      	cbnz	r1, 80108d2 <sbrk_aligned+0x12>
 80108cc:	f002 f878 	bl	80129c0 <_sbrk_r>
 80108d0:	6030      	str	r0, [r6, #0]
 80108d2:	4621      	mov	r1, r4
 80108d4:	4628      	mov	r0, r5
 80108d6:	f002 f873 	bl	80129c0 <_sbrk_r>
 80108da:	1c43      	adds	r3, r0, #1
 80108dc:	d103      	bne.n	80108e6 <sbrk_aligned+0x26>
 80108de:	f04f 34ff 	mov.w	r4, #4294967295
 80108e2:	4620      	mov	r0, r4
 80108e4:	bd70      	pop	{r4, r5, r6, pc}
 80108e6:	1cc4      	adds	r4, r0, #3
 80108e8:	f024 0403 	bic.w	r4, r4, #3
 80108ec:	42a0      	cmp	r0, r4
 80108ee:	d0f8      	beq.n	80108e2 <sbrk_aligned+0x22>
 80108f0:	1a21      	subs	r1, r4, r0
 80108f2:	4628      	mov	r0, r5
 80108f4:	f002 f864 	bl	80129c0 <_sbrk_r>
 80108f8:	3001      	adds	r0, #1
 80108fa:	d1f2      	bne.n	80108e2 <sbrk_aligned+0x22>
 80108fc:	e7ef      	b.n	80108de <sbrk_aligned+0x1e>
 80108fe:	bf00      	nop
 8010900:	240197f4 	.word	0x240197f4

08010904 <_malloc_r>:
 8010904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010908:	1ccd      	adds	r5, r1, #3
 801090a:	f025 0503 	bic.w	r5, r5, #3
 801090e:	3508      	adds	r5, #8
 8010910:	2d0c      	cmp	r5, #12
 8010912:	bf38      	it	cc
 8010914:	250c      	movcc	r5, #12
 8010916:	2d00      	cmp	r5, #0
 8010918:	4606      	mov	r6, r0
 801091a:	db01      	blt.n	8010920 <_malloc_r+0x1c>
 801091c:	42a9      	cmp	r1, r5
 801091e:	d904      	bls.n	801092a <_malloc_r+0x26>
 8010920:	230c      	movs	r3, #12
 8010922:	6033      	str	r3, [r6, #0]
 8010924:	2000      	movs	r0, #0
 8010926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801092a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010a00 <_malloc_r+0xfc>
 801092e:	f000 f869 	bl	8010a04 <__malloc_lock>
 8010932:	f8d8 3000 	ldr.w	r3, [r8]
 8010936:	461c      	mov	r4, r3
 8010938:	bb44      	cbnz	r4, 801098c <_malloc_r+0x88>
 801093a:	4629      	mov	r1, r5
 801093c:	4630      	mov	r0, r6
 801093e:	f7ff ffbf 	bl	80108c0 <sbrk_aligned>
 8010942:	1c43      	adds	r3, r0, #1
 8010944:	4604      	mov	r4, r0
 8010946:	d158      	bne.n	80109fa <_malloc_r+0xf6>
 8010948:	f8d8 4000 	ldr.w	r4, [r8]
 801094c:	4627      	mov	r7, r4
 801094e:	2f00      	cmp	r7, #0
 8010950:	d143      	bne.n	80109da <_malloc_r+0xd6>
 8010952:	2c00      	cmp	r4, #0
 8010954:	d04b      	beq.n	80109ee <_malloc_r+0xea>
 8010956:	6823      	ldr	r3, [r4, #0]
 8010958:	4639      	mov	r1, r7
 801095a:	4630      	mov	r0, r6
 801095c:	eb04 0903 	add.w	r9, r4, r3
 8010960:	f002 f82e 	bl	80129c0 <_sbrk_r>
 8010964:	4581      	cmp	r9, r0
 8010966:	d142      	bne.n	80109ee <_malloc_r+0xea>
 8010968:	6821      	ldr	r1, [r4, #0]
 801096a:	1a6d      	subs	r5, r5, r1
 801096c:	4629      	mov	r1, r5
 801096e:	4630      	mov	r0, r6
 8010970:	f7ff ffa6 	bl	80108c0 <sbrk_aligned>
 8010974:	3001      	adds	r0, #1
 8010976:	d03a      	beq.n	80109ee <_malloc_r+0xea>
 8010978:	6823      	ldr	r3, [r4, #0]
 801097a:	442b      	add	r3, r5
 801097c:	6023      	str	r3, [r4, #0]
 801097e:	f8d8 3000 	ldr.w	r3, [r8]
 8010982:	685a      	ldr	r2, [r3, #4]
 8010984:	bb62      	cbnz	r2, 80109e0 <_malloc_r+0xdc>
 8010986:	f8c8 7000 	str.w	r7, [r8]
 801098a:	e00f      	b.n	80109ac <_malloc_r+0xa8>
 801098c:	6822      	ldr	r2, [r4, #0]
 801098e:	1b52      	subs	r2, r2, r5
 8010990:	d420      	bmi.n	80109d4 <_malloc_r+0xd0>
 8010992:	2a0b      	cmp	r2, #11
 8010994:	d917      	bls.n	80109c6 <_malloc_r+0xc2>
 8010996:	1961      	adds	r1, r4, r5
 8010998:	42a3      	cmp	r3, r4
 801099a:	6025      	str	r5, [r4, #0]
 801099c:	bf18      	it	ne
 801099e:	6059      	strne	r1, [r3, #4]
 80109a0:	6863      	ldr	r3, [r4, #4]
 80109a2:	bf08      	it	eq
 80109a4:	f8c8 1000 	streq.w	r1, [r8]
 80109a8:	5162      	str	r2, [r4, r5]
 80109aa:	604b      	str	r3, [r1, #4]
 80109ac:	4630      	mov	r0, r6
 80109ae:	f000 f82f 	bl	8010a10 <__malloc_unlock>
 80109b2:	f104 000b 	add.w	r0, r4, #11
 80109b6:	1d23      	adds	r3, r4, #4
 80109b8:	f020 0007 	bic.w	r0, r0, #7
 80109bc:	1ac2      	subs	r2, r0, r3
 80109be:	bf1c      	itt	ne
 80109c0:	1a1b      	subne	r3, r3, r0
 80109c2:	50a3      	strne	r3, [r4, r2]
 80109c4:	e7af      	b.n	8010926 <_malloc_r+0x22>
 80109c6:	6862      	ldr	r2, [r4, #4]
 80109c8:	42a3      	cmp	r3, r4
 80109ca:	bf0c      	ite	eq
 80109cc:	f8c8 2000 	streq.w	r2, [r8]
 80109d0:	605a      	strne	r2, [r3, #4]
 80109d2:	e7eb      	b.n	80109ac <_malloc_r+0xa8>
 80109d4:	4623      	mov	r3, r4
 80109d6:	6864      	ldr	r4, [r4, #4]
 80109d8:	e7ae      	b.n	8010938 <_malloc_r+0x34>
 80109da:	463c      	mov	r4, r7
 80109dc:	687f      	ldr	r7, [r7, #4]
 80109de:	e7b6      	b.n	801094e <_malloc_r+0x4a>
 80109e0:	461a      	mov	r2, r3
 80109e2:	685b      	ldr	r3, [r3, #4]
 80109e4:	42a3      	cmp	r3, r4
 80109e6:	d1fb      	bne.n	80109e0 <_malloc_r+0xdc>
 80109e8:	2300      	movs	r3, #0
 80109ea:	6053      	str	r3, [r2, #4]
 80109ec:	e7de      	b.n	80109ac <_malloc_r+0xa8>
 80109ee:	230c      	movs	r3, #12
 80109f0:	6033      	str	r3, [r6, #0]
 80109f2:	4630      	mov	r0, r6
 80109f4:	f000 f80c 	bl	8010a10 <__malloc_unlock>
 80109f8:	e794      	b.n	8010924 <_malloc_r+0x20>
 80109fa:	6005      	str	r5, [r0, #0]
 80109fc:	e7d6      	b.n	80109ac <_malloc_r+0xa8>
 80109fe:	bf00      	nop
 8010a00:	240197f8 	.word	0x240197f8

08010a04 <__malloc_lock>:
 8010a04:	4801      	ldr	r0, [pc, #4]	@ (8010a0c <__malloc_lock+0x8>)
 8010a06:	f7f4 b95f 	b.w	8004cc8 <__retarget_lock_acquire_recursive>
 8010a0a:	bf00      	nop
 8010a0c:	24000960 	.word	0x24000960

08010a10 <__malloc_unlock>:
 8010a10:	4801      	ldr	r0, [pc, #4]	@ (8010a18 <__malloc_unlock+0x8>)
 8010a12:	f7f4 b96e 	b.w	8004cf2 <__retarget_lock_release_recursive>
 8010a16:	bf00      	nop
 8010a18:	24000960 	.word	0x24000960

08010a1c <sulp>:
 8010a1c:	b570      	push	{r4, r5, r6, lr}
 8010a1e:	4604      	mov	r4, r0
 8010a20:	460d      	mov	r5, r1
 8010a22:	4616      	mov	r6, r2
 8010a24:	ec45 4b10 	vmov	d0, r4, r5
 8010a28:	f003 fd1e 	bl	8014468 <__ulp>
 8010a2c:	b17e      	cbz	r6, 8010a4e <sulp+0x32>
 8010a2e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010a32:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	dd09      	ble.n	8010a4e <sulp+0x32>
 8010a3a:	051b      	lsls	r3, r3, #20
 8010a3c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8010a40:	2000      	movs	r0, #0
 8010a42:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8010a46:	ec41 0b17 	vmov	d7, r0, r1
 8010a4a:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010a4e:	bd70      	pop	{r4, r5, r6, pc}

08010a50 <_strtod_l>:
 8010a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a54:	ed2d 8b0a 	vpush	{d8-d12}
 8010a58:	b097      	sub	sp, #92	@ 0x5c
 8010a5a:	4688      	mov	r8, r1
 8010a5c:	920e      	str	r2, [sp, #56]	@ 0x38
 8010a5e:	2200      	movs	r2, #0
 8010a60:	9212      	str	r2, [sp, #72]	@ 0x48
 8010a62:	9005      	str	r0, [sp, #20]
 8010a64:	f04f 0a00 	mov.w	sl, #0
 8010a68:	f04f 0b00 	mov.w	fp, #0
 8010a6c:	460a      	mov	r2, r1
 8010a6e:	9211      	str	r2, [sp, #68]	@ 0x44
 8010a70:	7811      	ldrb	r1, [r2, #0]
 8010a72:	292b      	cmp	r1, #43	@ 0x2b
 8010a74:	d04c      	beq.n	8010b10 <_strtod_l+0xc0>
 8010a76:	d839      	bhi.n	8010aec <_strtod_l+0x9c>
 8010a78:	290d      	cmp	r1, #13
 8010a7a:	d833      	bhi.n	8010ae4 <_strtod_l+0x94>
 8010a7c:	2908      	cmp	r1, #8
 8010a7e:	d833      	bhi.n	8010ae8 <_strtod_l+0x98>
 8010a80:	2900      	cmp	r1, #0
 8010a82:	d03c      	beq.n	8010afe <_strtod_l+0xae>
 8010a84:	2200      	movs	r2, #0
 8010a86:	9208      	str	r2, [sp, #32]
 8010a88:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8010a8a:	782a      	ldrb	r2, [r5, #0]
 8010a8c:	2a30      	cmp	r2, #48	@ 0x30
 8010a8e:	f040 80b7 	bne.w	8010c00 <_strtod_l+0x1b0>
 8010a92:	786a      	ldrb	r2, [r5, #1]
 8010a94:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010a98:	2a58      	cmp	r2, #88	@ 0x58
 8010a9a:	d170      	bne.n	8010b7e <_strtod_l+0x12e>
 8010a9c:	9302      	str	r3, [sp, #8]
 8010a9e:	9b08      	ldr	r3, [sp, #32]
 8010aa0:	9301      	str	r3, [sp, #4]
 8010aa2:	ab12      	add	r3, sp, #72	@ 0x48
 8010aa4:	9300      	str	r3, [sp, #0]
 8010aa6:	4a90      	ldr	r2, [pc, #576]	@ (8010ce8 <_strtod_l+0x298>)
 8010aa8:	9805      	ldr	r0, [sp, #20]
 8010aaa:	ab13      	add	r3, sp, #76	@ 0x4c
 8010aac:	a911      	add	r1, sp, #68	@ 0x44
 8010aae:	f002 fe8b 	bl	80137c8 <__gethex>
 8010ab2:	f010 060f 	ands.w	r6, r0, #15
 8010ab6:	4604      	mov	r4, r0
 8010ab8:	d005      	beq.n	8010ac6 <_strtod_l+0x76>
 8010aba:	2e06      	cmp	r6, #6
 8010abc:	d12a      	bne.n	8010b14 <_strtod_l+0xc4>
 8010abe:	3501      	adds	r5, #1
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	9511      	str	r5, [sp, #68]	@ 0x44
 8010ac4:	9308      	str	r3, [sp, #32]
 8010ac6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	f040 8537 	bne.w	801153c <_strtod_l+0xaec>
 8010ace:	9b08      	ldr	r3, [sp, #32]
 8010ad0:	ec4b ab10 	vmov	d0, sl, fp
 8010ad4:	b1cb      	cbz	r3, 8010b0a <_strtod_l+0xba>
 8010ad6:	eeb1 0b40 	vneg.f64	d0, d0
 8010ada:	b017      	add	sp, #92	@ 0x5c
 8010adc:	ecbd 8b0a 	vpop	{d8-d12}
 8010ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ae4:	2920      	cmp	r1, #32
 8010ae6:	d1cd      	bne.n	8010a84 <_strtod_l+0x34>
 8010ae8:	3201      	adds	r2, #1
 8010aea:	e7c0      	b.n	8010a6e <_strtod_l+0x1e>
 8010aec:	292d      	cmp	r1, #45	@ 0x2d
 8010aee:	d1c9      	bne.n	8010a84 <_strtod_l+0x34>
 8010af0:	2101      	movs	r1, #1
 8010af2:	9108      	str	r1, [sp, #32]
 8010af4:	1c51      	adds	r1, r2, #1
 8010af6:	9111      	str	r1, [sp, #68]	@ 0x44
 8010af8:	7852      	ldrb	r2, [r2, #1]
 8010afa:	2a00      	cmp	r2, #0
 8010afc:	d1c4      	bne.n	8010a88 <_strtod_l+0x38>
 8010afe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010b00:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	f040 8517 	bne.w	8011538 <_strtod_l+0xae8>
 8010b0a:	ec4b ab10 	vmov	d0, sl, fp
 8010b0e:	e7e4      	b.n	8010ada <_strtod_l+0x8a>
 8010b10:	2100      	movs	r1, #0
 8010b12:	e7ee      	b.n	8010af2 <_strtod_l+0xa2>
 8010b14:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010b16:	b13a      	cbz	r2, 8010b28 <_strtod_l+0xd8>
 8010b18:	2135      	movs	r1, #53	@ 0x35
 8010b1a:	a814      	add	r0, sp, #80	@ 0x50
 8010b1c:	f003 fd9b 	bl	8014656 <__copybits>
 8010b20:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010b22:	9805      	ldr	r0, [sp, #20]
 8010b24:	f003 f974 	bl	8013e10 <_Bfree>
 8010b28:	1e73      	subs	r3, r6, #1
 8010b2a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010b2c:	2b04      	cmp	r3, #4
 8010b2e:	d806      	bhi.n	8010b3e <_strtod_l+0xee>
 8010b30:	e8df f003 	tbb	[pc, r3]
 8010b34:	201d0314 	.word	0x201d0314
 8010b38:	14          	.byte	0x14
 8010b39:	00          	.byte	0x00
 8010b3a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8010b3e:	05e3      	lsls	r3, r4, #23
 8010b40:	bf48      	it	mi
 8010b42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8010b46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010b4a:	0d1b      	lsrs	r3, r3, #20
 8010b4c:	051b      	lsls	r3, r3, #20
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d1b9      	bne.n	8010ac6 <_strtod_l+0x76>
 8010b52:	f001 ff57 	bl	8012a04 <__errno>
 8010b56:	2322      	movs	r3, #34	@ 0x22
 8010b58:	6003      	str	r3, [r0, #0]
 8010b5a:	e7b4      	b.n	8010ac6 <_strtod_l+0x76>
 8010b5c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8010b60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8010b64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010b68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010b6c:	e7e7      	b.n	8010b3e <_strtod_l+0xee>
 8010b6e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8010cf0 <_strtod_l+0x2a0>
 8010b72:	e7e4      	b.n	8010b3e <_strtod_l+0xee>
 8010b74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010b78:	f04f 3aff 	mov.w	sl, #4294967295
 8010b7c:	e7df      	b.n	8010b3e <_strtod_l+0xee>
 8010b7e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010b80:	1c5a      	adds	r2, r3, #1
 8010b82:	9211      	str	r2, [sp, #68]	@ 0x44
 8010b84:	785b      	ldrb	r3, [r3, #1]
 8010b86:	2b30      	cmp	r3, #48	@ 0x30
 8010b88:	d0f9      	beq.n	8010b7e <_strtod_l+0x12e>
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d09b      	beq.n	8010ac6 <_strtod_l+0x76>
 8010b8e:	2301      	movs	r3, #1
 8010b90:	9307      	str	r3, [sp, #28]
 8010b92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010b94:	930a      	str	r3, [sp, #40]	@ 0x28
 8010b96:	2300      	movs	r3, #0
 8010b98:	9306      	str	r3, [sp, #24]
 8010b9a:	4699      	mov	r9, r3
 8010b9c:	461d      	mov	r5, r3
 8010b9e:	220a      	movs	r2, #10
 8010ba0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8010ba2:	7804      	ldrb	r4, [r0, #0]
 8010ba4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8010ba8:	b2d9      	uxtb	r1, r3
 8010baa:	2909      	cmp	r1, #9
 8010bac:	d92a      	bls.n	8010c04 <_strtod_l+0x1b4>
 8010bae:	494f      	ldr	r1, [pc, #316]	@ (8010cec <_strtod_l+0x29c>)
 8010bb0:	2201      	movs	r2, #1
 8010bb2:	f001 fe5d 	bl	8012870 <strncmp>
 8010bb6:	b398      	cbz	r0, 8010c20 <_strtod_l+0x1d0>
 8010bb8:	2000      	movs	r0, #0
 8010bba:	4622      	mov	r2, r4
 8010bbc:	462b      	mov	r3, r5
 8010bbe:	4607      	mov	r7, r0
 8010bc0:	4601      	mov	r1, r0
 8010bc2:	2a65      	cmp	r2, #101	@ 0x65
 8010bc4:	d001      	beq.n	8010bca <_strtod_l+0x17a>
 8010bc6:	2a45      	cmp	r2, #69	@ 0x45
 8010bc8:	d118      	bne.n	8010bfc <_strtod_l+0x1ac>
 8010bca:	b91b      	cbnz	r3, 8010bd4 <_strtod_l+0x184>
 8010bcc:	9b07      	ldr	r3, [sp, #28]
 8010bce:	4303      	orrs	r3, r0
 8010bd0:	d095      	beq.n	8010afe <_strtod_l+0xae>
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8010bd8:	f108 0201 	add.w	r2, r8, #1
 8010bdc:	9211      	str	r2, [sp, #68]	@ 0x44
 8010bde:	f898 2001 	ldrb.w	r2, [r8, #1]
 8010be2:	2a2b      	cmp	r2, #43	@ 0x2b
 8010be4:	d074      	beq.n	8010cd0 <_strtod_l+0x280>
 8010be6:	2a2d      	cmp	r2, #45	@ 0x2d
 8010be8:	d07a      	beq.n	8010ce0 <_strtod_l+0x290>
 8010bea:	f04f 0e00 	mov.w	lr, #0
 8010bee:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8010bf2:	2c09      	cmp	r4, #9
 8010bf4:	f240 8082 	bls.w	8010cfc <_strtod_l+0x2ac>
 8010bf8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8010bfc:	2400      	movs	r4, #0
 8010bfe:	e09d      	b.n	8010d3c <_strtod_l+0x2ec>
 8010c00:	2300      	movs	r3, #0
 8010c02:	e7c5      	b.n	8010b90 <_strtod_l+0x140>
 8010c04:	2d08      	cmp	r5, #8
 8010c06:	bfc8      	it	gt
 8010c08:	9906      	ldrgt	r1, [sp, #24]
 8010c0a:	f100 0001 	add.w	r0, r0, #1
 8010c0e:	bfca      	itet	gt
 8010c10:	fb02 3301 	mlagt	r3, r2, r1, r3
 8010c14:	fb02 3909 	mlale	r9, r2, r9, r3
 8010c18:	9306      	strgt	r3, [sp, #24]
 8010c1a:	3501      	adds	r5, #1
 8010c1c:	9011      	str	r0, [sp, #68]	@ 0x44
 8010c1e:	e7bf      	b.n	8010ba0 <_strtod_l+0x150>
 8010c20:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010c22:	1c5a      	adds	r2, r3, #1
 8010c24:	9211      	str	r2, [sp, #68]	@ 0x44
 8010c26:	785a      	ldrb	r2, [r3, #1]
 8010c28:	b3bd      	cbz	r5, 8010c9a <_strtod_l+0x24a>
 8010c2a:	4607      	mov	r7, r0
 8010c2c:	462b      	mov	r3, r5
 8010c2e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8010c32:	2909      	cmp	r1, #9
 8010c34:	d912      	bls.n	8010c5c <_strtod_l+0x20c>
 8010c36:	2101      	movs	r1, #1
 8010c38:	e7c3      	b.n	8010bc2 <_strtod_l+0x172>
 8010c3a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010c3c:	1c5a      	adds	r2, r3, #1
 8010c3e:	9211      	str	r2, [sp, #68]	@ 0x44
 8010c40:	785a      	ldrb	r2, [r3, #1]
 8010c42:	3001      	adds	r0, #1
 8010c44:	2a30      	cmp	r2, #48	@ 0x30
 8010c46:	d0f8      	beq.n	8010c3a <_strtod_l+0x1ea>
 8010c48:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8010c4c:	2b08      	cmp	r3, #8
 8010c4e:	f200 847a 	bhi.w	8011546 <_strtod_l+0xaf6>
 8010c52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010c54:	930a      	str	r3, [sp, #40]	@ 0x28
 8010c56:	4607      	mov	r7, r0
 8010c58:	2000      	movs	r0, #0
 8010c5a:	4603      	mov	r3, r0
 8010c5c:	3a30      	subs	r2, #48	@ 0x30
 8010c5e:	f100 0101 	add.w	r1, r0, #1
 8010c62:	d014      	beq.n	8010c8e <_strtod_l+0x23e>
 8010c64:	440f      	add	r7, r1
 8010c66:	469c      	mov	ip, r3
 8010c68:	f04f 0e0a 	mov.w	lr, #10
 8010c6c:	f10c 0401 	add.w	r4, ip, #1
 8010c70:	1ae6      	subs	r6, r4, r3
 8010c72:	42b1      	cmp	r1, r6
 8010c74:	dc13      	bgt.n	8010c9e <_strtod_l+0x24e>
 8010c76:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8010c7a:	1819      	adds	r1, r3, r0
 8010c7c:	2908      	cmp	r1, #8
 8010c7e:	f103 0301 	add.w	r3, r3, #1
 8010c82:	4403      	add	r3, r0
 8010c84:	dc19      	bgt.n	8010cba <_strtod_l+0x26a>
 8010c86:	210a      	movs	r1, #10
 8010c88:	fb01 2909 	mla	r9, r1, r9, r2
 8010c8c:	2100      	movs	r1, #0
 8010c8e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010c90:	1c50      	adds	r0, r2, #1
 8010c92:	9011      	str	r0, [sp, #68]	@ 0x44
 8010c94:	7852      	ldrb	r2, [r2, #1]
 8010c96:	4608      	mov	r0, r1
 8010c98:	e7c9      	b.n	8010c2e <_strtod_l+0x1de>
 8010c9a:	4628      	mov	r0, r5
 8010c9c:	e7d2      	b.n	8010c44 <_strtod_l+0x1f4>
 8010c9e:	f1bc 0f08 	cmp.w	ip, #8
 8010ca2:	dc03      	bgt.n	8010cac <_strtod_l+0x25c>
 8010ca4:	fb0e f909 	mul.w	r9, lr, r9
 8010ca8:	46a4      	mov	ip, r4
 8010caa:	e7df      	b.n	8010c6c <_strtod_l+0x21c>
 8010cac:	2c10      	cmp	r4, #16
 8010cae:	bfde      	ittt	le
 8010cb0:	9e06      	ldrle	r6, [sp, #24]
 8010cb2:	fb0e f606 	mulle.w	r6, lr, r6
 8010cb6:	9606      	strle	r6, [sp, #24]
 8010cb8:	e7f6      	b.n	8010ca8 <_strtod_l+0x258>
 8010cba:	290f      	cmp	r1, #15
 8010cbc:	bfdf      	itttt	le
 8010cbe:	9806      	ldrle	r0, [sp, #24]
 8010cc0:	210a      	movle	r1, #10
 8010cc2:	fb01 2200 	mlale	r2, r1, r0, r2
 8010cc6:	9206      	strle	r2, [sp, #24]
 8010cc8:	e7e0      	b.n	8010c8c <_strtod_l+0x23c>
 8010cca:	2700      	movs	r7, #0
 8010ccc:	2101      	movs	r1, #1
 8010cce:	e77d      	b.n	8010bcc <_strtod_l+0x17c>
 8010cd0:	f04f 0e00 	mov.w	lr, #0
 8010cd4:	f108 0202 	add.w	r2, r8, #2
 8010cd8:	9211      	str	r2, [sp, #68]	@ 0x44
 8010cda:	f898 2002 	ldrb.w	r2, [r8, #2]
 8010cde:	e786      	b.n	8010bee <_strtod_l+0x19e>
 8010ce0:	f04f 0e01 	mov.w	lr, #1
 8010ce4:	e7f6      	b.n	8010cd4 <_strtod_l+0x284>
 8010ce6:	bf00      	nop
 8010ce8:	08016450 	.word	0x08016450
 8010cec:	08016264 	.word	0x08016264
 8010cf0:	7ff00000 	.word	0x7ff00000
 8010cf4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010cf6:	1c54      	adds	r4, r2, #1
 8010cf8:	9411      	str	r4, [sp, #68]	@ 0x44
 8010cfa:	7852      	ldrb	r2, [r2, #1]
 8010cfc:	2a30      	cmp	r2, #48	@ 0x30
 8010cfe:	d0f9      	beq.n	8010cf4 <_strtod_l+0x2a4>
 8010d00:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8010d04:	2c08      	cmp	r4, #8
 8010d06:	f63f af79 	bhi.w	8010bfc <_strtod_l+0x1ac>
 8010d0a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8010d0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010d10:	9209      	str	r2, [sp, #36]	@ 0x24
 8010d12:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010d14:	1c54      	adds	r4, r2, #1
 8010d16:	9411      	str	r4, [sp, #68]	@ 0x44
 8010d18:	7852      	ldrb	r2, [r2, #1]
 8010d1a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8010d1e:	2e09      	cmp	r6, #9
 8010d20:	d937      	bls.n	8010d92 <_strtod_l+0x342>
 8010d22:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8010d24:	1ba4      	subs	r4, r4, r6
 8010d26:	2c08      	cmp	r4, #8
 8010d28:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8010d2c:	dc02      	bgt.n	8010d34 <_strtod_l+0x2e4>
 8010d2e:	4564      	cmp	r4, ip
 8010d30:	bfa8      	it	ge
 8010d32:	4664      	movge	r4, ip
 8010d34:	f1be 0f00 	cmp.w	lr, #0
 8010d38:	d000      	beq.n	8010d3c <_strtod_l+0x2ec>
 8010d3a:	4264      	negs	r4, r4
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d14d      	bne.n	8010ddc <_strtod_l+0x38c>
 8010d40:	9b07      	ldr	r3, [sp, #28]
 8010d42:	4318      	orrs	r0, r3
 8010d44:	f47f aebf 	bne.w	8010ac6 <_strtod_l+0x76>
 8010d48:	2900      	cmp	r1, #0
 8010d4a:	f47f aed8 	bne.w	8010afe <_strtod_l+0xae>
 8010d4e:	2a69      	cmp	r2, #105	@ 0x69
 8010d50:	d027      	beq.n	8010da2 <_strtod_l+0x352>
 8010d52:	dc24      	bgt.n	8010d9e <_strtod_l+0x34e>
 8010d54:	2a49      	cmp	r2, #73	@ 0x49
 8010d56:	d024      	beq.n	8010da2 <_strtod_l+0x352>
 8010d58:	2a4e      	cmp	r2, #78	@ 0x4e
 8010d5a:	f47f aed0 	bne.w	8010afe <_strtod_l+0xae>
 8010d5e:	4997      	ldr	r1, [pc, #604]	@ (8010fbc <_strtod_l+0x56c>)
 8010d60:	a811      	add	r0, sp, #68	@ 0x44
 8010d62:	f002 ff53 	bl	8013c0c <__match>
 8010d66:	2800      	cmp	r0, #0
 8010d68:	f43f aec9 	beq.w	8010afe <_strtod_l+0xae>
 8010d6c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010d6e:	781b      	ldrb	r3, [r3, #0]
 8010d70:	2b28      	cmp	r3, #40	@ 0x28
 8010d72:	d12d      	bne.n	8010dd0 <_strtod_l+0x380>
 8010d74:	4992      	ldr	r1, [pc, #584]	@ (8010fc0 <_strtod_l+0x570>)
 8010d76:	aa14      	add	r2, sp, #80	@ 0x50
 8010d78:	a811      	add	r0, sp, #68	@ 0x44
 8010d7a:	f002 ff5b 	bl	8013c34 <__hexnan>
 8010d7e:	2805      	cmp	r0, #5
 8010d80:	d126      	bne.n	8010dd0 <_strtod_l+0x380>
 8010d82:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010d84:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8010d88:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8010d8c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8010d90:	e699      	b.n	8010ac6 <_strtod_l+0x76>
 8010d92:	240a      	movs	r4, #10
 8010d94:	fb04 2c0c 	mla	ip, r4, ip, r2
 8010d98:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8010d9c:	e7b9      	b.n	8010d12 <_strtod_l+0x2c2>
 8010d9e:	2a6e      	cmp	r2, #110	@ 0x6e
 8010da0:	e7db      	b.n	8010d5a <_strtod_l+0x30a>
 8010da2:	4988      	ldr	r1, [pc, #544]	@ (8010fc4 <_strtod_l+0x574>)
 8010da4:	a811      	add	r0, sp, #68	@ 0x44
 8010da6:	f002 ff31 	bl	8013c0c <__match>
 8010daa:	2800      	cmp	r0, #0
 8010dac:	f43f aea7 	beq.w	8010afe <_strtod_l+0xae>
 8010db0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010db2:	4985      	ldr	r1, [pc, #532]	@ (8010fc8 <_strtod_l+0x578>)
 8010db4:	3b01      	subs	r3, #1
 8010db6:	a811      	add	r0, sp, #68	@ 0x44
 8010db8:	9311      	str	r3, [sp, #68]	@ 0x44
 8010dba:	f002 ff27 	bl	8013c0c <__match>
 8010dbe:	b910      	cbnz	r0, 8010dc6 <_strtod_l+0x376>
 8010dc0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010dc2:	3301      	adds	r3, #1
 8010dc4:	9311      	str	r3, [sp, #68]	@ 0x44
 8010dc6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8010fdc <_strtod_l+0x58c>
 8010dca:	f04f 0a00 	mov.w	sl, #0
 8010dce:	e67a      	b.n	8010ac6 <_strtod_l+0x76>
 8010dd0:	487e      	ldr	r0, [pc, #504]	@ (8010fcc <_strtod_l+0x57c>)
 8010dd2:	f001 fe51 	bl	8012a78 <nan>
 8010dd6:	ec5b ab10 	vmov	sl, fp, d0
 8010dda:	e674      	b.n	8010ac6 <_strtod_l+0x76>
 8010ddc:	ee07 9a90 	vmov	s15, r9
 8010de0:	1be2      	subs	r2, r4, r7
 8010de2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010de6:	2d00      	cmp	r5, #0
 8010de8:	bf08      	it	eq
 8010dea:	461d      	moveq	r5, r3
 8010dec:	2b10      	cmp	r3, #16
 8010dee:	9209      	str	r2, [sp, #36]	@ 0x24
 8010df0:	461a      	mov	r2, r3
 8010df2:	bfa8      	it	ge
 8010df4:	2210      	movge	r2, #16
 8010df6:	2b09      	cmp	r3, #9
 8010df8:	ec5b ab17 	vmov	sl, fp, d7
 8010dfc:	dc15      	bgt.n	8010e2a <_strtod_l+0x3da>
 8010dfe:	1be1      	subs	r1, r4, r7
 8010e00:	2900      	cmp	r1, #0
 8010e02:	f43f ae60 	beq.w	8010ac6 <_strtod_l+0x76>
 8010e06:	eba4 0107 	sub.w	r1, r4, r7
 8010e0a:	dd72      	ble.n	8010ef2 <_strtod_l+0x4a2>
 8010e0c:	2916      	cmp	r1, #22
 8010e0e:	dc59      	bgt.n	8010ec4 <_strtod_l+0x474>
 8010e10:	4b6f      	ldr	r3, [pc, #444]	@ (8010fd0 <_strtod_l+0x580>)
 8010e12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010e14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010e18:	ed93 7b00 	vldr	d7, [r3]
 8010e1c:	ec4b ab16 	vmov	d6, sl, fp
 8010e20:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010e24:	ec5b ab17 	vmov	sl, fp, d7
 8010e28:	e64d      	b.n	8010ac6 <_strtod_l+0x76>
 8010e2a:	4969      	ldr	r1, [pc, #420]	@ (8010fd0 <_strtod_l+0x580>)
 8010e2c:	eddd 6a06 	vldr	s13, [sp, #24]
 8010e30:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8010e34:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8010e38:	2b0f      	cmp	r3, #15
 8010e3a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8010e3e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8010e42:	ec5b ab16 	vmov	sl, fp, d6
 8010e46:	ddda      	ble.n	8010dfe <_strtod_l+0x3ae>
 8010e48:	1a9a      	subs	r2, r3, r2
 8010e4a:	1be1      	subs	r1, r4, r7
 8010e4c:	440a      	add	r2, r1
 8010e4e:	2a00      	cmp	r2, #0
 8010e50:	f340 8094 	ble.w	8010f7c <_strtod_l+0x52c>
 8010e54:	f012 000f 	ands.w	r0, r2, #15
 8010e58:	d00a      	beq.n	8010e70 <_strtod_l+0x420>
 8010e5a:	495d      	ldr	r1, [pc, #372]	@ (8010fd0 <_strtod_l+0x580>)
 8010e5c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8010e60:	ed91 7b00 	vldr	d7, [r1]
 8010e64:	ec4b ab16 	vmov	d6, sl, fp
 8010e68:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010e6c:	ec5b ab17 	vmov	sl, fp, d7
 8010e70:	f032 020f 	bics.w	r2, r2, #15
 8010e74:	d073      	beq.n	8010f5e <_strtod_l+0x50e>
 8010e76:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8010e7a:	dd47      	ble.n	8010f0c <_strtod_l+0x4bc>
 8010e7c:	2400      	movs	r4, #0
 8010e7e:	4625      	mov	r5, r4
 8010e80:	9407      	str	r4, [sp, #28]
 8010e82:	4626      	mov	r6, r4
 8010e84:	9a05      	ldr	r2, [sp, #20]
 8010e86:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8010fdc <_strtod_l+0x58c>
 8010e8a:	2322      	movs	r3, #34	@ 0x22
 8010e8c:	6013      	str	r3, [r2, #0]
 8010e8e:	f04f 0a00 	mov.w	sl, #0
 8010e92:	9b07      	ldr	r3, [sp, #28]
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	f43f ae16 	beq.w	8010ac6 <_strtod_l+0x76>
 8010e9a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010e9c:	9805      	ldr	r0, [sp, #20]
 8010e9e:	f002 ffb7 	bl	8013e10 <_Bfree>
 8010ea2:	9805      	ldr	r0, [sp, #20]
 8010ea4:	4631      	mov	r1, r6
 8010ea6:	f002 ffb3 	bl	8013e10 <_Bfree>
 8010eaa:	9805      	ldr	r0, [sp, #20]
 8010eac:	4629      	mov	r1, r5
 8010eae:	f002 ffaf 	bl	8013e10 <_Bfree>
 8010eb2:	9907      	ldr	r1, [sp, #28]
 8010eb4:	9805      	ldr	r0, [sp, #20]
 8010eb6:	f002 ffab 	bl	8013e10 <_Bfree>
 8010eba:	9805      	ldr	r0, [sp, #20]
 8010ebc:	4621      	mov	r1, r4
 8010ebe:	f002 ffa7 	bl	8013e10 <_Bfree>
 8010ec2:	e600      	b.n	8010ac6 <_strtod_l+0x76>
 8010ec4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8010ec8:	1be0      	subs	r0, r4, r7
 8010eca:	4281      	cmp	r1, r0
 8010ecc:	dbbc      	blt.n	8010e48 <_strtod_l+0x3f8>
 8010ece:	4a40      	ldr	r2, [pc, #256]	@ (8010fd0 <_strtod_l+0x580>)
 8010ed0:	f1c3 030f 	rsb	r3, r3, #15
 8010ed4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8010ed8:	ed91 7b00 	vldr	d7, [r1]
 8010edc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010ede:	ec4b ab16 	vmov	d6, sl, fp
 8010ee2:	1acb      	subs	r3, r1, r3
 8010ee4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8010ee8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010eec:	ed92 6b00 	vldr	d6, [r2]
 8010ef0:	e796      	b.n	8010e20 <_strtod_l+0x3d0>
 8010ef2:	3116      	adds	r1, #22
 8010ef4:	dba8      	blt.n	8010e48 <_strtod_l+0x3f8>
 8010ef6:	4b36      	ldr	r3, [pc, #216]	@ (8010fd0 <_strtod_l+0x580>)
 8010ef8:	1b3c      	subs	r4, r7, r4
 8010efa:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8010efe:	ed94 7b00 	vldr	d7, [r4]
 8010f02:	ec4b ab16 	vmov	d6, sl, fp
 8010f06:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010f0a:	e78b      	b.n	8010e24 <_strtod_l+0x3d4>
 8010f0c:	2000      	movs	r0, #0
 8010f0e:	ec4b ab17 	vmov	d7, sl, fp
 8010f12:	4e30      	ldr	r6, [pc, #192]	@ (8010fd4 <_strtod_l+0x584>)
 8010f14:	1112      	asrs	r2, r2, #4
 8010f16:	4601      	mov	r1, r0
 8010f18:	2a01      	cmp	r2, #1
 8010f1a:	dc23      	bgt.n	8010f64 <_strtod_l+0x514>
 8010f1c:	b108      	cbz	r0, 8010f22 <_strtod_l+0x4d2>
 8010f1e:	ec5b ab17 	vmov	sl, fp, d7
 8010f22:	4a2c      	ldr	r2, [pc, #176]	@ (8010fd4 <_strtod_l+0x584>)
 8010f24:	482c      	ldr	r0, [pc, #176]	@ (8010fd8 <_strtod_l+0x588>)
 8010f26:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8010f2a:	ed92 7b00 	vldr	d7, [r2]
 8010f2e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8010f32:	ec4b ab16 	vmov	d6, sl, fp
 8010f36:	4a29      	ldr	r2, [pc, #164]	@ (8010fdc <_strtod_l+0x58c>)
 8010f38:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010f3c:	ee17 1a90 	vmov	r1, s15
 8010f40:	400a      	ands	r2, r1
 8010f42:	4282      	cmp	r2, r0
 8010f44:	ec5b ab17 	vmov	sl, fp, d7
 8010f48:	d898      	bhi.n	8010e7c <_strtod_l+0x42c>
 8010f4a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8010f4e:	4282      	cmp	r2, r0
 8010f50:	bf86      	itte	hi
 8010f52:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8010fe0 <_strtod_l+0x590>
 8010f56:	f04f 3aff 	movhi.w	sl, #4294967295
 8010f5a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8010f5e:	2200      	movs	r2, #0
 8010f60:	9206      	str	r2, [sp, #24]
 8010f62:	e076      	b.n	8011052 <_strtod_l+0x602>
 8010f64:	f012 0f01 	tst.w	r2, #1
 8010f68:	d004      	beq.n	8010f74 <_strtod_l+0x524>
 8010f6a:	ed96 6b00 	vldr	d6, [r6]
 8010f6e:	2001      	movs	r0, #1
 8010f70:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010f74:	3101      	adds	r1, #1
 8010f76:	1052      	asrs	r2, r2, #1
 8010f78:	3608      	adds	r6, #8
 8010f7a:	e7cd      	b.n	8010f18 <_strtod_l+0x4c8>
 8010f7c:	d0ef      	beq.n	8010f5e <_strtod_l+0x50e>
 8010f7e:	4252      	negs	r2, r2
 8010f80:	f012 000f 	ands.w	r0, r2, #15
 8010f84:	d00a      	beq.n	8010f9c <_strtod_l+0x54c>
 8010f86:	4912      	ldr	r1, [pc, #72]	@ (8010fd0 <_strtod_l+0x580>)
 8010f88:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8010f8c:	ed91 7b00 	vldr	d7, [r1]
 8010f90:	ec4b ab16 	vmov	d6, sl, fp
 8010f94:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010f98:	ec5b ab17 	vmov	sl, fp, d7
 8010f9c:	1112      	asrs	r2, r2, #4
 8010f9e:	d0de      	beq.n	8010f5e <_strtod_l+0x50e>
 8010fa0:	2a1f      	cmp	r2, #31
 8010fa2:	dd1f      	ble.n	8010fe4 <_strtod_l+0x594>
 8010fa4:	2400      	movs	r4, #0
 8010fa6:	4625      	mov	r5, r4
 8010fa8:	9407      	str	r4, [sp, #28]
 8010faa:	4626      	mov	r6, r4
 8010fac:	9a05      	ldr	r2, [sp, #20]
 8010fae:	2322      	movs	r3, #34	@ 0x22
 8010fb0:	f04f 0a00 	mov.w	sl, #0
 8010fb4:	f04f 0b00 	mov.w	fp, #0
 8010fb8:	6013      	str	r3, [r2, #0]
 8010fba:	e76a      	b.n	8010e92 <_strtod_l+0x442>
 8010fbc:	08016273 	.word	0x08016273
 8010fc0:	0801643c 	.word	0x0801643c
 8010fc4:	0801626b 	.word	0x0801626b
 8010fc8:	080162aa 	.word	0x080162aa
 8010fcc:	08016439 	.word	0x08016439
 8010fd0:	080165c8 	.word	0x080165c8
 8010fd4:	080165a0 	.word	0x080165a0
 8010fd8:	7ca00000 	.word	0x7ca00000
 8010fdc:	7ff00000 	.word	0x7ff00000
 8010fe0:	7fefffff 	.word	0x7fefffff
 8010fe4:	f012 0110 	ands.w	r1, r2, #16
 8010fe8:	bf18      	it	ne
 8010fea:	216a      	movne	r1, #106	@ 0x6a
 8010fec:	9106      	str	r1, [sp, #24]
 8010fee:	ec4b ab17 	vmov	d7, sl, fp
 8010ff2:	49af      	ldr	r1, [pc, #700]	@ (80112b0 <_strtod_l+0x860>)
 8010ff4:	2000      	movs	r0, #0
 8010ff6:	07d6      	lsls	r6, r2, #31
 8010ff8:	d504      	bpl.n	8011004 <_strtod_l+0x5b4>
 8010ffa:	ed91 6b00 	vldr	d6, [r1]
 8010ffe:	2001      	movs	r0, #1
 8011000:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011004:	1052      	asrs	r2, r2, #1
 8011006:	f101 0108 	add.w	r1, r1, #8
 801100a:	d1f4      	bne.n	8010ff6 <_strtod_l+0x5a6>
 801100c:	b108      	cbz	r0, 8011012 <_strtod_l+0x5c2>
 801100e:	ec5b ab17 	vmov	sl, fp, d7
 8011012:	9a06      	ldr	r2, [sp, #24]
 8011014:	b1b2      	cbz	r2, 8011044 <_strtod_l+0x5f4>
 8011016:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801101a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801101e:	2a00      	cmp	r2, #0
 8011020:	4658      	mov	r0, fp
 8011022:	dd0f      	ble.n	8011044 <_strtod_l+0x5f4>
 8011024:	2a1f      	cmp	r2, #31
 8011026:	dd55      	ble.n	80110d4 <_strtod_l+0x684>
 8011028:	2a34      	cmp	r2, #52	@ 0x34
 801102a:	bfde      	ittt	le
 801102c:	f04f 32ff 	movle.w	r2, #4294967295
 8011030:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8011034:	408a      	lslle	r2, r1
 8011036:	f04f 0a00 	mov.w	sl, #0
 801103a:	bfcc      	ite	gt
 801103c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011040:	ea02 0b00 	andle.w	fp, r2, r0
 8011044:	ec4b ab17 	vmov	d7, sl, fp
 8011048:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801104c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011050:	d0a8      	beq.n	8010fa4 <_strtod_l+0x554>
 8011052:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011054:	9805      	ldr	r0, [sp, #20]
 8011056:	f8cd 9000 	str.w	r9, [sp]
 801105a:	462a      	mov	r2, r5
 801105c:	f002 ff40 	bl	8013ee0 <__s2b>
 8011060:	9007      	str	r0, [sp, #28]
 8011062:	2800      	cmp	r0, #0
 8011064:	f43f af0a 	beq.w	8010e7c <_strtod_l+0x42c>
 8011068:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801106a:	1b3f      	subs	r7, r7, r4
 801106c:	2b00      	cmp	r3, #0
 801106e:	bfb4      	ite	lt
 8011070:	463b      	movlt	r3, r7
 8011072:	2300      	movge	r3, #0
 8011074:	930a      	str	r3, [sp, #40]	@ 0x28
 8011076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011078:	ed9f bb89 	vldr	d11, [pc, #548]	@ 80112a0 <_strtod_l+0x850>
 801107c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8011080:	2400      	movs	r4, #0
 8011082:	930d      	str	r3, [sp, #52]	@ 0x34
 8011084:	4625      	mov	r5, r4
 8011086:	9b07      	ldr	r3, [sp, #28]
 8011088:	9805      	ldr	r0, [sp, #20]
 801108a:	6859      	ldr	r1, [r3, #4]
 801108c:	f002 fe80 	bl	8013d90 <_Balloc>
 8011090:	4606      	mov	r6, r0
 8011092:	2800      	cmp	r0, #0
 8011094:	f43f aef6 	beq.w	8010e84 <_strtod_l+0x434>
 8011098:	9b07      	ldr	r3, [sp, #28]
 801109a:	691a      	ldr	r2, [r3, #16]
 801109c:	ec4b ab19 	vmov	d9, sl, fp
 80110a0:	3202      	adds	r2, #2
 80110a2:	f103 010c 	add.w	r1, r3, #12
 80110a6:	0092      	lsls	r2, r2, #2
 80110a8:	300c      	adds	r0, #12
 80110aa:	f001 fcd5 	bl	8012a58 <memcpy>
 80110ae:	eeb0 0b49 	vmov.f64	d0, d9
 80110b2:	9805      	ldr	r0, [sp, #20]
 80110b4:	aa14      	add	r2, sp, #80	@ 0x50
 80110b6:	a913      	add	r1, sp, #76	@ 0x4c
 80110b8:	f003 fa46 	bl	8014548 <__d2b>
 80110bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80110be:	2800      	cmp	r0, #0
 80110c0:	f43f aee0 	beq.w	8010e84 <_strtod_l+0x434>
 80110c4:	9805      	ldr	r0, [sp, #20]
 80110c6:	2101      	movs	r1, #1
 80110c8:	f002 ffa0 	bl	801400c <__i2b>
 80110cc:	4605      	mov	r5, r0
 80110ce:	b940      	cbnz	r0, 80110e2 <_strtod_l+0x692>
 80110d0:	2500      	movs	r5, #0
 80110d2:	e6d7      	b.n	8010e84 <_strtod_l+0x434>
 80110d4:	f04f 31ff 	mov.w	r1, #4294967295
 80110d8:	fa01 f202 	lsl.w	r2, r1, r2
 80110dc:	ea02 0a0a 	and.w	sl, r2, sl
 80110e0:	e7b0      	b.n	8011044 <_strtod_l+0x5f4>
 80110e2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 80110e4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80110e6:	2f00      	cmp	r7, #0
 80110e8:	bfab      	itete	ge
 80110ea:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 80110ec:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 80110ee:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 80110f2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 80110f6:	bfac      	ite	ge
 80110f8:	eb07 0903 	addge.w	r9, r7, r3
 80110fc:	eba3 0807 	sublt.w	r8, r3, r7
 8011100:	9b06      	ldr	r3, [sp, #24]
 8011102:	1aff      	subs	r7, r7, r3
 8011104:	4417      	add	r7, r2
 8011106:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801110a:	4a6a      	ldr	r2, [pc, #424]	@ (80112b4 <_strtod_l+0x864>)
 801110c:	3f01      	subs	r7, #1
 801110e:	4297      	cmp	r7, r2
 8011110:	da51      	bge.n	80111b6 <_strtod_l+0x766>
 8011112:	1bd1      	subs	r1, r2, r7
 8011114:	291f      	cmp	r1, #31
 8011116:	eba3 0301 	sub.w	r3, r3, r1
 801111a:	f04f 0201 	mov.w	r2, #1
 801111e:	dc3e      	bgt.n	801119e <_strtod_l+0x74e>
 8011120:	408a      	lsls	r2, r1
 8011122:	920c      	str	r2, [sp, #48]	@ 0x30
 8011124:	2200      	movs	r2, #0
 8011126:	920b      	str	r2, [sp, #44]	@ 0x2c
 8011128:	eb09 0703 	add.w	r7, r9, r3
 801112c:	4498      	add	r8, r3
 801112e:	9b06      	ldr	r3, [sp, #24]
 8011130:	45b9      	cmp	r9, r7
 8011132:	4498      	add	r8, r3
 8011134:	464b      	mov	r3, r9
 8011136:	bfa8      	it	ge
 8011138:	463b      	movge	r3, r7
 801113a:	4543      	cmp	r3, r8
 801113c:	bfa8      	it	ge
 801113e:	4643      	movge	r3, r8
 8011140:	2b00      	cmp	r3, #0
 8011142:	bfc2      	ittt	gt
 8011144:	1aff      	subgt	r7, r7, r3
 8011146:	eba8 0803 	subgt.w	r8, r8, r3
 801114a:	eba9 0903 	subgt.w	r9, r9, r3
 801114e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011150:	2b00      	cmp	r3, #0
 8011152:	dd16      	ble.n	8011182 <_strtod_l+0x732>
 8011154:	4629      	mov	r1, r5
 8011156:	9805      	ldr	r0, [sp, #20]
 8011158:	461a      	mov	r2, r3
 801115a:	f003 f80f 	bl	801417c <__pow5mult>
 801115e:	4605      	mov	r5, r0
 8011160:	2800      	cmp	r0, #0
 8011162:	d0b5      	beq.n	80110d0 <_strtod_l+0x680>
 8011164:	4601      	mov	r1, r0
 8011166:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011168:	9805      	ldr	r0, [sp, #20]
 801116a:	f002 ff65 	bl	8014038 <__multiply>
 801116e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8011170:	2800      	cmp	r0, #0
 8011172:	f43f ae87 	beq.w	8010e84 <_strtod_l+0x434>
 8011176:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011178:	9805      	ldr	r0, [sp, #20]
 801117a:	f002 fe49 	bl	8013e10 <_Bfree>
 801117e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011180:	9312      	str	r3, [sp, #72]	@ 0x48
 8011182:	2f00      	cmp	r7, #0
 8011184:	dc1b      	bgt.n	80111be <_strtod_l+0x76e>
 8011186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011188:	2b00      	cmp	r3, #0
 801118a:	dd21      	ble.n	80111d0 <_strtod_l+0x780>
 801118c:	4631      	mov	r1, r6
 801118e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011190:	9805      	ldr	r0, [sp, #20]
 8011192:	f002 fff3 	bl	801417c <__pow5mult>
 8011196:	4606      	mov	r6, r0
 8011198:	b9d0      	cbnz	r0, 80111d0 <_strtod_l+0x780>
 801119a:	2600      	movs	r6, #0
 801119c:	e672      	b.n	8010e84 <_strtod_l+0x434>
 801119e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80111a2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80111a6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80111aa:	37e2      	adds	r7, #226	@ 0xe2
 80111ac:	fa02 f107 	lsl.w	r1, r2, r7
 80111b0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80111b2:	920c      	str	r2, [sp, #48]	@ 0x30
 80111b4:	e7b8      	b.n	8011128 <_strtod_l+0x6d8>
 80111b6:	2200      	movs	r2, #0
 80111b8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80111ba:	2201      	movs	r2, #1
 80111bc:	e7f9      	b.n	80111b2 <_strtod_l+0x762>
 80111be:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80111c0:	9805      	ldr	r0, [sp, #20]
 80111c2:	463a      	mov	r2, r7
 80111c4:	f003 f834 	bl	8014230 <__lshift>
 80111c8:	9012      	str	r0, [sp, #72]	@ 0x48
 80111ca:	2800      	cmp	r0, #0
 80111cc:	d1db      	bne.n	8011186 <_strtod_l+0x736>
 80111ce:	e659      	b.n	8010e84 <_strtod_l+0x434>
 80111d0:	f1b8 0f00 	cmp.w	r8, #0
 80111d4:	dd07      	ble.n	80111e6 <_strtod_l+0x796>
 80111d6:	4631      	mov	r1, r6
 80111d8:	9805      	ldr	r0, [sp, #20]
 80111da:	4642      	mov	r2, r8
 80111dc:	f003 f828 	bl	8014230 <__lshift>
 80111e0:	4606      	mov	r6, r0
 80111e2:	2800      	cmp	r0, #0
 80111e4:	d0d9      	beq.n	801119a <_strtod_l+0x74a>
 80111e6:	f1b9 0f00 	cmp.w	r9, #0
 80111ea:	dd08      	ble.n	80111fe <_strtod_l+0x7ae>
 80111ec:	4629      	mov	r1, r5
 80111ee:	9805      	ldr	r0, [sp, #20]
 80111f0:	464a      	mov	r2, r9
 80111f2:	f003 f81d 	bl	8014230 <__lshift>
 80111f6:	4605      	mov	r5, r0
 80111f8:	2800      	cmp	r0, #0
 80111fa:	f43f ae43 	beq.w	8010e84 <_strtod_l+0x434>
 80111fe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011200:	9805      	ldr	r0, [sp, #20]
 8011202:	4632      	mov	r2, r6
 8011204:	f003 f89c 	bl	8014340 <__mdiff>
 8011208:	4604      	mov	r4, r0
 801120a:	2800      	cmp	r0, #0
 801120c:	f43f ae3a 	beq.w	8010e84 <_strtod_l+0x434>
 8011210:	2300      	movs	r3, #0
 8011212:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8011216:	60c3      	str	r3, [r0, #12]
 8011218:	4629      	mov	r1, r5
 801121a:	f003 f875 	bl	8014308 <__mcmp>
 801121e:	2800      	cmp	r0, #0
 8011220:	da4c      	bge.n	80112bc <_strtod_l+0x86c>
 8011222:	ea58 080a 	orrs.w	r8, r8, sl
 8011226:	d172      	bne.n	801130e <_strtod_l+0x8be>
 8011228:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801122c:	2b00      	cmp	r3, #0
 801122e:	d16e      	bne.n	801130e <_strtod_l+0x8be>
 8011230:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011234:	0d1b      	lsrs	r3, r3, #20
 8011236:	051b      	lsls	r3, r3, #20
 8011238:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801123c:	d967      	bls.n	801130e <_strtod_l+0x8be>
 801123e:	6963      	ldr	r3, [r4, #20]
 8011240:	b913      	cbnz	r3, 8011248 <_strtod_l+0x7f8>
 8011242:	6923      	ldr	r3, [r4, #16]
 8011244:	2b01      	cmp	r3, #1
 8011246:	dd62      	ble.n	801130e <_strtod_l+0x8be>
 8011248:	4621      	mov	r1, r4
 801124a:	2201      	movs	r2, #1
 801124c:	9805      	ldr	r0, [sp, #20]
 801124e:	f002 ffef 	bl	8014230 <__lshift>
 8011252:	4629      	mov	r1, r5
 8011254:	4604      	mov	r4, r0
 8011256:	f003 f857 	bl	8014308 <__mcmp>
 801125a:	2800      	cmp	r0, #0
 801125c:	dd57      	ble.n	801130e <_strtod_l+0x8be>
 801125e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011262:	9a06      	ldr	r2, [sp, #24]
 8011264:	0d1b      	lsrs	r3, r3, #20
 8011266:	051b      	lsls	r3, r3, #20
 8011268:	2a00      	cmp	r2, #0
 801126a:	d06e      	beq.n	801134a <_strtod_l+0x8fa>
 801126c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011270:	d86b      	bhi.n	801134a <_strtod_l+0x8fa>
 8011272:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8011276:	f67f ae99 	bls.w	8010fac <_strtod_l+0x55c>
 801127a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80112a8 <_strtod_l+0x858>
 801127e:	ec4b ab16 	vmov	d6, sl, fp
 8011282:	4b0d      	ldr	r3, [pc, #52]	@ (80112b8 <_strtod_l+0x868>)
 8011284:	ee26 7b07 	vmul.f64	d7, d6, d7
 8011288:	ee17 2a90 	vmov	r2, s15
 801128c:	4013      	ands	r3, r2
 801128e:	ec5b ab17 	vmov	sl, fp, d7
 8011292:	2b00      	cmp	r3, #0
 8011294:	f47f ae01 	bne.w	8010e9a <_strtod_l+0x44a>
 8011298:	9a05      	ldr	r2, [sp, #20]
 801129a:	2322      	movs	r3, #34	@ 0x22
 801129c:	6013      	str	r3, [r2, #0]
 801129e:	e5fc      	b.n	8010e9a <_strtod_l+0x44a>
 80112a0:	ffc00000 	.word	0xffc00000
 80112a4:	41dfffff 	.word	0x41dfffff
 80112a8:	00000000 	.word	0x00000000
 80112ac:	39500000 	.word	0x39500000
 80112b0:	08016468 	.word	0x08016468
 80112b4:	fffffc02 	.word	0xfffffc02
 80112b8:	7ff00000 	.word	0x7ff00000
 80112bc:	46d9      	mov	r9, fp
 80112be:	d15d      	bne.n	801137c <_strtod_l+0x92c>
 80112c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80112c4:	f1b8 0f00 	cmp.w	r8, #0
 80112c8:	d02a      	beq.n	8011320 <_strtod_l+0x8d0>
 80112ca:	4aa9      	ldr	r2, [pc, #676]	@ (8011570 <_strtod_l+0xb20>)
 80112cc:	4293      	cmp	r3, r2
 80112ce:	d12a      	bne.n	8011326 <_strtod_l+0x8d6>
 80112d0:	9b06      	ldr	r3, [sp, #24]
 80112d2:	4652      	mov	r2, sl
 80112d4:	b1fb      	cbz	r3, 8011316 <_strtod_l+0x8c6>
 80112d6:	4ba7      	ldr	r3, [pc, #668]	@ (8011574 <_strtod_l+0xb24>)
 80112d8:	ea0b 0303 	and.w	r3, fp, r3
 80112dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80112e0:	f04f 31ff 	mov.w	r1, #4294967295
 80112e4:	d81a      	bhi.n	801131c <_strtod_l+0x8cc>
 80112e6:	0d1b      	lsrs	r3, r3, #20
 80112e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80112ec:	fa01 f303 	lsl.w	r3, r1, r3
 80112f0:	429a      	cmp	r2, r3
 80112f2:	d118      	bne.n	8011326 <_strtod_l+0x8d6>
 80112f4:	4ba0      	ldr	r3, [pc, #640]	@ (8011578 <_strtod_l+0xb28>)
 80112f6:	4599      	cmp	r9, r3
 80112f8:	d102      	bne.n	8011300 <_strtod_l+0x8b0>
 80112fa:	3201      	adds	r2, #1
 80112fc:	f43f adc2 	beq.w	8010e84 <_strtod_l+0x434>
 8011300:	4b9c      	ldr	r3, [pc, #624]	@ (8011574 <_strtod_l+0xb24>)
 8011302:	ea09 0303 	and.w	r3, r9, r3
 8011306:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801130a:	f04f 0a00 	mov.w	sl, #0
 801130e:	9b06      	ldr	r3, [sp, #24]
 8011310:	2b00      	cmp	r3, #0
 8011312:	d1b2      	bne.n	801127a <_strtod_l+0x82a>
 8011314:	e5c1      	b.n	8010e9a <_strtod_l+0x44a>
 8011316:	f04f 33ff 	mov.w	r3, #4294967295
 801131a:	e7e9      	b.n	80112f0 <_strtod_l+0x8a0>
 801131c:	460b      	mov	r3, r1
 801131e:	e7e7      	b.n	80112f0 <_strtod_l+0x8a0>
 8011320:	ea53 030a 	orrs.w	r3, r3, sl
 8011324:	d09b      	beq.n	801125e <_strtod_l+0x80e>
 8011326:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011328:	b1c3      	cbz	r3, 801135c <_strtod_l+0x90c>
 801132a:	ea13 0f09 	tst.w	r3, r9
 801132e:	d0ee      	beq.n	801130e <_strtod_l+0x8be>
 8011330:	9a06      	ldr	r2, [sp, #24]
 8011332:	4650      	mov	r0, sl
 8011334:	4659      	mov	r1, fp
 8011336:	f1b8 0f00 	cmp.w	r8, #0
 801133a:	d013      	beq.n	8011364 <_strtod_l+0x914>
 801133c:	f7ff fb6e 	bl	8010a1c <sulp>
 8011340:	ee39 7b00 	vadd.f64	d7, d9, d0
 8011344:	ec5b ab17 	vmov	sl, fp, d7
 8011348:	e7e1      	b.n	801130e <_strtod_l+0x8be>
 801134a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801134e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8011352:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8011356:	f04f 3aff 	mov.w	sl, #4294967295
 801135a:	e7d8      	b.n	801130e <_strtod_l+0x8be>
 801135c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801135e:	ea13 0f0a 	tst.w	r3, sl
 8011362:	e7e4      	b.n	801132e <_strtod_l+0x8de>
 8011364:	f7ff fb5a 	bl	8010a1c <sulp>
 8011368:	ee39 0b40 	vsub.f64	d0, d9, d0
 801136c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8011370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011374:	ec5b ab10 	vmov	sl, fp, d0
 8011378:	d1c9      	bne.n	801130e <_strtod_l+0x8be>
 801137a:	e617      	b.n	8010fac <_strtod_l+0x55c>
 801137c:	4629      	mov	r1, r5
 801137e:	4620      	mov	r0, r4
 8011380:	f003 f93a 	bl	80145f8 <__ratio>
 8011384:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8011388:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801138c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011390:	d85d      	bhi.n	801144e <_strtod_l+0x9fe>
 8011392:	f1b8 0f00 	cmp.w	r8, #0
 8011396:	d164      	bne.n	8011462 <_strtod_l+0xa12>
 8011398:	f1ba 0f00 	cmp.w	sl, #0
 801139c:	d14b      	bne.n	8011436 <_strtod_l+0x9e6>
 801139e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80113a2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d160      	bne.n	801146c <_strtod_l+0xa1c>
 80113aa:	eeb4 0bc8 	vcmpe.f64	d0, d8
 80113ae:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80113b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113b6:	d401      	bmi.n	80113bc <_strtod_l+0x96c>
 80113b8:	ee20 8b08 	vmul.f64	d8, d0, d8
 80113bc:	eeb1 ab48 	vneg.f64	d10, d8
 80113c0:	486c      	ldr	r0, [pc, #432]	@ (8011574 <_strtod_l+0xb24>)
 80113c2:	496e      	ldr	r1, [pc, #440]	@ (801157c <_strtod_l+0xb2c>)
 80113c4:	ea09 0700 	and.w	r7, r9, r0
 80113c8:	428f      	cmp	r7, r1
 80113ca:	ec53 2b1a 	vmov	r2, r3, d10
 80113ce:	d17d      	bne.n	80114cc <_strtod_l+0xa7c>
 80113d0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 80113d4:	ec4b ab1c 	vmov	d12, sl, fp
 80113d8:	eeb0 0b4c 	vmov.f64	d0, d12
 80113dc:	f003 f844 	bl	8014468 <__ulp>
 80113e0:	4864      	ldr	r0, [pc, #400]	@ (8011574 <_strtod_l+0xb24>)
 80113e2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 80113e6:	ee1c 3a90 	vmov	r3, s25
 80113ea:	4a65      	ldr	r2, [pc, #404]	@ (8011580 <_strtod_l+0xb30>)
 80113ec:	ea03 0100 	and.w	r1, r3, r0
 80113f0:	4291      	cmp	r1, r2
 80113f2:	ec5b ab1c 	vmov	sl, fp, d12
 80113f6:	d93c      	bls.n	8011472 <_strtod_l+0xa22>
 80113f8:	ee19 2a90 	vmov	r2, s19
 80113fc:	4b5e      	ldr	r3, [pc, #376]	@ (8011578 <_strtod_l+0xb28>)
 80113fe:	429a      	cmp	r2, r3
 8011400:	d104      	bne.n	801140c <_strtod_l+0x9bc>
 8011402:	ee19 3a10 	vmov	r3, s18
 8011406:	3301      	adds	r3, #1
 8011408:	f43f ad3c 	beq.w	8010e84 <_strtod_l+0x434>
 801140c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8011578 <_strtod_l+0xb28>
 8011410:	f04f 3aff 	mov.w	sl, #4294967295
 8011414:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011416:	9805      	ldr	r0, [sp, #20]
 8011418:	f002 fcfa 	bl	8013e10 <_Bfree>
 801141c:	9805      	ldr	r0, [sp, #20]
 801141e:	4631      	mov	r1, r6
 8011420:	f002 fcf6 	bl	8013e10 <_Bfree>
 8011424:	9805      	ldr	r0, [sp, #20]
 8011426:	4629      	mov	r1, r5
 8011428:	f002 fcf2 	bl	8013e10 <_Bfree>
 801142c:	9805      	ldr	r0, [sp, #20]
 801142e:	4621      	mov	r1, r4
 8011430:	f002 fcee 	bl	8013e10 <_Bfree>
 8011434:	e627      	b.n	8011086 <_strtod_l+0x636>
 8011436:	f1ba 0f01 	cmp.w	sl, #1
 801143a:	d103      	bne.n	8011444 <_strtod_l+0x9f4>
 801143c:	f1bb 0f00 	cmp.w	fp, #0
 8011440:	f43f adb4 	beq.w	8010fac <_strtod_l+0x55c>
 8011444:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8011448:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801144c:	e7b8      	b.n	80113c0 <_strtod_l+0x970>
 801144e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8011452:	ee20 8b08 	vmul.f64	d8, d0, d8
 8011456:	f1b8 0f00 	cmp.w	r8, #0
 801145a:	d0af      	beq.n	80113bc <_strtod_l+0x96c>
 801145c:	eeb0 ab48 	vmov.f64	d10, d8
 8011460:	e7ae      	b.n	80113c0 <_strtod_l+0x970>
 8011462:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8011466:	eeb0 8b4a 	vmov.f64	d8, d10
 801146a:	e7a9      	b.n	80113c0 <_strtod_l+0x970>
 801146c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8011470:	e7a6      	b.n	80113c0 <_strtod_l+0x970>
 8011472:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8011476:	9b06      	ldr	r3, [sp, #24]
 8011478:	46d9      	mov	r9, fp
 801147a:	2b00      	cmp	r3, #0
 801147c:	d1ca      	bne.n	8011414 <_strtod_l+0x9c4>
 801147e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011482:	0d1b      	lsrs	r3, r3, #20
 8011484:	051b      	lsls	r3, r3, #20
 8011486:	429f      	cmp	r7, r3
 8011488:	d1c4      	bne.n	8011414 <_strtod_l+0x9c4>
 801148a:	ec51 0b18 	vmov	r0, r1, d8
 801148e:	f7ef f963 	bl	8000758 <__aeabi_d2lz>
 8011492:	f7ef f91b 	bl	80006cc <__aeabi_l2d>
 8011496:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801149a:	ec41 0b17 	vmov	d7, r0, r1
 801149e:	ea49 090a 	orr.w	r9, r9, sl
 80114a2:	ea59 0908 	orrs.w	r9, r9, r8
 80114a6:	ee38 8b47 	vsub.f64	d8, d8, d7
 80114aa:	d03c      	beq.n	8011526 <_strtod_l+0xad6>
 80114ac:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8011558 <_strtod_l+0xb08>
 80114b0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80114b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114b8:	f53f acef 	bmi.w	8010e9a <_strtod_l+0x44a>
 80114bc:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8011560 <_strtod_l+0xb10>
 80114c0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80114c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114c8:	dda4      	ble.n	8011414 <_strtod_l+0x9c4>
 80114ca:	e4e6      	b.n	8010e9a <_strtod_l+0x44a>
 80114cc:	9906      	ldr	r1, [sp, #24]
 80114ce:	b1e1      	cbz	r1, 801150a <_strtod_l+0xaba>
 80114d0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 80114d4:	d819      	bhi.n	801150a <_strtod_l+0xaba>
 80114d6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80114da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114de:	d811      	bhi.n	8011504 <_strtod_l+0xab4>
 80114e0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80114e4:	ee18 3a10 	vmov	r3, s16
 80114e8:	2b01      	cmp	r3, #1
 80114ea:	bf38      	it	cc
 80114ec:	2301      	movcc	r3, #1
 80114ee:	ee08 3a10 	vmov	s16, r3
 80114f2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80114f6:	f1b8 0f00 	cmp.w	r8, #0
 80114fa:	d111      	bne.n	8011520 <_strtod_l+0xad0>
 80114fc:	eeb1 7b48 	vneg.f64	d7, d8
 8011500:	ec53 2b17 	vmov	r2, r3, d7
 8011504:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8011508:	1bcb      	subs	r3, r1, r7
 801150a:	eeb0 0b49 	vmov.f64	d0, d9
 801150e:	ec43 2b1a 	vmov	d10, r2, r3
 8011512:	f002 ffa9 	bl	8014468 <__ulp>
 8011516:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801151a:	ec5b ab19 	vmov	sl, fp, d9
 801151e:	e7aa      	b.n	8011476 <_strtod_l+0xa26>
 8011520:	eeb0 7b48 	vmov.f64	d7, d8
 8011524:	e7ec      	b.n	8011500 <_strtod_l+0xab0>
 8011526:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8011568 <_strtod_l+0xb18>
 801152a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801152e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011532:	f57f af6f 	bpl.w	8011414 <_strtod_l+0x9c4>
 8011536:	e4b0      	b.n	8010e9a <_strtod_l+0x44a>
 8011538:	2300      	movs	r3, #0
 801153a:	9308      	str	r3, [sp, #32]
 801153c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801153e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011540:	6013      	str	r3, [r2, #0]
 8011542:	f7ff bac4 	b.w	8010ace <_strtod_l+0x7e>
 8011546:	2a65      	cmp	r2, #101	@ 0x65
 8011548:	f43f abbf 	beq.w	8010cca <_strtod_l+0x27a>
 801154c:	2a45      	cmp	r2, #69	@ 0x45
 801154e:	f43f abbc 	beq.w	8010cca <_strtod_l+0x27a>
 8011552:	2101      	movs	r1, #1
 8011554:	f7ff bbf4 	b.w	8010d40 <_strtod_l+0x2f0>
 8011558:	94a03595 	.word	0x94a03595
 801155c:	3fdfffff 	.word	0x3fdfffff
 8011560:	35afe535 	.word	0x35afe535
 8011564:	3fe00000 	.word	0x3fe00000
 8011568:	94a03595 	.word	0x94a03595
 801156c:	3fcfffff 	.word	0x3fcfffff
 8011570:	000fffff 	.word	0x000fffff
 8011574:	7ff00000 	.word	0x7ff00000
 8011578:	7fefffff 	.word	0x7fefffff
 801157c:	7fe00000 	.word	0x7fe00000
 8011580:	7c9fffff 	.word	0x7c9fffff

08011584 <_strtod_r>:
 8011584:	4b01      	ldr	r3, [pc, #4]	@ (801158c <_strtod_r+0x8>)
 8011586:	f7ff ba63 	b.w	8010a50 <_strtod_l>
 801158a:	bf00      	nop
 801158c:	2400008c 	.word	0x2400008c

08011590 <strtof>:
 8011590:	b510      	push	{r4, lr}
 8011592:	4c21      	ldr	r4, [pc, #132]	@ (8011618 <strtof+0x88>)
 8011594:	4b21      	ldr	r3, [pc, #132]	@ (801161c <strtof+0x8c>)
 8011596:	460a      	mov	r2, r1
 8011598:	4601      	mov	r1, r0
 801159a:	6820      	ldr	r0, [r4, #0]
 801159c:	f7ff fa58 	bl	8010a50 <_strtod_l>
 80115a0:	eeb4 0b40 	vcmp.f64	d0, d0
 80115a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115a8:	eeb0 7b40 	vmov.f64	d7, d0
 80115ac:	d70d      	bvc.n	80115ca <strtof+0x3a>
 80115ae:	ee17 3a90 	vmov	r3, s15
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	481a      	ldr	r0, [pc, #104]	@ (8011620 <strtof+0x90>)
 80115b6:	da04      	bge.n	80115c2 <strtof+0x32>
 80115b8:	f001 fa66 	bl	8012a88 <nanf>
 80115bc:	eeb1 0a40 	vneg.f32	s0, s0
 80115c0:	bd10      	pop	{r4, pc}
 80115c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80115c6:	f001 ba5f 	b.w	8012a88 <nanf>
 80115ca:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80115ce:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8011624 <strtof+0x94>
 80115d2:	eeb0 6ac0 	vabs.f32	s12, s0
 80115d6:	eeb4 6a66 	vcmp.f32	s12, s13
 80115da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115de:	dd08      	ble.n	80115f2 <strtof+0x62>
 80115e0:	eeb0 6bc7 	vabs.f64	d6, d7
 80115e4:	ed9f 5b0a 	vldr	d5, [pc, #40]	@ 8011610 <strtof+0x80>
 80115e8:	eeb4 6b45 	vcmp.f64	d6, d5
 80115ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115f0:	dd0a      	ble.n	8011608 <strtof+0x78>
 80115f2:	ee10 3a10 	vmov	r3, s0
 80115f6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80115fa:	d1e1      	bne.n	80115c0 <strtof+0x30>
 80115fc:	ee17 2a90 	vmov	r2, s15
 8011600:	4b09      	ldr	r3, [pc, #36]	@ (8011628 <strtof+0x98>)
 8011602:	4013      	ands	r3, r2
 8011604:	2b00      	cmp	r3, #0
 8011606:	d0db      	beq.n	80115c0 <strtof+0x30>
 8011608:	6823      	ldr	r3, [r4, #0]
 801160a:	2222      	movs	r2, #34	@ 0x22
 801160c:	601a      	str	r2, [r3, #0]
 801160e:	e7d7      	b.n	80115c0 <strtof+0x30>
 8011610:	ffffffff 	.word	0xffffffff
 8011614:	7fefffff 	.word	0x7fefffff
 8011618:	240001f8 	.word	0x240001f8
 801161c:	2400008c 	.word	0x2400008c
 8011620:	08016439 	.word	0x08016439
 8011624:	7f7fffff 	.word	0x7f7fffff
 8011628:	7ff00000 	.word	0x7ff00000

0801162c <_strtoul_l.isra.0>:
 801162c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011630:	4e34      	ldr	r6, [pc, #208]	@ (8011704 <_strtoul_l.isra.0+0xd8>)
 8011632:	4686      	mov	lr, r0
 8011634:	460d      	mov	r5, r1
 8011636:	4628      	mov	r0, r5
 8011638:	f815 4b01 	ldrb.w	r4, [r5], #1
 801163c:	5d37      	ldrb	r7, [r6, r4]
 801163e:	f017 0708 	ands.w	r7, r7, #8
 8011642:	d1f8      	bne.n	8011636 <_strtoul_l.isra.0+0xa>
 8011644:	2c2d      	cmp	r4, #45	@ 0x2d
 8011646:	d110      	bne.n	801166a <_strtoul_l.isra.0+0x3e>
 8011648:	782c      	ldrb	r4, [r5, #0]
 801164a:	2701      	movs	r7, #1
 801164c:	1c85      	adds	r5, r0, #2
 801164e:	f033 0010 	bics.w	r0, r3, #16
 8011652:	d115      	bne.n	8011680 <_strtoul_l.isra.0+0x54>
 8011654:	2c30      	cmp	r4, #48	@ 0x30
 8011656:	d10d      	bne.n	8011674 <_strtoul_l.isra.0+0x48>
 8011658:	7828      	ldrb	r0, [r5, #0]
 801165a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801165e:	2858      	cmp	r0, #88	@ 0x58
 8011660:	d108      	bne.n	8011674 <_strtoul_l.isra.0+0x48>
 8011662:	786c      	ldrb	r4, [r5, #1]
 8011664:	3502      	adds	r5, #2
 8011666:	2310      	movs	r3, #16
 8011668:	e00a      	b.n	8011680 <_strtoul_l.isra.0+0x54>
 801166a:	2c2b      	cmp	r4, #43	@ 0x2b
 801166c:	bf04      	itt	eq
 801166e:	782c      	ldrbeq	r4, [r5, #0]
 8011670:	1c85      	addeq	r5, r0, #2
 8011672:	e7ec      	b.n	801164e <_strtoul_l.isra.0+0x22>
 8011674:	2b00      	cmp	r3, #0
 8011676:	d1f6      	bne.n	8011666 <_strtoul_l.isra.0+0x3a>
 8011678:	2c30      	cmp	r4, #48	@ 0x30
 801167a:	bf14      	ite	ne
 801167c:	230a      	movne	r3, #10
 801167e:	2308      	moveq	r3, #8
 8011680:	f04f 38ff 	mov.w	r8, #4294967295
 8011684:	2600      	movs	r6, #0
 8011686:	fbb8 f8f3 	udiv	r8, r8, r3
 801168a:	fb03 f908 	mul.w	r9, r3, r8
 801168e:	ea6f 0909 	mvn.w	r9, r9
 8011692:	4630      	mov	r0, r6
 8011694:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8011698:	f1bc 0f09 	cmp.w	ip, #9
 801169c:	d810      	bhi.n	80116c0 <_strtoul_l.isra.0+0x94>
 801169e:	4664      	mov	r4, ip
 80116a0:	42a3      	cmp	r3, r4
 80116a2:	dd1e      	ble.n	80116e2 <_strtoul_l.isra.0+0xb6>
 80116a4:	f1b6 3fff 	cmp.w	r6, #4294967295
 80116a8:	d007      	beq.n	80116ba <_strtoul_l.isra.0+0x8e>
 80116aa:	4580      	cmp	r8, r0
 80116ac:	d316      	bcc.n	80116dc <_strtoul_l.isra.0+0xb0>
 80116ae:	d101      	bne.n	80116b4 <_strtoul_l.isra.0+0x88>
 80116b0:	45a1      	cmp	r9, r4
 80116b2:	db13      	blt.n	80116dc <_strtoul_l.isra.0+0xb0>
 80116b4:	fb00 4003 	mla	r0, r0, r3, r4
 80116b8:	2601      	movs	r6, #1
 80116ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 80116be:	e7e9      	b.n	8011694 <_strtoul_l.isra.0+0x68>
 80116c0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80116c4:	f1bc 0f19 	cmp.w	ip, #25
 80116c8:	d801      	bhi.n	80116ce <_strtoul_l.isra.0+0xa2>
 80116ca:	3c37      	subs	r4, #55	@ 0x37
 80116cc:	e7e8      	b.n	80116a0 <_strtoul_l.isra.0+0x74>
 80116ce:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80116d2:	f1bc 0f19 	cmp.w	ip, #25
 80116d6:	d804      	bhi.n	80116e2 <_strtoul_l.isra.0+0xb6>
 80116d8:	3c57      	subs	r4, #87	@ 0x57
 80116da:	e7e1      	b.n	80116a0 <_strtoul_l.isra.0+0x74>
 80116dc:	f04f 36ff 	mov.w	r6, #4294967295
 80116e0:	e7eb      	b.n	80116ba <_strtoul_l.isra.0+0x8e>
 80116e2:	1c73      	adds	r3, r6, #1
 80116e4:	d106      	bne.n	80116f4 <_strtoul_l.isra.0+0xc8>
 80116e6:	2322      	movs	r3, #34	@ 0x22
 80116e8:	f8ce 3000 	str.w	r3, [lr]
 80116ec:	4630      	mov	r0, r6
 80116ee:	b932      	cbnz	r2, 80116fe <_strtoul_l.isra.0+0xd2>
 80116f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80116f4:	b107      	cbz	r7, 80116f8 <_strtoul_l.isra.0+0xcc>
 80116f6:	4240      	negs	r0, r0
 80116f8:	2a00      	cmp	r2, #0
 80116fa:	d0f9      	beq.n	80116f0 <_strtoul_l.isra.0+0xc4>
 80116fc:	b106      	cbz	r6, 8011700 <_strtoul_l.isra.0+0xd4>
 80116fe:	1e69      	subs	r1, r5, #1
 8011700:	6011      	str	r1, [r2, #0]
 8011702:	e7f5      	b.n	80116f0 <_strtoul_l.isra.0+0xc4>
 8011704:	08016491 	.word	0x08016491

08011708 <strtoul>:
 8011708:	4613      	mov	r3, r2
 801170a:	460a      	mov	r2, r1
 801170c:	4601      	mov	r1, r0
 801170e:	4802      	ldr	r0, [pc, #8]	@ (8011718 <strtoul+0x10>)
 8011710:	6800      	ldr	r0, [r0, #0]
 8011712:	f7ff bf8b 	b.w	801162c <_strtoul_l.isra.0>
 8011716:	bf00      	nop
 8011718:	240001f8 	.word	0x240001f8

0801171c <__cvt>:
 801171c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801171e:	ed2d 8b02 	vpush	{d8}
 8011722:	eeb0 8b40 	vmov.f64	d8, d0
 8011726:	b085      	sub	sp, #20
 8011728:	4617      	mov	r7, r2
 801172a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801172c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801172e:	ee18 2a90 	vmov	r2, s17
 8011732:	f025 0520 	bic.w	r5, r5, #32
 8011736:	2a00      	cmp	r2, #0
 8011738:	bfb6      	itet	lt
 801173a:	222d      	movlt	r2, #45	@ 0x2d
 801173c:	2200      	movge	r2, #0
 801173e:	eeb1 8b40 	vneglt.f64	d8, d0
 8011742:	2d46      	cmp	r5, #70	@ 0x46
 8011744:	460c      	mov	r4, r1
 8011746:	701a      	strb	r2, [r3, #0]
 8011748:	d004      	beq.n	8011754 <__cvt+0x38>
 801174a:	2d45      	cmp	r5, #69	@ 0x45
 801174c:	d100      	bne.n	8011750 <__cvt+0x34>
 801174e:	3401      	adds	r4, #1
 8011750:	2102      	movs	r1, #2
 8011752:	e000      	b.n	8011756 <__cvt+0x3a>
 8011754:	2103      	movs	r1, #3
 8011756:	ab03      	add	r3, sp, #12
 8011758:	9301      	str	r3, [sp, #4]
 801175a:	ab02      	add	r3, sp, #8
 801175c:	9300      	str	r3, [sp, #0]
 801175e:	4622      	mov	r2, r4
 8011760:	4633      	mov	r3, r6
 8011762:	eeb0 0b48 	vmov.f64	d0, d8
 8011766:	f001 fa1f 	bl	8012ba8 <_dtoa_r>
 801176a:	2d47      	cmp	r5, #71	@ 0x47
 801176c:	d114      	bne.n	8011798 <__cvt+0x7c>
 801176e:	07fb      	lsls	r3, r7, #31
 8011770:	d50a      	bpl.n	8011788 <__cvt+0x6c>
 8011772:	1902      	adds	r2, r0, r4
 8011774:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801177c:	bf08      	it	eq
 801177e:	9203      	streq	r2, [sp, #12]
 8011780:	2130      	movs	r1, #48	@ 0x30
 8011782:	9b03      	ldr	r3, [sp, #12]
 8011784:	4293      	cmp	r3, r2
 8011786:	d319      	bcc.n	80117bc <__cvt+0xa0>
 8011788:	9b03      	ldr	r3, [sp, #12]
 801178a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801178c:	1a1b      	subs	r3, r3, r0
 801178e:	6013      	str	r3, [r2, #0]
 8011790:	b005      	add	sp, #20
 8011792:	ecbd 8b02 	vpop	{d8}
 8011796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011798:	2d46      	cmp	r5, #70	@ 0x46
 801179a:	eb00 0204 	add.w	r2, r0, r4
 801179e:	d1e9      	bne.n	8011774 <__cvt+0x58>
 80117a0:	7803      	ldrb	r3, [r0, #0]
 80117a2:	2b30      	cmp	r3, #48	@ 0x30
 80117a4:	d107      	bne.n	80117b6 <__cvt+0x9a>
 80117a6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80117aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117ae:	bf1c      	itt	ne
 80117b0:	f1c4 0401 	rsbne	r4, r4, #1
 80117b4:	6034      	strne	r4, [r6, #0]
 80117b6:	6833      	ldr	r3, [r6, #0]
 80117b8:	441a      	add	r2, r3
 80117ba:	e7db      	b.n	8011774 <__cvt+0x58>
 80117bc:	1c5c      	adds	r4, r3, #1
 80117be:	9403      	str	r4, [sp, #12]
 80117c0:	7019      	strb	r1, [r3, #0]
 80117c2:	e7de      	b.n	8011782 <__cvt+0x66>

080117c4 <__exponent>:
 80117c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80117c6:	2900      	cmp	r1, #0
 80117c8:	bfba      	itte	lt
 80117ca:	4249      	neglt	r1, r1
 80117cc:	232d      	movlt	r3, #45	@ 0x2d
 80117ce:	232b      	movge	r3, #43	@ 0x2b
 80117d0:	2909      	cmp	r1, #9
 80117d2:	7002      	strb	r2, [r0, #0]
 80117d4:	7043      	strb	r3, [r0, #1]
 80117d6:	dd29      	ble.n	801182c <__exponent+0x68>
 80117d8:	f10d 0307 	add.w	r3, sp, #7
 80117dc:	461d      	mov	r5, r3
 80117de:	270a      	movs	r7, #10
 80117e0:	461a      	mov	r2, r3
 80117e2:	fbb1 f6f7 	udiv	r6, r1, r7
 80117e6:	fb07 1416 	mls	r4, r7, r6, r1
 80117ea:	3430      	adds	r4, #48	@ 0x30
 80117ec:	f802 4c01 	strb.w	r4, [r2, #-1]
 80117f0:	460c      	mov	r4, r1
 80117f2:	2c63      	cmp	r4, #99	@ 0x63
 80117f4:	f103 33ff 	add.w	r3, r3, #4294967295
 80117f8:	4631      	mov	r1, r6
 80117fa:	dcf1      	bgt.n	80117e0 <__exponent+0x1c>
 80117fc:	3130      	adds	r1, #48	@ 0x30
 80117fe:	1e94      	subs	r4, r2, #2
 8011800:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011804:	1c41      	adds	r1, r0, #1
 8011806:	4623      	mov	r3, r4
 8011808:	42ab      	cmp	r3, r5
 801180a:	d30a      	bcc.n	8011822 <__exponent+0x5e>
 801180c:	f10d 0309 	add.w	r3, sp, #9
 8011810:	1a9b      	subs	r3, r3, r2
 8011812:	42ac      	cmp	r4, r5
 8011814:	bf88      	it	hi
 8011816:	2300      	movhi	r3, #0
 8011818:	3302      	adds	r3, #2
 801181a:	4403      	add	r3, r0
 801181c:	1a18      	subs	r0, r3, r0
 801181e:	b003      	add	sp, #12
 8011820:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011822:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011826:	f801 6f01 	strb.w	r6, [r1, #1]!
 801182a:	e7ed      	b.n	8011808 <__exponent+0x44>
 801182c:	2330      	movs	r3, #48	@ 0x30
 801182e:	3130      	adds	r1, #48	@ 0x30
 8011830:	7083      	strb	r3, [r0, #2]
 8011832:	70c1      	strb	r1, [r0, #3]
 8011834:	1d03      	adds	r3, r0, #4
 8011836:	e7f1      	b.n	801181c <__exponent+0x58>

08011838 <_printf_float>:
 8011838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801183c:	b08d      	sub	sp, #52	@ 0x34
 801183e:	460c      	mov	r4, r1
 8011840:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011844:	4616      	mov	r6, r2
 8011846:	461f      	mov	r7, r3
 8011848:	4605      	mov	r5, r0
 801184a:	f001 f823 	bl	8012894 <_localeconv_r>
 801184e:	f8d0 b000 	ldr.w	fp, [r0]
 8011852:	4658      	mov	r0, fp
 8011854:	f7ee fda4 	bl	80003a0 <strlen>
 8011858:	2300      	movs	r3, #0
 801185a:	930a      	str	r3, [sp, #40]	@ 0x28
 801185c:	f8d8 3000 	ldr.w	r3, [r8]
 8011860:	f894 9018 	ldrb.w	r9, [r4, #24]
 8011864:	6822      	ldr	r2, [r4, #0]
 8011866:	9005      	str	r0, [sp, #20]
 8011868:	3307      	adds	r3, #7
 801186a:	f023 0307 	bic.w	r3, r3, #7
 801186e:	f103 0108 	add.w	r1, r3, #8
 8011872:	f8c8 1000 	str.w	r1, [r8]
 8011876:	ed93 0b00 	vldr	d0, [r3]
 801187a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8011ad8 <_printf_float+0x2a0>
 801187e:	eeb0 7bc0 	vabs.f64	d7, d0
 8011882:	eeb4 7b46 	vcmp.f64	d7, d6
 8011886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801188a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801188e:	dd24      	ble.n	80118da <_printf_float+0xa2>
 8011890:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011898:	d502      	bpl.n	80118a0 <_printf_float+0x68>
 801189a:	232d      	movs	r3, #45	@ 0x2d
 801189c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80118a0:	498f      	ldr	r1, [pc, #572]	@ (8011ae0 <_printf_float+0x2a8>)
 80118a2:	4b90      	ldr	r3, [pc, #576]	@ (8011ae4 <_printf_float+0x2ac>)
 80118a4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80118a8:	bf8c      	ite	hi
 80118aa:	4688      	movhi	r8, r1
 80118ac:	4698      	movls	r8, r3
 80118ae:	f022 0204 	bic.w	r2, r2, #4
 80118b2:	2303      	movs	r3, #3
 80118b4:	6123      	str	r3, [r4, #16]
 80118b6:	6022      	str	r2, [r4, #0]
 80118b8:	f04f 0a00 	mov.w	sl, #0
 80118bc:	9700      	str	r7, [sp, #0]
 80118be:	4633      	mov	r3, r6
 80118c0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80118c2:	4621      	mov	r1, r4
 80118c4:	4628      	mov	r0, r5
 80118c6:	f000 f9d1 	bl	8011c6c <_printf_common>
 80118ca:	3001      	adds	r0, #1
 80118cc:	f040 8089 	bne.w	80119e2 <_printf_float+0x1aa>
 80118d0:	f04f 30ff 	mov.w	r0, #4294967295
 80118d4:	b00d      	add	sp, #52	@ 0x34
 80118d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118da:	eeb4 0b40 	vcmp.f64	d0, d0
 80118de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118e2:	d709      	bvc.n	80118f8 <_printf_float+0xc0>
 80118e4:	ee10 3a90 	vmov	r3, s1
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	bfbc      	itt	lt
 80118ec:	232d      	movlt	r3, #45	@ 0x2d
 80118ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80118f2:	497d      	ldr	r1, [pc, #500]	@ (8011ae8 <_printf_float+0x2b0>)
 80118f4:	4b7d      	ldr	r3, [pc, #500]	@ (8011aec <_printf_float+0x2b4>)
 80118f6:	e7d5      	b.n	80118a4 <_printf_float+0x6c>
 80118f8:	6863      	ldr	r3, [r4, #4]
 80118fa:	1c59      	adds	r1, r3, #1
 80118fc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8011900:	d139      	bne.n	8011976 <_printf_float+0x13e>
 8011902:	2306      	movs	r3, #6
 8011904:	6063      	str	r3, [r4, #4]
 8011906:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801190a:	2300      	movs	r3, #0
 801190c:	6022      	str	r2, [r4, #0]
 801190e:	9303      	str	r3, [sp, #12]
 8011910:	ab0a      	add	r3, sp, #40	@ 0x28
 8011912:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8011916:	ab09      	add	r3, sp, #36	@ 0x24
 8011918:	9300      	str	r3, [sp, #0]
 801191a:	6861      	ldr	r1, [r4, #4]
 801191c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011920:	4628      	mov	r0, r5
 8011922:	f7ff fefb 	bl	801171c <__cvt>
 8011926:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801192a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801192c:	4680      	mov	r8, r0
 801192e:	d129      	bne.n	8011984 <_printf_float+0x14c>
 8011930:	1cc8      	adds	r0, r1, #3
 8011932:	db02      	blt.n	801193a <_printf_float+0x102>
 8011934:	6863      	ldr	r3, [r4, #4]
 8011936:	4299      	cmp	r1, r3
 8011938:	dd41      	ble.n	80119be <_printf_float+0x186>
 801193a:	f1a9 0902 	sub.w	r9, r9, #2
 801193e:	fa5f f989 	uxtb.w	r9, r9
 8011942:	3901      	subs	r1, #1
 8011944:	464a      	mov	r2, r9
 8011946:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801194a:	9109      	str	r1, [sp, #36]	@ 0x24
 801194c:	f7ff ff3a 	bl	80117c4 <__exponent>
 8011950:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011952:	1813      	adds	r3, r2, r0
 8011954:	2a01      	cmp	r2, #1
 8011956:	4682      	mov	sl, r0
 8011958:	6123      	str	r3, [r4, #16]
 801195a:	dc02      	bgt.n	8011962 <_printf_float+0x12a>
 801195c:	6822      	ldr	r2, [r4, #0]
 801195e:	07d2      	lsls	r2, r2, #31
 8011960:	d501      	bpl.n	8011966 <_printf_float+0x12e>
 8011962:	3301      	adds	r3, #1
 8011964:	6123      	str	r3, [r4, #16]
 8011966:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801196a:	2b00      	cmp	r3, #0
 801196c:	d0a6      	beq.n	80118bc <_printf_float+0x84>
 801196e:	232d      	movs	r3, #45	@ 0x2d
 8011970:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011974:	e7a2      	b.n	80118bc <_printf_float+0x84>
 8011976:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801197a:	d1c4      	bne.n	8011906 <_printf_float+0xce>
 801197c:	2b00      	cmp	r3, #0
 801197e:	d1c2      	bne.n	8011906 <_printf_float+0xce>
 8011980:	2301      	movs	r3, #1
 8011982:	e7bf      	b.n	8011904 <_printf_float+0xcc>
 8011984:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8011988:	d9db      	bls.n	8011942 <_printf_float+0x10a>
 801198a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801198e:	d118      	bne.n	80119c2 <_printf_float+0x18a>
 8011990:	2900      	cmp	r1, #0
 8011992:	6863      	ldr	r3, [r4, #4]
 8011994:	dd0b      	ble.n	80119ae <_printf_float+0x176>
 8011996:	6121      	str	r1, [r4, #16]
 8011998:	b913      	cbnz	r3, 80119a0 <_printf_float+0x168>
 801199a:	6822      	ldr	r2, [r4, #0]
 801199c:	07d0      	lsls	r0, r2, #31
 801199e:	d502      	bpl.n	80119a6 <_printf_float+0x16e>
 80119a0:	3301      	adds	r3, #1
 80119a2:	440b      	add	r3, r1
 80119a4:	6123      	str	r3, [r4, #16]
 80119a6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80119a8:	f04f 0a00 	mov.w	sl, #0
 80119ac:	e7db      	b.n	8011966 <_printf_float+0x12e>
 80119ae:	b913      	cbnz	r3, 80119b6 <_printf_float+0x17e>
 80119b0:	6822      	ldr	r2, [r4, #0]
 80119b2:	07d2      	lsls	r2, r2, #31
 80119b4:	d501      	bpl.n	80119ba <_printf_float+0x182>
 80119b6:	3302      	adds	r3, #2
 80119b8:	e7f4      	b.n	80119a4 <_printf_float+0x16c>
 80119ba:	2301      	movs	r3, #1
 80119bc:	e7f2      	b.n	80119a4 <_printf_float+0x16c>
 80119be:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80119c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80119c4:	4299      	cmp	r1, r3
 80119c6:	db05      	blt.n	80119d4 <_printf_float+0x19c>
 80119c8:	6823      	ldr	r3, [r4, #0]
 80119ca:	6121      	str	r1, [r4, #16]
 80119cc:	07d8      	lsls	r0, r3, #31
 80119ce:	d5ea      	bpl.n	80119a6 <_printf_float+0x16e>
 80119d0:	1c4b      	adds	r3, r1, #1
 80119d2:	e7e7      	b.n	80119a4 <_printf_float+0x16c>
 80119d4:	2900      	cmp	r1, #0
 80119d6:	bfd4      	ite	le
 80119d8:	f1c1 0202 	rsble	r2, r1, #2
 80119dc:	2201      	movgt	r2, #1
 80119de:	4413      	add	r3, r2
 80119e0:	e7e0      	b.n	80119a4 <_printf_float+0x16c>
 80119e2:	6823      	ldr	r3, [r4, #0]
 80119e4:	055a      	lsls	r2, r3, #21
 80119e6:	d407      	bmi.n	80119f8 <_printf_float+0x1c0>
 80119e8:	6923      	ldr	r3, [r4, #16]
 80119ea:	4642      	mov	r2, r8
 80119ec:	4631      	mov	r1, r6
 80119ee:	4628      	mov	r0, r5
 80119f0:	47b8      	blx	r7
 80119f2:	3001      	adds	r0, #1
 80119f4:	d12a      	bne.n	8011a4c <_printf_float+0x214>
 80119f6:	e76b      	b.n	80118d0 <_printf_float+0x98>
 80119f8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80119fc:	f240 80e0 	bls.w	8011bc0 <_printf_float+0x388>
 8011a00:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8011a04:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a0c:	d133      	bne.n	8011a76 <_printf_float+0x23e>
 8011a0e:	4a38      	ldr	r2, [pc, #224]	@ (8011af0 <_printf_float+0x2b8>)
 8011a10:	2301      	movs	r3, #1
 8011a12:	4631      	mov	r1, r6
 8011a14:	4628      	mov	r0, r5
 8011a16:	47b8      	blx	r7
 8011a18:	3001      	adds	r0, #1
 8011a1a:	f43f af59 	beq.w	80118d0 <_printf_float+0x98>
 8011a1e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011a22:	4543      	cmp	r3, r8
 8011a24:	db02      	blt.n	8011a2c <_printf_float+0x1f4>
 8011a26:	6823      	ldr	r3, [r4, #0]
 8011a28:	07d8      	lsls	r0, r3, #31
 8011a2a:	d50f      	bpl.n	8011a4c <_printf_float+0x214>
 8011a2c:	9b05      	ldr	r3, [sp, #20]
 8011a2e:	465a      	mov	r2, fp
 8011a30:	4631      	mov	r1, r6
 8011a32:	4628      	mov	r0, r5
 8011a34:	47b8      	blx	r7
 8011a36:	3001      	adds	r0, #1
 8011a38:	f43f af4a 	beq.w	80118d0 <_printf_float+0x98>
 8011a3c:	f04f 0900 	mov.w	r9, #0
 8011a40:	f108 38ff 	add.w	r8, r8, #4294967295
 8011a44:	f104 0a1a 	add.w	sl, r4, #26
 8011a48:	45c8      	cmp	r8, r9
 8011a4a:	dc09      	bgt.n	8011a60 <_printf_float+0x228>
 8011a4c:	6823      	ldr	r3, [r4, #0]
 8011a4e:	079b      	lsls	r3, r3, #30
 8011a50:	f100 8107 	bmi.w	8011c62 <_printf_float+0x42a>
 8011a54:	68e0      	ldr	r0, [r4, #12]
 8011a56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011a58:	4298      	cmp	r0, r3
 8011a5a:	bfb8      	it	lt
 8011a5c:	4618      	movlt	r0, r3
 8011a5e:	e739      	b.n	80118d4 <_printf_float+0x9c>
 8011a60:	2301      	movs	r3, #1
 8011a62:	4652      	mov	r2, sl
 8011a64:	4631      	mov	r1, r6
 8011a66:	4628      	mov	r0, r5
 8011a68:	47b8      	blx	r7
 8011a6a:	3001      	adds	r0, #1
 8011a6c:	f43f af30 	beq.w	80118d0 <_printf_float+0x98>
 8011a70:	f109 0901 	add.w	r9, r9, #1
 8011a74:	e7e8      	b.n	8011a48 <_printf_float+0x210>
 8011a76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	dc3b      	bgt.n	8011af4 <_printf_float+0x2bc>
 8011a7c:	4a1c      	ldr	r2, [pc, #112]	@ (8011af0 <_printf_float+0x2b8>)
 8011a7e:	2301      	movs	r3, #1
 8011a80:	4631      	mov	r1, r6
 8011a82:	4628      	mov	r0, r5
 8011a84:	47b8      	blx	r7
 8011a86:	3001      	adds	r0, #1
 8011a88:	f43f af22 	beq.w	80118d0 <_printf_float+0x98>
 8011a8c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011a90:	ea59 0303 	orrs.w	r3, r9, r3
 8011a94:	d102      	bne.n	8011a9c <_printf_float+0x264>
 8011a96:	6823      	ldr	r3, [r4, #0]
 8011a98:	07d9      	lsls	r1, r3, #31
 8011a9a:	d5d7      	bpl.n	8011a4c <_printf_float+0x214>
 8011a9c:	9b05      	ldr	r3, [sp, #20]
 8011a9e:	465a      	mov	r2, fp
 8011aa0:	4631      	mov	r1, r6
 8011aa2:	4628      	mov	r0, r5
 8011aa4:	47b8      	blx	r7
 8011aa6:	3001      	adds	r0, #1
 8011aa8:	f43f af12 	beq.w	80118d0 <_printf_float+0x98>
 8011aac:	f04f 0a00 	mov.w	sl, #0
 8011ab0:	f104 0b1a 	add.w	fp, r4, #26
 8011ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ab6:	425b      	negs	r3, r3
 8011ab8:	4553      	cmp	r3, sl
 8011aba:	dc01      	bgt.n	8011ac0 <_printf_float+0x288>
 8011abc:	464b      	mov	r3, r9
 8011abe:	e794      	b.n	80119ea <_printf_float+0x1b2>
 8011ac0:	2301      	movs	r3, #1
 8011ac2:	465a      	mov	r2, fp
 8011ac4:	4631      	mov	r1, r6
 8011ac6:	4628      	mov	r0, r5
 8011ac8:	47b8      	blx	r7
 8011aca:	3001      	adds	r0, #1
 8011acc:	f43f af00 	beq.w	80118d0 <_printf_float+0x98>
 8011ad0:	f10a 0a01 	add.w	sl, sl, #1
 8011ad4:	e7ee      	b.n	8011ab4 <_printf_float+0x27c>
 8011ad6:	bf00      	nop
 8011ad8:	ffffffff 	.word	0xffffffff
 8011adc:	7fefffff 	.word	0x7fefffff
 8011ae0:	0801626a 	.word	0x0801626a
 8011ae4:	08016266 	.word	0x08016266
 8011ae8:	08016272 	.word	0x08016272
 8011aec:	0801626e 	.word	0x0801626e
 8011af0:	08016276 	.word	0x08016276
 8011af4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011af6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011afa:	4553      	cmp	r3, sl
 8011afc:	bfa8      	it	ge
 8011afe:	4653      	movge	r3, sl
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	4699      	mov	r9, r3
 8011b04:	dc37      	bgt.n	8011b76 <_printf_float+0x33e>
 8011b06:	2300      	movs	r3, #0
 8011b08:	9307      	str	r3, [sp, #28]
 8011b0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011b0e:	f104 021a 	add.w	r2, r4, #26
 8011b12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011b14:	9907      	ldr	r1, [sp, #28]
 8011b16:	9306      	str	r3, [sp, #24]
 8011b18:	eba3 0309 	sub.w	r3, r3, r9
 8011b1c:	428b      	cmp	r3, r1
 8011b1e:	dc31      	bgt.n	8011b84 <_printf_float+0x34c>
 8011b20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b22:	459a      	cmp	sl, r3
 8011b24:	dc3b      	bgt.n	8011b9e <_printf_float+0x366>
 8011b26:	6823      	ldr	r3, [r4, #0]
 8011b28:	07da      	lsls	r2, r3, #31
 8011b2a:	d438      	bmi.n	8011b9e <_printf_float+0x366>
 8011b2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b2e:	ebaa 0903 	sub.w	r9, sl, r3
 8011b32:	9b06      	ldr	r3, [sp, #24]
 8011b34:	ebaa 0303 	sub.w	r3, sl, r3
 8011b38:	4599      	cmp	r9, r3
 8011b3a:	bfa8      	it	ge
 8011b3c:	4699      	movge	r9, r3
 8011b3e:	f1b9 0f00 	cmp.w	r9, #0
 8011b42:	dc34      	bgt.n	8011bae <_printf_float+0x376>
 8011b44:	f04f 0800 	mov.w	r8, #0
 8011b48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011b4c:	f104 0b1a 	add.w	fp, r4, #26
 8011b50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b52:	ebaa 0303 	sub.w	r3, sl, r3
 8011b56:	eba3 0309 	sub.w	r3, r3, r9
 8011b5a:	4543      	cmp	r3, r8
 8011b5c:	f77f af76 	ble.w	8011a4c <_printf_float+0x214>
 8011b60:	2301      	movs	r3, #1
 8011b62:	465a      	mov	r2, fp
 8011b64:	4631      	mov	r1, r6
 8011b66:	4628      	mov	r0, r5
 8011b68:	47b8      	blx	r7
 8011b6a:	3001      	adds	r0, #1
 8011b6c:	f43f aeb0 	beq.w	80118d0 <_printf_float+0x98>
 8011b70:	f108 0801 	add.w	r8, r8, #1
 8011b74:	e7ec      	b.n	8011b50 <_printf_float+0x318>
 8011b76:	4642      	mov	r2, r8
 8011b78:	4631      	mov	r1, r6
 8011b7a:	4628      	mov	r0, r5
 8011b7c:	47b8      	blx	r7
 8011b7e:	3001      	adds	r0, #1
 8011b80:	d1c1      	bne.n	8011b06 <_printf_float+0x2ce>
 8011b82:	e6a5      	b.n	80118d0 <_printf_float+0x98>
 8011b84:	2301      	movs	r3, #1
 8011b86:	4631      	mov	r1, r6
 8011b88:	4628      	mov	r0, r5
 8011b8a:	9206      	str	r2, [sp, #24]
 8011b8c:	47b8      	blx	r7
 8011b8e:	3001      	adds	r0, #1
 8011b90:	f43f ae9e 	beq.w	80118d0 <_printf_float+0x98>
 8011b94:	9b07      	ldr	r3, [sp, #28]
 8011b96:	9a06      	ldr	r2, [sp, #24]
 8011b98:	3301      	adds	r3, #1
 8011b9a:	9307      	str	r3, [sp, #28]
 8011b9c:	e7b9      	b.n	8011b12 <_printf_float+0x2da>
 8011b9e:	9b05      	ldr	r3, [sp, #20]
 8011ba0:	465a      	mov	r2, fp
 8011ba2:	4631      	mov	r1, r6
 8011ba4:	4628      	mov	r0, r5
 8011ba6:	47b8      	blx	r7
 8011ba8:	3001      	adds	r0, #1
 8011baa:	d1bf      	bne.n	8011b2c <_printf_float+0x2f4>
 8011bac:	e690      	b.n	80118d0 <_printf_float+0x98>
 8011bae:	9a06      	ldr	r2, [sp, #24]
 8011bb0:	464b      	mov	r3, r9
 8011bb2:	4442      	add	r2, r8
 8011bb4:	4631      	mov	r1, r6
 8011bb6:	4628      	mov	r0, r5
 8011bb8:	47b8      	blx	r7
 8011bba:	3001      	adds	r0, #1
 8011bbc:	d1c2      	bne.n	8011b44 <_printf_float+0x30c>
 8011bbe:	e687      	b.n	80118d0 <_printf_float+0x98>
 8011bc0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8011bc4:	f1b9 0f01 	cmp.w	r9, #1
 8011bc8:	dc01      	bgt.n	8011bce <_printf_float+0x396>
 8011bca:	07db      	lsls	r3, r3, #31
 8011bcc:	d536      	bpl.n	8011c3c <_printf_float+0x404>
 8011bce:	2301      	movs	r3, #1
 8011bd0:	4642      	mov	r2, r8
 8011bd2:	4631      	mov	r1, r6
 8011bd4:	4628      	mov	r0, r5
 8011bd6:	47b8      	blx	r7
 8011bd8:	3001      	adds	r0, #1
 8011bda:	f43f ae79 	beq.w	80118d0 <_printf_float+0x98>
 8011bde:	9b05      	ldr	r3, [sp, #20]
 8011be0:	465a      	mov	r2, fp
 8011be2:	4631      	mov	r1, r6
 8011be4:	4628      	mov	r0, r5
 8011be6:	47b8      	blx	r7
 8011be8:	3001      	adds	r0, #1
 8011bea:	f43f ae71 	beq.w	80118d0 <_printf_float+0x98>
 8011bee:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8011bf2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bfa:	f109 39ff 	add.w	r9, r9, #4294967295
 8011bfe:	d018      	beq.n	8011c32 <_printf_float+0x3fa>
 8011c00:	464b      	mov	r3, r9
 8011c02:	f108 0201 	add.w	r2, r8, #1
 8011c06:	4631      	mov	r1, r6
 8011c08:	4628      	mov	r0, r5
 8011c0a:	47b8      	blx	r7
 8011c0c:	3001      	adds	r0, #1
 8011c0e:	d10c      	bne.n	8011c2a <_printf_float+0x3f2>
 8011c10:	e65e      	b.n	80118d0 <_printf_float+0x98>
 8011c12:	2301      	movs	r3, #1
 8011c14:	465a      	mov	r2, fp
 8011c16:	4631      	mov	r1, r6
 8011c18:	4628      	mov	r0, r5
 8011c1a:	47b8      	blx	r7
 8011c1c:	3001      	adds	r0, #1
 8011c1e:	f43f ae57 	beq.w	80118d0 <_printf_float+0x98>
 8011c22:	f108 0801 	add.w	r8, r8, #1
 8011c26:	45c8      	cmp	r8, r9
 8011c28:	dbf3      	blt.n	8011c12 <_printf_float+0x3da>
 8011c2a:	4653      	mov	r3, sl
 8011c2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011c30:	e6dc      	b.n	80119ec <_printf_float+0x1b4>
 8011c32:	f04f 0800 	mov.w	r8, #0
 8011c36:	f104 0b1a 	add.w	fp, r4, #26
 8011c3a:	e7f4      	b.n	8011c26 <_printf_float+0x3ee>
 8011c3c:	2301      	movs	r3, #1
 8011c3e:	4642      	mov	r2, r8
 8011c40:	e7e1      	b.n	8011c06 <_printf_float+0x3ce>
 8011c42:	2301      	movs	r3, #1
 8011c44:	464a      	mov	r2, r9
 8011c46:	4631      	mov	r1, r6
 8011c48:	4628      	mov	r0, r5
 8011c4a:	47b8      	blx	r7
 8011c4c:	3001      	adds	r0, #1
 8011c4e:	f43f ae3f 	beq.w	80118d0 <_printf_float+0x98>
 8011c52:	f108 0801 	add.w	r8, r8, #1
 8011c56:	68e3      	ldr	r3, [r4, #12]
 8011c58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011c5a:	1a5b      	subs	r3, r3, r1
 8011c5c:	4543      	cmp	r3, r8
 8011c5e:	dcf0      	bgt.n	8011c42 <_printf_float+0x40a>
 8011c60:	e6f8      	b.n	8011a54 <_printf_float+0x21c>
 8011c62:	f04f 0800 	mov.w	r8, #0
 8011c66:	f104 0919 	add.w	r9, r4, #25
 8011c6a:	e7f4      	b.n	8011c56 <_printf_float+0x41e>

08011c6c <_printf_common>:
 8011c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c70:	4616      	mov	r6, r2
 8011c72:	4698      	mov	r8, r3
 8011c74:	688a      	ldr	r2, [r1, #8]
 8011c76:	690b      	ldr	r3, [r1, #16]
 8011c78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011c7c:	4293      	cmp	r3, r2
 8011c7e:	bfb8      	it	lt
 8011c80:	4613      	movlt	r3, r2
 8011c82:	6033      	str	r3, [r6, #0]
 8011c84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011c88:	4607      	mov	r7, r0
 8011c8a:	460c      	mov	r4, r1
 8011c8c:	b10a      	cbz	r2, 8011c92 <_printf_common+0x26>
 8011c8e:	3301      	adds	r3, #1
 8011c90:	6033      	str	r3, [r6, #0]
 8011c92:	6823      	ldr	r3, [r4, #0]
 8011c94:	0699      	lsls	r1, r3, #26
 8011c96:	bf42      	ittt	mi
 8011c98:	6833      	ldrmi	r3, [r6, #0]
 8011c9a:	3302      	addmi	r3, #2
 8011c9c:	6033      	strmi	r3, [r6, #0]
 8011c9e:	6825      	ldr	r5, [r4, #0]
 8011ca0:	f015 0506 	ands.w	r5, r5, #6
 8011ca4:	d106      	bne.n	8011cb4 <_printf_common+0x48>
 8011ca6:	f104 0a19 	add.w	sl, r4, #25
 8011caa:	68e3      	ldr	r3, [r4, #12]
 8011cac:	6832      	ldr	r2, [r6, #0]
 8011cae:	1a9b      	subs	r3, r3, r2
 8011cb0:	42ab      	cmp	r3, r5
 8011cb2:	dc26      	bgt.n	8011d02 <_printf_common+0x96>
 8011cb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011cb8:	6822      	ldr	r2, [r4, #0]
 8011cba:	3b00      	subs	r3, #0
 8011cbc:	bf18      	it	ne
 8011cbe:	2301      	movne	r3, #1
 8011cc0:	0692      	lsls	r2, r2, #26
 8011cc2:	d42b      	bmi.n	8011d1c <_printf_common+0xb0>
 8011cc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011cc8:	4641      	mov	r1, r8
 8011cca:	4638      	mov	r0, r7
 8011ccc:	47c8      	blx	r9
 8011cce:	3001      	adds	r0, #1
 8011cd0:	d01e      	beq.n	8011d10 <_printf_common+0xa4>
 8011cd2:	6823      	ldr	r3, [r4, #0]
 8011cd4:	6922      	ldr	r2, [r4, #16]
 8011cd6:	f003 0306 	and.w	r3, r3, #6
 8011cda:	2b04      	cmp	r3, #4
 8011cdc:	bf02      	ittt	eq
 8011cde:	68e5      	ldreq	r5, [r4, #12]
 8011ce0:	6833      	ldreq	r3, [r6, #0]
 8011ce2:	1aed      	subeq	r5, r5, r3
 8011ce4:	68a3      	ldr	r3, [r4, #8]
 8011ce6:	bf0c      	ite	eq
 8011ce8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011cec:	2500      	movne	r5, #0
 8011cee:	4293      	cmp	r3, r2
 8011cf0:	bfc4      	itt	gt
 8011cf2:	1a9b      	subgt	r3, r3, r2
 8011cf4:	18ed      	addgt	r5, r5, r3
 8011cf6:	2600      	movs	r6, #0
 8011cf8:	341a      	adds	r4, #26
 8011cfa:	42b5      	cmp	r5, r6
 8011cfc:	d11a      	bne.n	8011d34 <_printf_common+0xc8>
 8011cfe:	2000      	movs	r0, #0
 8011d00:	e008      	b.n	8011d14 <_printf_common+0xa8>
 8011d02:	2301      	movs	r3, #1
 8011d04:	4652      	mov	r2, sl
 8011d06:	4641      	mov	r1, r8
 8011d08:	4638      	mov	r0, r7
 8011d0a:	47c8      	blx	r9
 8011d0c:	3001      	adds	r0, #1
 8011d0e:	d103      	bne.n	8011d18 <_printf_common+0xac>
 8011d10:	f04f 30ff 	mov.w	r0, #4294967295
 8011d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d18:	3501      	adds	r5, #1
 8011d1a:	e7c6      	b.n	8011caa <_printf_common+0x3e>
 8011d1c:	18e1      	adds	r1, r4, r3
 8011d1e:	1c5a      	adds	r2, r3, #1
 8011d20:	2030      	movs	r0, #48	@ 0x30
 8011d22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011d26:	4422      	add	r2, r4
 8011d28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011d2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011d30:	3302      	adds	r3, #2
 8011d32:	e7c7      	b.n	8011cc4 <_printf_common+0x58>
 8011d34:	2301      	movs	r3, #1
 8011d36:	4622      	mov	r2, r4
 8011d38:	4641      	mov	r1, r8
 8011d3a:	4638      	mov	r0, r7
 8011d3c:	47c8      	blx	r9
 8011d3e:	3001      	adds	r0, #1
 8011d40:	d0e6      	beq.n	8011d10 <_printf_common+0xa4>
 8011d42:	3601      	adds	r6, #1
 8011d44:	e7d9      	b.n	8011cfa <_printf_common+0x8e>
	...

08011d48 <_printf_i>:
 8011d48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011d4c:	7e0f      	ldrb	r7, [r1, #24]
 8011d4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011d50:	2f78      	cmp	r7, #120	@ 0x78
 8011d52:	4691      	mov	r9, r2
 8011d54:	4680      	mov	r8, r0
 8011d56:	460c      	mov	r4, r1
 8011d58:	469a      	mov	sl, r3
 8011d5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011d5e:	d807      	bhi.n	8011d70 <_printf_i+0x28>
 8011d60:	2f62      	cmp	r7, #98	@ 0x62
 8011d62:	d80a      	bhi.n	8011d7a <_printf_i+0x32>
 8011d64:	2f00      	cmp	r7, #0
 8011d66:	f000 80d1 	beq.w	8011f0c <_printf_i+0x1c4>
 8011d6a:	2f58      	cmp	r7, #88	@ 0x58
 8011d6c:	f000 80b8 	beq.w	8011ee0 <_printf_i+0x198>
 8011d70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011d74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011d78:	e03a      	b.n	8011df0 <_printf_i+0xa8>
 8011d7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011d7e:	2b15      	cmp	r3, #21
 8011d80:	d8f6      	bhi.n	8011d70 <_printf_i+0x28>
 8011d82:	a101      	add	r1, pc, #4	@ (adr r1, 8011d88 <_printf_i+0x40>)
 8011d84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011d88:	08011de1 	.word	0x08011de1
 8011d8c:	08011df5 	.word	0x08011df5
 8011d90:	08011d71 	.word	0x08011d71
 8011d94:	08011d71 	.word	0x08011d71
 8011d98:	08011d71 	.word	0x08011d71
 8011d9c:	08011d71 	.word	0x08011d71
 8011da0:	08011df5 	.word	0x08011df5
 8011da4:	08011d71 	.word	0x08011d71
 8011da8:	08011d71 	.word	0x08011d71
 8011dac:	08011d71 	.word	0x08011d71
 8011db0:	08011d71 	.word	0x08011d71
 8011db4:	08011ef3 	.word	0x08011ef3
 8011db8:	08011e1f 	.word	0x08011e1f
 8011dbc:	08011ead 	.word	0x08011ead
 8011dc0:	08011d71 	.word	0x08011d71
 8011dc4:	08011d71 	.word	0x08011d71
 8011dc8:	08011f15 	.word	0x08011f15
 8011dcc:	08011d71 	.word	0x08011d71
 8011dd0:	08011e1f 	.word	0x08011e1f
 8011dd4:	08011d71 	.word	0x08011d71
 8011dd8:	08011d71 	.word	0x08011d71
 8011ddc:	08011eb5 	.word	0x08011eb5
 8011de0:	6833      	ldr	r3, [r6, #0]
 8011de2:	1d1a      	adds	r2, r3, #4
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	6032      	str	r2, [r6, #0]
 8011de8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011dec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011df0:	2301      	movs	r3, #1
 8011df2:	e09c      	b.n	8011f2e <_printf_i+0x1e6>
 8011df4:	6833      	ldr	r3, [r6, #0]
 8011df6:	6820      	ldr	r0, [r4, #0]
 8011df8:	1d19      	adds	r1, r3, #4
 8011dfa:	6031      	str	r1, [r6, #0]
 8011dfc:	0606      	lsls	r6, r0, #24
 8011dfe:	d501      	bpl.n	8011e04 <_printf_i+0xbc>
 8011e00:	681d      	ldr	r5, [r3, #0]
 8011e02:	e003      	b.n	8011e0c <_printf_i+0xc4>
 8011e04:	0645      	lsls	r5, r0, #25
 8011e06:	d5fb      	bpl.n	8011e00 <_printf_i+0xb8>
 8011e08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011e0c:	2d00      	cmp	r5, #0
 8011e0e:	da03      	bge.n	8011e18 <_printf_i+0xd0>
 8011e10:	232d      	movs	r3, #45	@ 0x2d
 8011e12:	426d      	negs	r5, r5
 8011e14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011e18:	4858      	ldr	r0, [pc, #352]	@ (8011f7c <_printf_i+0x234>)
 8011e1a:	230a      	movs	r3, #10
 8011e1c:	e011      	b.n	8011e42 <_printf_i+0xfa>
 8011e1e:	6821      	ldr	r1, [r4, #0]
 8011e20:	6833      	ldr	r3, [r6, #0]
 8011e22:	0608      	lsls	r0, r1, #24
 8011e24:	f853 5b04 	ldr.w	r5, [r3], #4
 8011e28:	d402      	bmi.n	8011e30 <_printf_i+0xe8>
 8011e2a:	0649      	lsls	r1, r1, #25
 8011e2c:	bf48      	it	mi
 8011e2e:	b2ad      	uxthmi	r5, r5
 8011e30:	2f6f      	cmp	r7, #111	@ 0x6f
 8011e32:	4852      	ldr	r0, [pc, #328]	@ (8011f7c <_printf_i+0x234>)
 8011e34:	6033      	str	r3, [r6, #0]
 8011e36:	bf14      	ite	ne
 8011e38:	230a      	movne	r3, #10
 8011e3a:	2308      	moveq	r3, #8
 8011e3c:	2100      	movs	r1, #0
 8011e3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011e42:	6866      	ldr	r6, [r4, #4]
 8011e44:	60a6      	str	r6, [r4, #8]
 8011e46:	2e00      	cmp	r6, #0
 8011e48:	db05      	blt.n	8011e56 <_printf_i+0x10e>
 8011e4a:	6821      	ldr	r1, [r4, #0]
 8011e4c:	432e      	orrs	r6, r5
 8011e4e:	f021 0104 	bic.w	r1, r1, #4
 8011e52:	6021      	str	r1, [r4, #0]
 8011e54:	d04b      	beq.n	8011eee <_printf_i+0x1a6>
 8011e56:	4616      	mov	r6, r2
 8011e58:	fbb5 f1f3 	udiv	r1, r5, r3
 8011e5c:	fb03 5711 	mls	r7, r3, r1, r5
 8011e60:	5dc7      	ldrb	r7, [r0, r7]
 8011e62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011e66:	462f      	mov	r7, r5
 8011e68:	42bb      	cmp	r3, r7
 8011e6a:	460d      	mov	r5, r1
 8011e6c:	d9f4      	bls.n	8011e58 <_printf_i+0x110>
 8011e6e:	2b08      	cmp	r3, #8
 8011e70:	d10b      	bne.n	8011e8a <_printf_i+0x142>
 8011e72:	6823      	ldr	r3, [r4, #0]
 8011e74:	07df      	lsls	r7, r3, #31
 8011e76:	d508      	bpl.n	8011e8a <_printf_i+0x142>
 8011e78:	6923      	ldr	r3, [r4, #16]
 8011e7a:	6861      	ldr	r1, [r4, #4]
 8011e7c:	4299      	cmp	r1, r3
 8011e7e:	bfde      	ittt	le
 8011e80:	2330      	movle	r3, #48	@ 0x30
 8011e82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011e86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011e8a:	1b92      	subs	r2, r2, r6
 8011e8c:	6122      	str	r2, [r4, #16]
 8011e8e:	f8cd a000 	str.w	sl, [sp]
 8011e92:	464b      	mov	r3, r9
 8011e94:	aa03      	add	r2, sp, #12
 8011e96:	4621      	mov	r1, r4
 8011e98:	4640      	mov	r0, r8
 8011e9a:	f7ff fee7 	bl	8011c6c <_printf_common>
 8011e9e:	3001      	adds	r0, #1
 8011ea0:	d14a      	bne.n	8011f38 <_printf_i+0x1f0>
 8011ea2:	f04f 30ff 	mov.w	r0, #4294967295
 8011ea6:	b004      	add	sp, #16
 8011ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011eac:	6823      	ldr	r3, [r4, #0]
 8011eae:	f043 0320 	orr.w	r3, r3, #32
 8011eb2:	6023      	str	r3, [r4, #0]
 8011eb4:	4832      	ldr	r0, [pc, #200]	@ (8011f80 <_printf_i+0x238>)
 8011eb6:	2778      	movs	r7, #120	@ 0x78
 8011eb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011ebc:	6823      	ldr	r3, [r4, #0]
 8011ebe:	6831      	ldr	r1, [r6, #0]
 8011ec0:	061f      	lsls	r7, r3, #24
 8011ec2:	f851 5b04 	ldr.w	r5, [r1], #4
 8011ec6:	d402      	bmi.n	8011ece <_printf_i+0x186>
 8011ec8:	065f      	lsls	r7, r3, #25
 8011eca:	bf48      	it	mi
 8011ecc:	b2ad      	uxthmi	r5, r5
 8011ece:	6031      	str	r1, [r6, #0]
 8011ed0:	07d9      	lsls	r1, r3, #31
 8011ed2:	bf44      	itt	mi
 8011ed4:	f043 0320 	orrmi.w	r3, r3, #32
 8011ed8:	6023      	strmi	r3, [r4, #0]
 8011eda:	b11d      	cbz	r5, 8011ee4 <_printf_i+0x19c>
 8011edc:	2310      	movs	r3, #16
 8011ede:	e7ad      	b.n	8011e3c <_printf_i+0xf4>
 8011ee0:	4826      	ldr	r0, [pc, #152]	@ (8011f7c <_printf_i+0x234>)
 8011ee2:	e7e9      	b.n	8011eb8 <_printf_i+0x170>
 8011ee4:	6823      	ldr	r3, [r4, #0]
 8011ee6:	f023 0320 	bic.w	r3, r3, #32
 8011eea:	6023      	str	r3, [r4, #0]
 8011eec:	e7f6      	b.n	8011edc <_printf_i+0x194>
 8011eee:	4616      	mov	r6, r2
 8011ef0:	e7bd      	b.n	8011e6e <_printf_i+0x126>
 8011ef2:	6833      	ldr	r3, [r6, #0]
 8011ef4:	6825      	ldr	r5, [r4, #0]
 8011ef6:	6961      	ldr	r1, [r4, #20]
 8011ef8:	1d18      	adds	r0, r3, #4
 8011efa:	6030      	str	r0, [r6, #0]
 8011efc:	062e      	lsls	r6, r5, #24
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	d501      	bpl.n	8011f06 <_printf_i+0x1be>
 8011f02:	6019      	str	r1, [r3, #0]
 8011f04:	e002      	b.n	8011f0c <_printf_i+0x1c4>
 8011f06:	0668      	lsls	r0, r5, #25
 8011f08:	d5fb      	bpl.n	8011f02 <_printf_i+0x1ba>
 8011f0a:	8019      	strh	r1, [r3, #0]
 8011f0c:	2300      	movs	r3, #0
 8011f0e:	6123      	str	r3, [r4, #16]
 8011f10:	4616      	mov	r6, r2
 8011f12:	e7bc      	b.n	8011e8e <_printf_i+0x146>
 8011f14:	6833      	ldr	r3, [r6, #0]
 8011f16:	1d1a      	adds	r2, r3, #4
 8011f18:	6032      	str	r2, [r6, #0]
 8011f1a:	681e      	ldr	r6, [r3, #0]
 8011f1c:	6862      	ldr	r2, [r4, #4]
 8011f1e:	2100      	movs	r1, #0
 8011f20:	4630      	mov	r0, r6
 8011f22:	f7ee f9ed 	bl	8000300 <memchr>
 8011f26:	b108      	cbz	r0, 8011f2c <_printf_i+0x1e4>
 8011f28:	1b80      	subs	r0, r0, r6
 8011f2a:	6060      	str	r0, [r4, #4]
 8011f2c:	6863      	ldr	r3, [r4, #4]
 8011f2e:	6123      	str	r3, [r4, #16]
 8011f30:	2300      	movs	r3, #0
 8011f32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011f36:	e7aa      	b.n	8011e8e <_printf_i+0x146>
 8011f38:	6923      	ldr	r3, [r4, #16]
 8011f3a:	4632      	mov	r2, r6
 8011f3c:	4649      	mov	r1, r9
 8011f3e:	4640      	mov	r0, r8
 8011f40:	47d0      	blx	sl
 8011f42:	3001      	adds	r0, #1
 8011f44:	d0ad      	beq.n	8011ea2 <_printf_i+0x15a>
 8011f46:	6823      	ldr	r3, [r4, #0]
 8011f48:	079b      	lsls	r3, r3, #30
 8011f4a:	d413      	bmi.n	8011f74 <_printf_i+0x22c>
 8011f4c:	68e0      	ldr	r0, [r4, #12]
 8011f4e:	9b03      	ldr	r3, [sp, #12]
 8011f50:	4298      	cmp	r0, r3
 8011f52:	bfb8      	it	lt
 8011f54:	4618      	movlt	r0, r3
 8011f56:	e7a6      	b.n	8011ea6 <_printf_i+0x15e>
 8011f58:	2301      	movs	r3, #1
 8011f5a:	4632      	mov	r2, r6
 8011f5c:	4649      	mov	r1, r9
 8011f5e:	4640      	mov	r0, r8
 8011f60:	47d0      	blx	sl
 8011f62:	3001      	adds	r0, #1
 8011f64:	d09d      	beq.n	8011ea2 <_printf_i+0x15a>
 8011f66:	3501      	adds	r5, #1
 8011f68:	68e3      	ldr	r3, [r4, #12]
 8011f6a:	9903      	ldr	r1, [sp, #12]
 8011f6c:	1a5b      	subs	r3, r3, r1
 8011f6e:	42ab      	cmp	r3, r5
 8011f70:	dcf2      	bgt.n	8011f58 <_printf_i+0x210>
 8011f72:	e7eb      	b.n	8011f4c <_printf_i+0x204>
 8011f74:	2500      	movs	r5, #0
 8011f76:	f104 0619 	add.w	r6, r4, #25
 8011f7a:	e7f5      	b.n	8011f68 <_printf_i+0x220>
 8011f7c:	08016278 	.word	0x08016278
 8011f80:	08016289 	.word	0x08016289

08011f84 <_scanf_float>:
 8011f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f88:	b087      	sub	sp, #28
 8011f8a:	4691      	mov	r9, r2
 8011f8c:	9303      	str	r3, [sp, #12]
 8011f8e:	688b      	ldr	r3, [r1, #8]
 8011f90:	1e5a      	subs	r2, r3, #1
 8011f92:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011f96:	bf81      	itttt	hi
 8011f98:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011f9c:	eb03 0b05 	addhi.w	fp, r3, r5
 8011fa0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8011fa4:	608b      	strhi	r3, [r1, #8]
 8011fa6:	680b      	ldr	r3, [r1, #0]
 8011fa8:	460a      	mov	r2, r1
 8011faa:	f04f 0500 	mov.w	r5, #0
 8011fae:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8011fb2:	f842 3b1c 	str.w	r3, [r2], #28
 8011fb6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011fba:	4680      	mov	r8, r0
 8011fbc:	460c      	mov	r4, r1
 8011fbe:	bf98      	it	ls
 8011fc0:	f04f 0b00 	movls.w	fp, #0
 8011fc4:	9201      	str	r2, [sp, #4]
 8011fc6:	4616      	mov	r6, r2
 8011fc8:	46aa      	mov	sl, r5
 8011fca:	462f      	mov	r7, r5
 8011fcc:	9502      	str	r5, [sp, #8]
 8011fce:	68a2      	ldr	r2, [r4, #8]
 8011fd0:	b15a      	cbz	r2, 8011fea <_scanf_float+0x66>
 8011fd2:	f8d9 3000 	ldr.w	r3, [r9]
 8011fd6:	781b      	ldrb	r3, [r3, #0]
 8011fd8:	2b4e      	cmp	r3, #78	@ 0x4e
 8011fda:	d863      	bhi.n	80120a4 <_scanf_float+0x120>
 8011fdc:	2b40      	cmp	r3, #64	@ 0x40
 8011fde:	d83b      	bhi.n	8012058 <_scanf_float+0xd4>
 8011fe0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8011fe4:	b2c8      	uxtb	r0, r1
 8011fe6:	280e      	cmp	r0, #14
 8011fe8:	d939      	bls.n	801205e <_scanf_float+0xda>
 8011fea:	b11f      	cbz	r7, 8011ff4 <_scanf_float+0x70>
 8011fec:	6823      	ldr	r3, [r4, #0]
 8011fee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011ff2:	6023      	str	r3, [r4, #0]
 8011ff4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011ff8:	f1ba 0f01 	cmp.w	sl, #1
 8011ffc:	f200 8114 	bhi.w	8012228 <_scanf_float+0x2a4>
 8012000:	9b01      	ldr	r3, [sp, #4]
 8012002:	429e      	cmp	r6, r3
 8012004:	f200 8105 	bhi.w	8012212 <_scanf_float+0x28e>
 8012008:	2001      	movs	r0, #1
 801200a:	b007      	add	sp, #28
 801200c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012010:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8012014:	2a0d      	cmp	r2, #13
 8012016:	d8e8      	bhi.n	8011fea <_scanf_float+0x66>
 8012018:	a101      	add	r1, pc, #4	@ (adr r1, 8012020 <_scanf_float+0x9c>)
 801201a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801201e:	bf00      	nop
 8012020:	08012169 	.word	0x08012169
 8012024:	08011feb 	.word	0x08011feb
 8012028:	08011feb 	.word	0x08011feb
 801202c:	08011feb 	.word	0x08011feb
 8012030:	080121c5 	.word	0x080121c5
 8012034:	0801219f 	.word	0x0801219f
 8012038:	08011feb 	.word	0x08011feb
 801203c:	08011feb 	.word	0x08011feb
 8012040:	08012177 	.word	0x08012177
 8012044:	08011feb 	.word	0x08011feb
 8012048:	08011feb 	.word	0x08011feb
 801204c:	08011feb 	.word	0x08011feb
 8012050:	08011feb 	.word	0x08011feb
 8012054:	08012133 	.word	0x08012133
 8012058:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801205c:	e7da      	b.n	8012014 <_scanf_float+0x90>
 801205e:	290e      	cmp	r1, #14
 8012060:	d8c3      	bhi.n	8011fea <_scanf_float+0x66>
 8012062:	a001      	add	r0, pc, #4	@ (adr r0, 8012068 <_scanf_float+0xe4>)
 8012064:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012068:	08012123 	.word	0x08012123
 801206c:	08011feb 	.word	0x08011feb
 8012070:	08012123 	.word	0x08012123
 8012074:	080121b3 	.word	0x080121b3
 8012078:	08011feb 	.word	0x08011feb
 801207c:	080120c5 	.word	0x080120c5
 8012080:	08012109 	.word	0x08012109
 8012084:	08012109 	.word	0x08012109
 8012088:	08012109 	.word	0x08012109
 801208c:	08012109 	.word	0x08012109
 8012090:	08012109 	.word	0x08012109
 8012094:	08012109 	.word	0x08012109
 8012098:	08012109 	.word	0x08012109
 801209c:	08012109 	.word	0x08012109
 80120a0:	08012109 	.word	0x08012109
 80120a4:	2b6e      	cmp	r3, #110	@ 0x6e
 80120a6:	d809      	bhi.n	80120bc <_scanf_float+0x138>
 80120a8:	2b60      	cmp	r3, #96	@ 0x60
 80120aa:	d8b1      	bhi.n	8012010 <_scanf_float+0x8c>
 80120ac:	2b54      	cmp	r3, #84	@ 0x54
 80120ae:	d07b      	beq.n	80121a8 <_scanf_float+0x224>
 80120b0:	2b59      	cmp	r3, #89	@ 0x59
 80120b2:	d19a      	bne.n	8011fea <_scanf_float+0x66>
 80120b4:	2d07      	cmp	r5, #7
 80120b6:	d198      	bne.n	8011fea <_scanf_float+0x66>
 80120b8:	2508      	movs	r5, #8
 80120ba:	e02f      	b.n	801211c <_scanf_float+0x198>
 80120bc:	2b74      	cmp	r3, #116	@ 0x74
 80120be:	d073      	beq.n	80121a8 <_scanf_float+0x224>
 80120c0:	2b79      	cmp	r3, #121	@ 0x79
 80120c2:	e7f6      	b.n	80120b2 <_scanf_float+0x12e>
 80120c4:	6821      	ldr	r1, [r4, #0]
 80120c6:	05c8      	lsls	r0, r1, #23
 80120c8:	d51e      	bpl.n	8012108 <_scanf_float+0x184>
 80120ca:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80120ce:	6021      	str	r1, [r4, #0]
 80120d0:	3701      	adds	r7, #1
 80120d2:	f1bb 0f00 	cmp.w	fp, #0
 80120d6:	d003      	beq.n	80120e0 <_scanf_float+0x15c>
 80120d8:	3201      	adds	r2, #1
 80120da:	f10b 3bff 	add.w	fp, fp, #4294967295
 80120de:	60a2      	str	r2, [r4, #8]
 80120e0:	68a3      	ldr	r3, [r4, #8]
 80120e2:	3b01      	subs	r3, #1
 80120e4:	60a3      	str	r3, [r4, #8]
 80120e6:	6923      	ldr	r3, [r4, #16]
 80120e8:	3301      	adds	r3, #1
 80120ea:	6123      	str	r3, [r4, #16]
 80120ec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80120f0:	3b01      	subs	r3, #1
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	f8c9 3004 	str.w	r3, [r9, #4]
 80120f8:	f340 8082 	ble.w	8012200 <_scanf_float+0x27c>
 80120fc:	f8d9 3000 	ldr.w	r3, [r9]
 8012100:	3301      	adds	r3, #1
 8012102:	f8c9 3000 	str.w	r3, [r9]
 8012106:	e762      	b.n	8011fce <_scanf_float+0x4a>
 8012108:	eb1a 0105 	adds.w	r1, sl, r5
 801210c:	f47f af6d 	bne.w	8011fea <_scanf_float+0x66>
 8012110:	6822      	ldr	r2, [r4, #0]
 8012112:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8012116:	6022      	str	r2, [r4, #0]
 8012118:	460d      	mov	r5, r1
 801211a:	468a      	mov	sl, r1
 801211c:	f806 3b01 	strb.w	r3, [r6], #1
 8012120:	e7de      	b.n	80120e0 <_scanf_float+0x15c>
 8012122:	6822      	ldr	r2, [r4, #0]
 8012124:	0610      	lsls	r0, r2, #24
 8012126:	f57f af60 	bpl.w	8011fea <_scanf_float+0x66>
 801212a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801212e:	6022      	str	r2, [r4, #0]
 8012130:	e7f4      	b.n	801211c <_scanf_float+0x198>
 8012132:	f1ba 0f00 	cmp.w	sl, #0
 8012136:	d10c      	bne.n	8012152 <_scanf_float+0x1ce>
 8012138:	b977      	cbnz	r7, 8012158 <_scanf_float+0x1d4>
 801213a:	6822      	ldr	r2, [r4, #0]
 801213c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012140:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012144:	d108      	bne.n	8012158 <_scanf_float+0x1d4>
 8012146:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801214a:	6022      	str	r2, [r4, #0]
 801214c:	f04f 0a01 	mov.w	sl, #1
 8012150:	e7e4      	b.n	801211c <_scanf_float+0x198>
 8012152:	f1ba 0f02 	cmp.w	sl, #2
 8012156:	d050      	beq.n	80121fa <_scanf_float+0x276>
 8012158:	2d01      	cmp	r5, #1
 801215a:	d002      	beq.n	8012162 <_scanf_float+0x1de>
 801215c:	2d04      	cmp	r5, #4
 801215e:	f47f af44 	bne.w	8011fea <_scanf_float+0x66>
 8012162:	3501      	adds	r5, #1
 8012164:	b2ed      	uxtb	r5, r5
 8012166:	e7d9      	b.n	801211c <_scanf_float+0x198>
 8012168:	f1ba 0f01 	cmp.w	sl, #1
 801216c:	f47f af3d 	bne.w	8011fea <_scanf_float+0x66>
 8012170:	f04f 0a02 	mov.w	sl, #2
 8012174:	e7d2      	b.n	801211c <_scanf_float+0x198>
 8012176:	b975      	cbnz	r5, 8012196 <_scanf_float+0x212>
 8012178:	2f00      	cmp	r7, #0
 801217a:	f47f af37 	bne.w	8011fec <_scanf_float+0x68>
 801217e:	6822      	ldr	r2, [r4, #0]
 8012180:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012184:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012188:	f040 80fc 	bne.w	8012384 <_scanf_float+0x400>
 801218c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012190:	6022      	str	r2, [r4, #0]
 8012192:	2501      	movs	r5, #1
 8012194:	e7c2      	b.n	801211c <_scanf_float+0x198>
 8012196:	2d03      	cmp	r5, #3
 8012198:	d0e3      	beq.n	8012162 <_scanf_float+0x1de>
 801219a:	2d05      	cmp	r5, #5
 801219c:	e7df      	b.n	801215e <_scanf_float+0x1da>
 801219e:	2d02      	cmp	r5, #2
 80121a0:	f47f af23 	bne.w	8011fea <_scanf_float+0x66>
 80121a4:	2503      	movs	r5, #3
 80121a6:	e7b9      	b.n	801211c <_scanf_float+0x198>
 80121a8:	2d06      	cmp	r5, #6
 80121aa:	f47f af1e 	bne.w	8011fea <_scanf_float+0x66>
 80121ae:	2507      	movs	r5, #7
 80121b0:	e7b4      	b.n	801211c <_scanf_float+0x198>
 80121b2:	6822      	ldr	r2, [r4, #0]
 80121b4:	0591      	lsls	r1, r2, #22
 80121b6:	f57f af18 	bpl.w	8011fea <_scanf_float+0x66>
 80121ba:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80121be:	6022      	str	r2, [r4, #0]
 80121c0:	9702      	str	r7, [sp, #8]
 80121c2:	e7ab      	b.n	801211c <_scanf_float+0x198>
 80121c4:	6822      	ldr	r2, [r4, #0]
 80121c6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80121ca:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80121ce:	d005      	beq.n	80121dc <_scanf_float+0x258>
 80121d0:	0550      	lsls	r0, r2, #21
 80121d2:	f57f af0a 	bpl.w	8011fea <_scanf_float+0x66>
 80121d6:	2f00      	cmp	r7, #0
 80121d8:	f000 80d4 	beq.w	8012384 <_scanf_float+0x400>
 80121dc:	0591      	lsls	r1, r2, #22
 80121de:	bf58      	it	pl
 80121e0:	9902      	ldrpl	r1, [sp, #8]
 80121e2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80121e6:	bf58      	it	pl
 80121e8:	1a79      	subpl	r1, r7, r1
 80121ea:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80121ee:	bf58      	it	pl
 80121f0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80121f4:	6022      	str	r2, [r4, #0]
 80121f6:	2700      	movs	r7, #0
 80121f8:	e790      	b.n	801211c <_scanf_float+0x198>
 80121fa:	f04f 0a03 	mov.w	sl, #3
 80121fe:	e78d      	b.n	801211c <_scanf_float+0x198>
 8012200:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012204:	4649      	mov	r1, r9
 8012206:	4640      	mov	r0, r8
 8012208:	4798      	blx	r3
 801220a:	2800      	cmp	r0, #0
 801220c:	f43f aedf 	beq.w	8011fce <_scanf_float+0x4a>
 8012210:	e6eb      	b.n	8011fea <_scanf_float+0x66>
 8012212:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012216:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801221a:	464a      	mov	r2, r9
 801221c:	4640      	mov	r0, r8
 801221e:	4798      	blx	r3
 8012220:	6923      	ldr	r3, [r4, #16]
 8012222:	3b01      	subs	r3, #1
 8012224:	6123      	str	r3, [r4, #16]
 8012226:	e6eb      	b.n	8012000 <_scanf_float+0x7c>
 8012228:	1e6b      	subs	r3, r5, #1
 801222a:	2b06      	cmp	r3, #6
 801222c:	d824      	bhi.n	8012278 <_scanf_float+0x2f4>
 801222e:	2d02      	cmp	r5, #2
 8012230:	d836      	bhi.n	80122a0 <_scanf_float+0x31c>
 8012232:	9b01      	ldr	r3, [sp, #4]
 8012234:	429e      	cmp	r6, r3
 8012236:	f67f aee7 	bls.w	8012008 <_scanf_float+0x84>
 801223a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801223e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012242:	464a      	mov	r2, r9
 8012244:	4640      	mov	r0, r8
 8012246:	4798      	blx	r3
 8012248:	6923      	ldr	r3, [r4, #16]
 801224a:	3b01      	subs	r3, #1
 801224c:	6123      	str	r3, [r4, #16]
 801224e:	e7f0      	b.n	8012232 <_scanf_float+0x2ae>
 8012250:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012254:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012258:	464a      	mov	r2, r9
 801225a:	4640      	mov	r0, r8
 801225c:	4798      	blx	r3
 801225e:	6923      	ldr	r3, [r4, #16]
 8012260:	3b01      	subs	r3, #1
 8012262:	6123      	str	r3, [r4, #16]
 8012264:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012268:	fa5f fa8a 	uxtb.w	sl, sl
 801226c:	f1ba 0f02 	cmp.w	sl, #2
 8012270:	d1ee      	bne.n	8012250 <_scanf_float+0x2cc>
 8012272:	3d03      	subs	r5, #3
 8012274:	b2ed      	uxtb	r5, r5
 8012276:	1b76      	subs	r6, r6, r5
 8012278:	6823      	ldr	r3, [r4, #0]
 801227a:	05da      	lsls	r2, r3, #23
 801227c:	d530      	bpl.n	80122e0 <_scanf_float+0x35c>
 801227e:	055b      	lsls	r3, r3, #21
 8012280:	d511      	bpl.n	80122a6 <_scanf_float+0x322>
 8012282:	9b01      	ldr	r3, [sp, #4]
 8012284:	429e      	cmp	r6, r3
 8012286:	f67f aebf 	bls.w	8012008 <_scanf_float+0x84>
 801228a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801228e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012292:	464a      	mov	r2, r9
 8012294:	4640      	mov	r0, r8
 8012296:	4798      	blx	r3
 8012298:	6923      	ldr	r3, [r4, #16]
 801229a:	3b01      	subs	r3, #1
 801229c:	6123      	str	r3, [r4, #16]
 801229e:	e7f0      	b.n	8012282 <_scanf_float+0x2fe>
 80122a0:	46aa      	mov	sl, r5
 80122a2:	46b3      	mov	fp, r6
 80122a4:	e7de      	b.n	8012264 <_scanf_float+0x2e0>
 80122a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80122aa:	6923      	ldr	r3, [r4, #16]
 80122ac:	2965      	cmp	r1, #101	@ 0x65
 80122ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80122b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80122b6:	6123      	str	r3, [r4, #16]
 80122b8:	d00c      	beq.n	80122d4 <_scanf_float+0x350>
 80122ba:	2945      	cmp	r1, #69	@ 0x45
 80122bc:	d00a      	beq.n	80122d4 <_scanf_float+0x350>
 80122be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80122c2:	464a      	mov	r2, r9
 80122c4:	4640      	mov	r0, r8
 80122c6:	4798      	blx	r3
 80122c8:	6923      	ldr	r3, [r4, #16]
 80122ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80122ce:	3b01      	subs	r3, #1
 80122d0:	1eb5      	subs	r5, r6, #2
 80122d2:	6123      	str	r3, [r4, #16]
 80122d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80122d8:	464a      	mov	r2, r9
 80122da:	4640      	mov	r0, r8
 80122dc:	4798      	blx	r3
 80122de:	462e      	mov	r6, r5
 80122e0:	6822      	ldr	r2, [r4, #0]
 80122e2:	f012 0210 	ands.w	r2, r2, #16
 80122e6:	d001      	beq.n	80122ec <_scanf_float+0x368>
 80122e8:	2000      	movs	r0, #0
 80122ea:	e68e      	b.n	801200a <_scanf_float+0x86>
 80122ec:	7032      	strb	r2, [r6, #0]
 80122ee:	6823      	ldr	r3, [r4, #0]
 80122f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80122f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80122f8:	d123      	bne.n	8012342 <_scanf_float+0x3be>
 80122fa:	9b02      	ldr	r3, [sp, #8]
 80122fc:	429f      	cmp	r7, r3
 80122fe:	d00a      	beq.n	8012316 <_scanf_float+0x392>
 8012300:	1bda      	subs	r2, r3, r7
 8012302:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8012306:	429e      	cmp	r6, r3
 8012308:	bf28      	it	cs
 801230a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801230e:	491e      	ldr	r1, [pc, #120]	@ (8012388 <_scanf_float+0x404>)
 8012310:	4630      	mov	r0, r6
 8012312:	f000 f96f 	bl	80125f4 <siprintf>
 8012316:	9901      	ldr	r1, [sp, #4]
 8012318:	2200      	movs	r2, #0
 801231a:	4640      	mov	r0, r8
 801231c:	f7ff f932 	bl	8011584 <_strtod_r>
 8012320:	9b03      	ldr	r3, [sp, #12]
 8012322:	6821      	ldr	r1, [r4, #0]
 8012324:	681b      	ldr	r3, [r3, #0]
 8012326:	f011 0f02 	tst.w	r1, #2
 801232a:	f103 0204 	add.w	r2, r3, #4
 801232e:	d015      	beq.n	801235c <_scanf_float+0x3d8>
 8012330:	9903      	ldr	r1, [sp, #12]
 8012332:	600a      	str	r2, [r1, #0]
 8012334:	681b      	ldr	r3, [r3, #0]
 8012336:	ed83 0b00 	vstr	d0, [r3]
 801233a:	68e3      	ldr	r3, [r4, #12]
 801233c:	3301      	adds	r3, #1
 801233e:	60e3      	str	r3, [r4, #12]
 8012340:	e7d2      	b.n	80122e8 <_scanf_float+0x364>
 8012342:	9b04      	ldr	r3, [sp, #16]
 8012344:	2b00      	cmp	r3, #0
 8012346:	d0e6      	beq.n	8012316 <_scanf_float+0x392>
 8012348:	9905      	ldr	r1, [sp, #20]
 801234a:	230a      	movs	r3, #10
 801234c:	3101      	adds	r1, #1
 801234e:	4640      	mov	r0, r8
 8012350:	f002 fa40 	bl	80147d4 <_strtol_r>
 8012354:	9b04      	ldr	r3, [sp, #16]
 8012356:	9e05      	ldr	r6, [sp, #20]
 8012358:	1ac2      	subs	r2, r0, r3
 801235a:	e7d2      	b.n	8012302 <_scanf_float+0x37e>
 801235c:	f011 0f04 	tst.w	r1, #4
 8012360:	9903      	ldr	r1, [sp, #12]
 8012362:	600a      	str	r2, [r1, #0]
 8012364:	d1e6      	bne.n	8012334 <_scanf_float+0x3b0>
 8012366:	eeb4 0b40 	vcmp.f64	d0, d0
 801236a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801236e:	681d      	ldr	r5, [r3, #0]
 8012370:	d705      	bvc.n	801237e <_scanf_float+0x3fa>
 8012372:	4806      	ldr	r0, [pc, #24]	@ (801238c <_scanf_float+0x408>)
 8012374:	f000 fb88 	bl	8012a88 <nanf>
 8012378:	ed85 0a00 	vstr	s0, [r5]
 801237c:	e7dd      	b.n	801233a <_scanf_float+0x3b6>
 801237e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8012382:	e7f9      	b.n	8012378 <_scanf_float+0x3f4>
 8012384:	2700      	movs	r7, #0
 8012386:	e635      	b.n	8011ff4 <_scanf_float+0x70>
 8012388:	0801629a 	.word	0x0801629a
 801238c:	08016439 	.word	0x08016439

08012390 <std>:
 8012390:	2300      	movs	r3, #0
 8012392:	b510      	push	{r4, lr}
 8012394:	4604      	mov	r4, r0
 8012396:	e9c0 3300 	strd	r3, r3, [r0]
 801239a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801239e:	6083      	str	r3, [r0, #8]
 80123a0:	8181      	strh	r1, [r0, #12]
 80123a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80123a4:	81c2      	strh	r2, [r0, #14]
 80123a6:	6183      	str	r3, [r0, #24]
 80123a8:	4619      	mov	r1, r3
 80123aa:	2208      	movs	r2, #8
 80123ac:	305c      	adds	r0, #92	@ 0x5c
 80123ae:	f000 fa57 	bl	8012860 <memset>
 80123b2:	4b0d      	ldr	r3, [pc, #52]	@ (80123e8 <std+0x58>)
 80123b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80123b6:	4b0d      	ldr	r3, [pc, #52]	@ (80123ec <std+0x5c>)
 80123b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80123ba:	4b0d      	ldr	r3, [pc, #52]	@ (80123f0 <std+0x60>)
 80123bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80123be:	4b0d      	ldr	r3, [pc, #52]	@ (80123f4 <std+0x64>)
 80123c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80123c2:	4b0d      	ldr	r3, [pc, #52]	@ (80123f8 <std+0x68>)
 80123c4:	6224      	str	r4, [r4, #32]
 80123c6:	429c      	cmp	r4, r3
 80123c8:	d006      	beq.n	80123d8 <std+0x48>
 80123ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80123ce:	4294      	cmp	r4, r2
 80123d0:	d002      	beq.n	80123d8 <std+0x48>
 80123d2:	33d0      	adds	r3, #208	@ 0xd0
 80123d4:	429c      	cmp	r4, r3
 80123d6:	d105      	bne.n	80123e4 <std+0x54>
 80123d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80123dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80123e0:	f7f2 bc4b 	b.w	8004c7a <__retarget_lock_init_recursive>
 80123e4:	bd10      	pop	{r4, pc}
 80123e6:	bf00      	nop
 80123e8:	08012639 	.word	0x08012639
 80123ec:	0801265b 	.word	0x0801265b
 80123f0:	08012693 	.word	0x08012693
 80123f4:	080126b7 	.word	0x080126b7
 80123f8:	240197fc 	.word	0x240197fc

080123fc <stdio_exit_handler>:
 80123fc:	4a02      	ldr	r2, [pc, #8]	@ (8012408 <stdio_exit_handler+0xc>)
 80123fe:	4903      	ldr	r1, [pc, #12]	@ (801240c <stdio_exit_handler+0x10>)
 8012400:	4803      	ldr	r0, [pc, #12]	@ (8012410 <stdio_exit_handler+0x14>)
 8012402:	f000 b869 	b.w	80124d8 <_fwalk_sglue>
 8012406:	bf00      	nop
 8012408:	24000080 	.word	0x24000080
 801240c:	08014e2d 	.word	0x08014e2d
 8012410:	240001fc 	.word	0x240001fc

08012414 <cleanup_stdio>:
 8012414:	6841      	ldr	r1, [r0, #4]
 8012416:	4b0c      	ldr	r3, [pc, #48]	@ (8012448 <cleanup_stdio+0x34>)
 8012418:	4299      	cmp	r1, r3
 801241a:	b510      	push	{r4, lr}
 801241c:	4604      	mov	r4, r0
 801241e:	d001      	beq.n	8012424 <cleanup_stdio+0x10>
 8012420:	f002 fd04 	bl	8014e2c <_fflush_r>
 8012424:	68a1      	ldr	r1, [r4, #8]
 8012426:	4b09      	ldr	r3, [pc, #36]	@ (801244c <cleanup_stdio+0x38>)
 8012428:	4299      	cmp	r1, r3
 801242a:	d002      	beq.n	8012432 <cleanup_stdio+0x1e>
 801242c:	4620      	mov	r0, r4
 801242e:	f002 fcfd 	bl	8014e2c <_fflush_r>
 8012432:	68e1      	ldr	r1, [r4, #12]
 8012434:	4b06      	ldr	r3, [pc, #24]	@ (8012450 <cleanup_stdio+0x3c>)
 8012436:	4299      	cmp	r1, r3
 8012438:	d004      	beq.n	8012444 <cleanup_stdio+0x30>
 801243a:	4620      	mov	r0, r4
 801243c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012440:	f002 bcf4 	b.w	8014e2c <_fflush_r>
 8012444:	bd10      	pop	{r4, pc}
 8012446:	bf00      	nop
 8012448:	240197fc 	.word	0x240197fc
 801244c:	24019864 	.word	0x24019864
 8012450:	240198cc 	.word	0x240198cc

08012454 <global_stdio_init.part.0>:
 8012454:	b510      	push	{r4, lr}
 8012456:	4b0b      	ldr	r3, [pc, #44]	@ (8012484 <global_stdio_init.part.0+0x30>)
 8012458:	4c0b      	ldr	r4, [pc, #44]	@ (8012488 <global_stdio_init.part.0+0x34>)
 801245a:	4a0c      	ldr	r2, [pc, #48]	@ (801248c <global_stdio_init.part.0+0x38>)
 801245c:	601a      	str	r2, [r3, #0]
 801245e:	4620      	mov	r0, r4
 8012460:	2200      	movs	r2, #0
 8012462:	2104      	movs	r1, #4
 8012464:	f7ff ff94 	bl	8012390 <std>
 8012468:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801246c:	2201      	movs	r2, #1
 801246e:	2109      	movs	r1, #9
 8012470:	f7ff ff8e 	bl	8012390 <std>
 8012474:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012478:	2202      	movs	r2, #2
 801247a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801247e:	2112      	movs	r1, #18
 8012480:	f7ff bf86 	b.w	8012390 <std>
 8012484:	24019934 	.word	0x24019934
 8012488:	240197fc 	.word	0x240197fc
 801248c:	080123fd 	.word	0x080123fd

08012490 <__sfp_lock_acquire>:
 8012490:	4801      	ldr	r0, [pc, #4]	@ (8012498 <__sfp_lock_acquire+0x8>)
 8012492:	f7f2 bc19 	b.w	8004cc8 <__retarget_lock_acquire_recursive>
 8012496:	bf00      	nop
 8012498:	24000954 	.word	0x24000954

0801249c <__sfp_lock_release>:
 801249c:	4801      	ldr	r0, [pc, #4]	@ (80124a4 <__sfp_lock_release+0x8>)
 801249e:	f7f2 bc28 	b.w	8004cf2 <__retarget_lock_release_recursive>
 80124a2:	bf00      	nop
 80124a4:	24000954 	.word	0x24000954

080124a8 <__sinit>:
 80124a8:	b510      	push	{r4, lr}
 80124aa:	4604      	mov	r4, r0
 80124ac:	f7ff fff0 	bl	8012490 <__sfp_lock_acquire>
 80124b0:	6a23      	ldr	r3, [r4, #32]
 80124b2:	b11b      	cbz	r3, 80124bc <__sinit+0x14>
 80124b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124b8:	f7ff bff0 	b.w	801249c <__sfp_lock_release>
 80124bc:	4b04      	ldr	r3, [pc, #16]	@ (80124d0 <__sinit+0x28>)
 80124be:	6223      	str	r3, [r4, #32]
 80124c0:	4b04      	ldr	r3, [pc, #16]	@ (80124d4 <__sinit+0x2c>)
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	d1f5      	bne.n	80124b4 <__sinit+0xc>
 80124c8:	f7ff ffc4 	bl	8012454 <global_stdio_init.part.0>
 80124cc:	e7f2      	b.n	80124b4 <__sinit+0xc>
 80124ce:	bf00      	nop
 80124d0:	08012415 	.word	0x08012415
 80124d4:	24019934 	.word	0x24019934

080124d8 <_fwalk_sglue>:
 80124d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80124dc:	4607      	mov	r7, r0
 80124de:	4688      	mov	r8, r1
 80124e0:	4614      	mov	r4, r2
 80124e2:	2600      	movs	r6, #0
 80124e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80124e8:	f1b9 0901 	subs.w	r9, r9, #1
 80124ec:	d505      	bpl.n	80124fa <_fwalk_sglue+0x22>
 80124ee:	6824      	ldr	r4, [r4, #0]
 80124f0:	2c00      	cmp	r4, #0
 80124f2:	d1f7      	bne.n	80124e4 <_fwalk_sglue+0xc>
 80124f4:	4630      	mov	r0, r6
 80124f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124fa:	89ab      	ldrh	r3, [r5, #12]
 80124fc:	2b01      	cmp	r3, #1
 80124fe:	d907      	bls.n	8012510 <_fwalk_sglue+0x38>
 8012500:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012504:	3301      	adds	r3, #1
 8012506:	d003      	beq.n	8012510 <_fwalk_sglue+0x38>
 8012508:	4629      	mov	r1, r5
 801250a:	4638      	mov	r0, r7
 801250c:	47c0      	blx	r8
 801250e:	4306      	orrs	r6, r0
 8012510:	3568      	adds	r5, #104	@ 0x68
 8012512:	e7e9      	b.n	80124e8 <_fwalk_sglue+0x10>

08012514 <iprintf>:
 8012514:	b40f      	push	{r0, r1, r2, r3}
 8012516:	b507      	push	{r0, r1, r2, lr}
 8012518:	4906      	ldr	r1, [pc, #24]	@ (8012534 <iprintf+0x20>)
 801251a:	ab04      	add	r3, sp, #16
 801251c:	6808      	ldr	r0, [r1, #0]
 801251e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012522:	6881      	ldr	r1, [r0, #8]
 8012524:	9301      	str	r3, [sp, #4]
 8012526:	f002 fae5 	bl	8014af4 <_vfiprintf_r>
 801252a:	b003      	add	sp, #12
 801252c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012530:	b004      	add	sp, #16
 8012532:	4770      	bx	lr
 8012534:	240001f8 	.word	0x240001f8

08012538 <_puts_r>:
 8012538:	6a03      	ldr	r3, [r0, #32]
 801253a:	b570      	push	{r4, r5, r6, lr}
 801253c:	6884      	ldr	r4, [r0, #8]
 801253e:	4605      	mov	r5, r0
 8012540:	460e      	mov	r6, r1
 8012542:	b90b      	cbnz	r3, 8012548 <_puts_r+0x10>
 8012544:	f7ff ffb0 	bl	80124a8 <__sinit>
 8012548:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801254a:	07db      	lsls	r3, r3, #31
 801254c:	d405      	bmi.n	801255a <_puts_r+0x22>
 801254e:	89a3      	ldrh	r3, [r4, #12]
 8012550:	0598      	lsls	r0, r3, #22
 8012552:	d402      	bmi.n	801255a <_puts_r+0x22>
 8012554:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012556:	f7f2 fbb7 	bl	8004cc8 <__retarget_lock_acquire_recursive>
 801255a:	89a3      	ldrh	r3, [r4, #12]
 801255c:	0719      	lsls	r1, r3, #28
 801255e:	d502      	bpl.n	8012566 <_puts_r+0x2e>
 8012560:	6923      	ldr	r3, [r4, #16]
 8012562:	2b00      	cmp	r3, #0
 8012564:	d135      	bne.n	80125d2 <_puts_r+0x9a>
 8012566:	4621      	mov	r1, r4
 8012568:	4628      	mov	r0, r5
 801256a:	f000 f923 	bl	80127b4 <__swsetup_r>
 801256e:	b380      	cbz	r0, 80125d2 <_puts_r+0x9a>
 8012570:	f04f 35ff 	mov.w	r5, #4294967295
 8012574:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012576:	07da      	lsls	r2, r3, #31
 8012578:	d405      	bmi.n	8012586 <_puts_r+0x4e>
 801257a:	89a3      	ldrh	r3, [r4, #12]
 801257c:	059b      	lsls	r3, r3, #22
 801257e:	d402      	bmi.n	8012586 <_puts_r+0x4e>
 8012580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012582:	f7f2 fbb6 	bl	8004cf2 <__retarget_lock_release_recursive>
 8012586:	4628      	mov	r0, r5
 8012588:	bd70      	pop	{r4, r5, r6, pc}
 801258a:	2b00      	cmp	r3, #0
 801258c:	da04      	bge.n	8012598 <_puts_r+0x60>
 801258e:	69a2      	ldr	r2, [r4, #24]
 8012590:	429a      	cmp	r2, r3
 8012592:	dc17      	bgt.n	80125c4 <_puts_r+0x8c>
 8012594:	290a      	cmp	r1, #10
 8012596:	d015      	beq.n	80125c4 <_puts_r+0x8c>
 8012598:	6823      	ldr	r3, [r4, #0]
 801259a:	1c5a      	adds	r2, r3, #1
 801259c:	6022      	str	r2, [r4, #0]
 801259e:	7019      	strb	r1, [r3, #0]
 80125a0:	68a3      	ldr	r3, [r4, #8]
 80125a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80125a6:	3b01      	subs	r3, #1
 80125a8:	60a3      	str	r3, [r4, #8]
 80125aa:	2900      	cmp	r1, #0
 80125ac:	d1ed      	bne.n	801258a <_puts_r+0x52>
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	da11      	bge.n	80125d6 <_puts_r+0x9e>
 80125b2:	4622      	mov	r2, r4
 80125b4:	210a      	movs	r1, #10
 80125b6:	4628      	mov	r0, r5
 80125b8:	f000 f8be 	bl	8012738 <__swbuf_r>
 80125bc:	3001      	adds	r0, #1
 80125be:	d0d7      	beq.n	8012570 <_puts_r+0x38>
 80125c0:	250a      	movs	r5, #10
 80125c2:	e7d7      	b.n	8012574 <_puts_r+0x3c>
 80125c4:	4622      	mov	r2, r4
 80125c6:	4628      	mov	r0, r5
 80125c8:	f000 f8b6 	bl	8012738 <__swbuf_r>
 80125cc:	3001      	adds	r0, #1
 80125ce:	d1e7      	bne.n	80125a0 <_puts_r+0x68>
 80125d0:	e7ce      	b.n	8012570 <_puts_r+0x38>
 80125d2:	3e01      	subs	r6, #1
 80125d4:	e7e4      	b.n	80125a0 <_puts_r+0x68>
 80125d6:	6823      	ldr	r3, [r4, #0]
 80125d8:	1c5a      	adds	r2, r3, #1
 80125da:	6022      	str	r2, [r4, #0]
 80125dc:	220a      	movs	r2, #10
 80125de:	701a      	strb	r2, [r3, #0]
 80125e0:	e7ee      	b.n	80125c0 <_puts_r+0x88>
	...

080125e4 <puts>:
 80125e4:	4b02      	ldr	r3, [pc, #8]	@ (80125f0 <puts+0xc>)
 80125e6:	4601      	mov	r1, r0
 80125e8:	6818      	ldr	r0, [r3, #0]
 80125ea:	f7ff bfa5 	b.w	8012538 <_puts_r>
 80125ee:	bf00      	nop
 80125f0:	240001f8 	.word	0x240001f8

080125f4 <siprintf>:
 80125f4:	b40e      	push	{r1, r2, r3}
 80125f6:	b510      	push	{r4, lr}
 80125f8:	b09d      	sub	sp, #116	@ 0x74
 80125fa:	ab1f      	add	r3, sp, #124	@ 0x7c
 80125fc:	9002      	str	r0, [sp, #8]
 80125fe:	9006      	str	r0, [sp, #24]
 8012600:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012604:	480a      	ldr	r0, [pc, #40]	@ (8012630 <siprintf+0x3c>)
 8012606:	9107      	str	r1, [sp, #28]
 8012608:	9104      	str	r1, [sp, #16]
 801260a:	490a      	ldr	r1, [pc, #40]	@ (8012634 <siprintf+0x40>)
 801260c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012610:	9105      	str	r1, [sp, #20]
 8012612:	2400      	movs	r4, #0
 8012614:	a902      	add	r1, sp, #8
 8012616:	6800      	ldr	r0, [r0, #0]
 8012618:	9301      	str	r3, [sp, #4]
 801261a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801261c:	f002 f944 	bl	80148a8 <_svfiprintf_r>
 8012620:	9b02      	ldr	r3, [sp, #8]
 8012622:	701c      	strb	r4, [r3, #0]
 8012624:	b01d      	add	sp, #116	@ 0x74
 8012626:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801262a:	b003      	add	sp, #12
 801262c:	4770      	bx	lr
 801262e:	bf00      	nop
 8012630:	240001f8 	.word	0x240001f8
 8012634:	ffff0208 	.word	0xffff0208

08012638 <__sread>:
 8012638:	b510      	push	{r4, lr}
 801263a:	460c      	mov	r4, r1
 801263c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012640:	f000 f9ac 	bl	801299c <_read_r>
 8012644:	2800      	cmp	r0, #0
 8012646:	bfab      	itete	ge
 8012648:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801264a:	89a3      	ldrhlt	r3, [r4, #12]
 801264c:	181b      	addge	r3, r3, r0
 801264e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012652:	bfac      	ite	ge
 8012654:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012656:	81a3      	strhlt	r3, [r4, #12]
 8012658:	bd10      	pop	{r4, pc}

0801265a <__swrite>:
 801265a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801265e:	461f      	mov	r7, r3
 8012660:	898b      	ldrh	r3, [r1, #12]
 8012662:	05db      	lsls	r3, r3, #23
 8012664:	4605      	mov	r5, r0
 8012666:	460c      	mov	r4, r1
 8012668:	4616      	mov	r6, r2
 801266a:	d505      	bpl.n	8012678 <__swrite+0x1e>
 801266c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012670:	2302      	movs	r3, #2
 8012672:	2200      	movs	r2, #0
 8012674:	f000 f980 	bl	8012978 <_lseek_r>
 8012678:	89a3      	ldrh	r3, [r4, #12]
 801267a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801267e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012682:	81a3      	strh	r3, [r4, #12]
 8012684:	4632      	mov	r2, r6
 8012686:	463b      	mov	r3, r7
 8012688:	4628      	mov	r0, r5
 801268a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801268e:	f000 b9a7 	b.w	80129e0 <_write_r>

08012692 <__sseek>:
 8012692:	b510      	push	{r4, lr}
 8012694:	460c      	mov	r4, r1
 8012696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801269a:	f000 f96d 	bl	8012978 <_lseek_r>
 801269e:	1c43      	adds	r3, r0, #1
 80126a0:	89a3      	ldrh	r3, [r4, #12]
 80126a2:	bf15      	itete	ne
 80126a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80126a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80126aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80126ae:	81a3      	strheq	r3, [r4, #12]
 80126b0:	bf18      	it	ne
 80126b2:	81a3      	strhne	r3, [r4, #12]
 80126b4:	bd10      	pop	{r4, pc}

080126b6 <__sclose>:
 80126b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126ba:	f000 b8ef 	b.w	801289c <_close_r>

080126be <_vsniprintf_r>:
 80126be:	b530      	push	{r4, r5, lr}
 80126c0:	4614      	mov	r4, r2
 80126c2:	2c00      	cmp	r4, #0
 80126c4:	b09b      	sub	sp, #108	@ 0x6c
 80126c6:	4605      	mov	r5, r0
 80126c8:	461a      	mov	r2, r3
 80126ca:	da05      	bge.n	80126d8 <_vsniprintf_r+0x1a>
 80126cc:	238b      	movs	r3, #139	@ 0x8b
 80126ce:	6003      	str	r3, [r0, #0]
 80126d0:	f04f 30ff 	mov.w	r0, #4294967295
 80126d4:	b01b      	add	sp, #108	@ 0x6c
 80126d6:	bd30      	pop	{r4, r5, pc}
 80126d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80126dc:	f8ad 300c 	strh.w	r3, [sp, #12]
 80126e0:	f04f 0300 	mov.w	r3, #0
 80126e4:	9319      	str	r3, [sp, #100]	@ 0x64
 80126e6:	bf14      	ite	ne
 80126e8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80126ec:	4623      	moveq	r3, r4
 80126ee:	9302      	str	r3, [sp, #8]
 80126f0:	9305      	str	r3, [sp, #20]
 80126f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80126f6:	9100      	str	r1, [sp, #0]
 80126f8:	9104      	str	r1, [sp, #16]
 80126fa:	f8ad 300e 	strh.w	r3, [sp, #14]
 80126fe:	4669      	mov	r1, sp
 8012700:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8012702:	f002 f8d1 	bl	80148a8 <_svfiprintf_r>
 8012706:	1c43      	adds	r3, r0, #1
 8012708:	bfbc      	itt	lt
 801270a:	238b      	movlt	r3, #139	@ 0x8b
 801270c:	602b      	strlt	r3, [r5, #0]
 801270e:	2c00      	cmp	r4, #0
 8012710:	d0e0      	beq.n	80126d4 <_vsniprintf_r+0x16>
 8012712:	9b00      	ldr	r3, [sp, #0]
 8012714:	2200      	movs	r2, #0
 8012716:	701a      	strb	r2, [r3, #0]
 8012718:	e7dc      	b.n	80126d4 <_vsniprintf_r+0x16>
	...

0801271c <vsniprintf>:
 801271c:	b507      	push	{r0, r1, r2, lr}
 801271e:	9300      	str	r3, [sp, #0]
 8012720:	4613      	mov	r3, r2
 8012722:	460a      	mov	r2, r1
 8012724:	4601      	mov	r1, r0
 8012726:	4803      	ldr	r0, [pc, #12]	@ (8012734 <vsniprintf+0x18>)
 8012728:	6800      	ldr	r0, [r0, #0]
 801272a:	f7ff ffc8 	bl	80126be <_vsniprintf_r>
 801272e:	b003      	add	sp, #12
 8012730:	f85d fb04 	ldr.w	pc, [sp], #4
 8012734:	240001f8 	.word	0x240001f8

08012738 <__swbuf_r>:
 8012738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801273a:	460e      	mov	r6, r1
 801273c:	4614      	mov	r4, r2
 801273e:	4605      	mov	r5, r0
 8012740:	b118      	cbz	r0, 801274a <__swbuf_r+0x12>
 8012742:	6a03      	ldr	r3, [r0, #32]
 8012744:	b90b      	cbnz	r3, 801274a <__swbuf_r+0x12>
 8012746:	f7ff feaf 	bl	80124a8 <__sinit>
 801274a:	69a3      	ldr	r3, [r4, #24]
 801274c:	60a3      	str	r3, [r4, #8]
 801274e:	89a3      	ldrh	r3, [r4, #12]
 8012750:	071a      	lsls	r2, r3, #28
 8012752:	d501      	bpl.n	8012758 <__swbuf_r+0x20>
 8012754:	6923      	ldr	r3, [r4, #16]
 8012756:	b943      	cbnz	r3, 801276a <__swbuf_r+0x32>
 8012758:	4621      	mov	r1, r4
 801275a:	4628      	mov	r0, r5
 801275c:	f000 f82a 	bl	80127b4 <__swsetup_r>
 8012760:	b118      	cbz	r0, 801276a <__swbuf_r+0x32>
 8012762:	f04f 37ff 	mov.w	r7, #4294967295
 8012766:	4638      	mov	r0, r7
 8012768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801276a:	6823      	ldr	r3, [r4, #0]
 801276c:	6922      	ldr	r2, [r4, #16]
 801276e:	1a98      	subs	r0, r3, r2
 8012770:	6963      	ldr	r3, [r4, #20]
 8012772:	b2f6      	uxtb	r6, r6
 8012774:	4283      	cmp	r3, r0
 8012776:	4637      	mov	r7, r6
 8012778:	dc05      	bgt.n	8012786 <__swbuf_r+0x4e>
 801277a:	4621      	mov	r1, r4
 801277c:	4628      	mov	r0, r5
 801277e:	f002 fb55 	bl	8014e2c <_fflush_r>
 8012782:	2800      	cmp	r0, #0
 8012784:	d1ed      	bne.n	8012762 <__swbuf_r+0x2a>
 8012786:	68a3      	ldr	r3, [r4, #8]
 8012788:	3b01      	subs	r3, #1
 801278a:	60a3      	str	r3, [r4, #8]
 801278c:	6823      	ldr	r3, [r4, #0]
 801278e:	1c5a      	adds	r2, r3, #1
 8012790:	6022      	str	r2, [r4, #0]
 8012792:	701e      	strb	r6, [r3, #0]
 8012794:	6962      	ldr	r2, [r4, #20]
 8012796:	1c43      	adds	r3, r0, #1
 8012798:	429a      	cmp	r2, r3
 801279a:	d004      	beq.n	80127a6 <__swbuf_r+0x6e>
 801279c:	89a3      	ldrh	r3, [r4, #12]
 801279e:	07db      	lsls	r3, r3, #31
 80127a0:	d5e1      	bpl.n	8012766 <__swbuf_r+0x2e>
 80127a2:	2e0a      	cmp	r6, #10
 80127a4:	d1df      	bne.n	8012766 <__swbuf_r+0x2e>
 80127a6:	4621      	mov	r1, r4
 80127a8:	4628      	mov	r0, r5
 80127aa:	f002 fb3f 	bl	8014e2c <_fflush_r>
 80127ae:	2800      	cmp	r0, #0
 80127b0:	d0d9      	beq.n	8012766 <__swbuf_r+0x2e>
 80127b2:	e7d6      	b.n	8012762 <__swbuf_r+0x2a>

080127b4 <__swsetup_r>:
 80127b4:	b538      	push	{r3, r4, r5, lr}
 80127b6:	4b29      	ldr	r3, [pc, #164]	@ (801285c <__swsetup_r+0xa8>)
 80127b8:	4605      	mov	r5, r0
 80127ba:	6818      	ldr	r0, [r3, #0]
 80127bc:	460c      	mov	r4, r1
 80127be:	b118      	cbz	r0, 80127c8 <__swsetup_r+0x14>
 80127c0:	6a03      	ldr	r3, [r0, #32]
 80127c2:	b90b      	cbnz	r3, 80127c8 <__swsetup_r+0x14>
 80127c4:	f7ff fe70 	bl	80124a8 <__sinit>
 80127c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127cc:	0719      	lsls	r1, r3, #28
 80127ce:	d422      	bmi.n	8012816 <__swsetup_r+0x62>
 80127d0:	06da      	lsls	r2, r3, #27
 80127d2:	d407      	bmi.n	80127e4 <__swsetup_r+0x30>
 80127d4:	2209      	movs	r2, #9
 80127d6:	602a      	str	r2, [r5, #0]
 80127d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80127dc:	81a3      	strh	r3, [r4, #12]
 80127de:	f04f 30ff 	mov.w	r0, #4294967295
 80127e2:	e033      	b.n	801284c <__swsetup_r+0x98>
 80127e4:	0758      	lsls	r0, r3, #29
 80127e6:	d512      	bpl.n	801280e <__swsetup_r+0x5a>
 80127e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80127ea:	b141      	cbz	r1, 80127fe <__swsetup_r+0x4a>
 80127ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80127f0:	4299      	cmp	r1, r3
 80127f2:	d002      	beq.n	80127fa <__swsetup_r+0x46>
 80127f4:	4628      	mov	r0, r5
 80127f6:	f000 ff35 	bl	8013664 <_free_r>
 80127fa:	2300      	movs	r3, #0
 80127fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80127fe:	89a3      	ldrh	r3, [r4, #12]
 8012800:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012804:	81a3      	strh	r3, [r4, #12]
 8012806:	2300      	movs	r3, #0
 8012808:	6063      	str	r3, [r4, #4]
 801280a:	6923      	ldr	r3, [r4, #16]
 801280c:	6023      	str	r3, [r4, #0]
 801280e:	89a3      	ldrh	r3, [r4, #12]
 8012810:	f043 0308 	orr.w	r3, r3, #8
 8012814:	81a3      	strh	r3, [r4, #12]
 8012816:	6923      	ldr	r3, [r4, #16]
 8012818:	b94b      	cbnz	r3, 801282e <__swsetup_r+0x7a>
 801281a:	89a3      	ldrh	r3, [r4, #12]
 801281c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012820:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012824:	d003      	beq.n	801282e <__swsetup_r+0x7a>
 8012826:	4621      	mov	r1, r4
 8012828:	4628      	mov	r0, r5
 801282a:	f002 fb4d 	bl	8014ec8 <__smakebuf_r>
 801282e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012832:	f013 0201 	ands.w	r2, r3, #1
 8012836:	d00a      	beq.n	801284e <__swsetup_r+0x9a>
 8012838:	2200      	movs	r2, #0
 801283a:	60a2      	str	r2, [r4, #8]
 801283c:	6962      	ldr	r2, [r4, #20]
 801283e:	4252      	negs	r2, r2
 8012840:	61a2      	str	r2, [r4, #24]
 8012842:	6922      	ldr	r2, [r4, #16]
 8012844:	b942      	cbnz	r2, 8012858 <__swsetup_r+0xa4>
 8012846:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801284a:	d1c5      	bne.n	80127d8 <__swsetup_r+0x24>
 801284c:	bd38      	pop	{r3, r4, r5, pc}
 801284e:	0799      	lsls	r1, r3, #30
 8012850:	bf58      	it	pl
 8012852:	6962      	ldrpl	r2, [r4, #20]
 8012854:	60a2      	str	r2, [r4, #8]
 8012856:	e7f4      	b.n	8012842 <__swsetup_r+0x8e>
 8012858:	2000      	movs	r0, #0
 801285a:	e7f7      	b.n	801284c <__swsetup_r+0x98>
 801285c:	240001f8 	.word	0x240001f8

08012860 <memset>:
 8012860:	4402      	add	r2, r0
 8012862:	4603      	mov	r3, r0
 8012864:	4293      	cmp	r3, r2
 8012866:	d100      	bne.n	801286a <memset+0xa>
 8012868:	4770      	bx	lr
 801286a:	f803 1b01 	strb.w	r1, [r3], #1
 801286e:	e7f9      	b.n	8012864 <memset+0x4>

08012870 <strncmp>:
 8012870:	b510      	push	{r4, lr}
 8012872:	b16a      	cbz	r2, 8012890 <strncmp+0x20>
 8012874:	3901      	subs	r1, #1
 8012876:	1884      	adds	r4, r0, r2
 8012878:	f810 2b01 	ldrb.w	r2, [r0], #1
 801287c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8012880:	429a      	cmp	r2, r3
 8012882:	d103      	bne.n	801288c <strncmp+0x1c>
 8012884:	42a0      	cmp	r0, r4
 8012886:	d001      	beq.n	801288c <strncmp+0x1c>
 8012888:	2a00      	cmp	r2, #0
 801288a:	d1f5      	bne.n	8012878 <strncmp+0x8>
 801288c:	1ad0      	subs	r0, r2, r3
 801288e:	bd10      	pop	{r4, pc}
 8012890:	4610      	mov	r0, r2
 8012892:	e7fc      	b.n	801288e <strncmp+0x1e>

08012894 <_localeconv_r>:
 8012894:	4800      	ldr	r0, [pc, #0]	@ (8012898 <_localeconv_r+0x4>)
 8012896:	4770      	bx	lr
 8012898:	2400017c 	.word	0x2400017c

0801289c <_close_r>:
 801289c:	b538      	push	{r3, r4, r5, lr}
 801289e:	4d06      	ldr	r5, [pc, #24]	@ (80128b8 <_close_r+0x1c>)
 80128a0:	2300      	movs	r3, #0
 80128a2:	4604      	mov	r4, r0
 80128a4:	4608      	mov	r0, r1
 80128a6:	602b      	str	r3, [r5, #0]
 80128a8:	f7f2 f8d2 	bl	8004a50 <_close>
 80128ac:	1c43      	adds	r3, r0, #1
 80128ae:	d102      	bne.n	80128b6 <_close_r+0x1a>
 80128b0:	682b      	ldr	r3, [r5, #0]
 80128b2:	b103      	cbz	r3, 80128b6 <_close_r+0x1a>
 80128b4:	6023      	str	r3, [r4, #0]
 80128b6:	bd38      	pop	{r3, r4, r5, pc}
 80128b8:	24019938 	.word	0x24019938

080128bc <_reclaim_reent>:
 80128bc:	4b2d      	ldr	r3, [pc, #180]	@ (8012974 <_reclaim_reent+0xb8>)
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	4283      	cmp	r3, r0
 80128c2:	b570      	push	{r4, r5, r6, lr}
 80128c4:	4604      	mov	r4, r0
 80128c6:	d053      	beq.n	8012970 <_reclaim_reent+0xb4>
 80128c8:	69c3      	ldr	r3, [r0, #28]
 80128ca:	b31b      	cbz	r3, 8012914 <_reclaim_reent+0x58>
 80128cc:	68db      	ldr	r3, [r3, #12]
 80128ce:	b163      	cbz	r3, 80128ea <_reclaim_reent+0x2e>
 80128d0:	2500      	movs	r5, #0
 80128d2:	69e3      	ldr	r3, [r4, #28]
 80128d4:	68db      	ldr	r3, [r3, #12]
 80128d6:	5959      	ldr	r1, [r3, r5]
 80128d8:	b9b1      	cbnz	r1, 8012908 <_reclaim_reent+0x4c>
 80128da:	3504      	adds	r5, #4
 80128dc:	2d80      	cmp	r5, #128	@ 0x80
 80128de:	d1f8      	bne.n	80128d2 <_reclaim_reent+0x16>
 80128e0:	69e3      	ldr	r3, [r4, #28]
 80128e2:	4620      	mov	r0, r4
 80128e4:	68d9      	ldr	r1, [r3, #12]
 80128e6:	f000 febd 	bl	8013664 <_free_r>
 80128ea:	69e3      	ldr	r3, [r4, #28]
 80128ec:	6819      	ldr	r1, [r3, #0]
 80128ee:	b111      	cbz	r1, 80128f6 <_reclaim_reent+0x3a>
 80128f0:	4620      	mov	r0, r4
 80128f2:	f000 feb7 	bl	8013664 <_free_r>
 80128f6:	69e3      	ldr	r3, [r4, #28]
 80128f8:	689d      	ldr	r5, [r3, #8]
 80128fa:	b15d      	cbz	r5, 8012914 <_reclaim_reent+0x58>
 80128fc:	4629      	mov	r1, r5
 80128fe:	4620      	mov	r0, r4
 8012900:	682d      	ldr	r5, [r5, #0]
 8012902:	f000 feaf 	bl	8013664 <_free_r>
 8012906:	e7f8      	b.n	80128fa <_reclaim_reent+0x3e>
 8012908:	680e      	ldr	r6, [r1, #0]
 801290a:	4620      	mov	r0, r4
 801290c:	f000 feaa 	bl	8013664 <_free_r>
 8012910:	4631      	mov	r1, r6
 8012912:	e7e1      	b.n	80128d8 <_reclaim_reent+0x1c>
 8012914:	6961      	ldr	r1, [r4, #20]
 8012916:	b111      	cbz	r1, 801291e <_reclaim_reent+0x62>
 8012918:	4620      	mov	r0, r4
 801291a:	f000 fea3 	bl	8013664 <_free_r>
 801291e:	69e1      	ldr	r1, [r4, #28]
 8012920:	b111      	cbz	r1, 8012928 <_reclaim_reent+0x6c>
 8012922:	4620      	mov	r0, r4
 8012924:	f000 fe9e 	bl	8013664 <_free_r>
 8012928:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801292a:	b111      	cbz	r1, 8012932 <_reclaim_reent+0x76>
 801292c:	4620      	mov	r0, r4
 801292e:	f000 fe99 	bl	8013664 <_free_r>
 8012932:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012934:	b111      	cbz	r1, 801293c <_reclaim_reent+0x80>
 8012936:	4620      	mov	r0, r4
 8012938:	f000 fe94 	bl	8013664 <_free_r>
 801293c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801293e:	b111      	cbz	r1, 8012946 <_reclaim_reent+0x8a>
 8012940:	4620      	mov	r0, r4
 8012942:	f000 fe8f 	bl	8013664 <_free_r>
 8012946:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012948:	b111      	cbz	r1, 8012950 <_reclaim_reent+0x94>
 801294a:	4620      	mov	r0, r4
 801294c:	f000 fe8a 	bl	8013664 <_free_r>
 8012950:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012952:	b111      	cbz	r1, 801295a <_reclaim_reent+0x9e>
 8012954:	4620      	mov	r0, r4
 8012956:	f000 fe85 	bl	8013664 <_free_r>
 801295a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801295c:	b111      	cbz	r1, 8012964 <_reclaim_reent+0xa8>
 801295e:	4620      	mov	r0, r4
 8012960:	f000 fe80 	bl	8013664 <_free_r>
 8012964:	6a23      	ldr	r3, [r4, #32]
 8012966:	b11b      	cbz	r3, 8012970 <_reclaim_reent+0xb4>
 8012968:	4620      	mov	r0, r4
 801296a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801296e:	4718      	bx	r3
 8012970:	bd70      	pop	{r4, r5, r6, pc}
 8012972:	bf00      	nop
 8012974:	240001f8 	.word	0x240001f8

08012978 <_lseek_r>:
 8012978:	b538      	push	{r3, r4, r5, lr}
 801297a:	4d07      	ldr	r5, [pc, #28]	@ (8012998 <_lseek_r+0x20>)
 801297c:	4604      	mov	r4, r0
 801297e:	4608      	mov	r0, r1
 8012980:	4611      	mov	r1, r2
 8012982:	2200      	movs	r2, #0
 8012984:	602a      	str	r2, [r5, #0]
 8012986:	461a      	mov	r2, r3
 8012988:	f7f2 f889 	bl	8004a9e <_lseek>
 801298c:	1c43      	adds	r3, r0, #1
 801298e:	d102      	bne.n	8012996 <_lseek_r+0x1e>
 8012990:	682b      	ldr	r3, [r5, #0]
 8012992:	b103      	cbz	r3, 8012996 <_lseek_r+0x1e>
 8012994:	6023      	str	r3, [r4, #0]
 8012996:	bd38      	pop	{r3, r4, r5, pc}
 8012998:	24019938 	.word	0x24019938

0801299c <_read_r>:
 801299c:	b538      	push	{r3, r4, r5, lr}
 801299e:	4d07      	ldr	r5, [pc, #28]	@ (80129bc <_read_r+0x20>)
 80129a0:	4604      	mov	r4, r0
 80129a2:	4608      	mov	r0, r1
 80129a4:	4611      	mov	r1, r2
 80129a6:	2200      	movs	r2, #0
 80129a8:	602a      	str	r2, [r5, #0]
 80129aa:	461a      	mov	r2, r3
 80129ac:	f7f2 f833 	bl	8004a16 <_read>
 80129b0:	1c43      	adds	r3, r0, #1
 80129b2:	d102      	bne.n	80129ba <_read_r+0x1e>
 80129b4:	682b      	ldr	r3, [r5, #0]
 80129b6:	b103      	cbz	r3, 80129ba <_read_r+0x1e>
 80129b8:	6023      	str	r3, [r4, #0]
 80129ba:	bd38      	pop	{r3, r4, r5, pc}
 80129bc:	24019938 	.word	0x24019938

080129c0 <_sbrk_r>:
 80129c0:	b538      	push	{r3, r4, r5, lr}
 80129c2:	4d06      	ldr	r5, [pc, #24]	@ (80129dc <_sbrk_r+0x1c>)
 80129c4:	2300      	movs	r3, #0
 80129c6:	4604      	mov	r4, r0
 80129c8:	4608      	mov	r0, r1
 80129ca:	602b      	str	r3, [r5, #0]
 80129cc:	f7f2 f874 	bl	8004ab8 <_sbrk>
 80129d0:	1c43      	adds	r3, r0, #1
 80129d2:	d102      	bne.n	80129da <_sbrk_r+0x1a>
 80129d4:	682b      	ldr	r3, [r5, #0]
 80129d6:	b103      	cbz	r3, 80129da <_sbrk_r+0x1a>
 80129d8:	6023      	str	r3, [r4, #0]
 80129da:	bd38      	pop	{r3, r4, r5, pc}
 80129dc:	24019938 	.word	0x24019938

080129e0 <_write_r>:
 80129e0:	b538      	push	{r3, r4, r5, lr}
 80129e2:	4d07      	ldr	r5, [pc, #28]	@ (8012a00 <_write_r+0x20>)
 80129e4:	4604      	mov	r4, r0
 80129e6:	4608      	mov	r0, r1
 80129e8:	4611      	mov	r1, r2
 80129ea:	2200      	movs	r2, #0
 80129ec:	602a      	str	r2, [r5, #0]
 80129ee:	461a      	mov	r2, r3
 80129f0:	f7f1 fc2e 	bl	8004250 <_write>
 80129f4:	1c43      	adds	r3, r0, #1
 80129f6:	d102      	bne.n	80129fe <_write_r+0x1e>
 80129f8:	682b      	ldr	r3, [r5, #0]
 80129fa:	b103      	cbz	r3, 80129fe <_write_r+0x1e>
 80129fc:	6023      	str	r3, [r4, #0]
 80129fe:	bd38      	pop	{r3, r4, r5, pc}
 8012a00:	24019938 	.word	0x24019938

08012a04 <__errno>:
 8012a04:	4b01      	ldr	r3, [pc, #4]	@ (8012a0c <__errno+0x8>)
 8012a06:	6818      	ldr	r0, [r3, #0]
 8012a08:	4770      	bx	lr
 8012a0a:	bf00      	nop
 8012a0c:	240001f8 	.word	0x240001f8

08012a10 <__libc_init_array>:
 8012a10:	b570      	push	{r4, r5, r6, lr}
 8012a12:	4d0d      	ldr	r5, [pc, #52]	@ (8012a48 <__libc_init_array+0x38>)
 8012a14:	4c0d      	ldr	r4, [pc, #52]	@ (8012a4c <__libc_init_array+0x3c>)
 8012a16:	1b64      	subs	r4, r4, r5
 8012a18:	10a4      	asrs	r4, r4, #2
 8012a1a:	2600      	movs	r6, #0
 8012a1c:	42a6      	cmp	r6, r4
 8012a1e:	d109      	bne.n	8012a34 <__libc_init_array+0x24>
 8012a20:	4d0b      	ldr	r5, [pc, #44]	@ (8012a50 <__libc_init_array+0x40>)
 8012a22:	4c0c      	ldr	r4, [pc, #48]	@ (8012a54 <__libc_init_array+0x44>)
 8012a24:	f003 fa04 	bl	8015e30 <_init>
 8012a28:	1b64      	subs	r4, r4, r5
 8012a2a:	10a4      	asrs	r4, r4, #2
 8012a2c:	2600      	movs	r6, #0
 8012a2e:	42a6      	cmp	r6, r4
 8012a30:	d105      	bne.n	8012a3e <__libc_init_array+0x2e>
 8012a32:	bd70      	pop	{r4, r5, r6, pc}
 8012a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a38:	4798      	blx	r3
 8012a3a:	3601      	adds	r6, #1
 8012a3c:	e7ee      	b.n	8012a1c <__libc_init_array+0xc>
 8012a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a42:	4798      	blx	r3
 8012a44:	3601      	adds	r6, #1
 8012a46:	e7f2      	b.n	8012a2e <__libc_init_array+0x1e>
 8012a48:	08016870 	.word	0x08016870
 8012a4c:	08016870 	.word	0x08016870
 8012a50:	08016870 	.word	0x08016870
 8012a54:	08016874 	.word	0x08016874

08012a58 <memcpy>:
 8012a58:	440a      	add	r2, r1
 8012a5a:	4291      	cmp	r1, r2
 8012a5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8012a60:	d100      	bne.n	8012a64 <memcpy+0xc>
 8012a62:	4770      	bx	lr
 8012a64:	b510      	push	{r4, lr}
 8012a66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012a6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012a6e:	4291      	cmp	r1, r2
 8012a70:	d1f9      	bne.n	8012a66 <memcpy+0xe>
 8012a72:	bd10      	pop	{r4, pc}
 8012a74:	0000      	movs	r0, r0
	...

08012a78 <nan>:
 8012a78:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012a80 <nan+0x8>
 8012a7c:	4770      	bx	lr
 8012a7e:	bf00      	nop
 8012a80:	00000000 	.word	0x00000000
 8012a84:	7ff80000 	.word	0x7ff80000

08012a88 <nanf>:
 8012a88:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012a90 <nanf+0x8>
 8012a8c:	4770      	bx	lr
 8012a8e:	bf00      	nop
 8012a90:	7fc00000 	.word	0x7fc00000

08012a94 <quorem>:
 8012a94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a98:	6903      	ldr	r3, [r0, #16]
 8012a9a:	690c      	ldr	r4, [r1, #16]
 8012a9c:	42a3      	cmp	r3, r4
 8012a9e:	4607      	mov	r7, r0
 8012aa0:	db7e      	blt.n	8012ba0 <quorem+0x10c>
 8012aa2:	3c01      	subs	r4, #1
 8012aa4:	f101 0814 	add.w	r8, r1, #20
 8012aa8:	00a3      	lsls	r3, r4, #2
 8012aaa:	f100 0514 	add.w	r5, r0, #20
 8012aae:	9300      	str	r3, [sp, #0]
 8012ab0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012ab4:	9301      	str	r3, [sp, #4]
 8012ab6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012aba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012abe:	3301      	adds	r3, #1
 8012ac0:	429a      	cmp	r2, r3
 8012ac2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012ac6:	fbb2 f6f3 	udiv	r6, r2, r3
 8012aca:	d32e      	bcc.n	8012b2a <quorem+0x96>
 8012acc:	f04f 0a00 	mov.w	sl, #0
 8012ad0:	46c4      	mov	ip, r8
 8012ad2:	46ae      	mov	lr, r5
 8012ad4:	46d3      	mov	fp, sl
 8012ad6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012ada:	b298      	uxth	r0, r3
 8012adc:	fb06 a000 	mla	r0, r6, r0, sl
 8012ae0:	0c02      	lsrs	r2, r0, #16
 8012ae2:	0c1b      	lsrs	r3, r3, #16
 8012ae4:	fb06 2303 	mla	r3, r6, r3, r2
 8012ae8:	f8de 2000 	ldr.w	r2, [lr]
 8012aec:	b280      	uxth	r0, r0
 8012aee:	b292      	uxth	r2, r2
 8012af0:	1a12      	subs	r2, r2, r0
 8012af2:	445a      	add	r2, fp
 8012af4:	f8de 0000 	ldr.w	r0, [lr]
 8012af8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012afc:	b29b      	uxth	r3, r3
 8012afe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012b02:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012b06:	b292      	uxth	r2, r2
 8012b08:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012b0c:	45e1      	cmp	r9, ip
 8012b0e:	f84e 2b04 	str.w	r2, [lr], #4
 8012b12:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012b16:	d2de      	bcs.n	8012ad6 <quorem+0x42>
 8012b18:	9b00      	ldr	r3, [sp, #0]
 8012b1a:	58eb      	ldr	r3, [r5, r3]
 8012b1c:	b92b      	cbnz	r3, 8012b2a <quorem+0x96>
 8012b1e:	9b01      	ldr	r3, [sp, #4]
 8012b20:	3b04      	subs	r3, #4
 8012b22:	429d      	cmp	r5, r3
 8012b24:	461a      	mov	r2, r3
 8012b26:	d32f      	bcc.n	8012b88 <quorem+0xf4>
 8012b28:	613c      	str	r4, [r7, #16]
 8012b2a:	4638      	mov	r0, r7
 8012b2c:	f001 fbec 	bl	8014308 <__mcmp>
 8012b30:	2800      	cmp	r0, #0
 8012b32:	db25      	blt.n	8012b80 <quorem+0xec>
 8012b34:	4629      	mov	r1, r5
 8012b36:	2000      	movs	r0, #0
 8012b38:	f858 2b04 	ldr.w	r2, [r8], #4
 8012b3c:	f8d1 c000 	ldr.w	ip, [r1]
 8012b40:	fa1f fe82 	uxth.w	lr, r2
 8012b44:	fa1f f38c 	uxth.w	r3, ip
 8012b48:	eba3 030e 	sub.w	r3, r3, lr
 8012b4c:	4403      	add	r3, r0
 8012b4e:	0c12      	lsrs	r2, r2, #16
 8012b50:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012b54:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012b58:	b29b      	uxth	r3, r3
 8012b5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012b5e:	45c1      	cmp	r9, r8
 8012b60:	f841 3b04 	str.w	r3, [r1], #4
 8012b64:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012b68:	d2e6      	bcs.n	8012b38 <quorem+0xa4>
 8012b6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012b6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012b72:	b922      	cbnz	r2, 8012b7e <quorem+0xea>
 8012b74:	3b04      	subs	r3, #4
 8012b76:	429d      	cmp	r5, r3
 8012b78:	461a      	mov	r2, r3
 8012b7a:	d30b      	bcc.n	8012b94 <quorem+0x100>
 8012b7c:	613c      	str	r4, [r7, #16]
 8012b7e:	3601      	adds	r6, #1
 8012b80:	4630      	mov	r0, r6
 8012b82:	b003      	add	sp, #12
 8012b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b88:	6812      	ldr	r2, [r2, #0]
 8012b8a:	3b04      	subs	r3, #4
 8012b8c:	2a00      	cmp	r2, #0
 8012b8e:	d1cb      	bne.n	8012b28 <quorem+0x94>
 8012b90:	3c01      	subs	r4, #1
 8012b92:	e7c6      	b.n	8012b22 <quorem+0x8e>
 8012b94:	6812      	ldr	r2, [r2, #0]
 8012b96:	3b04      	subs	r3, #4
 8012b98:	2a00      	cmp	r2, #0
 8012b9a:	d1ef      	bne.n	8012b7c <quorem+0xe8>
 8012b9c:	3c01      	subs	r4, #1
 8012b9e:	e7ea      	b.n	8012b76 <quorem+0xe2>
 8012ba0:	2000      	movs	r0, #0
 8012ba2:	e7ee      	b.n	8012b82 <quorem+0xee>
 8012ba4:	0000      	movs	r0, r0
	...

08012ba8 <_dtoa_r>:
 8012ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bac:	ed2d 8b02 	vpush	{d8}
 8012bb0:	69c7      	ldr	r7, [r0, #28]
 8012bb2:	b091      	sub	sp, #68	@ 0x44
 8012bb4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012bb8:	ec55 4b10 	vmov	r4, r5, d0
 8012bbc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8012bbe:	9107      	str	r1, [sp, #28]
 8012bc0:	4681      	mov	r9, r0
 8012bc2:	9209      	str	r2, [sp, #36]	@ 0x24
 8012bc4:	930d      	str	r3, [sp, #52]	@ 0x34
 8012bc6:	b97f      	cbnz	r7, 8012be8 <_dtoa_r+0x40>
 8012bc8:	2010      	movs	r0, #16
 8012bca:	f7fd fe71 	bl	80108b0 <malloc>
 8012bce:	4602      	mov	r2, r0
 8012bd0:	f8c9 001c 	str.w	r0, [r9, #28]
 8012bd4:	b920      	cbnz	r0, 8012be0 <_dtoa_r+0x38>
 8012bd6:	4ba0      	ldr	r3, [pc, #640]	@ (8012e58 <_dtoa_r+0x2b0>)
 8012bd8:	21ef      	movs	r1, #239	@ 0xef
 8012bda:	48a0      	ldr	r0, [pc, #640]	@ (8012e5c <_dtoa_r+0x2b4>)
 8012bdc:	f002 f9ec 	bl	8014fb8 <__assert_func>
 8012be0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012be4:	6007      	str	r7, [r0, #0]
 8012be6:	60c7      	str	r7, [r0, #12]
 8012be8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012bec:	6819      	ldr	r1, [r3, #0]
 8012bee:	b159      	cbz	r1, 8012c08 <_dtoa_r+0x60>
 8012bf0:	685a      	ldr	r2, [r3, #4]
 8012bf2:	604a      	str	r2, [r1, #4]
 8012bf4:	2301      	movs	r3, #1
 8012bf6:	4093      	lsls	r3, r2
 8012bf8:	608b      	str	r3, [r1, #8]
 8012bfa:	4648      	mov	r0, r9
 8012bfc:	f001 f908 	bl	8013e10 <_Bfree>
 8012c00:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012c04:	2200      	movs	r2, #0
 8012c06:	601a      	str	r2, [r3, #0]
 8012c08:	1e2b      	subs	r3, r5, #0
 8012c0a:	bfbb      	ittet	lt
 8012c0c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012c10:	9303      	strlt	r3, [sp, #12]
 8012c12:	2300      	movge	r3, #0
 8012c14:	2201      	movlt	r2, #1
 8012c16:	bfac      	ite	ge
 8012c18:	6033      	strge	r3, [r6, #0]
 8012c1a:	6032      	strlt	r2, [r6, #0]
 8012c1c:	4b90      	ldr	r3, [pc, #576]	@ (8012e60 <_dtoa_r+0x2b8>)
 8012c1e:	9e03      	ldr	r6, [sp, #12]
 8012c20:	43b3      	bics	r3, r6
 8012c22:	d110      	bne.n	8012c46 <_dtoa_r+0x9e>
 8012c24:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012c26:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012c2a:	6013      	str	r3, [r2, #0]
 8012c2c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8012c30:	4323      	orrs	r3, r4
 8012c32:	f000 84e6 	beq.w	8013602 <_dtoa_r+0xa5a>
 8012c36:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012c38:	4f8a      	ldr	r7, [pc, #552]	@ (8012e64 <_dtoa_r+0x2bc>)
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	f000 84e8 	beq.w	8013610 <_dtoa_r+0xa68>
 8012c40:	1cfb      	adds	r3, r7, #3
 8012c42:	f000 bce3 	b.w	801360c <_dtoa_r+0xa64>
 8012c46:	ed9d 8b02 	vldr	d8, [sp, #8]
 8012c4a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c52:	d10a      	bne.n	8012c6a <_dtoa_r+0xc2>
 8012c54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012c56:	2301      	movs	r3, #1
 8012c58:	6013      	str	r3, [r2, #0]
 8012c5a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012c5c:	b113      	cbz	r3, 8012c64 <_dtoa_r+0xbc>
 8012c5e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8012c60:	4b81      	ldr	r3, [pc, #516]	@ (8012e68 <_dtoa_r+0x2c0>)
 8012c62:	6013      	str	r3, [r2, #0]
 8012c64:	4f81      	ldr	r7, [pc, #516]	@ (8012e6c <_dtoa_r+0x2c4>)
 8012c66:	f000 bcd3 	b.w	8013610 <_dtoa_r+0xa68>
 8012c6a:	aa0e      	add	r2, sp, #56	@ 0x38
 8012c6c:	a90f      	add	r1, sp, #60	@ 0x3c
 8012c6e:	4648      	mov	r0, r9
 8012c70:	eeb0 0b48 	vmov.f64	d0, d8
 8012c74:	f001 fc68 	bl	8014548 <__d2b>
 8012c78:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8012c7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012c7e:	9001      	str	r0, [sp, #4]
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	d045      	beq.n	8012d10 <_dtoa_r+0x168>
 8012c84:	eeb0 7b48 	vmov.f64	d7, d8
 8012c88:	ee18 1a90 	vmov	r1, s17
 8012c8c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8012c90:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8012c94:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8012c98:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8012c9c:	2500      	movs	r5, #0
 8012c9e:	ee07 1a90 	vmov	s15, r1
 8012ca2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8012ca6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8012e40 <_dtoa_r+0x298>
 8012caa:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012cae:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8012e48 <_dtoa_r+0x2a0>
 8012cb2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8012cb6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8012e50 <_dtoa_r+0x2a8>
 8012cba:	ee07 3a90 	vmov	s15, r3
 8012cbe:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8012cc2:	eeb0 7b46 	vmov.f64	d7, d6
 8012cc6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8012cca:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8012cce:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8012cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cd6:	ee16 8a90 	vmov	r8, s13
 8012cda:	d508      	bpl.n	8012cee <_dtoa_r+0x146>
 8012cdc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8012ce0:	eeb4 6b47 	vcmp.f64	d6, d7
 8012ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ce8:	bf18      	it	ne
 8012cea:	f108 38ff 	addne.w	r8, r8, #4294967295
 8012cee:	f1b8 0f16 	cmp.w	r8, #22
 8012cf2:	d82b      	bhi.n	8012d4c <_dtoa_r+0x1a4>
 8012cf4:	495e      	ldr	r1, [pc, #376]	@ (8012e70 <_dtoa_r+0x2c8>)
 8012cf6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8012cfa:	ed91 7b00 	vldr	d7, [r1]
 8012cfe:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d06:	d501      	bpl.n	8012d0c <_dtoa_r+0x164>
 8012d08:	f108 38ff 	add.w	r8, r8, #4294967295
 8012d0c:	2100      	movs	r1, #0
 8012d0e:	e01e      	b.n	8012d4e <_dtoa_r+0x1a6>
 8012d10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012d12:	4413      	add	r3, r2
 8012d14:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8012d18:	2920      	cmp	r1, #32
 8012d1a:	bfc1      	itttt	gt
 8012d1c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8012d20:	408e      	lslgt	r6, r1
 8012d22:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8012d26:	fa24 f101 	lsrgt.w	r1, r4, r1
 8012d2a:	bfd6      	itet	le
 8012d2c:	f1c1 0120 	rsble	r1, r1, #32
 8012d30:	4331      	orrgt	r1, r6
 8012d32:	fa04 f101 	lslle.w	r1, r4, r1
 8012d36:	ee07 1a90 	vmov	s15, r1
 8012d3a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012d3e:	3b01      	subs	r3, #1
 8012d40:	ee17 1a90 	vmov	r1, s15
 8012d44:	2501      	movs	r5, #1
 8012d46:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8012d4a:	e7a8      	b.n	8012c9e <_dtoa_r+0xf6>
 8012d4c:	2101      	movs	r1, #1
 8012d4e:	1ad2      	subs	r2, r2, r3
 8012d50:	1e53      	subs	r3, r2, #1
 8012d52:	9306      	str	r3, [sp, #24]
 8012d54:	bf45      	ittet	mi
 8012d56:	f1c2 0301 	rsbmi	r3, r2, #1
 8012d5a:	9304      	strmi	r3, [sp, #16]
 8012d5c:	2300      	movpl	r3, #0
 8012d5e:	2300      	movmi	r3, #0
 8012d60:	bf4c      	ite	mi
 8012d62:	9306      	strmi	r3, [sp, #24]
 8012d64:	9304      	strpl	r3, [sp, #16]
 8012d66:	f1b8 0f00 	cmp.w	r8, #0
 8012d6a:	910c      	str	r1, [sp, #48]	@ 0x30
 8012d6c:	db18      	blt.n	8012da0 <_dtoa_r+0x1f8>
 8012d6e:	9b06      	ldr	r3, [sp, #24]
 8012d70:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8012d74:	4443      	add	r3, r8
 8012d76:	9306      	str	r3, [sp, #24]
 8012d78:	2300      	movs	r3, #0
 8012d7a:	9a07      	ldr	r2, [sp, #28]
 8012d7c:	2a09      	cmp	r2, #9
 8012d7e:	d845      	bhi.n	8012e0c <_dtoa_r+0x264>
 8012d80:	2a05      	cmp	r2, #5
 8012d82:	bfc4      	itt	gt
 8012d84:	3a04      	subgt	r2, #4
 8012d86:	9207      	strgt	r2, [sp, #28]
 8012d88:	9a07      	ldr	r2, [sp, #28]
 8012d8a:	f1a2 0202 	sub.w	r2, r2, #2
 8012d8e:	bfcc      	ite	gt
 8012d90:	2400      	movgt	r4, #0
 8012d92:	2401      	movle	r4, #1
 8012d94:	2a03      	cmp	r2, #3
 8012d96:	d844      	bhi.n	8012e22 <_dtoa_r+0x27a>
 8012d98:	e8df f002 	tbb	[pc, r2]
 8012d9c:	0b173634 	.word	0x0b173634
 8012da0:	9b04      	ldr	r3, [sp, #16]
 8012da2:	2200      	movs	r2, #0
 8012da4:	eba3 0308 	sub.w	r3, r3, r8
 8012da8:	9304      	str	r3, [sp, #16]
 8012daa:	920a      	str	r2, [sp, #40]	@ 0x28
 8012dac:	f1c8 0300 	rsb	r3, r8, #0
 8012db0:	e7e3      	b.n	8012d7a <_dtoa_r+0x1d2>
 8012db2:	2201      	movs	r2, #1
 8012db4:	9208      	str	r2, [sp, #32]
 8012db6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012db8:	eb08 0b02 	add.w	fp, r8, r2
 8012dbc:	f10b 0a01 	add.w	sl, fp, #1
 8012dc0:	4652      	mov	r2, sl
 8012dc2:	2a01      	cmp	r2, #1
 8012dc4:	bfb8      	it	lt
 8012dc6:	2201      	movlt	r2, #1
 8012dc8:	e006      	b.n	8012dd8 <_dtoa_r+0x230>
 8012dca:	2201      	movs	r2, #1
 8012dcc:	9208      	str	r2, [sp, #32]
 8012dce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012dd0:	2a00      	cmp	r2, #0
 8012dd2:	dd29      	ble.n	8012e28 <_dtoa_r+0x280>
 8012dd4:	4693      	mov	fp, r2
 8012dd6:	4692      	mov	sl, r2
 8012dd8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8012ddc:	2100      	movs	r1, #0
 8012dde:	2004      	movs	r0, #4
 8012de0:	f100 0614 	add.w	r6, r0, #20
 8012de4:	4296      	cmp	r6, r2
 8012de6:	d926      	bls.n	8012e36 <_dtoa_r+0x28e>
 8012de8:	6079      	str	r1, [r7, #4]
 8012dea:	4648      	mov	r0, r9
 8012dec:	9305      	str	r3, [sp, #20]
 8012dee:	f000 ffcf 	bl	8013d90 <_Balloc>
 8012df2:	9b05      	ldr	r3, [sp, #20]
 8012df4:	4607      	mov	r7, r0
 8012df6:	2800      	cmp	r0, #0
 8012df8:	d13e      	bne.n	8012e78 <_dtoa_r+0x2d0>
 8012dfa:	4b1e      	ldr	r3, [pc, #120]	@ (8012e74 <_dtoa_r+0x2cc>)
 8012dfc:	4602      	mov	r2, r0
 8012dfe:	f240 11af 	movw	r1, #431	@ 0x1af
 8012e02:	e6ea      	b.n	8012bda <_dtoa_r+0x32>
 8012e04:	2200      	movs	r2, #0
 8012e06:	e7e1      	b.n	8012dcc <_dtoa_r+0x224>
 8012e08:	2200      	movs	r2, #0
 8012e0a:	e7d3      	b.n	8012db4 <_dtoa_r+0x20c>
 8012e0c:	2401      	movs	r4, #1
 8012e0e:	2200      	movs	r2, #0
 8012e10:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8012e14:	f04f 3bff 	mov.w	fp, #4294967295
 8012e18:	2100      	movs	r1, #0
 8012e1a:	46da      	mov	sl, fp
 8012e1c:	2212      	movs	r2, #18
 8012e1e:	9109      	str	r1, [sp, #36]	@ 0x24
 8012e20:	e7da      	b.n	8012dd8 <_dtoa_r+0x230>
 8012e22:	2201      	movs	r2, #1
 8012e24:	9208      	str	r2, [sp, #32]
 8012e26:	e7f5      	b.n	8012e14 <_dtoa_r+0x26c>
 8012e28:	f04f 0b01 	mov.w	fp, #1
 8012e2c:	46da      	mov	sl, fp
 8012e2e:	465a      	mov	r2, fp
 8012e30:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8012e34:	e7d0      	b.n	8012dd8 <_dtoa_r+0x230>
 8012e36:	3101      	adds	r1, #1
 8012e38:	0040      	lsls	r0, r0, #1
 8012e3a:	e7d1      	b.n	8012de0 <_dtoa_r+0x238>
 8012e3c:	f3af 8000 	nop.w
 8012e40:	636f4361 	.word	0x636f4361
 8012e44:	3fd287a7 	.word	0x3fd287a7
 8012e48:	8b60c8b3 	.word	0x8b60c8b3
 8012e4c:	3fc68a28 	.word	0x3fc68a28
 8012e50:	509f79fb 	.word	0x509f79fb
 8012e54:	3fd34413 	.word	0x3fd34413
 8012e58:	080162b4 	.word	0x080162b4
 8012e5c:	080162cb 	.word	0x080162cb
 8012e60:	7ff00000 	.word	0x7ff00000
 8012e64:	080162b0 	.word	0x080162b0
 8012e68:	08016277 	.word	0x08016277
 8012e6c:	08016276 	.word	0x08016276
 8012e70:	080165c8 	.word	0x080165c8
 8012e74:	08016323 	.word	0x08016323
 8012e78:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8012e7c:	f1ba 0f0e 	cmp.w	sl, #14
 8012e80:	6010      	str	r0, [r2, #0]
 8012e82:	d86e      	bhi.n	8012f62 <_dtoa_r+0x3ba>
 8012e84:	2c00      	cmp	r4, #0
 8012e86:	d06c      	beq.n	8012f62 <_dtoa_r+0x3ba>
 8012e88:	f1b8 0f00 	cmp.w	r8, #0
 8012e8c:	f340 80b4 	ble.w	8012ff8 <_dtoa_r+0x450>
 8012e90:	4ac8      	ldr	r2, [pc, #800]	@ (80131b4 <_dtoa_r+0x60c>)
 8012e92:	f008 010f 	and.w	r1, r8, #15
 8012e96:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8012e9a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8012e9e:	ed92 7b00 	vldr	d7, [r2]
 8012ea2:	ea4f 1128 	mov.w	r1, r8, asr #4
 8012ea6:	f000 809b 	beq.w	8012fe0 <_dtoa_r+0x438>
 8012eaa:	4ac3      	ldr	r2, [pc, #780]	@ (80131b8 <_dtoa_r+0x610>)
 8012eac:	ed92 6b08 	vldr	d6, [r2, #32]
 8012eb0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8012eb4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8012eb8:	f001 010f 	and.w	r1, r1, #15
 8012ebc:	2203      	movs	r2, #3
 8012ebe:	48be      	ldr	r0, [pc, #760]	@ (80131b8 <_dtoa_r+0x610>)
 8012ec0:	2900      	cmp	r1, #0
 8012ec2:	f040 808f 	bne.w	8012fe4 <_dtoa_r+0x43c>
 8012ec6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012eca:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012ece:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012ed2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012ed4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012ed8:	2900      	cmp	r1, #0
 8012eda:	f000 80b3 	beq.w	8013044 <_dtoa_r+0x49c>
 8012ede:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8012ee2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012eea:	f140 80ab 	bpl.w	8013044 <_dtoa_r+0x49c>
 8012eee:	f1ba 0f00 	cmp.w	sl, #0
 8012ef2:	f000 80a7 	beq.w	8013044 <_dtoa_r+0x49c>
 8012ef6:	f1bb 0f00 	cmp.w	fp, #0
 8012efa:	dd30      	ble.n	8012f5e <_dtoa_r+0x3b6>
 8012efc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8012f00:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012f04:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012f08:	f108 31ff 	add.w	r1, r8, #4294967295
 8012f0c:	9105      	str	r1, [sp, #20]
 8012f0e:	3201      	adds	r2, #1
 8012f10:	465c      	mov	r4, fp
 8012f12:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012f16:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8012f1a:	ee07 2a90 	vmov	s15, r2
 8012f1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012f22:	eea7 5b06 	vfma.f64	d5, d7, d6
 8012f26:	ee15 2a90 	vmov	r2, s11
 8012f2a:	ec51 0b15 	vmov	r0, r1, d5
 8012f2e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8012f32:	2c00      	cmp	r4, #0
 8012f34:	f040 808a 	bne.w	801304c <_dtoa_r+0x4a4>
 8012f38:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8012f3c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8012f40:	ec41 0b17 	vmov	d7, r0, r1
 8012f44:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f4c:	f300 826a 	bgt.w	8013424 <_dtoa_r+0x87c>
 8012f50:	eeb1 7b47 	vneg.f64	d7, d7
 8012f54:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f5c:	d423      	bmi.n	8012fa6 <_dtoa_r+0x3fe>
 8012f5e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8012f62:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012f64:	2a00      	cmp	r2, #0
 8012f66:	f2c0 8129 	blt.w	80131bc <_dtoa_r+0x614>
 8012f6a:	f1b8 0f0e 	cmp.w	r8, #14
 8012f6e:	f300 8125 	bgt.w	80131bc <_dtoa_r+0x614>
 8012f72:	4b90      	ldr	r3, [pc, #576]	@ (80131b4 <_dtoa_r+0x60c>)
 8012f74:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8012f78:	ed93 6b00 	vldr	d6, [r3]
 8012f7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	f280 80c8 	bge.w	8013114 <_dtoa_r+0x56c>
 8012f84:	f1ba 0f00 	cmp.w	sl, #0
 8012f88:	f300 80c4 	bgt.w	8013114 <_dtoa_r+0x56c>
 8012f8c:	d10b      	bne.n	8012fa6 <_dtoa_r+0x3fe>
 8012f8e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8012f92:	ee26 6b07 	vmul.f64	d6, d6, d7
 8012f96:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012f9a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fa2:	f2c0 823c 	blt.w	801341e <_dtoa_r+0x876>
 8012fa6:	2400      	movs	r4, #0
 8012fa8:	4625      	mov	r5, r4
 8012faa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012fac:	43db      	mvns	r3, r3
 8012fae:	9305      	str	r3, [sp, #20]
 8012fb0:	463e      	mov	r6, r7
 8012fb2:	f04f 0800 	mov.w	r8, #0
 8012fb6:	4621      	mov	r1, r4
 8012fb8:	4648      	mov	r0, r9
 8012fba:	f000 ff29 	bl	8013e10 <_Bfree>
 8012fbe:	2d00      	cmp	r5, #0
 8012fc0:	f000 80a2 	beq.w	8013108 <_dtoa_r+0x560>
 8012fc4:	f1b8 0f00 	cmp.w	r8, #0
 8012fc8:	d005      	beq.n	8012fd6 <_dtoa_r+0x42e>
 8012fca:	45a8      	cmp	r8, r5
 8012fcc:	d003      	beq.n	8012fd6 <_dtoa_r+0x42e>
 8012fce:	4641      	mov	r1, r8
 8012fd0:	4648      	mov	r0, r9
 8012fd2:	f000 ff1d 	bl	8013e10 <_Bfree>
 8012fd6:	4629      	mov	r1, r5
 8012fd8:	4648      	mov	r0, r9
 8012fda:	f000 ff19 	bl	8013e10 <_Bfree>
 8012fde:	e093      	b.n	8013108 <_dtoa_r+0x560>
 8012fe0:	2202      	movs	r2, #2
 8012fe2:	e76c      	b.n	8012ebe <_dtoa_r+0x316>
 8012fe4:	07cc      	lsls	r4, r1, #31
 8012fe6:	d504      	bpl.n	8012ff2 <_dtoa_r+0x44a>
 8012fe8:	ed90 6b00 	vldr	d6, [r0]
 8012fec:	3201      	adds	r2, #1
 8012fee:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012ff2:	1049      	asrs	r1, r1, #1
 8012ff4:	3008      	adds	r0, #8
 8012ff6:	e763      	b.n	8012ec0 <_dtoa_r+0x318>
 8012ff8:	d022      	beq.n	8013040 <_dtoa_r+0x498>
 8012ffa:	f1c8 0100 	rsb	r1, r8, #0
 8012ffe:	4a6d      	ldr	r2, [pc, #436]	@ (80131b4 <_dtoa_r+0x60c>)
 8013000:	f001 000f 	and.w	r0, r1, #15
 8013004:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8013008:	ed92 7b00 	vldr	d7, [r2]
 801300c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8013010:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013014:	4868      	ldr	r0, [pc, #416]	@ (80131b8 <_dtoa_r+0x610>)
 8013016:	1109      	asrs	r1, r1, #4
 8013018:	2400      	movs	r4, #0
 801301a:	2202      	movs	r2, #2
 801301c:	b929      	cbnz	r1, 801302a <_dtoa_r+0x482>
 801301e:	2c00      	cmp	r4, #0
 8013020:	f43f af57 	beq.w	8012ed2 <_dtoa_r+0x32a>
 8013024:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013028:	e753      	b.n	8012ed2 <_dtoa_r+0x32a>
 801302a:	07ce      	lsls	r6, r1, #31
 801302c:	d505      	bpl.n	801303a <_dtoa_r+0x492>
 801302e:	ed90 6b00 	vldr	d6, [r0]
 8013032:	3201      	adds	r2, #1
 8013034:	2401      	movs	r4, #1
 8013036:	ee27 7b06 	vmul.f64	d7, d7, d6
 801303a:	1049      	asrs	r1, r1, #1
 801303c:	3008      	adds	r0, #8
 801303e:	e7ed      	b.n	801301c <_dtoa_r+0x474>
 8013040:	2202      	movs	r2, #2
 8013042:	e746      	b.n	8012ed2 <_dtoa_r+0x32a>
 8013044:	f8cd 8014 	str.w	r8, [sp, #20]
 8013048:	4654      	mov	r4, sl
 801304a:	e762      	b.n	8012f12 <_dtoa_r+0x36a>
 801304c:	4a59      	ldr	r2, [pc, #356]	@ (80131b4 <_dtoa_r+0x60c>)
 801304e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8013052:	ed12 4b02 	vldr	d4, [r2, #-8]
 8013056:	9a08      	ldr	r2, [sp, #32]
 8013058:	ec41 0b17 	vmov	d7, r0, r1
 801305c:	443c      	add	r4, r7
 801305e:	b34a      	cbz	r2, 80130b4 <_dtoa_r+0x50c>
 8013060:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8013064:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8013068:	463e      	mov	r6, r7
 801306a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801306e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013072:	ee35 7b47 	vsub.f64	d7, d5, d7
 8013076:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801307a:	ee14 2a90 	vmov	r2, s9
 801307e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013082:	3230      	adds	r2, #48	@ 0x30
 8013084:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013088:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801308c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013090:	f806 2b01 	strb.w	r2, [r6], #1
 8013094:	d438      	bmi.n	8013108 <_dtoa_r+0x560>
 8013096:	ee32 5b46 	vsub.f64	d5, d2, d6
 801309a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801309e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130a2:	d46e      	bmi.n	8013182 <_dtoa_r+0x5da>
 80130a4:	42a6      	cmp	r6, r4
 80130a6:	f43f af5a 	beq.w	8012f5e <_dtoa_r+0x3b6>
 80130aa:	ee27 7b03 	vmul.f64	d7, d7, d3
 80130ae:	ee26 6b03 	vmul.f64	d6, d6, d3
 80130b2:	e7e0      	b.n	8013076 <_dtoa_r+0x4ce>
 80130b4:	4621      	mov	r1, r4
 80130b6:	463e      	mov	r6, r7
 80130b8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80130bc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80130c0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80130c4:	ee14 2a90 	vmov	r2, s9
 80130c8:	3230      	adds	r2, #48	@ 0x30
 80130ca:	f806 2b01 	strb.w	r2, [r6], #1
 80130ce:	42a6      	cmp	r6, r4
 80130d0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80130d4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80130d8:	d119      	bne.n	801310e <_dtoa_r+0x566>
 80130da:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80130de:	ee37 4b05 	vadd.f64	d4, d7, d5
 80130e2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80130e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130ea:	dc4a      	bgt.n	8013182 <_dtoa_r+0x5da>
 80130ec:	ee35 5b47 	vsub.f64	d5, d5, d7
 80130f0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80130f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130f8:	f57f af31 	bpl.w	8012f5e <_dtoa_r+0x3b6>
 80130fc:	460e      	mov	r6, r1
 80130fe:	3901      	subs	r1, #1
 8013100:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013104:	2b30      	cmp	r3, #48	@ 0x30
 8013106:	d0f9      	beq.n	80130fc <_dtoa_r+0x554>
 8013108:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801310c:	e027      	b.n	801315e <_dtoa_r+0x5b6>
 801310e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013112:	e7d5      	b.n	80130c0 <_dtoa_r+0x518>
 8013114:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013118:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801311c:	463e      	mov	r6, r7
 801311e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8013122:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8013126:	ee15 3a10 	vmov	r3, s10
 801312a:	3330      	adds	r3, #48	@ 0x30
 801312c:	f806 3b01 	strb.w	r3, [r6], #1
 8013130:	1bf3      	subs	r3, r6, r7
 8013132:	459a      	cmp	sl, r3
 8013134:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013138:	eea3 7b46 	vfms.f64	d7, d3, d6
 801313c:	d132      	bne.n	80131a4 <_dtoa_r+0x5fc>
 801313e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8013142:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801314a:	dc18      	bgt.n	801317e <_dtoa_r+0x5d6>
 801314c:	eeb4 7b46 	vcmp.f64	d7, d6
 8013150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013154:	d103      	bne.n	801315e <_dtoa_r+0x5b6>
 8013156:	ee15 3a10 	vmov	r3, s10
 801315a:	07db      	lsls	r3, r3, #31
 801315c:	d40f      	bmi.n	801317e <_dtoa_r+0x5d6>
 801315e:	9901      	ldr	r1, [sp, #4]
 8013160:	4648      	mov	r0, r9
 8013162:	f000 fe55 	bl	8013e10 <_Bfree>
 8013166:	2300      	movs	r3, #0
 8013168:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801316a:	7033      	strb	r3, [r6, #0]
 801316c:	f108 0301 	add.w	r3, r8, #1
 8013170:	6013      	str	r3, [r2, #0]
 8013172:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013174:	2b00      	cmp	r3, #0
 8013176:	f000 824b 	beq.w	8013610 <_dtoa_r+0xa68>
 801317a:	601e      	str	r6, [r3, #0]
 801317c:	e248      	b.n	8013610 <_dtoa_r+0xa68>
 801317e:	f8cd 8014 	str.w	r8, [sp, #20]
 8013182:	4633      	mov	r3, r6
 8013184:	461e      	mov	r6, r3
 8013186:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801318a:	2a39      	cmp	r2, #57	@ 0x39
 801318c:	d106      	bne.n	801319c <_dtoa_r+0x5f4>
 801318e:	429f      	cmp	r7, r3
 8013190:	d1f8      	bne.n	8013184 <_dtoa_r+0x5dc>
 8013192:	9a05      	ldr	r2, [sp, #20]
 8013194:	3201      	adds	r2, #1
 8013196:	9205      	str	r2, [sp, #20]
 8013198:	2230      	movs	r2, #48	@ 0x30
 801319a:	703a      	strb	r2, [r7, #0]
 801319c:	781a      	ldrb	r2, [r3, #0]
 801319e:	3201      	adds	r2, #1
 80131a0:	701a      	strb	r2, [r3, #0]
 80131a2:	e7b1      	b.n	8013108 <_dtoa_r+0x560>
 80131a4:	ee27 7b04 	vmul.f64	d7, d7, d4
 80131a8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80131ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131b0:	d1b5      	bne.n	801311e <_dtoa_r+0x576>
 80131b2:	e7d4      	b.n	801315e <_dtoa_r+0x5b6>
 80131b4:	080165c8 	.word	0x080165c8
 80131b8:	080165a0 	.word	0x080165a0
 80131bc:	9908      	ldr	r1, [sp, #32]
 80131be:	2900      	cmp	r1, #0
 80131c0:	f000 80e9 	beq.w	8013396 <_dtoa_r+0x7ee>
 80131c4:	9907      	ldr	r1, [sp, #28]
 80131c6:	2901      	cmp	r1, #1
 80131c8:	f300 80cb 	bgt.w	8013362 <_dtoa_r+0x7ba>
 80131cc:	2d00      	cmp	r5, #0
 80131ce:	f000 80c4 	beq.w	801335a <_dtoa_r+0x7b2>
 80131d2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80131d6:	9e04      	ldr	r6, [sp, #16]
 80131d8:	461c      	mov	r4, r3
 80131da:	9305      	str	r3, [sp, #20]
 80131dc:	9b04      	ldr	r3, [sp, #16]
 80131de:	4413      	add	r3, r2
 80131e0:	9304      	str	r3, [sp, #16]
 80131e2:	9b06      	ldr	r3, [sp, #24]
 80131e4:	2101      	movs	r1, #1
 80131e6:	4413      	add	r3, r2
 80131e8:	4648      	mov	r0, r9
 80131ea:	9306      	str	r3, [sp, #24]
 80131ec:	f000 ff0e 	bl	801400c <__i2b>
 80131f0:	9b05      	ldr	r3, [sp, #20]
 80131f2:	4605      	mov	r5, r0
 80131f4:	b166      	cbz	r6, 8013210 <_dtoa_r+0x668>
 80131f6:	9a06      	ldr	r2, [sp, #24]
 80131f8:	2a00      	cmp	r2, #0
 80131fa:	dd09      	ble.n	8013210 <_dtoa_r+0x668>
 80131fc:	42b2      	cmp	r2, r6
 80131fe:	9904      	ldr	r1, [sp, #16]
 8013200:	bfa8      	it	ge
 8013202:	4632      	movge	r2, r6
 8013204:	1a89      	subs	r1, r1, r2
 8013206:	9104      	str	r1, [sp, #16]
 8013208:	9906      	ldr	r1, [sp, #24]
 801320a:	1ab6      	subs	r6, r6, r2
 801320c:	1a8a      	subs	r2, r1, r2
 801320e:	9206      	str	r2, [sp, #24]
 8013210:	b30b      	cbz	r3, 8013256 <_dtoa_r+0x6ae>
 8013212:	9a08      	ldr	r2, [sp, #32]
 8013214:	2a00      	cmp	r2, #0
 8013216:	f000 80c5 	beq.w	80133a4 <_dtoa_r+0x7fc>
 801321a:	2c00      	cmp	r4, #0
 801321c:	f000 80bf 	beq.w	801339e <_dtoa_r+0x7f6>
 8013220:	4629      	mov	r1, r5
 8013222:	4622      	mov	r2, r4
 8013224:	4648      	mov	r0, r9
 8013226:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013228:	f000 ffa8 	bl	801417c <__pow5mult>
 801322c:	9a01      	ldr	r2, [sp, #4]
 801322e:	4601      	mov	r1, r0
 8013230:	4605      	mov	r5, r0
 8013232:	4648      	mov	r0, r9
 8013234:	f000 ff00 	bl	8014038 <__multiply>
 8013238:	9901      	ldr	r1, [sp, #4]
 801323a:	9005      	str	r0, [sp, #20]
 801323c:	4648      	mov	r0, r9
 801323e:	f000 fde7 	bl	8013e10 <_Bfree>
 8013242:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013244:	1b1b      	subs	r3, r3, r4
 8013246:	f000 80b0 	beq.w	80133aa <_dtoa_r+0x802>
 801324a:	9905      	ldr	r1, [sp, #20]
 801324c:	461a      	mov	r2, r3
 801324e:	4648      	mov	r0, r9
 8013250:	f000 ff94 	bl	801417c <__pow5mult>
 8013254:	9001      	str	r0, [sp, #4]
 8013256:	2101      	movs	r1, #1
 8013258:	4648      	mov	r0, r9
 801325a:	f000 fed7 	bl	801400c <__i2b>
 801325e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013260:	4604      	mov	r4, r0
 8013262:	2b00      	cmp	r3, #0
 8013264:	f000 81da 	beq.w	801361c <_dtoa_r+0xa74>
 8013268:	461a      	mov	r2, r3
 801326a:	4601      	mov	r1, r0
 801326c:	4648      	mov	r0, r9
 801326e:	f000 ff85 	bl	801417c <__pow5mult>
 8013272:	9b07      	ldr	r3, [sp, #28]
 8013274:	2b01      	cmp	r3, #1
 8013276:	4604      	mov	r4, r0
 8013278:	f300 80a0 	bgt.w	80133bc <_dtoa_r+0x814>
 801327c:	9b02      	ldr	r3, [sp, #8]
 801327e:	2b00      	cmp	r3, #0
 8013280:	f040 8096 	bne.w	80133b0 <_dtoa_r+0x808>
 8013284:	9b03      	ldr	r3, [sp, #12]
 8013286:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801328a:	2a00      	cmp	r2, #0
 801328c:	f040 8092 	bne.w	80133b4 <_dtoa_r+0x80c>
 8013290:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8013294:	0d12      	lsrs	r2, r2, #20
 8013296:	0512      	lsls	r2, r2, #20
 8013298:	2a00      	cmp	r2, #0
 801329a:	f000 808d 	beq.w	80133b8 <_dtoa_r+0x810>
 801329e:	9b04      	ldr	r3, [sp, #16]
 80132a0:	3301      	adds	r3, #1
 80132a2:	9304      	str	r3, [sp, #16]
 80132a4:	9b06      	ldr	r3, [sp, #24]
 80132a6:	3301      	adds	r3, #1
 80132a8:	9306      	str	r3, [sp, #24]
 80132aa:	2301      	movs	r3, #1
 80132ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 80132ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	f000 81b9 	beq.w	8013628 <_dtoa_r+0xa80>
 80132b6:	6922      	ldr	r2, [r4, #16]
 80132b8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80132bc:	6910      	ldr	r0, [r2, #16]
 80132be:	f000 fe59 	bl	8013f74 <__hi0bits>
 80132c2:	f1c0 0020 	rsb	r0, r0, #32
 80132c6:	9b06      	ldr	r3, [sp, #24]
 80132c8:	4418      	add	r0, r3
 80132ca:	f010 001f 	ands.w	r0, r0, #31
 80132ce:	f000 8081 	beq.w	80133d4 <_dtoa_r+0x82c>
 80132d2:	f1c0 0220 	rsb	r2, r0, #32
 80132d6:	2a04      	cmp	r2, #4
 80132d8:	dd73      	ble.n	80133c2 <_dtoa_r+0x81a>
 80132da:	9b04      	ldr	r3, [sp, #16]
 80132dc:	f1c0 001c 	rsb	r0, r0, #28
 80132e0:	4403      	add	r3, r0
 80132e2:	9304      	str	r3, [sp, #16]
 80132e4:	9b06      	ldr	r3, [sp, #24]
 80132e6:	4406      	add	r6, r0
 80132e8:	4403      	add	r3, r0
 80132ea:	9306      	str	r3, [sp, #24]
 80132ec:	9b04      	ldr	r3, [sp, #16]
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	dd05      	ble.n	80132fe <_dtoa_r+0x756>
 80132f2:	9901      	ldr	r1, [sp, #4]
 80132f4:	461a      	mov	r2, r3
 80132f6:	4648      	mov	r0, r9
 80132f8:	f000 ff9a 	bl	8014230 <__lshift>
 80132fc:	9001      	str	r0, [sp, #4]
 80132fe:	9b06      	ldr	r3, [sp, #24]
 8013300:	2b00      	cmp	r3, #0
 8013302:	dd05      	ble.n	8013310 <_dtoa_r+0x768>
 8013304:	4621      	mov	r1, r4
 8013306:	461a      	mov	r2, r3
 8013308:	4648      	mov	r0, r9
 801330a:	f000 ff91 	bl	8014230 <__lshift>
 801330e:	4604      	mov	r4, r0
 8013310:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013312:	2b00      	cmp	r3, #0
 8013314:	d060      	beq.n	80133d8 <_dtoa_r+0x830>
 8013316:	9801      	ldr	r0, [sp, #4]
 8013318:	4621      	mov	r1, r4
 801331a:	f000 fff5 	bl	8014308 <__mcmp>
 801331e:	2800      	cmp	r0, #0
 8013320:	da5a      	bge.n	80133d8 <_dtoa_r+0x830>
 8013322:	f108 33ff 	add.w	r3, r8, #4294967295
 8013326:	9305      	str	r3, [sp, #20]
 8013328:	9901      	ldr	r1, [sp, #4]
 801332a:	2300      	movs	r3, #0
 801332c:	220a      	movs	r2, #10
 801332e:	4648      	mov	r0, r9
 8013330:	f000 fd90 	bl	8013e54 <__multadd>
 8013334:	9b08      	ldr	r3, [sp, #32]
 8013336:	9001      	str	r0, [sp, #4]
 8013338:	2b00      	cmp	r3, #0
 801333a:	f000 8177 	beq.w	801362c <_dtoa_r+0xa84>
 801333e:	4629      	mov	r1, r5
 8013340:	2300      	movs	r3, #0
 8013342:	220a      	movs	r2, #10
 8013344:	4648      	mov	r0, r9
 8013346:	f000 fd85 	bl	8013e54 <__multadd>
 801334a:	f1bb 0f00 	cmp.w	fp, #0
 801334e:	4605      	mov	r5, r0
 8013350:	dc6e      	bgt.n	8013430 <_dtoa_r+0x888>
 8013352:	9b07      	ldr	r3, [sp, #28]
 8013354:	2b02      	cmp	r3, #2
 8013356:	dc48      	bgt.n	80133ea <_dtoa_r+0x842>
 8013358:	e06a      	b.n	8013430 <_dtoa_r+0x888>
 801335a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801335c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013360:	e739      	b.n	80131d6 <_dtoa_r+0x62e>
 8013362:	f10a 34ff 	add.w	r4, sl, #4294967295
 8013366:	42a3      	cmp	r3, r4
 8013368:	db07      	blt.n	801337a <_dtoa_r+0x7d2>
 801336a:	f1ba 0f00 	cmp.w	sl, #0
 801336e:	eba3 0404 	sub.w	r4, r3, r4
 8013372:	db0b      	blt.n	801338c <_dtoa_r+0x7e4>
 8013374:	9e04      	ldr	r6, [sp, #16]
 8013376:	4652      	mov	r2, sl
 8013378:	e72f      	b.n	80131da <_dtoa_r+0x632>
 801337a:	1ae2      	subs	r2, r4, r3
 801337c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801337e:	9e04      	ldr	r6, [sp, #16]
 8013380:	4413      	add	r3, r2
 8013382:	930a      	str	r3, [sp, #40]	@ 0x28
 8013384:	4652      	mov	r2, sl
 8013386:	4623      	mov	r3, r4
 8013388:	2400      	movs	r4, #0
 801338a:	e726      	b.n	80131da <_dtoa_r+0x632>
 801338c:	9a04      	ldr	r2, [sp, #16]
 801338e:	eba2 060a 	sub.w	r6, r2, sl
 8013392:	2200      	movs	r2, #0
 8013394:	e721      	b.n	80131da <_dtoa_r+0x632>
 8013396:	9e04      	ldr	r6, [sp, #16]
 8013398:	9d08      	ldr	r5, [sp, #32]
 801339a:	461c      	mov	r4, r3
 801339c:	e72a      	b.n	80131f4 <_dtoa_r+0x64c>
 801339e:	9a01      	ldr	r2, [sp, #4]
 80133a0:	9205      	str	r2, [sp, #20]
 80133a2:	e752      	b.n	801324a <_dtoa_r+0x6a2>
 80133a4:	9901      	ldr	r1, [sp, #4]
 80133a6:	461a      	mov	r2, r3
 80133a8:	e751      	b.n	801324e <_dtoa_r+0x6a6>
 80133aa:	9b05      	ldr	r3, [sp, #20]
 80133ac:	9301      	str	r3, [sp, #4]
 80133ae:	e752      	b.n	8013256 <_dtoa_r+0x6ae>
 80133b0:	2300      	movs	r3, #0
 80133b2:	e77b      	b.n	80132ac <_dtoa_r+0x704>
 80133b4:	9b02      	ldr	r3, [sp, #8]
 80133b6:	e779      	b.n	80132ac <_dtoa_r+0x704>
 80133b8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80133ba:	e778      	b.n	80132ae <_dtoa_r+0x706>
 80133bc:	2300      	movs	r3, #0
 80133be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80133c0:	e779      	b.n	80132b6 <_dtoa_r+0x70e>
 80133c2:	d093      	beq.n	80132ec <_dtoa_r+0x744>
 80133c4:	9b04      	ldr	r3, [sp, #16]
 80133c6:	321c      	adds	r2, #28
 80133c8:	4413      	add	r3, r2
 80133ca:	9304      	str	r3, [sp, #16]
 80133cc:	9b06      	ldr	r3, [sp, #24]
 80133ce:	4416      	add	r6, r2
 80133d0:	4413      	add	r3, r2
 80133d2:	e78a      	b.n	80132ea <_dtoa_r+0x742>
 80133d4:	4602      	mov	r2, r0
 80133d6:	e7f5      	b.n	80133c4 <_dtoa_r+0x81c>
 80133d8:	f1ba 0f00 	cmp.w	sl, #0
 80133dc:	f8cd 8014 	str.w	r8, [sp, #20]
 80133e0:	46d3      	mov	fp, sl
 80133e2:	dc21      	bgt.n	8013428 <_dtoa_r+0x880>
 80133e4:	9b07      	ldr	r3, [sp, #28]
 80133e6:	2b02      	cmp	r3, #2
 80133e8:	dd1e      	ble.n	8013428 <_dtoa_r+0x880>
 80133ea:	f1bb 0f00 	cmp.w	fp, #0
 80133ee:	f47f addc 	bne.w	8012faa <_dtoa_r+0x402>
 80133f2:	4621      	mov	r1, r4
 80133f4:	465b      	mov	r3, fp
 80133f6:	2205      	movs	r2, #5
 80133f8:	4648      	mov	r0, r9
 80133fa:	f000 fd2b 	bl	8013e54 <__multadd>
 80133fe:	4601      	mov	r1, r0
 8013400:	4604      	mov	r4, r0
 8013402:	9801      	ldr	r0, [sp, #4]
 8013404:	f000 ff80 	bl	8014308 <__mcmp>
 8013408:	2800      	cmp	r0, #0
 801340a:	f77f adce 	ble.w	8012faa <_dtoa_r+0x402>
 801340e:	463e      	mov	r6, r7
 8013410:	2331      	movs	r3, #49	@ 0x31
 8013412:	f806 3b01 	strb.w	r3, [r6], #1
 8013416:	9b05      	ldr	r3, [sp, #20]
 8013418:	3301      	adds	r3, #1
 801341a:	9305      	str	r3, [sp, #20]
 801341c:	e5c9      	b.n	8012fb2 <_dtoa_r+0x40a>
 801341e:	f8cd 8014 	str.w	r8, [sp, #20]
 8013422:	4654      	mov	r4, sl
 8013424:	4625      	mov	r5, r4
 8013426:	e7f2      	b.n	801340e <_dtoa_r+0x866>
 8013428:	9b08      	ldr	r3, [sp, #32]
 801342a:	2b00      	cmp	r3, #0
 801342c:	f000 8102 	beq.w	8013634 <_dtoa_r+0xa8c>
 8013430:	2e00      	cmp	r6, #0
 8013432:	dd05      	ble.n	8013440 <_dtoa_r+0x898>
 8013434:	4629      	mov	r1, r5
 8013436:	4632      	mov	r2, r6
 8013438:	4648      	mov	r0, r9
 801343a:	f000 fef9 	bl	8014230 <__lshift>
 801343e:	4605      	mov	r5, r0
 8013440:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013442:	2b00      	cmp	r3, #0
 8013444:	d058      	beq.n	80134f8 <_dtoa_r+0x950>
 8013446:	6869      	ldr	r1, [r5, #4]
 8013448:	4648      	mov	r0, r9
 801344a:	f000 fca1 	bl	8013d90 <_Balloc>
 801344e:	4606      	mov	r6, r0
 8013450:	b928      	cbnz	r0, 801345e <_dtoa_r+0x8b6>
 8013452:	4b82      	ldr	r3, [pc, #520]	@ (801365c <_dtoa_r+0xab4>)
 8013454:	4602      	mov	r2, r0
 8013456:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801345a:	f7ff bbbe 	b.w	8012bda <_dtoa_r+0x32>
 801345e:	692a      	ldr	r2, [r5, #16]
 8013460:	3202      	adds	r2, #2
 8013462:	0092      	lsls	r2, r2, #2
 8013464:	f105 010c 	add.w	r1, r5, #12
 8013468:	300c      	adds	r0, #12
 801346a:	f7ff faf5 	bl	8012a58 <memcpy>
 801346e:	2201      	movs	r2, #1
 8013470:	4631      	mov	r1, r6
 8013472:	4648      	mov	r0, r9
 8013474:	f000 fedc 	bl	8014230 <__lshift>
 8013478:	1c7b      	adds	r3, r7, #1
 801347a:	9304      	str	r3, [sp, #16]
 801347c:	eb07 030b 	add.w	r3, r7, fp
 8013480:	9309      	str	r3, [sp, #36]	@ 0x24
 8013482:	9b02      	ldr	r3, [sp, #8]
 8013484:	f003 0301 	and.w	r3, r3, #1
 8013488:	46a8      	mov	r8, r5
 801348a:	9308      	str	r3, [sp, #32]
 801348c:	4605      	mov	r5, r0
 801348e:	9b04      	ldr	r3, [sp, #16]
 8013490:	9801      	ldr	r0, [sp, #4]
 8013492:	4621      	mov	r1, r4
 8013494:	f103 3bff 	add.w	fp, r3, #4294967295
 8013498:	f7ff fafc 	bl	8012a94 <quorem>
 801349c:	4641      	mov	r1, r8
 801349e:	9002      	str	r0, [sp, #8]
 80134a0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80134a4:	9801      	ldr	r0, [sp, #4]
 80134a6:	f000 ff2f 	bl	8014308 <__mcmp>
 80134aa:	462a      	mov	r2, r5
 80134ac:	9006      	str	r0, [sp, #24]
 80134ae:	4621      	mov	r1, r4
 80134b0:	4648      	mov	r0, r9
 80134b2:	f000 ff45 	bl	8014340 <__mdiff>
 80134b6:	68c2      	ldr	r2, [r0, #12]
 80134b8:	4606      	mov	r6, r0
 80134ba:	b9fa      	cbnz	r2, 80134fc <_dtoa_r+0x954>
 80134bc:	4601      	mov	r1, r0
 80134be:	9801      	ldr	r0, [sp, #4]
 80134c0:	f000 ff22 	bl	8014308 <__mcmp>
 80134c4:	4602      	mov	r2, r0
 80134c6:	4631      	mov	r1, r6
 80134c8:	4648      	mov	r0, r9
 80134ca:	920a      	str	r2, [sp, #40]	@ 0x28
 80134cc:	f000 fca0 	bl	8013e10 <_Bfree>
 80134d0:	9b07      	ldr	r3, [sp, #28]
 80134d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80134d4:	9e04      	ldr	r6, [sp, #16]
 80134d6:	ea42 0103 	orr.w	r1, r2, r3
 80134da:	9b08      	ldr	r3, [sp, #32]
 80134dc:	4319      	orrs	r1, r3
 80134de:	d10f      	bne.n	8013500 <_dtoa_r+0x958>
 80134e0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80134e4:	d028      	beq.n	8013538 <_dtoa_r+0x990>
 80134e6:	9b06      	ldr	r3, [sp, #24]
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	dd02      	ble.n	80134f2 <_dtoa_r+0x94a>
 80134ec:	9b02      	ldr	r3, [sp, #8]
 80134ee:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80134f2:	f88b a000 	strb.w	sl, [fp]
 80134f6:	e55e      	b.n	8012fb6 <_dtoa_r+0x40e>
 80134f8:	4628      	mov	r0, r5
 80134fa:	e7bd      	b.n	8013478 <_dtoa_r+0x8d0>
 80134fc:	2201      	movs	r2, #1
 80134fe:	e7e2      	b.n	80134c6 <_dtoa_r+0x91e>
 8013500:	9b06      	ldr	r3, [sp, #24]
 8013502:	2b00      	cmp	r3, #0
 8013504:	db04      	blt.n	8013510 <_dtoa_r+0x968>
 8013506:	9907      	ldr	r1, [sp, #28]
 8013508:	430b      	orrs	r3, r1
 801350a:	9908      	ldr	r1, [sp, #32]
 801350c:	430b      	orrs	r3, r1
 801350e:	d120      	bne.n	8013552 <_dtoa_r+0x9aa>
 8013510:	2a00      	cmp	r2, #0
 8013512:	ddee      	ble.n	80134f2 <_dtoa_r+0x94a>
 8013514:	9901      	ldr	r1, [sp, #4]
 8013516:	2201      	movs	r2, #1
 8013518:	4648      	mov	r0, r9
 801351a:	f000 fe89 	bl	8014230 <__lshift>
 801351e:	4621      	mov	r1, r4
 8013520:	9001      	str	r0, [sp, #4]
 8013522:	f000 fef1 	bl	8014308 <__mcmp>
 8013526:	2800      	cmp	r0, #0
 8013528:	dc03      	bgt.n	8013532 <_dtoa_r+0x98a>
 801352a:	d1e2      	bne.n	80134f2 <_dtoa_r+0x94a>
 801352c:	f01a 0f01 	tst.w	sl, #1
 8013530:	d0df      	beq.n	80134f2 <_dtoa_r+0x94a>
 8013532:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013536:	d1d9      	bne.n	80134ec <_dtoa_r+0x944>
 8013538:	2339      	movs	r3, #57	@ 0x39
 801353a:	f88b 3000 	strb.w	r3, [fp]
 801353e:	4633      	mov	r3, r6
 8013540:	461e      	mov	r6, r3
 8013542:	3b01      	subs	r3, #1
 8013544:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013548:	2a39      	cmp	r2, #57	@ 0x39
 801354a:	d052      	beq.n	80135f2 <_dtoa_r+0xa4a>
 801354c:	3201      	adds	r2, #1
 801354e:	701a      	strb	r2, [r3, #0]
 8013550:	e531      	b.n	8012fb6 <_dtoa_r+0x40e>
 8013552:	2a00      	cmp	r2, #0
 8013554:	dd07      	ble.n	8013566 <_dtoa_r+0x9be>
 8013556:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801355a:	d0ed      	beq.n	8013538 <_dtoa_r+0x990>
 801355c:	f10a 0301 	add.w	r3, sl, #1
 8013560:	f88b 3000 	strb.w	r3, [fp]
 8013564:	e527      	b.n	8012fb6 <_dtoa_r+0x40e>
 8013566:	9b04      	ldr	r3, [sp, #16]
 8013568:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801356a:	f803 ac01 	strb.w	sl, [r3, #-1]
 801356e:	4293      	cmp	r3, r2
 8013570:	d029      	beq.n	80135c6 <_dtoa_r+0xa1e>
 8013572:	9901      	ldr	r1, [sp, #4]
 8013574:	2300      	movs	r3, #0
 8013576:	220a      	movs	r2, #10
 8013578:	4648      	mov	r0, r9
 801357a:	f000 fc6b 	bl	8013e54 <__multadd>
 801357e:	45a8      	cmp	r8, r5
 8013580:	9001      	str	r0, [sp, #4]
 8013582:	f04f 0300 	mov.w	r3, #0
 8013586:	f04f 020a 	mov.w	r2, #10
 801358a:	4641      	mov	r1, r8
 801358c:	4648      	mov	r0, r9
 801358e:	d107      	bne.n	80135a0 <_dtoa_r+0x9f8>
 8013590:	f000 fc60 	bl	8013e54 <__multadd>
 8013594:	4680      	mov	r8, r0
 8013596:	4605      	mov	r5, r0
 8013598:	9b04      	ldr	r3, [sp, #16]
 801359a:	3301      	adds	r3, #1
 801359c:	9304      	str	r3, [sp, #16]
 801359e:	e776      	b.n	801348e <_dtoa_r+0x8e6>
 80135a0:	f000 fc58 	bl	8013e54 <__multadd>
 80135a4:	4629      	mov	r1, r5
 80135a6:	4680      	mov	r8, r0
 80135a8:	2300      	movs	r3, #0
 80135aa:	220a      	movs	r2, #10
 80135ac:	4648      	mov	r0, r9
 80135ae:	f000 fc51 	bl	8013e54 <__multadd>
 80135b2:	4605      	mov	r5, r0
 80135b4:	e7f0      	b.n	8013598 <_dtoa_r+0x9f0>
 80135b6:	f1bb 0f00 	cmp.w	fp, #0
 80135ba:	bfcc      	ite	gt
 80135bc:	465e      	movgt	r6, fp
 80135be:	2601      	movle	r6, #1
 80135c0:	443e      	add	r6, r7
 80135c2:	f04f 0800 	mov.w	r8, #0
 80135c6:	9901      	ldr	r1, [sp, #4]
 80135c8:	2201      	movs	r2, #1
 80135ca:	4648      	mov	r0, r9
 80135cc:	f000 fe30 	bl	8014230 <__lshift>
 80135d0:	4621      	mov	r1, r4
 80135d2:	9001      	str	r0, [sp, #4]
 80135d4:	f000 fe98 	bl	8014308 <__mcmp>
 80135d8:	2800      	cmp	r0, #0
 80135da:	dcb0      	bgt.n	801353e <_dtoa_r+0x996>
 80135dc:	d102      	bne.n	80135e4 <_dtoa_r+0xa3c>
 80135de:	f01a 0f01 	tst.w	sl, #1
 80135e2:	d1ac      	bne.n	801353e <_dtoa_r+0x996>
 80135e4:	4633      	mov	r3, r6
 80135e6:	461e      	mov	r6, r3
 80135e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80135ec:	2a30      	cmp	r2, #48	@ 0x30
 80135ee:	d0fa      	beq.n	80135e6 <_dtoa_r+0xa3e>
 80135f0:	e4e1      	b.n	8012fb6 <_dtoa_r+0x40e>
 80135f2:	429f      	cmp	r7, r3
 80135f4:	d1a4      	bne.n	8013540 <_dtoa_r+0x998>
 80135f6:	9b05      	ldr	r3, [sp, #20]
 80135f8:	3301      	adds	r3, #1
 80135fa:	9305      	str	r3, [sp, #20]
 80135fc:	2331      	movs	r3, #49	@ 0x31
 80135fe:	703b      	strb	r3, [r7, #0]
 8013600:	e4d9      	b.n	8012fb6 <_dtoa_r+0x40e>
 8013602:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013604:	4f16      	ldr	r7, [pc, #88]	@ (8013660 <_dtoa_r+0xab8>)
 8013606:	b11b      	cbz	r3, 8013610 <_dtoa_r+0xa68>
 8013608:	f107 0308 	add.w	r3, r7, #8
 801360c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801360e:	6013      	str	r3, [r2, #0]
 8013610:	4638      	mov	r0, r7
 8013612:	b011      	add	sp, #68	@ 0x44
 8013614:	ecbd 8b02 	vpop	{d8}
 8013618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801361c:	9b07      	ldr	r3, [sp, #28]
 801361e:	2b01      	cmp	r3, #1
 8013620:	f77f ae2c 	ble.w	801327c <_dtoa_r+0x6d4>
 8013624:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013626:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013628:	2001      	movs	r0, #1
 801362a:	e64c      	b.n	80132c6 <_dtoa_r+0x71e>
 801362c:	f1bb 0f00 	cmp.w	fp, #0
 8013630:	f77f aed8 	ble.w	80133e4 <_dtoa_r+0x83c>
 8013634:	463e      	mov	r6, r7
 8013636:	9801      	ldr	r0, [sp, #4]
 8013638:	4621      	mov	r1, r4
 801363a:	f7ff fa2b 	bl	8012a94 <quorem>
 801363e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013642:	f806 ab01 	strb.w	sl, [r6], #1
 8013646:	1bf2      	subs	r2, r6, r7
 8013648:	4593      	cmp	fp, r2
 801364a:	ddb4      	ble.n	80135b6 <_dtoa_r+0xa0e>
 801364c:	9901      	ldr	r1, [sp, #4]
 801364e:	2300      	movs	r3, #0
 8013650:	220a      	movs	r2, #10
 8013652:	4648      	mov	r0, r9
 8013654:	f000 fbfe 	bl	8013e54 <__multadd>
 8013658:	9001      	str	r0, [sp, #4]
 801365a:	e7ec      	b.n	8013636 <_dtoa_r+0xa8e>
 801365c:	08016323 	.word	0x08016323
 8013660:	080162a7 	.word	0x080162a7

08013664 <_free_r>:
 8013664:	b538      	push	{r3, r4, r5, lr}
 8013666:	4605      	mov	r5, r0
 8013668:	2900      	cmp	r1, #0
 801366a:	d041      	beq.n	80136f0 <_free_r+0x8c>
 801366c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013670:	1f0c      	subs	r4, r1, #4
 8013672:	2b00      	cmp	r3, #0
 8013674:	bfb8      	it	lt
 8013676:	18e4      	addlt	r4, r4, r3
 8013678:	f7fd f9c4 	bl	8010a04 <__malloc_lock>
 801367c:	4a1d      	ldr	r2, [pc, #116]	@ (80136f4 <_free_r+0x90>)
 801367e:	6813      	ldr	r3, [r2, #0]
 8013680:	b933      	cbnz	r3, 8013690 <_free_r+0x2c>
 8013682:	6063      	str	r3, [r4, #4]
 8013684:	6014      	str	r4, [r2, #0]
 8013686:	4628      	mov	r0, r5
 8013688:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801368c:	f7fd b9c0 	b.w	8010a10 <__malloc_unlock>
 8013690:	42a3      	cmp	r3, r4
 8013692:	d908      	bls.n	80136a6 <_free_r+0x42>
 8013694:	6820      	ldr	r0, [r4, #0]
 8013696:	1821      	adds	r1, r4, r0
 8013698:	428b      	cmp	r3, r1
 801369a:	bf01      	itttt	eq
 801369c:	6819      	ldreq	r1, [r3, #0]
 801369e:	685b      	ldreq	r3, [r3, #4]
 80136a0:	1809      	addeq	r1, r1, r0
 80136a2:	6021      	streq	r1, [r4, #0]
 80136a4:	e7ed      	b.n	8013682 <_free_r+0x1e>
 80136a6:	461a      	mov	r2, r3
 80136a8:	685b      	ldr	r3, [r3, #4]
 80136aa:	b10b      	cbz	r3, 80136b0 <_free_r+0x4c>
 80136ac:	42a3      	cmp	r3, r4
 80136ae:	d9fa      	bls.n	80136a6 <_free_r+0x42>
 80136b0:	6811      	ldr	r1, [r2, #0]
 80136b2:	1850      	adds	r0, r2, r1
 80136b4:	42a0      	cmp	r0, r4
 80136b6:	d10b      	bne.n	80136d0 <_free_r+0x6c>
 80136b8:	6820      	ldr	r0, [r4, #0]
 80136ba:	4401      	add	r1, r0
 80136bc:	1850      	adds	r0, r2, r1
 80136be:	4283      	cmp	r3, r0
 80136c0:	6011      	str	r1, [r2, #0]
 80136c2:	d1e0      	bne.n	8013686 <_free_r+0x22>
 80136c4:	6818      	ldr	r0, [r3, #0]
 80136c6:	685b      	ldr	r3, [r3, #4]
 80136c8:	6053      	str	r3, [r2, #4]
 80136ca:	4408      	add	r0, r1
 80136cc:	6010      	str	r0, [r2, #0]
 80136ce:	e7da      	b.n	8013686 <_free_r+0x22>
 80136d0:	d902      	bls.n	80136d8 <_free_r+0x74>
 80136d2:	230c      	movs	r3, #12
 80136d4:	602b      	str	r3, [r5, #0]
 80136d6:	e7d6      	b.n	8013686 <_free_r+0x22>
 80136d8:	6820      	ldr	r0, [r4, #0]
 80136da:	1821      	adds	r1, r4, r0
 80136dc:	428b      	cmp	r3, r1
 80136de:	bf04      	itt	eq
 80136e0:	6819      	ldreq	r1, [r3, #0]
 80136e2:	685b      	ldreq	r3, [r3, #4]
 80136e4:	6063      	str	r3, [r4, #4]
 80136e6:	bf04      	itt	eq
 80136e8:	1809      	addeq	r1, r1, r0
 80136ea:	6021      	streq	r1, [r4, #0]
 80136ec:	6054      	str	r4, [r2, #4]
 80136ee:	e7ca      	b.n	8013686 <_free_r+0x22>
 80136f0:	bd38      	pop	{r3, r4, r5, pc}
 80136f2:	bf00      	nop
 80136f4:	240197f8 	.word	0x240197f8

080136f8 <rshift>:
 80136f8:	6903      	ldr	r3, [r0, #16]
 80136fa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80136fe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013702:	ea4f 1261 	mov.w	r2, r1, asr #5
 8013706:	f100 0414 	add.w	r4, r0, #20
 801370a:	dd45      	ble.n	8013798 <rshift+0xa0>
 801370c:	f011 011f 	ands.w	r1, r1, #31
 8013710:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8013714:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8013718:	d10c      	bne.n	8013734 <rshift+0x3c>
 801371a:	f100 0710 	add.w	r7, r0, #16
 801371e:	4629      	mov	r1, r5
 8013720:	42b1      	cmp	r1, r6
 8013722:	d334      	bcc.n	801378e <rshift+0x96>
 8013724:	1a9b      	subs	r3, r3, r2
 8013726:	009b      	lsls	r3, r3, #2
 8013728:	1eea      	subs	r2, r5, #3
 801372a:	4296      	cmp	r6, r2
 801372c:	bf38      	it	cc
 801372e:	2300      	movcc	r3, #0
 8013730:	4423      	add	r3, r4
 8013732:	e015      	b.n	8013760 <rshift+0x68>
 8013734:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8013738:	f1c1 0820 	rsb	r8, r1, #32
 801373c:	40cf      	lsrs	r7, r1
 801373e:	f105 0e04 	add.w	lr, r5, #4
 8013742:	46a1      	mov	r9, r4
 8013744:	4576      	cmp	r6, lr
 8013746:	46f4      	mov	ip, lr
 8013748:	d815      	bhi.n	8013776 <rshift+0x7e>
 801374a:	1a9a      	subs	r2, r3, r2
 801374c:	0092      	lsls	r2, r2, #2
 801374e:	3a04      	subs	r2, #4
 8013750:	3501      	adds	r5, #1
 8013752:	42ae      	cmp	r6, r5
 8013754:	bf38      	it	cc
 8013756:	2200      	movcc	r2, #0
 8013758:	18a3      	adds	r3, r4, r2
 801375a:	50a7      	str	r7, [r4, r2]
 801375c:	b107      	cbz	r7, 8013760 <rshift+0x68>
 801375e:	3304      	adds	r3, #4
 8013760:	1b1a      	subs	r2, r3, r4
 8013762:	42a3      	cmp	r3, r4
 8013764:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8013768:	bf08      	it	eq
 801376a:	2300      	moveq	r3, #0
 801376c:	6102      	str	r2, [r0, #16]
 801376e:	bf08      	it	eq
 8013770:	6143      	streq	r3, [r0, #20]
 8013772:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013776:	f8dc c000 	ldr.w	ip, [ip]
 801377a:	fa0c fc08 	lsl.w	ip, ip, r8
 801377e:	ea4c 0707 	orr.w	r7, ip, r7
 8013782:	f849 7b04 	str.w	r7, [r9], #4
 8013786:	f85e 7b04 	ldr.w	r7, [lr], #4
 801378a:	40cf      	lsrs	r7, r1
 801378c:	e7da      	b.n	8013744 <rshift+0x4c>
 801378e:	f851 cb04 	ldr.w	ip, [r1], #4
 8013792:	f847 cf04 	str.w	ip, [r7, #4]!
 8013796:	e7c3      	b.n	8013720 <rshift+0x28>
 8013798:	4623      	mov	r3, r4
 801379a:	e7e1      	b.n	8013760 <rshift+0x68>

0801379c <__hexdig_fun>:
 801379c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80137a0:	2b09      	cmp	r3, #9
 80137a2:	d802      	bhi.n	80137aa <__hexdig_fun+0xe>
 80137a4:	3820      	subs	r0, #32
 80137a6:	b2c0      	uxtb	r0, r0
 80137a8:	4770      	bx	lr
 80137aa:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80137ae:	2b05      	cmp	r3, #5
 80137b0:	d801      	bhi.n	80137b6 <__hexdig_fun+0x1a>
 80137b2:	3847      	subs	r0, #71	@ 0x47
 80137b4:	e7f7      	b.n	80137a6 <__hexdig_fun+0xa>
 80137b6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80137ba:	2b05      	cmp	r3, #5
 80137bc:	d801      	bhi.n	80137c2 <__hexdig_fun+0x26>
 80137be:	3827      	subs	r0, #39	@ 0x27
 80137c0:	e7f1      	b.n	80137a6 <__hexdig_fun+0xa>
 80137c2:	2000      	movs	r0, #0
 80137c4:	4770      	bx	lr
	...

080137c8 <__gethex>:
 80137c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137cc:	b085      	sub	sp, #20
 80137ce:	468a      	mov	sl, r1
 80137d0:	9302      	str	r3, [sp, #8]
 80137d2:	680b      	ldr	r3, [r1, #0]
 80137d4:	9001      	str	r0, [sp, #4]
 80137d6:	4690      	mov	r8, r2
 80137d8:	1c9c      	adds	r4, r3, #2
 80137da:	46a1      	mov	r9, r4
 80137dc:	f814 0b01 	ldrb.w	r0, [r4], #1
 80137e0:	2830      	cmp	r0, #48	@ 0x30
 80137e2:	d0fa      	beq.n	80137da <__gethex+0x12>
 80137e4:	eba9 0303 	sub.w	r3, r9, r3
 80137e8:	f1a3 0b02 	sub.w	fp, r3, #2
 80137ec:	f7ff ffd6 	bl	801379c <__hexdig_fun>
 80137f0:	4605      	mov	r5, r0
 80137f2:	2800      	cmp	r0, #0
 80137f4:	d168      	bne.n	80138c8 <__gethex+0x100>
 80137f6:	49a0      	ldr	r1, [pc, #640]	@ (8013a78 <__gethex+0x2b0>)
 80137f8:	2201      	movs	r2, #1
 80137fa:	4648      	mov	r0, r9
 80137fc:	f7ff f838 	bl	8012870 <strncmp>
 8013800:	4607      	mov	r7, r0
 8013802:	2800      	cmp	r0, #0
 8013804:	d167      	bne.n	80138d6 <__gethex+0x10e>
 8013806:	f899 0001 	ldrb.w	r0, [r9, #1]
 801380a:	4626      	mov	r6, r4
 801380c:	f7ff ffc6 	bl	801379c <__hexdig_fun>
 8013810:	2800      	cmp	r0, #0
 8013812:	d062      	beq.n	80138da <__gethex+0x112>
 8013814:	4623      	mov	r3, r4
 8013816:	7818      	ldrb	r0, [r3, #0]
 8013818:	2830      	cmp	r0, #48	@ 0x30
 801381a:	4699      	mov	r9, r3
 801381c:	f103 0301 	add.w	r3, r3, #1
 8013820:	d0f9      	beq.n	8013816 <__gethex+0x4e>
 8013822:	f7ff ffbb 	bl	801379c <__hexdig_fun>
 8013826:	fab0 f580 	clz	r5, r0
 801382a:	096d      	lsrs	r5, r5, #5
 801382c:	f04f 0b01 	mov.w	fp, #1
 8013830:	464a      	mov	r2, r9
 8013832:	4616      	mov	r6, r2
 8013834:	3201      	adds	r2, #1
 8013836:	7830      	ldrb	r0, [r6, #0]
 8013838:	f7ff ffb0 	bl	801379c <__hexdig_fun>
 801383c:	2800      	cmp	r0, #0
 801383e:	d1f8      	bne.n	8013832 <__gethex+0x6a>
 8013840:	498d      	ldr	r1, [pc, #564]	@ (8013a78 <__gethex+0x2b0>)
 8013842:	2201      	movs	r2, #1
 8013844:	4630      	mov	r0, r6
 8013846:	f7ff f813 	bl	8012870 <strncmp>
 801384a:	2800      	cmp	r0, #0
 801384c:	d13f      	bne.n	80138ce <__gethex+0x106>
 801384e:	b944      	cbnz	r4, 8013862 <__gethex+0x9a>
 8013850:	1c74      	adds	r4, r6, #1
 8013852:	4622      	mov	r2, r4
 8013854:	4616      	mov	r6, r2
 8013856:	3201      	adds	r2, #1
 8013858:	7830      	ldrb	r0, [r6, #0]
 801385a:	f7ff ff9f 	bl	801379c <__hexdig_fun>
 801385e:	2800      	cmp	r0, #0
 8013860:	d1f8      	bne.n	8013854 <__gethex+0x8c>
 8013862:	1ba4      	subs	r4, r4, r6
 8013864:	00a7      	lsls	r7, r4, #2
 8013866:	7833      	ldrb	r3, [r6, #0]
 8013868:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801386c:	2b50      	cmp	r3, #80	@ 0x50
 801386e:	d13e      	bne.n	80138ee <__gethex+0x126>
 8013870:	7873      	ldrb	r3, [r6, #1]
 8013872:	2b2b      	cmp	r3, #43	@ 0x2b
 8013874:	d033      	beq.n	80138de <__gethex+0x116>
 8013876:	2b2d      	cmp	r3, #45	@ 0x2d
 8013878:	d034      	beq.n	80138e4 <__gethex+0x11c>
 801387a:	1c71      	adds	r1, r6, #1
 801387c:	2400      	movs	r4, #0
 801387e:	7808      	ldrb	r0, [r1, #0]
 8013880:	f7ff ff8c 	bl	801379c <__hexdig_fun>
 8013884:	1e43      	subs	r3, r0, #1
 8013886:	b2db      	uxtb	r3, r3
 8013888:	2b18      	cmp	r3, #24
 801388a:	d830      	bhi.n	80138ee <__gethex+0x126>
 801388c:	f1a0 0210 	sub.w	r2, r0, #16
 8013890:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013894:	f7ff ff82 	bl	801379c <__hexdig_fun>
 8013898:	f100 3cff 	add.w	ip, r0, #4294967295
 801389c:	fa5f fc8c 	uxtb.w	ip, ip
 80138a0:	f1bc 0f18 	cmp.w	ip, #24
 80138a4:	f04f 030a 	mov.w	r3, #10
 80138a8:	d91e      	bls.n	80138e8 <__gethex+0x120>
 80138aa:	b104      	cbz	r4, 80138ae <__gethex+0xe6>
 80138ac:	4252      	negs	r2, r2
 80138ae:	4417      	add	r7, r2
 80138b0:	f8ca 1000 	str.w	r1, [sl]
 80138b4:	b1ed      	cbz	r5, 80138f2 <__gethex+0x12a>
 80138b6:	f1bb 0f00 	cmp.w	fp, #0
 80138ba:	bf0c      	ite	eq
 80138bc:	2506      	moveq	r5, #6
 80138be:	2500      	movne	r5, #0
 80138c0:	4628      	mov	r0, r5
 80138c2:	b005      	add	sp, #20
 80138c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138c8:	2500      	movs	r5, #0
 80138ca:	462c      	mov	r4, r5
 80138cc:	e7b0      	b.n	8013830 <__gethex+0x68>
 80138ce:	2c00      	cmp	r4, #0
 80138d0:	d1c7      	bne.n	8013862 <__gethex+0x9a>
 80138d2:	4627      	mov	r7, r4
 80138d4:	e7c7      	b.n	8013866 <__gethex+0x9e>
 80138d6:	464e      	mov	r6, r9
 80138d8:	462f      	mov	r7, r5
 80138da:	2501      	movs	r5, #1
 80138dc:	e7c3      	b.n	8013866 <__gethex+0x9e>
 80138de:	2400      	movs	r4, #0
 80138e0:	1cb1      	adds	r1, r6, #2
 80138e2:	e7cc      	b.n	801387e <__gethex+0xb6>
 80138e4:	2401      	movs	r4, #1
 80138e6:	e7fb      	b.n	80138e0 <__gethex+0x118>
 80138e8:	fb03 0002 	mla	r0, r3, r2, r0
 80138ec:	e7ce      	b.n	801388c <__gethex+0xc4>
 80138ee:	4631      	mov	r1, r6
 80138f0:	e7de      	b.n	80138b0 <__gethex+0xe8>
 80138f2:	eba6 0309 	sub.w	r3, r6, r9
 80138f6:	3b01      	subs	r3, #1
 80138f8:	4629      	mov	r1, r5
 80138fa:	2b07      	cmp	r3, #7
 80138fc:	dc0a      	bgt.n	8013914 <__gethex+0x14c>
 80138fe:	9801      	ldr	r0, [sp, #4]
 8013900:	f000 fa46 	bl	8013d90 <_Balloc>
 8013904:	4604      	mov	r4, r0
 8013906:	b940      	cbnz	r0, 801391a <__gethex+0x152>
 8013908:	4b5c      	ldr	r3, [pc, #368]	@ (8013a7c <__gethex+0x2b4>)
 801390a:	4602      	mov	r2, r0
 801390c:	21e4      	movs	r1, #228	@ 0xe4
 801390e:	485c      	ldr	r0, [pc, #368]	@ (8013a80 <__gethex+0x2b8>)
 8013910:	f001 fb52 	bl	8014fb8 <__assert_func>
 8013914:	3101      	adds	r1, #1
 8013916:	105b      	asrs	r3, r3, #1
 8013918:	e7ef      	b.n	80138fa <__gethex+0x132>
 801391a:	f100 0a14 	add.w	sl, r0, #20
 801391e:	2300      	movs	r3, #0
 8013920:	4655      	mov	r5, sl
 8013922:	469b      	mov	fp, r3
 8013924:	45b1      	cmp	r9, r6
 8013926:	d337      	bcc.n	8013998 <__gethex+0x1d0>
 8013928:	f845 bb04 	str.w	fp, [r5], #4
 801392c:	eba5 050a 	sub.w	r5, r5, sl
 8013930:	10ad      	asrs	r5, r5, #2
 8013932:	6125      	str	r5, [r4, #16]
 8013934:	4658      	mov	r0, fp
 8013936:	f000 fb1d 	bl	8013f74 <__hi0bits>
 801393a:	016d      	lsls	r5, r5, #5
 801393c:	f8d8 6000 	ldr.w	r6, [r8]
 8013940:	1a2d      	subs	r5, r5, r0
 8013942:	42b5      	cmp	r5, r6
 8013944:	dd54      	ble.n	80139f0 <__gethex+0x228>
 8013946:	1bad      	subs	r5, r5, r6
 8013948:	4629      	mov	r1, r5
 801394a:	4620      	mov	r0, r4
 801394c:	f000 fea6 	bl	801469c <__any_on>
 8013950:	4681      	mov	r9, r0
 8013952:	b178      	cbz	r0, 8013974 <__gethex+0x1ac>
 8013954:	1e6b      	subs	r3, r5, #1
 8013956:	1159      	asrs	r1, r3, #5
 8013958:	f003 021f 	and.w	r2, r3, #31
 801395c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8013960:	f04f 0901 	mov.w	r9, #1
 8013964:	fa09 f202 	lsl.w	r2, r9, r2
 8013968:	420a      	tst	r2, r1
 801396a:	d003      	beq.n	8013974 <__gethex+0x1ac>
 801396c:	454b      	cmp	r3, r9
 801396e:	dc36      	bgt.n	80139de <__gethex+0x216>
 8013970:	f04f 0902 	mov.w	r9, #2
 8013974:	4629      	mov	r1, r5
 8013976:	4620      	mov	r0, r4
 8013978:	f7ff febe 	bl	80136f8 <rshift>
 801397c:	442f      	add	r7, r5
 801397e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013982:	42bb      	cmp	r3, r7
 8013984:	da42      	bge.n	8013a0c <__gethex+0x244>
 8013986:	9801      	ldr	r0, [sp, #4]
 8013988:	4621      	mov	r1, r4
 801398a:	f000 fa41 	bl	8013e10 <_Bfree>
 801398e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013990:	2300      	movs	r3, #0
 8013992:	6013      	str	r3, [r2, #0]
 8013994:	25a3      	movs	r5, #163	@ 0xa3
 8013996:	e793      	b.n	80138c0 <__gethex+0xf8>
 8013998:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801399c:	2a2e      	cmp	r2, #46	@ 0x2e
 801399e:	d012      	beq.n	80139c6 <__gethex+0x1fe>
 80139a0:	2b20      	cmp	r3, #32
 80139a2:	d104      	bne.n	80139ae <__gethex+0x1e6>
 80139a4:	f845 bb04 	str.w	fp, [r5], #4
 80139a8:	f04f 0b00 	mov.w	fp, #0
 80139ac:	465b      	mov	r3, fp
 80139ae:	7830      	ldrb	r0, [r6, #0]
 80139b0:	9303      	str	r3, [sp, #12]
 80139b2:	f7ff fef3 	bl	801379c <__hexdig_fun>
 80139b6:	9b03      	ldr	r3, [sp, #12]
 80139b8:	f000 000f 	and.w	r0, r0, #15
 80139bc:	4098      	lsls	r0, r3
 80139be:	ea4b 0b00 	orr.w	fp, fp, r0
 80139c2:	3304      	adds	r3, #4
 80139c4:	e7ae      	b.n	8013924 <__gethex+0x15c>
 80139c6:	45b1      	cmp	r9, r6
 80139c8:	d8ea      	bhi.n	80139a0 <__gethex+0x1d8>
 80139ca:	492b      	ldr	r1, [pc, #172]	@ (8013a78 <__gethex+0x2b0>)
 80139cc:	9303      	str	r3, [sp, #12]
 80139ce:	2201      	movs	r2, #1
 80139d0:	4630      	mov	r0, r6
 80139d2:	f7fe ff4d 	bl	8012870 <strncmp>
 80139d6:	9b03      	ldr	r3, [sp, #12]
 80139d8:	2800      	cmp	r0, #0
 80139da:	d1e1      	bne.n	80139a0 <__gethex+0x1d8>
 80139dc:	e7a2      	b.n	8013924 <__gethex+0x15c>
 80139de:	1ea9      	subs	r1, r5, #2
 80139e0:	4620      	mov	r0, r4
 80139e2:	f000 fe5b 	bl	801469c <__any_on>
 80139e6:	2800      	cmp	r0, #0
 80139e8:	d0c2      	beq.n	8013970 <__gethex+0x1a8>
 80139ea:	f04f 0903 	mov.w	r9, #3
 80139ee:	e7c1      	b.n	8013974 <__gethex+0x1ac>
 80139f0:	da09      	bge.n	8013a06 <__gethex+0x23e>
 80139f2:	1b75      	subs	r5, r6, r5
 80139f4:	4621      	mov	r1, r4
 80139f6:	9801      	ldr	r0, [sp, #4]
 80139f8:	462a      	mov	r2, r5
 80139fa:	f000 fc19 	bl	8014230 <__lshift>
 80139fe:	1b7f      	subs	r7, r7, r5
 8013a00:	4604      	mov	r4, r0
 8013a02:	f100 0a14 	add.w	sl, r0, #20
 8013a06:	f04f 0900 	mov.w	r9, #0
 8013a0a:	e7b8      	b.n	801397e <__gethex+0x1b6>
 8013a0c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8013a10:	42bd      	cmp	r5, r7
 8013a12:	dd6f      	ble.n	8013af4 <__gethex+0x32c>
 8013a14:	1bed      	subs	r5, r5, r7
 8013a16:	42ae      	cmp	r6, r5
 8013a18:	dc34      	bgt.n	8013a84 <__gethex+0x2bc>
 8013a1a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013a1e:	2b02      	cmp	r3, #2
 8013a20:	d022      	beq.n	8013a68 <__gethex+0x2a0>
 8013a22:	2b03      	cmp	r3, #3
 8013a24:	d024      	beq.n	8013a70 <__gethex+0x2a8>
 8013a26:	2b01      	cmp	r3, #1
 8013a28:	d115      	bne.n	8013a56 <__gethex+0x28e>
 8013a2a:	42ae      	cmp	r6, r5
 8013a2c:	d113      	bne.n	8013a56 <__gethex+0x28e>
 8013a2e:	2e01      	cmp	r6, #1
 8013a30:	d10b      	bne.n	8013a4a <__gethex+0x282>
 8013a32:	9a02      	ldr	r2, [sp, #8]
 8013a34:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013a38:	6013      	str	r3, [r2, #0]
 8013a3a:	2301      	movs	r3, #1
 8013a3c:	6123      	str	r3, [r4, #16]
 8013a3e:	f8ca 3000 	str.w	r3, [sl]
 8013a42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013a44:	2562      	movs	r5, #98	@ 0x62
 8013a46:	601c      	str	r4, [r3, #0]
 8013a48:	e73a      	b.n	80138c0 <__gethex+0xf8>
 8013a4a:	1e71      	subs	r1, r6, #1
 8013a4c:	4620      	mov	r0, r4
 8013a4e:	f000 fe25 	bl	801469c <__any_on>
 8013a52:	2800      	cmp	r0, #0
 8013a54:	d1ed      	bne.n	8013a32 <__gethex+0x26a>
 8013a56:	9801      	ldr	r0, [sp, #4]
 8013a58:	4621      	mov	r1, r4
 8013a5a:	f000 f9d9 	bl	8013e10 <_Bfree>
 8013a5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013a60:	2300      	movs	r3, #0
 8013a62:	6013      	str	r3, [r2, #0]
 8013a64:	2550      	movs	r5, #80	@ 0x50
 8013a66:	e72b      	b.n	80138c0 <__gethex+0xf8>
 8013a68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	d1f3      	bne.n	8013a56 <__gethex+0x28e>
 8013a6e:	e7e0      	b.n	8013a32 <__gethex+0x26a>
 8013a70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d1dd      	bne.n	8013a32 <__gethex+0x26a>
 8013a76:	e7ee      	b.n	8013a56 <__gethex+0x28e>
 8013a78:	08016264 	.word	0x08016264
 8013a7c:	08016323 	.word	0x08016323
 8013a80:	08016334 	.word	0x08016334
 8013a84:	1e6f      	subs	r7, r5, #1
 8013a86:	f1b9 0f00 	cmp.w	r9, #0
 8013a8a:	d130      	bne.n	8013aee <__gethex+0x326>
 8013a8c:	b127      	cbz	r7, 8013a98 <__gethex+0x2d0>
 8013a8e:	4639      	mov	r1, r7
 8013a90:	4620      	mov	r0, r4
 8013a92:	f000 fe03 	bl	801469c <__any_on>
 8013a96:	4681      	mov	r9, r0
 8013a98:	117a      	asrs	r2, r7, #5
 8013a9a:	2301      	movs	r3, #1
 8013a9c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8013aa0:	f007 071f 	and.w	r7, r7, #31
 8013aa4:	40bb      	lsls	r3, r7
 8013aa6:	4213      	tst	r3, r2
 8013aa8:	4629      	mov	r1, r5
 8013aaa:	4620      	mov	r0, r4
 8013aac:	bf18      	it	ne
 8013aae:	f049 0902 	orrne.w	r9, r9, #2
 8013ab2:	f7ff fe21 	bl	80136f8 <rshift>
 8013ab6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8013aba:	1b76      	subs	r6, r6, r5
 8013abc:	2502      	movs	r5, #2
 8013abe:	f1b9 0f00 	cmp.w	r9, #0
 8013ac2:	d047      	beq.n	8013b54 <__gethex+0x38c>
 8013ac4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013ac8:	2b02      	cmp	r3, #2
 8013aca:	d015      	beq.n	8013af8 <__gethex+0x330>
 8013acc:	2b03      	cmp	r3, #3
 8013ace:	d017      	beq.n	8013b00 <__gethex+0x338>
 8013ad0:	2b01      	cmp	r3, #1
 8013ad2:	d109      	bne.n	8013ae8 <__gethex+0x320>
 8013ad4:	f019 0f02 	tst.w	r9, #2
 8013ad8:	d006      	beq.n	8013ae8 <__gethex+0x320>
 8013ada:	f8da 3000 	ldr.w	r3, [sl]
 8013ade:	ea49 0903 	orr.w	r9, r9, r3
 8013ae2:	f019 0f01 	tst.w	r9, #1
 8013ae6:	d10e      	bne.n	8013b06 <__gethex+0x33e>
 8013ae8:	f045 0510 	orr.w	r5, r5, #16
 8013aec:	e032      	b.n	8013b54 <__gethex+0x38c>
 8013aee:	f04f 0901 	mov.w	r9, #1
 8013af2:	e7d1      	b.n	8013a98 <__gethex+0x2d0>
 8013af4:	2501      	movs	r5, #1
 8013af6:	e7e2      	b.n	8013abe <__gethex+0x2f6>
 8013af8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013afa:	f1c3 0301 	rsb	r3, r3, #1
 8013afe:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013b00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	d0f0      	beq.n	8013ae8 <__gethex+0x320>
 8013b06:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8013b0a:	f104 0314 	add.w	r3, r4, #20
 8013b0e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8013b12:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8013b16:	f04f 0c00 	mov.w	ip, #0
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b20:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013b24:	d01b      	beq.n	8013b5e <__gethex+0x396>
 8013b26:	3201      	adds	r2, #1
 8013b28:	6002      	str	r2, [r0, #0]
 8013b2a:	2d02      	cmp	r5, #2
 8013b2c:	f104 0314 	add.w	r3, r4, #20
 8013b30:	d13c      	bne.n	8013bac <__gethex+0x3e4>
 8013b32:	f8d8 2000 	ldr.w	r2, [r8]
 8013b36:	3a01      	subs	r2, #1
 8013b38:	42b2      	cmp	r2, r6
 8013b3a:	d109      	bne.n	8013b50 <__gethex+0x388>
 8013b3c:	1171      	asrs	r1, r6, #5
 8013b3e:	2201      	movs	r2, #1
 8013b40:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013b44:	f006 061f 	and.w	r6, r6, #31
 8013b48:	fa02 f606 	lsl.w	r6, r2, r6
 8013b4c:	421e      	tst	r6, r3
 8013b4e:	d13a      	bne.n	8013bc6 <__gethex+0x3fe>
 8013b50:	f045 0520 	orr.w	r5, r5, #32
 8013b54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013b56:	601c      	str	r4, [r3, #0]
 8013b58:	9b02      	ldr	r3, [sp, #8]
 8013b5a:	601f      	str	r7, [r3, #0]
 8013b5c:	e6b0      	b.n	80138c0 <__gethex+0xf8>
 8013b5e:	4299      	cmp	r1, r3
 8013b60:	f843 cc04 	str.w	ip, [r3, #-4]
 8013b64:	d8d9      	bhi.n	8013b1a <__gethex+0x352>
 8013b66:	68a3      	ldr	r3, [r4, #8]
 8013b68:	459b      	cmp	fp, r3
 8013b6a:	db17      	blt.n	8013b9c <__gethex+0x3d4>
 8013b6c:	6861      	ldr	r1, [r4, #4]
 8013b6e:	9801      	ldr	r0, [sp, #4]
 8013b70:	3101      	adds	r1, #1
 8013b72:	f000 f90d 	bl	8013d90 <_Balloc>
 8013b76:	4681      	mov	r9, r0
 8013b78:	b918      	cbnz	r0, 8013b82 <__gethex+0x3ba>
 8013b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8013be4 <__gethex+0x41c>)
 8013b7c:	4602      	mov	r2, r0
 8013b7e:	2184      	movs	r1, #132	@ 0x84
 8013b80:	e6c5      	b.n	801390e <__gethex+0x146>
 8013b82:	6922      	ldr	r2, [r4, #16]
 8013b84:	3202      	adds	r2, #2
 8013b86:	f104 010c 	add.w	r1, r4, #12
 8013b8a:	0092      	lsls	r2, r2, #2
 8013b8c:	300c      	adds	r0, #12
 8013b8e:	f7fe ff63 	bl	8012a58 <memcpy>
 8013b92:	4621      	mov	r1, r4
 8013b94:	9801      	ldr	r0, [sp, #4]
 8013b96:	f000 f93b 	bl	8013e10 <_Bfree>
 8013b9a:	464c      	mov	r4, r9
 8013b9c:	6923      	ldr	r3, [r4, #16]
 8013b9e:	1c5a      	adds	r2, r3, #1
 8013ba0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013ba4:	6122      	str	r2, [r4, #16]
 8013ba6:	2201      	movs	r2, #1
 8013ba8:	615a      	str	r2, [r3, #20]
 8013baa:	e7be      	b.n	8013b2a <__gethex+0x362>
 8013bac:	6922      	ldr	r2, [r4, #16]
 8013bae:	455a      	cmp	r2, fp
 8013bb0:	dd0b      	ble.n	8013bca <__gethex+0x402>
 8013bb2:	2101      	movs	r1, #1
 8013bb4:	4620      	mov	r0, r4
 8013bb6:	f7ff fd9f 	bl	80136f8 <rshift>
 8013bba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013bbe:	3701      	adds	r7, #1
 8013bc0:	42bb      	cmp	r3, r7
 8013bc2:	f6ff aee0 	blt.w	8013986 <__gethex+0x1be>
 8013bc6:	2501      	movs	r5, #1
 8013bc8:	e7c2      	b.n	8013b50 <__gethex+0x388>
 8013bca:	f016 061f 	ands.w	r6, r6, #31
 8013bce:	d0fa      	beq.n	8013bc6 <__gethex+0x3fe>
 8013bd0:	4453      	add	r3, sl
 8013bd2:	f1c6 0620 	rsb	r6, r6, #32
 8013bd6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8013bda:	f000 f9cb 	bl	8013f74 <__hi0bits>
 8013bde:	42b0      	cmp	r0, r6
 8013be0:	dbe7      	blt.n	8013bb2 <__gethex+0x3ea>
 8013be2:	e7f0      	b.n	8013bc6 <__gethex+0x3fe>
 8013be4:	08016323 	.word	0x08016323

08013be8 <L_shift>:
 8013be8:	f1c2 0208 	rsb	r2, r2, #8
 8013bec:	0092      	lsls	r2, r2, #2
 8013bee:	b570      	push	{r4, r5, r6, lr}
 8013bf0:	f1c2 0620 	rsb	r6, r2, #32
 8013bf4:	6843      	ldr	r3, [r0, #4]
 8013bf6:	6804      	ldr	r4, [r0, #0]
 8013bf8:	fa03 f506 	lsl.w	r5, r3, r6
 8013bfc:	432c      	orrs	r4, r5
 8013bfe:	40d3      	lsrs	r3, r2
 8013c00:	6004      	str	r4, [r0, #0]
 8013c02:	f840 3f04 	str.w	r3, [r0, #4]!
 8013c06:	4288      	cmp	r0, r1
 8013c08:	d3f4      	bcc.n	8013bf4 <L_shift+0xc>
 8013c0a:	bd70      	pop	{r4, r5, r6, pc}

08013c0c <__match>:
 8013c0c:	b530      	push	{r4, r5, lr}
 8013c0e:	6803      	ldr	r3, [r0, #0]
 8013c10:	3301      	adds	r3, #1
 8013c12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013c16:	b914      	cbnz	r4, 8013c1e <__match+0x12>
 8013c18:	6003      	str	r3, [r0, #0]
 8013c1a:	2001      	movs	r0, #1
 8013c1c:	bd30      	pop	{r4, r5, pc}
 8013c1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013c22:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8013c26:	2d19      	cmp	r5, #25
 8013c28:	bf98      	it	ls
 8013c2a:	3220      	addls	r2, #32
 8013c2c:	42a2      	cmp	r2, r4
 8013c2e:	d0f0      	beq.n	8013c12 <__match+0x6>
 8013c30:	2000      	movs	r0, #0
 8013c32:	e7f3      	b.n	8013c1c <__match+0x10>

08013c34 <__hexnan>:
 8013c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c38:	680b      	ldr	r3, [r1, #0]
 8013c3a:	6801      	ldr	r1, [r0, #0]
 8013c3c:	115e      	asrs	r6, r3, #5
 8013c3e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013c42:	f013 031f 	ands.w	r3, r3, #31
 8013c46:	b087      	sub	sp, #28
 8013c48:	bf18      	it	ne
 8013c4a:	3604      	addne	r6, #4
 8013c4c:	2500      	movs	r5, #0
 8013c4e:	1f37      	subs	r7, r6, #4
 8013c50:	4682      	mov	sl, r0
 8013c52:	4690      	mov	r8, r2
 8013c54:	9301      	str	r3, [sp, #4]
 8013c56:	f846 5c04 	str.w	r5, [r6, #-4]
 8013c5a:	46b9      	mov	r9, r7
 8013c5c:	463c      	mov	r4, r7
 8013c5e:	9502      	str	r5, [sp, #8]
 8013c60:	46ab      	mov	fp, r5
 8013c62:	784a      	ldrb	r2, [r1, #1]
 8013c64:	1c4b      	adds	r3, r1, #1
 8013c66:	9303      	str	r3, [sp, #12]
 8013c68:	b342      	cbz	r2, 8013cbc <__hexnan+0x88>
 8013c6a:	4610      	mov	r0, r2
 8013c6c:	9105      	str	r1, [sp, #20]
 8013c6e:	9204      	str	r2, [sp, #16]
 8013c70:	f7ff fd94 	bl	801379c <__hexdig_fun>
 8013c74:	2800      	cmp	r0, #0
 8013c76:	d151      	bne.n	8013d1c <__hexnan+0xe8>
 8013c78:	9a04      	ldr	r2, [sp, #16]
 8013c7a:	9905      	ldr	r1, [sp, #20]
 8013c7c:	2a20      	cmp	r2, #32
 8013c7e:	d818      	bhi.n	8013cb2 <__hexnan+0x7e>
 8013c80:	9b02      	ldr	r3, [sp, #8]
 8013c82:	459b      	cmp	fp, r3
 8013c84:	dd13      	ble.n	8013cae <__hexnan+0x7a>
 8013c86:	454c      	cmp	r4, r9
 8013c88:	d206      	bcs.n	8013c98 <__hexnan+0x64>
 8013c8a:	2d07      	cmp	r5, #7
 8013c8c:	dc04      	bgt.n	8013c98 <__hexnan+0x64>
 8013c8e:	462a      	mov	r2, r5
 8013c90:	4649      	mov	r1, r9
 8013c92:	4620      	mov	r0, r4
 8013c94:	f7ff ffa8 	bl	8013be8 <L_shift>
 8013c98:	4544      	cmp	r4, r8
 8013c9a:	d952      	bls.n	8013d42 <__hexnan+0x10e>
 8013c9c:	2300      	movs	r3, #0
 8013c9e:	f1a4 0904 	sub.w	r9, r4, #4
 8013ca2:	f844 3c04 	str.w	r3, [r4, #-4]
 8013ca6:	f8cd b008 	str.w	fp, [sp, #8]
 8013caa:	464c      	mov	r4, r9
 8013cac:	461d      	mov	r5, r3
 8013cae:	9903      	ldr	r1, [sp, #12]
 8013cb0:	e7d7      	b.n	8013c62 <__hexnan+0x2e>
 8013cb2:	2a29      	cmp	r2, #41	@ 0x29
 8013cb4:	d157      	bne.n	8013d66 <__hexnan+0x132>
 8013cb6:	3102      	adds	r1, #2
 8013cb8:	f8ca 1000 	str.w	r1, [sl]
 8013cbc:	f1bb 0f00 	cmp.w	fp, #0
 8013cc0:	d051      	beq.n	8013d66 <__hexnan+0x132>
 8013cc2:	454c      	cmp	r4, r9
 8013cc4:	d206      	bcs.n	8013cd4 <__hexnan+0xa0>
 8013cc6:	2d07      	cmp	r5, #7
 8013cc8:	dc04      	bgt.n	8013cd4 <__hexnan+0xa0>
 8013cca:	462a      	mov	r2, r5
 8013ccc:	4649      	mov	r1, r9
 8013cce:	4620      	mov	r0, r4
 8013cd0:	f7ff ff8a 	bl	8013be8 <L_shift>
 8013cd4:	4544      	cmp	r4, r8
 8013cd6:	d936      	bls.n	8013d46 <__hexnan+0x112>
 8013cd8:	f1a8 0204 	sub.w	r2, r8, #4
 8013cdc:	4623      	mov	r3, r4
 8013cde:	f853 1b04 	ldr.w	r1, [r3], #4
 8013ce2:	f842 1f04 	str.w	r1, [r2, #4]!
 8013ce6:	429f      	cmp	r7, r3
 8013ce8:	d2f9      	bcs.n	8013cde <__hexnan+0xaa>
 8013cea:	1b3b      	subs	r3, r7, r4
 8013cec:	f023 0303 	bic.w	r3, r3, #3
 8013cf0:	3304      	adds	r3, #4
 8013cf2:	3401      	adds	r4, #1
 8013cf4:	3e03      	subs	r6, #3
 8013cf6:	42b4      	cmp	r4, r6
 8013cf8:	bf88      	it	hi
 8013cfa:	2304      	movhi	r3, #4
 8013cfc:	4443      	add	r3, r8
 8013cfe:	2200      	movs	r2, #0
 8013d00:	f843 2b04 	str.w	r2, [r3], #4
 8013d04:	429f      	cmp	r7, r3
 8013d06:	d2fb      	bcs.n	8013d00 <__hexnan+0xcc>
 8013d08:	683b      	ldr	r3, [r7, #0]
 8013d0a:	b91b      	cbnz	r3, 8013d14 <__hexnan+0xe0>
 8013d0c:	4547      	cmp	r7, r8
 8013d0e:	d128      	bne.n	8013d62 <__hexnan+0x12e>
 8013d10:	2301      	movs	r3, #1
 8013d12:	603b      	str	r3, [r7, #0]
 8013d14:	2005      	movs	r0, #5
 8013d16:	b007      	add	sp, #28
 8013d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d1c:	3501      	adds	r5, #1
 8013d1e:	2d08      	cmp	r5, #8
 8013d20:	f10b 0b01 	add.w	fp, fp, #1
 8013d24:	dd06      	ble.n	8013d34 <__hexnan+0x100>
 8013d26:	4544      	cmp	r4, r8
 8013d28:	d9c1      	bls.n	8013cae <__hexnan+0x7a>
 8013d2a:	2300      	movs	r3, #0
 8013d2c:	f844 3c04 	str.w	r3, [r4, #-4]
 8013d30:	2501      	movs	r5, #1
 8013d32:	3c04      	subs	r4, #4
 8013d34:	6822      	ldr	r2, [r4, #0]
 8013d36:	f000 000f 	and.w	r0, r0, #15
 8013d3a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013d3e:	6020      	str	r0, [r4, #0]
 8013d40:	e7b5      	b.n	8013cae <__hexnan+0x7a>
 8013d42:	2508      	movs	r5, #8
 8013d44:	e7b3      	b.n	8013cae <__hexnan+0x7a>
 8013d46:	9b01      	ldr	r3, [sp, #4]
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d0dd      	beq.n	8013d08 <__hexnan+0xd4>
 8013d4c:	f1c3 0320 	rsb	r3, r3, #32
 8013d50:	f04f 32ff 	mov.w	r2, #4294967295
 8013d54:	40da      	lsrs	r2, r3
 8013d56:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8013d5a:	4013      	ands	r3, r2
 8013d5c:	f846 3c04 	str.w	r3, [r6, #-4]
 8013d60:	e7d2      	b.n	8013d08 <__hexnan+0xd4>
 8013d62:	3f04      	subs	r7, #4
 8013d64:	e7d0      	b.n	8013d08 <__hexnan+0xd4>
 8013d66:	2004      	movs	r0, #4
 8013d68:	e7d5      	b.n	8013d16 <__hexnan+0xe2>

08013d6a <__ascii_mbtowc>:
 8013d6a:	b082      	sub	sp, #8
 8013d6c:	b901      	cbnz	r1, 8013d70 <__ascii_mbtowc+0x6>
 8013d6e:	a901      	add	r1, sp, #4
 8013d70:	b142      	cbz	r2, 8013d84 <__ascii_mbtowc+0x1a>
 8013d72:	b14b      	cbz	r3, 8013d88 <__ascii_mbtowc+0x1e>
 8013d74:	7813      	ldrb	r3, [r2, #0]
 8013d76:	600b      	str	r3, [r1, #0]
 8013d78:	7812      	ldrb	r2, [r2, #0]
 8013d7a:	1e10      	subs	r0, r2, #0
 8013d7c:	bf18      	it	ne
 8013d7e:	2001      	movne	r0, #1
 8013d80:	b002      	add	sp, #8
 8013d82:	4770      	bx	lr
 8013d84:	4610      	mov	r0, r2
 8013d86:	e7fb      	b.n	8013d80 <__ascii_mbtowc+0x16>
 8013d88:	f06f 0001 	mvn.w	r0, #1
 8013d8c:	e7f8      	b.n	8013d80 <__ascii_mbtowc+0x16>
	...

08013d90 <_Balloc>:
 8013d90:	b570      	push	{r4, r5, r6, lr}
 8013d92:	69c6      	ldr	r6, [r0, #28]
 8013d94:	4604      	mov	r4, r0
 8013d96:	460d      	mov	r5, r1
 8013d98:	b976      	cbnz	r6, 8013db8 <_Balloc+0x28>
 8013d9a:	2010      	movs	r0, #16
 8013d9c:	f7fc fd88 	bl	80108b0 <malloc>
 8013da0:	4602      	mov	r2, r0
 8013da2:	61e0      	str	r0, [r4, #28]
 8013da4:	b920      	cbnz	r0, 8013db0 <_Balloc+0x20>
 8013da6:	4b18      	ldr	r3, [pc, #96]	@ (8013e08 <_Balloc+0x78>)
 8013da8:	4818      	ldr	r0, [pc, #96]	@ (8013e0c <_Balloc+0x7c>)
 8013daa:	216b      	movs	r1, #107	@ 0x6b
 8013dac:	f001 f904 	bl	8014fb8 <__assert_func>
 8013db0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013db4:	6006      	str	r6, [r0, #0]
 8013db6:	60c6      	str	r6, [r0, #12]
 8013db8:	69e6      	ldr	r6, [r4, #28]
 8013dba:	68f3      	ldr	r3, [r6, #12]
 8013dbc:	b183      	cbz	r3, 8013de0 <_Balloc+0x50>
 8013dbe:	69e3      	ldr	r3, [r4, #28]
 8013dc0:	68db      	ldr	r3, [r3, #12]
 8013dc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013dc6:	b9b8      	cbnz	r0, 8013df8 <_Balloc+0x68>
 8013dc8:	2101      	movs	r1, #1
 8013dca:	fa01 f605 	lsl.w	r6, r1, r5
 8013dce:	1d72      	adds	r2, r6, #5
 8013dd0:	0092      	lsls	r2, r2, #2
 8013dd2:	4620      	mov	r0, r4
 8013dd4:	f001 f90e 	bl	8014ff4 <_calloc_r>
 8013dd8:	b160      	cbz	r0, 8013df4 <_Balloc+0x64>
 8013dda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013dde:	e00e      	b.n	8013dfe <_Balloc+0x6e>
 8013de0:	2221      	movs	r2, #33	@ 0x21
 8013de2:	2104      	movs	r1, #4
 8013de4:	4620      	mov	r0, r4
 8013de6:	f001 f905 	bl	8014ff4 <_calloc_r>
 8013dea:	69e3      	ldr	r3, [r4, #28]
 8013dec:	60f0      	str	r0, [r6, #12]
 8013dee:	68db      	ldr	r3, [r3, #12]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d1e4      	bne.n	8013dbe <_Balloc+0x2e>
 8013df4:	2000      	movs	r0, #0
 8013df6:	bd70      	pop	{r4, r5, r6, pc}
 8013df8:	6802      	ldr	r2, [r0, #0]
 8013dfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013dfe:	2300      	movs	r3, #0
 8013e00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013e04:	e7f7      	b.n	8013df6 <_Balloc+0x66>
 8013e06:	bf00      	nop
 8013e08:	080162b4 	.word	0x080162b4
 8013e0c:	08016394 	.word	0x08016394

08013e10 <_Bfree>:
 8013e10:	b570      	push	{r4, r5, r6, lr}
 8013e12:	69c6      	ldr	r6, [r0, #28]
 8013e14:	4605      	mov	r5, r0
 8013e16:	460c      	mov	r4, r1
 8013e18:	b976      	cbnz	r6, 8013e38 <_Bfree+0x28>
 8013e1a:	2010      	movs	r0, #16
 8013e1c:	f7fc fd48 	bl	80108b0 <malloc>
 8013e20:	4602      	mov	r2, r0
 8013e22:	61e8      	str	r0, [r5, #28]
 8013e24:	b920      	cbnz	r0, 8013e30 <_Bfree+0x20>
 8013e26:	4b09      	ldr	r3, [pc, #36]	@ (8013e4c <_Bfree+0x3c>)
 8013e28:	4809      	ldr	r0, [pc, #36]	@ (8013e50 <_Bfree+0x40>)
 8013e2a:	218f      	movs	r1, #143	@ 0x8f
 8013e2c:	f001 f8c4 	bl	8014fb8 <__assert_func>
 8013e30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013e34:	6006      	str	r6, [r0, #0]
 8013e36:	60c6      	str	r6, [r0, #12]
 8013e38:	b13c      	cbz	r4, 8013e4a <_Bfree+0x3a>
 8013e3a:	69eb      	ldr	r3, [r5, #28]
 8013e3c:	6862      	ldr	r2, [r4, #4]
 8013e3e:	68db      	ldr	r3, [r3, #12]
 8013e40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013e44:	6021      	str	r1, [r4, #0]
 8013e46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013e4a:	bd70      	pop	{r4, r5, r6, pc}
 8013e4c:	080162b4 	.word	0x080162b4
 8013e50:	08016394 	.word	0x08016394

08013e54 <__multadd>:
 8013e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e58:	690d      	ldr	r5, [r1, #16]
 8013e5a:	4607      	mov	r7, r0
 8013e5c:	460c      	mov	r4, r1
 8013e5e:	461e      	mov	r6, r3
 8013e60:	f101 0c14 	add.w	ip, r1, #20
 8013e64:	2000      	movs	r0, #0
 8013e66:	f8dc 3000 	ldr.w	r3, [ip]
 8013e6a:	b299      	uxth	r1, r3
 8013e6c:	fb02 6101 	mla	r1, r2, r1, r6
 8013e70:	0c1e      	lsrs	r6, r3, #16
 8013e72:	0c0b      	lsrs	r3, r1, #16
 8013e74:	fb02 3306 	mla	r3, r2, r6, r3
 8013e78:	b289      	uxth	r1, r1
 8013e7a:	3001      	adds	r0, #1
 8013e7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013e80:	4285      	cmp	r5, r0
 8013e82:	f84c 1b04 	str.w	r1, [ip], #4
 8013e86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013e8a:	dcec      	bgt.n	8013e66 <__multadd+0x12>
 8013e8c:	b30e      	cbz	r6, 8013ed2 <__multadd+0x7e>
 8013e8e:	68a3      	ldr	r3, [r4, #8]
 8013e90:	42ab      	cmp	r3, r5
 8013e92:	dc19      	bgt.n	8013ec8 <__multadd+0x74>
 8013e94:	6861      	ldr	r1, [r4, #4]
 8013e96:	4638      	mov	r0, r7
 8013e98:	3101      	adds	r1, #1
 8013e9a:	f7ff ff79 	bl	8013d90 <_Balloc>
 8013e9e:	4680      	mov	r8, r0
 8013ea0:	b928      	cbnz	r0, 8013eae <__multadd+0x5a>
 8013ea2:	4602      	mov	r2, r0
 8013ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8013ed8 <__multadd+0x84>)
 8013ea6:	480d      	ldr	r0, [pc, #52]	@ (8013edc <__multadd+0x88>)
 8013ea8:	21ba      	movs	r1, #186	@ 0xba
 8013eaa:	f001 f885 	bl	8014fb8 <__assert_func>
 8013eae:	6922      	ldr	r2, [r4, #16]
 8013eb0:	3202      	adds	r2, #2
 8013eb2:	f104 010c 	add.w	r1, r4, #12
 8013eb6:	0092      	lsls	r2, r2, #2
 8013eb8:	300c      	adds	r0, #12
 8013eba:	f7fe fdcd 	bl	8012a58 <memcpy>
 8013ebe:	4621      	mov	r1, r4
 8013ec0:	4638      	mov	r0, r7
 8013ec2:	f7ff ffa5 	bl	8013e10 <_Bfree>
 8013ec6:	4644      	mov	r4, r8
 8013ec8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013ecc:	3501      	adds	r5, #1
 8013ece:	615e      	str	r6, [r3, #20]
 8013ed0:	6125      	str	r5, [r4, #16]
 8013ed2:	4620      	mov	r0, r4
 8013ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ed8:	08016323 	.word	0x08016323
 8013edc:	08016394 	.word	0x08016394

08013ee0 <__s2b>:
 8013ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ee4:	460c      	mov	r4, r1
 8013ee6:	4615      	mov	r5, r2
 8013ee8:	461f      	mov	r7, r3
 8013eea:	2209      	movs	r2, #9
 8013eec:	3308      	adds	r3, #8
 8013eee:	4606      	mov	r6, r0
 8013ef0:	fb93 f3f2 	sdiv	r3, r3, r2
 8013ef4:	2100      	movs	r1, #0
 8013ef6:	2201      	movs	r2, #1
 8013ef8:	429a      	cmp	r2, r3
 8013efa:	db09      	blt.n	8013f10 <__s2b+0x30>
 8013efc:	4630      	mov	r0, r6
 8013efe:	f7ff ff47 	bl	8013d90 <_Balloc>
 8013f02:	b940      	cbnz	r0, 8013f16 <__s2b+0x36>
 8013f04:	4602      	mov	r2, r0
 8013f06:	4b19      	ldr	r3, [pc, #100]	@ (8013f6c <__s2b+0x8c>)
 8013f08:	4819      	ldr	r0, [pc, #100]	@ (8013f70 <__s2b+0x90>)
 8013f0a:	21d3      	movs	r1, #211	@ 0xd3
 8013f0c:	f001 f854 	bl	8014fb8 <__assert_func>
 8013f10:	0052      	lsls	r2, r2, #1
 8013f12:	3101      	adds	r1, #1
 8013f14:	e7f0      	b.n	8013ef8 <__s2b+0x18>
 8013f16:	9b08      	ldr	r3, [sp, #32]
 8013f18:	6143      	str	r3, [r0, #20]
 8013f1a:	2d09      	cmp	r5, #9
 8013f1c:	f04f 0301 	mov.w	r3, #1
 8013f20:	6103      	str	r3, [r0, #16]
 8013f22:	dd16      	ble.n	8013f52 <__s2b+0x72>
 8013f24:	f104 0909 	add.w	r9, r4, #9
 8013f28:	46c8      	mov	r8, r9
 8013f2a:	442c      	add	r4, r5
 8013f2c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013f30:	4601      	mov	r1, r0
 8013f32:	3b30      	subs	r3, #48	@ 0x30
 8013f34:	220a      	movs	r2, #10
 8013f36:	4630      	mov	r0, r6
 8013f38:	f7ff ff8c 	bl	8013e54 <__multadd>
 8013f3c:	45a0      	cmp	r8, r4
 8013f3e:	d1f5      	bne.n	8013f2c <__s2b+0x4c>
 8013f40:	f1a5 0408 	sub.w	r4, r5, #8
 8013f44:	444c      	add	r4, r9
 8013f46:	1b2d      	subs	r5, r5, r4
 8013f48:	1963      	adds	r3, r4, r5
 8013f4a:	42bb      	cmp	r3, r7
 8013f4c:	db04      	blt.n	8013f58 <__s2b+0x78>
 8013f4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f52:	340a      	adds	r4, #10
 8013f54:	2509      	movs	r5, #9
 8013f56:	e7f6      	b.n	8013f46 <__s2b+0x66>
 8013f58:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013f5c:	4601      	mov	r1, r0
 8013f5e:	3b30      	subs	r3, #48	@ 0x30
 8013f60:	220a      	movs	r2, #10
 8013f62:	4630      	mov	r0, r6
 8013f64:	f7ff ff76 	bl	8013e54 <__multadd>
 8013f68:	e7ee      	b.n	8013f48 <__s2b+0x68>
 8013f6a:	bf00      	nop
 8013f6c:	08016323 	.word	0x08016323
 8013f70:	08016394 	.word	0x08016394

08013f74 <__hi0bits>:
 8013f74:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013f78:	4603      	mov	r3, r0
 8013f7a:	bf36      	itet	cc
 8013f7c:	0403      	lslcc	r3, r0, #16
 8013f7e:	2000      	movcs	r0, #0
 8013f80:	2010      	movcc	r0, #16
 8013f82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013f86:	bf3c      	itt	cc
 8013f88:	021b      	lslcc	r3, r3, #8
 8013f8a:	3008      	addcc	r0, #8
 8013f8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013f90:	bf3c      	itt	cc
 8013f92:	011b      	lslcc	r3, r3, #4
 8013f94:	3004      	addcc	r0, #4
 8013f96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013f9a:	bf3c      	itt	cc
 8013f9c:	009b      	lslcc	r3, r3, #2
 8013f9e:	3002      	addcc	r0, #2
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	db05      	blt.n	8013fb0 <__hi0bits+0x3c>
 8013fa4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013fa8:	f100 0001 	add.w	r0, r0, #1
 8013fac:	bf08      	it	eq
 8013fae:	2020      	moveq	r0, #32
 8013fb0:	4770      	bx	lr

08013fb2 <__lo0bits>:
 8013fb2:	6803      	ldr	r3, [r0, #0]
 8013fb4:	4602      	mov	r2, r0
 8013fb6:	f013 0007 	ands.w	r0, r3, #7
 8013fba:	d00b      	beq.n	8013fd4 <__lo0bits+0x22>
 8013fbc:	07d9      	lsls	r1, r3, #31
 8013fbe:	d421      	bmi.n	8014004 <__lo0bits+0x52>
 8013fc0:	0798      	lsls	r0, r3, #30
 8013fc2:	bf49      	itett	mi
 8013fc4:	085b      	lsrmi	r3, r3, #1
 8013fc6:	089b      	lsrpl	r3, r3, #2
 8013fc8:	2001      	movmi	r0, #1
 8013fca:	6013      	strmi	r3, [r2, #0]
 8013fcc:	bf5c      	itt	pl
 8013fce:	6013      	strpl	r3, [r2, #0]
 8013fd0:	2002      	movpl	r0, #2
 8013fd2:	4770      	bx	lr
 8013fd4:	b299      	uxth	r1, r3
 8013fd6:	b909      	cbnz	r1, 8013fdc <__lo0bits+0x2a>
 8013fd8:	0c1b      	lsrs	r3, r3, #16
 8013fda:	2010      	movs	r0, #16
 8013fdc:	b2d9      	uxtb	r1, r3
 8013fde:	b909      	cbnz	r1, 8013fe4 <__lo0bits+0x32>
 8013fe0:	3008      	adds	r0, #8
 8013fe2:	0a1b      	lsrs	r3, r3, #8
 8013fe4:	0719      	lsls	r1, r3, #28
 8013fe6:	bf04      	itt	eq
 8013fe8:	091b      	lsreq	r3, r3, #4
 8013fea:	3004      	addeq	r0, #4
 8013fec:	0799      	lsls	r1, r3, #30
 8013fee:	bf04      	itt	eq
 8013ff0:	089b      	lsreq	r3, r3, #2
 8013ff2:	3002      	addeq	r0, #2
 8013ff4:	07d9      	lsls	r1, r3, #31
 8013ff6:	d403      	bmi.n	8014000 <__lo0bits+0x4e>
 8013ff8:	085b      	lsrs	r3, r3, #1
 8013ffa:	f100 0001 	add.w	r0, r0, #1
 8013ffe:	d003      	beq.n	8014008 <__lo0bits+0x56>
 8014000:	6013      	str	r3, [r2, #0]
 8014002:	4770      	bx	lr
 8014004:	2000      	movs	r0, #0
 8014006:	4770      	bx	lr
 8014008:	2020      	movs	r0, #32
 801400a:	4770      	bx	lr

0801400c <__i2b>:
 801400c:	b510      	push	{r4, lr}
 801400e:	460c      	mov	r4, r1
 8014010:	2101      	movs	r1, #1
 8014012:	f7ff febd 	bl	8013d90 <_Balloc>
 8014016:	4602      	mov	r2, r0
 8014018:	b928      	cbnz	r0, 8014026 <__i2b+0x1a>
 801401a:	4b05      	ldr	r3, [pc, #20]	@ (8014030 <__i2b+0x24>)
 801401c:	4805      	ldr	r0, [pc, #20]	@ (8014034 <__i2b+0x28>)
 801401e:	f240 1145 	movw	r1, #325	@ 0x145
 8014022:	f000 ffc9 	bl	8014fb8 <__assert_func>
 8014026:	2301      	movs	r3, #1
 8014028:	6144      	str	r4, [r0, #20]
 801402a:	6103      	str	r3, [r0, #16]
 801402c:	bd10      	pop	{r4, pc}
 801402e:	bf00      	nop
 8014030:	08016323 	.word	0x08016323
 8014034:	08016394 	.word	0x08016394

08014038 <__multiply>:
 8014038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801403c:	4617      	mov	r7, r2
 801403e:	690a      	ldr	r2, [r1, #16]
 8014040:	693b      	ldr	r3, [r7, #16]
 8014042:	429a      	cmp	r2, r3
 8014044:	bfa8      	it	ge
 8014046:	463b      	movge	r3, r7
 8014048:	4689      	mov	r9, r1
 801404a:	bfa4      	itt	ge
 801404c:	460f      	movge	r7, r1
 801404e:	4699      	movge	r9, r3
 8014050:	693d      	ldr	r5, [r7, #16]
 8014052:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014056:	68bb      	ldr	r3, [r7, #8]
 8014058:	6879      	ldr	r1, [r7, #4]
 801405a:	eb05 060a 	add.w	r6, r5, sl
 801405e:	42b3      	cmp	r3, r6
 8014060:	b085      	sub	sp, #20
 8014062:	bfb8      	it	lt
 8014064:	3101      	addlt	r1, #1
 8014066:	f7ff fe93 	bl	8013d90 <_Balloc>
 801406a:	b930      	cbnz	r0, 801407a <__multiply+0x42>
 801406c:	4602      	mov	r2, r0
 801406e:	4b41      	ldr	r3, [pc, #260]	@ (8014174 <__multiply+0x13c>)
 8014070:	4841      	ldr	r0, [pc, #260]	@ (8014178 <__multiply+0x140>)
 8014072:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8014076:	f000 ff9f 	bl	8014fb8 <__assert_func>
 801407a:	f100 0414 	add.w	r4, r0, #20
 801407e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8014082:	4623      	mov	r3, r4
 8014084:	2200      	movs	r2, #0
 8014086:	4573      	cmp	r3, lr
 8014088:	d320      	bcc.n	80140cc <__multiply+0x94>
 801408a:	f107 0814 	add.w	r8, r7, #20
 801408e:	f109 0114 	add.w	r1, r9, #20
 8014092:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8014096:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801409a:	9302      	str	r3, [sp, #8]
 801409c:	1beb      	subs	r3, r5, r7
 801409e:	3b15      	subs	r3, #21
 80140a0:	f023 0303 	bic.w	r3, r3, #3
 80140a4:	3304      	adds	r3, #4
 80140a6:	3715      	adds	r7, #21
 80140a8:	42bd      	cmp	r5, r7
 80140aa:	bf38      	it	cc
 80140ac:	2304      	movcc	r3, #4
 80140ae:	9301      	str	r3, [sp, #4]
 80140b0:	9b02      	ldr	r3, [sp, #8]
 80140b2:	9103      	str	r1, [sp, #12]
 80140b4:	428b      	cmp	r3, r1
 80140b6:	d80c      	bhi.n	80140d2 <__multiply+0x9a>
 80140b8:	2e00      	cmp	r6, #0
 80140ba:	dd03      	ble.n	80140c4 <__multiply+0x8c>
 80140bc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80140c0:	2b00      	cmp	r3, #0
 80140c2:	d055      	beq.n	8014170 <__multiply+0x138>
 80140c4:	6106      	str	r6, [r0, #16]
 80140c6:	b005      	add	sp, #20
 80140c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140cc:	f843 2b04 	str.w	r2, [r3], #4
 80140d0:	e7d9      	b.n	8014086 <__multiply+0x4e>
 80140d2:	f8b1 a000 	ldrh.w	sl, [r1]
 80140d6:	f1ba 0f00 	cmp.w	sl, #0
 80140da:	d01f      	beq.n	801411c <__multiply+0xe4>
 80140dc:	46c4      	mov	ip, r8
 80140de:	46a1      	mov	r9, r4
 80140e0:	2700      	movs	r7, #0
 80140e2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80140e6:	f8d9 3000 	ldr.w	r3, [r9]
 80140ea:	fa1f fb82 	uxth.w	fp, r2
 80140ee:	b29b      	uxth	r3, r3
 80140f0:	fb0a 330b 	mla	r3, sl, fp, r3
 80140f4:	443b      	add	r3, r7
 80140f6:	f8d9 7000 	ldr.w	r7, [r9]
 80140fa:	0c12      	lsrs	r2, r2, #16
 80140fc:	0c3f      	lsrs	r7, r7, #16
 80140fe:	fb0a 7202 	mla	r2, sl, r2, r7
 8014102:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8014106:	b29b      	uxth	r3, r3
 8014108:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801410c:	4565      	cmp	r5, ip
 801410e:	f849 3b04 	str.w	r3, [r9], #4
 8014112:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8014116:	d8e4      	bhi.n	80140e2 <__multiply+0xaa>
 8014118:	9b01      	ldr	r3, [sp, #4]
 801411a:	50e7      	str	r7, [r4, r3]
 801411c:	9b03      	ldr	r3, [sp, #12]
 801411e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014122:	3104      	adds	r1, #4
 8014124:	f1b9 0f00 	cmp.w	r9, #0
 8014128:	d020      	beq.n	801416c <__multiply+0x134>
 801412a:	6823      	ldr	r3, [r4, #0]
 801412c:	4647      	mov	r7, r8
 801412e:	46a4      	mov	ip, r4
 8014130:	f04f 0a00 	mov.w	sl, #0
 8014134:	f8b7 b000 	ldrh.w	fp, [r7]
 8014138:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801413c:	fb09 220b 	mla	r2, r9, fp, r2
 8014140:	4452      	add	r2, sl
 8014142:	b29b      	uxth	r3, r3
 8014144:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014148:	f84c 3b04 	str.w	r3, [ip], #4
 801414c:	f857 3b04 	ldr.w	r3, [r7], #4
 8014150:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014154:	f8bc 3000 	ldrh.w	r3, [ip]
 8014158:	fb09 330a 	mla	r3, r9, sl, r3
 801415c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8014160:	42bd      	cmp	r5, r7
 8014162:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014166:	d8e5      	bhi.n	8014134 <__multiply+0xfc>
 8014168:	9a01      	ldr	r2, [sp, #4]
 801416a:	50a3      	str	r3, [r4, r2]
 801416c:	3404      	adds	r4, #4
 801416e:	e79f      	b.n	80140b0 <__multiply+0x78>
 8014170:	3e01      	subs	r6, #1
 8014172:	e7a1      	b.n	80140b8 <__multiply+0x80>
 8014174:	08016323 	.word	0x08016323
 8014178:	08016394 	.word	0x08016394

0801417c <__pow5mult>:
 801417c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014180:	4615      	mov	r5, r2
 8014182:	f012 0203 	ands.w	r2, r2, #3
 8014186:	4607      	mov	r7, r0
 8014188:	460e      	mov	r6, r1
 801418a:	d007      	beq.n	801419c <__pow5mult+0x20>
 801418c:	4c25      	ldr	r4, [pc, #148]	@ (8014224 <__pow5mult+0xa8>)
 801418e:	3a01      	subs	r2, #1
 8014190:	2300      	movs	r3, #0
 8014192:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014196:	f7ff fe5d 	bl	8013e54 <__multadd>
 801419a:	4606      	mov	r6, r0
 801419c:	10ad      	asrs	r5, r5, #2
 801419e:	d03d      	beq.n	801421c <__pow5mult+0xa0>
 80141a0:	69fc      	ldr	r4, [r7, #28]
 80141a2:	b97c      	cbnz	r4, 80141c4 <__pow5mult+0x48>
 80141a4:	2010      	movs	r0, #16
 80141a6:	f7fc fb83 	bl	80108b0 <malloc>
 80141aa:	4602      	mov	r2, r0
 80141ac:	61f8      	str	r0, [r7, #28]
 80141ae:	b928      	cbnz	r0, 80141bc <__pow5mult+0x40>
 80141b0:	4b1d      	ldr	r3, [pc, #116]	@ (8014228 <__pow5mult+0xac>)
 80141b2:	481e      	ldr	r0, [pc, #120]	@ (801422c <__pow5mult+0xb0>)
 80141b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80141b8:	f000 fefe 	bl	8014fb8 <__assert_func>
 80141bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80141c0:	6004      	str	r4, [r0, #0]
 80141c2:	60c4      	str	r4, [r0, #12]
 80141c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80141c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80141cc:	b94c      	cbnz	r4, 80141e2 <__pow5mult+0x66>
 80141ce:	f240 2171 	movw	r1, #625	@ 0x271
 80141d2:	4638      	mov	r0, r7
 80141d4:	f7ff ff1a 	bl	801400c <__i2b>
 80141d8:	2300      	movs	r3, #0
 80141da:	f8c8 0008 	str.w	r0, [r8, #8]
 80141de:	4604      	mov	r4, r0
 80141e0:	6003      	str	r3, [r0, #0]
 80141e2:	f04f 0900 	mov.w	r9, #0
 80141e6:	07eb      	lsls	r3, r5, #31
 80141e8:	d50a      	bpl.n	8014200 <__pow5mult+0x84>
 80141ea:	4631      	mov	r1, r6
 80141ec:	4622      	mov	r2, r4
 80141ee:	4638      	mov	r0, r7
 80141f0:	f7ff ff22 	bl	8014038 <__multiply>
 80141f4:	4631      	mov	r1, r6
 80141f6:	4680      	mov	r8, r0
 80141f8:	4638      	mov	r0, r7
 80141fa:	f7ff fe09 	bl	8013e10 <_Bfree>
 80141fe:	4646      	mov	r6, r8
 8014200:	106d      	asrs	r5, r5, #1
 8014202:	d00b      	beq.n	801421c <__pow5mult+0xa0>
 8014204:	6820      	ldr	r0, [r4, #0]
 8014206:	b938      	cbnz	r0, 8014218 <__pow5mult+0x9c>
 8014208:	4622      	mov	r2, r4
 801420a:	4621      	mov	r1, r4
 801420c:	4638      	mov	r0, r7
 801420e:	f7ff ff13 	bl	8014038 <__multiply>
 8014212:	6020      	str	r0, [r4, #0]
 8014214:	f8c0 9000 	str.w	r9, [r0]
 8014218:	4604      	mov	r4, r0
 801421a:	e7e4      	b.n	80141e6 <__pow5mult+0x6a>
 801421c:	4630      	mov	r0, r6
 801421e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014222:	bf00      	nop
 8014224:	08016594 	.word	0x08016594
 8014228:	080162b4 	.word	0x080162b4
 801422c:	08016394 	.word	0x08016394

08014230 <__lshift>:
 8014230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014234:	460c      	mov	r4, r1
 8014236:	6849      	ldr	r1, [r1, #4]
 8014238:	6923      	ldr	r3, [r4, #16]
 801423a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801423e:	68a3      	ldr	r3, [r4, #8]
 8014240:	4607      	mov	r7, r0
 8014242:	4691      	mov	r9, r2
 8014244:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014248:	f108 0601 	add.w	r6, r8, #1
 801424c:	42b3      	cmp	r3, r6
 801424e:	db0b      	blt.n	8014268 <__lshift+0x38>
 8014250:	4638      	mov	r0, r7
 8014252:	f7ff fd9d 	bl	8013d90 <_Balloc>
 8014256:	4605      	mov	r5, r0
 8014258:	b948      	cbnz	r0, 801426e <__lshift+0x3e>
 801425a:	4602      	mov	r2, r0
 801425c:	4b28      	ldr	r3, [pc, #160]	@ (8014300 <__lshift+0xd0>)
 801425e:	4829      	ldr	r0, [pc, #164]	@ (8014304 <__lshift+0xd4>)
 8014260:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014264:	f000 fea8 	bl	8014fb8 <__assert_func>
 8014268:	3101      	adds	r1, #1
 801426a:	005b      	lsls	r3, r3, #1
 801426c:	e7ee      	b.n	801424c <__lshift+0x1c>
 801426e:	2300      	movs	r3, #0
 8014270:	f100 0114 	add.w	r1, r0, #20
 8014274:	f100 0210 	add.w	r2, r0, #16
 8014278:	4618      	mov	r0, r3
 801427a:	4553      	cmp	r3, sl
 801427c:	db33      	blt.n	80142e6 <__lshift+0xb6>
 801427e:	6920      	ldr	r0, [r4, #16]
 8014280:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014284:	f104 0314 	add.w	r3, r4, #20
 8014288:	f019 091f 	ands.w	r9, r9, #31
 801428c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014290:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014294:	d02b      	beq.n	80142ee <__lshift+0xbe>
 8014296:	f1c9 0e20 	rsb	lr, r9, #32
 801429a:	468a      	mov	sl, r1
 801429c:	2200      	movs	r2, #0
 801429e:	6818      	ldr	r0, [r3, #0]
 80142a0:	fa00 f009 	lsl.w	r0, r0, r9
 80142a4:	4310      	orrs	r0, r2
 80142a6:	f84a 0b04 	str.w	r0, [sl], #4
 80142aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80142ae:	459c      	cmp	ip, r3
 80142b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80142b4:	d8f3      	bhi.n	801429e <__lshift+0x6e>
 80142b6:	ebac 0304 	sub.w	r3, ip, r4
 80142ba:	3b15      	subs	r3, #21
 80142bc:	f023 0303 	bic.w	r3, r3, #3
 80142c0:	3304      	adds	r3, #4
 80142c2:	f104 0015 	add.w	r0, r4, #21
 80142c6:	4560      	cmp	r0, ip
 80142c8:	bf88      	it	hi
 80142ca:	2304      	movhi	r3, #4
 80142cc:	50ca      	str	r2, [r1, r3]
 80142ce:	b10a      	cbz	r2, 80142d4 <__lshift+0xa4>
 80142d0:	f108 0602 	add.w	r6, r8, #2
 80142d4:	3e01      	subs	r6, #1
 80142d6:	4638      	mov	r0, r7
 80142d8:	612e      	str	r6, [r5, #16]
 80142da:	4621      	mov	r1, r4
 80142dc:	f7ff fd98 	bl	8013e10 <_Bfree>
 80142e0:	4628      	mov	r0, r5
 80142e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80142e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80142ea:	3301      	adds	r3, #1
 80142ec:	e7c5      	b.n	801427a <__lshift+0x4a>
 80142ee:	3904      	subs	r1, #4
 80142f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80142f4:	f841 2f04 	str.w	r2, [r1, #4]!
 80142f8:	459c      	cmp	ip, r3
 80142fa:	d8f9      	bhi.n	80142f0 <__lshift+0xc0>
 80142fc:	e7ea      	b.n	80142d4 <__lshift+0xa4>
 80142fe:	bf00      	nop
 8014300:	08016323 	.word	0x08016323
 8014304:	08016394 	.word	0x08016394

08014308 <__mcmp>:
 8014308:	690a      	ldr	r2, [r1, #16]
 801430a:	4603      	mov	r3, r0
 801430c:	6900      	ldr	r0, [r0, #16]
 801430e:	1a80      	subs	r0, r0, r2
 8014310:	b530      	push	{r4, r5, lr}
 8014312:	d10e      	bne.n	8014332 <__mcmp+0x2a>
 8014314:	3314      	adds	r3, #20
 8014316:	3114      	adds	r1, #20
 8014318:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801431c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014320:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014324:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014328:	4295      	cmp	r5, r2
 801432a:	d003      	beq.n	8014334 <__mcmp+0x2c>
 801432c:	d205      	bcs.n	801433a <__mcmp+0x32>
 801432e:	f04f 30ff 	mov.w	r0, #4294967295
 8014332:	bd30      	pop	{r4, r5, pc}
 8014334:	42a3      	cmp	r3, r4
 8014336:	d3f3      	bcc.n	8014320 <__mcmp+0x18>
 8014338:	e7fb      	b.n	8014332 <__mcmp+0x2a>
 801433a:	2001      	movs	r0, #1
 801433c:	e7f9      	b.n	8014332 <__mcmp+0x2a>
	...

08014340 <__mdiff>:
 8014340:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014344:	4689      	mov	r9, r1
 8014346:	4606      	mov	r6, r0
 8014348:	4611      	mov	r1, r2
 801434a:	4648      	mov	r0, r9
 801434c:	4614      	mov	r4, r2
 801434e:	f7ff ffdb 	bl	8014308 <__mcmp>
 8014352:	1e05      	subs	r5, r0, #0
 8014354:	d112      	bne.n	801437c <__mdiff+0x3c>
 8014356:	4629      	mov	r1, r5
 8014358:	4630      	mov	r0, r6
 801435a:	f7ff fd19 	bl	8013d90 <_Balloc>
 801435e:	4602      	mov	r2, r0
 8014360:	b928      	cbnz	r0, 801436e <__mdiff+0x2e>
 8014362:	4b3f      	ldr	r3, [pc, #252]	@ (8014460 <__mdiff+0x120>)
 8014364:	f240 2137 	movw	r1, #567	@ 0x237
 8014368:	483e      	ldr	r0, [pc, #248]	@ (8014464 <__mdiff+0x124>)
 801436a:	f000 fe25 	bl	8014fb8 <__assert_func>
 801436e:	2301      	movs	r3, #1
 8014370:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014374:	4610      	mov	r0, r2
 8014376:	b003      	add	sp, #12
 8014378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801437c:	bfbc      	itt	lt
 801437e:	464b      	movlt	r3, r9
 8014380:	46a1      	movlt	r9, r4
 8014382:	4630      	mov	r0, r6
 8014384:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014388:	bfba      	itte	lt
 801438a:	461c      	movlt	r4, r3
 801438c:	2501      	movlt	r5, #1
 801438e:	2500      	movge	r5, #0
 8014390:	f7ff fcfe 	bl	8013d90 <_Balloc>
 8014394:	4602      	mov	r2, r0
 8014396:	b918      	cbnz	r0, 80143a0 <__mdiff+0x60>
 8014398:	4b31      	ldr	r3, [pc, #196]	@ (8014460 <__mdiff+0x120>)
 801439a:	f240 2145 	movw	r1, #581	@ 0x245
 801439e:	e7e3      	b.n	8014368 <__mdiff+0x28>
 80143a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80143a4:	6926      	ldr	r6, [r4, #16]
 80143a6:	60c5      	str	r5, [r0, #12]
 80143a8:	f109 0310 	add.w	r3, r9, #16
 80143ac:	f109 0514 	add.w	r5, r9, #20
 80143b0:	f104 0e14 	add.w	lr, r4, #20
 80143b4:	f100 0b14 	add.w	fp, r0, #20
 80143b8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80143bc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80143c0:	9301      	str	r3, [sp, #4]
 80143c2:	46d9      	mov	r9, fp
 80143c4:	f04f 0c00 	mov.w	ip, #0
 80143c8:	9b01      	ldr	r3, [sp, #4]
 80143ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 80143ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 80143d2:	9301      	str	r3, [sp, #4]
 80143d4:	fa1f f38a 	uxth.w	r3, sl
 80143d8:	4619      	mov	r1, r3
 80143da:	b283      	uxth	r3, r0
 80143dc:	1acb      	subs	r3, r1, r3
 80143de:	0c00      	lsrs	r0, r0, #16
 80143e0:	4463      	add	r3, ip
 80143e2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80143e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80143ea:	b29b      	uxth	r3, r3
 80143ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80143f0:	4576      	cmp	r6, lr
 80143f2:	f849 3b04 	str.w	r3, [r9], #4
 80143f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80143fa:	d8e5      	bhi.n	80143c8 <__mdiff+0x88>
 80143fc:	1b33      	subs	r3, r6, r4
 80143fe:	3b15      	subs	r3, #21
 8014400:	f023 0303 	bic.w	r3, r3, #3
 8014404:	3415      	adds	r4, #21
 8014406:	3304      	adds	r3, #4
 8014408:	42a6      	cmp	r6, r4
 801440a:	bf38      	it	cc
 801440c:	2304      	movcc	r3, #4
 801440e:	441d      	add	r5, r3
 8014410:	445b      	add	r3, fp
 8014412:	461e      	mov	r6, r3
 8014414:	462c      	mov	r4, r5
 8014416:	4544      	cmp	r4, r8
 8014418:	d30e      	bcc.n	8014438 <__mdiff+0xf8>
 801441a:	f108 0103 	add.w	r1, r8, #3
 801441e:	1b49      	subs	r1, r1, r5
 8014420:	f021 0103 	bic.w	r1, r1, #3
 8014424:	3d03      	subs	r5, #3
 8014426:	45a8      	cmp	r8, r5
 8014428:	bf38      	it	cc
 801442a:	2100      	movcc	r1, #0
 801442c:	440b      	add	r3, r1
 801442e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014432:	b191      	cbz	r1, 801445a <__mdiff+0x11a>
 8014434:	6117      	str	r7, [r2, #16]
 8014436:	e79d      	b.n	8014374 <__mdiff+0x34>
 8014438:	f854 1b04 	ldr.w	r1, [r4], #4
 801443c:	46e6      	mov	lr, ip
 801443e:	0c08      	lsrs	r0, r1, #16
 8014440:	fa1c fc81 	uxtah	ip, ip, r1
 8014444:	4471      	add	r1, lr
 8014446:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801444a:	b289      	uxth	r1, r1
 801444c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014450:	f846 1b04 	str.w	r1, [r6], #4
 8014454:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014458:	e7dd      	b.n	8014416 <__mdiff+0xd6>
 801445a:	3f01      	subs	r7, #1
 801445c:	e7e7      	b.n	801442e <__mdiff+0xee>
 801445e:	bf00      	nop
 8014460:	08016323 	.word	0x08016323
 8014464:	08016394 	.word	0x08016394

08014468 <__ulp>:
 8014468:	b082      	sub	sp, #8
 801446a:	ed8d 0b00 	vstr	d0, [sp]
 801446e:	9a01      	ldr	r2, [sp, #4]
 8014470:	4b0f      	ldr	r3, [pc, #60]	@ (80144b0 <__ulp+0x48>)
 8014472:	4013      	ands	r3, r2
 8014474:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8014478:	2b00      	cmp	r3, #0
 801447a:	dc08      	bgt.n	801448e <__ulp+0x26>
 801447c:	425b      	negs	r3, r3
 801447e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8014482:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014486:	da04      	bge.n	8014492 <__ulp+0x2a>
 8014488:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801448c:	4113      	asrs	r3, r2
 801448e:	2200      	movs	r2, #0
 8014490:	e008      	b.n	80144a4 <__ulp+0x3c>
 8014492:	f1a2 0314 	sub.w	r3, r2, #20
 8014496:	2b1e      	cmp	r3, #30
 8014498:	bfda      	itte	le
 801449a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801449e:	40da      	lsrle	r2, r3
 80144a0:	2201      	movgt	r2, #1
 80144a2:	2300      	movs	r3, #0
 80144a4:	4619      	mov	r1, r3
 80144a6:	4610      	mov	r0, r2
 80144a8:	ec41 0b10 	vmov	d0, r0, r1
 80144ac:	b002      	add	sp, #8
 80144ae:	4770      	bx	lr
 80144b0:	7ff00000 	.word	0x7ff00000

080144b4 <__b2d>:
 80144b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80144b8:	6906      	ldr	r6, [r0, #16]
 80144ba:	f100 0814 	add.w	r8, r0, #20
 80144be:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80144c2:	1f37      	subs	r7, r6, #4
 80144c4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80144c8:	4610      	mov	r0, r2
 80144ca:	f7ff fd53 	bl	8013f74 <__hi0bits>
 80144ce:	f1c0 0320 	rsb	r3, r0, #32
 80144d2:	280a      	cmp	r0, #10
 80144d4:	600b      	str	r3, [r1, #0]
 80144d6:	491b      	ldr	r1, [pc, #108]	@ (8014544 <__b2d+0x90>)
 80144d8:	dc15      	bgt.n	8014506 <__b2d+0x52>
 80144da:	f1c0 0c0b 	rsb	ip, r0, #11
 80144de:	fa22 f30c 	lsr.w	r3, r2, ip
 80144e2:	45b8      	cmp	r8, r7
 80144e4:	ea43 0501 	orr.w	r5, r3, r1
 80144e8:	bf34      	ite	cc
 80144ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80144ee:	2300      	movcs	r3, #0
 80144f0:	3015      	adds	r0, #21
 80144f2:	fa02 f000 	lsl.w	r0, r2, r0
 80144f6:	fa23 f30c 	lsr.w	r3, r3, ip
 80144fa:	4303      	orrs	r3, r0
 80144fc:	461c      	mov	r4, r3
 80144fe:	ec45 4b10 	vmov	d0, r4, r5
 8014502:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014506:	45b8      	cmp	r8, r7
 8014508:	bf3a      	itte	cc
 801450a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801450e:	f1a6 0708 	subcc.w	r7, r6, #8
 8014512:	2300      	movcs	r3, #0
 8014514:	380b      	subs	r0, #11
 8014516:	d012      	beq.n	801453e <__b2d+0x8a>
 8014518:	f1c0 0120 	rsb	r1, r0, #32
 801451c:	fa23 f401 	lsr.w	r4, r3, r1
 8014520:	4082      	lsls	r2, r0
 8014522:	4322      	orrs	r2, r4
 8014524:	4547      	cmp	r7, r8
 8014526:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801452a:	bf8c      	ite	hi
 801452c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8014530:	2200      	movls	r2, #0
 8014532:	4083      	lsls	r3, r0
 8014534:	40ca      	lsrs	r2, r1
 8014536:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801453a:	4313      	orrs	r3, r2
 801453c:	e7de      	b.n	80144fc <__b2d+0x48>
 801453e:	ea42 0501 	orr.w	r5, r2, r1
 8014542:	e7db      	b.n	80144fc <__b2d+0x48>
 8014544:	3ff00000 	.word	0x3ff00000

08014548 <__d2b>:
 8014548:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801454c:	460f      	mov	r7, r1
 801454e:	2101      	movs	r1, #1
 8014550:	ec59 8b10 	vmov	r8, r9, d0
 8014554:	4616      	mov	r6, r2
 8014556:	f7ff fc1b 	bl	8013d90 <_Balloc>
 801455a:	4604      	mov	r4, r0
 801455c:	b930      	cbnz	r0, 801456c <__d2b+0x24>
 801455e:	4602      	mov	r2, r0
 8014560:	4b23      	ldr	r3, [pc, #140]	@ (80145f0 <__d2b+0xa8>)
 8014562:	4824      	ldr	r0, [pc, #144]	@ (80145f4 <__d2b+0xac>)
 8014564:	f240 310f 	movw	r1, #783	@ 0x30f
 8014568:	f000 fd26 	bl	8014fb8 <__assert_func>
 801456c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014570:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014574:	b10d      	cbz	r5, 801457a <__d2b+0x32>
 8014576:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801457a:	9301      	str	r3, [sp, #4]
 801457c:	f1b8 0300 	subs.w	r3, r8, #0
 8014580:	d023      	beq.n	80145ca <__d2b+0x82>
 8014582:	4668      	mov	r0, sp
 8014584:	9300      	str	r3, [sp, #0]
 8014586:	f7ff fd14 	bl	8013fb2 <__lo0bits>
 801458a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801458e:	b1d0      	cbz	r0, 80145c6 <__d2b+0x7e>
 8014590:	f1c0 0320 	rsb	r3, r0, #32
 8014594:	fa02 f303 	lsl.w	r3, r2, r3
 8014598:	430b      	orrs	r3, r1
 801459a:	40c2      	lsrs	r2, r0
 801459c:	6163      	str	r3, [r4, #20]
 801459e:	9201      	str	r2, [sp, #4]
 80145a0:	9b01      	ldr	r3, [sp, #4]
 80145a2:	61a3      	str	r3, [r4, #24]
 80145a4:	2b00      	cmp	r3, #0
 80145a6:	bf0c      	ite	eq
 80145a8:	2201      	moveq	r2, #1
 80145aa:	2202      	movne	r2, #2
 80145ac:	6122      	str	r2, [r4, #16]
 80145ae:	b1a5      	cbz	r5, 80145da <__d2b+0x92>
 80145b0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80145b4:	4405      	add	r5, r0
 80145b6:	603d      	str	r5, [r7, #0]
 80145b8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80145bc:	6030      	str	r0, [r6, #0]
 80145be:	4620      	mov	r0, r4
 80145c0:	b003      	add	sp, #12
 80145c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80145c6:	6161      	str	r1, [r4, #20]
 80145c8:	e7ea      	b.n	80145a0 <__d2b+0x58>
 80145ca:	a801      	add	r0, sp, #4
 80145cc:	f7ff fcf1 	bl	8013fb2 <__lo0bits>
 80145d0:	9b01      	ldr	r3, [sp, #4]
 80145d2:	6163      	str	r3, [r4, #20]
 80145d4:	3020      	adds	r0, #32
 80145d6:	2201      	movs	r2, #1
 80145d8:	e7e8      	b.n	80145ac <__d2b+0x64>
 80145da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80145de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80145e2:	6038      	str	r0, [r7, #0]
 80145e4:	6918      	ldr	r0, [r3, #16]
 80145e6:	f7ff fcc5 	bl	8013f74 <__hi0bits>
 80145ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80145ee:	e7e5      	b.n	80145bc <__d2b+0x74>
 80145f0:	08016323 	.word	0x08016323
 80145f4:	08016394 	.word	0x08016394

080145f8 <__ratio>:
 80145f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145fc:	4688      	mov	r8, r1
 80145fe:	4669      	mov	r1, sp
 8014600:	4681      	mov	r9, r0
 8014602:	f7ff ff57 	bl	80144b4 <__b2d>
 8014606:	a901      	add	r1, sp, #4
 8014608:	4640      	mov	r0, r8
 801460a:	ec55 4b10 	vmov	r4, r5, d0
 801460e:	f7ff ff51 	bl	80144b4 <__b2d>
 8014612:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8014616:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801461a:	1ad2      	subs	r2, r2, r3
 801461c:	e9dd 3100 	ldrd	r3, r1, [sp]
 8014620:	1a5b      	subs	r3, r3, r1
 8014622:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8014626:	ec57 6b10 	vmov	r6, r7, d0
 801462a:	2b00      	cmp	r3, #0
 801462c:	bfd6      	itet	le
 801462e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8014632:	462a      	movgt	r2, r5
 8014634:	463a      	movle	r2, r7
 8014636:	46ab      	mov	fp, r5
 8014638:	46a2      	mov	sl, r4
 801463a:	bfce      	itee	gt
 801463c:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8014640:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8014644:	ee00 3a90 	vmovle	s1, r3
 8014648:	ec4b ab17 	vmov	d7, sl, fp
 801464c:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8014650:	b003      	add	sp, #12
 8014652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014656 <__copybits>:
 8014656:	3901      	subs	r1, #1
 8014658:	b570      	push	{r4, r5, r6, lr}
 801465a:	1149      	asrs	r1, r1, #5
 801465c:	6914      	ldr	r4, [r2, #16]
 801465e:	3101      	adds	r1, #1
 8014660:	f102 0314 	add.w	r3, r2, #20
 8014664:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014668:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801466c:	1f05      	subs	r5, r0, #4
 801466e:	42a3      	cmp	r3, r4
 8014670:	d30c      	bcc.n	801468c <__copybits+0x36>
 8014672:	1aa3      	subs	r3, r4, r2
 8014674:	3b11      	subs	r3, #17
 8014676:	f023 0303 	bic.w	r3, r3, #3
 801467a:	3211      	adds	r2, #17
 801467c:	42a2      	cmp	r2, r4
 801467e:	bf88      	it	hi
 8014680:	2300      	movhi	r3, #0
 8014682:	4418      	add	r0, r3
 8014684:	2300      	movs	r3, #0
 8014686:	4288      	cmp	r0, r1
 8014688:	d305      	bcc.n	8014696 <__copybits+0x40>
 801468a:	bd70      	pop	{r4, r5, r6, pc}
 801468c:	f853 6b04 	ldr.w	r6, [r3], #4
 8014690:	f845 6f04 	str.w	r6, [r5, #4]!
 8014694:	e7eb      	b.n	801466e <__copybits+0x18>
 8014696:	f840 3b04 	str.w	r3, [r0], #4
 801469a:	e7f4      	b.n	8014686 <__copybits+0x30>

0801469c <__any_on>:
 801469c:	f100 0214 	add.w	r2, r0, #20
 80146a0:	6900      	ldr	r0, [r0, #16]
 80146a2:	114b      	asrs	r3, r1, #5
 80146a4:	4298      	cmp	r0, r3
 80146a6:	b510      	push	{r4, lr}
 80146a8:	db11      	blt.n	80146ce <__any_on+0x32>
 80146aa:	dd0a      	ble.n	80146c2 <__any_on+0x26>
 80146ac:	f011 011f 	ands.w	r1, r1, #31
 80146b0:	d007      	beq.n	80146c2 <__any_on+0x26>
 80146b2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80146b6:	fa24 f001 	lsr.w	r0, r4, r1
 80146ba:	fa00 f101 	lsl.w	r1, r0, r1
 80146be:	428c      	cmp	r4, r1
 80146c0:	d10b      	bne.n	80146da <__any_on+0x3e>
 80146c2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80146c6:	4293      	cmp	r3, r2
 80146c8:	d803      	bhi.n	80146d2 <__any_on+0x36>
 80146ca:	2000      	movs	r0, #0
 80146cc:	bd10      	pop	{r4, pc}
 80146ce:	4603      	mov	r3, r0
 80146d0:	e7f7      	b.n	80146c2 <__any_on+0x26>
 80146d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80146d6:	2900      	cmp	r1, #0
 80146d8:	d0f5      	beq.n	80146c6 <__any_on+0x2a>
 80146da:	2001      	movs	r0, #1
 80146dc:	e7f6      	b.n	80146cc <__any_on+0x30>
	...

080146e0 <_strtol_l.isra.0>:
 80146e0:	2b24      	cmp	r3, #36	@ 0x24
 80146e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80146e6:	4686      	mov	lr, r0
 80146e8:	4690      	mov	r8, r2
 80146ea:	d801      	bhi.n	80146f0 <_strtol_l.isra.0+0x10>
 80146ec:	2b01      	cmp	r3, #1
 80146ee:	d106      	bne.n	80146fe <_strtol_l.isra.0+0x1e>
 80146f0:	f7fe f988 	bl	8012a04 <__errno>
 80146f4:	2316      	movs	r3, #22
 80146f6:	6003      	str	r3, [r0, #0]
 80146f8:	2000      	movs	r0, #0
 80146fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146fe:	4834      	ldr	r0, [pc, #208]	@ (80147d0 <_strtol_l.isra.0+0xf0>)
 8014700:	460d      	mov	r5, r1
 8014702:	462a      	mov	r2, r5
 8014704:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014708:	5d06      	ldrb	r6, [r0, r4]
 801470a:	f016 0608 	ands.w	r6, r6, #8
 801470e:	d1f8      	bne.n	8014702 <_strtol_l.isra.0+0x22>
 8014710:	2c2d      	cmp	r4, #45	@ 0x2d
 8014712:	d110      	bne.n	8014736 <_strtol_l.isra.0+0x56>
 8014714:	782c      	ldrb	r4, [r5, #0]
 8014716:	2601      	movs	r6, #1
 8014718:	1c95      	adds	r5, r2, #2
 801471a:	f033 0210 	bics.w	r2, r3, #16
 801471e:	d115      	bne.n	801474c <_strtol_l.isra.0+0x6c>
 8014720:	2c30      	cmp	r4, #48	@ 0x30
 8014722:	d10d      	bne.n	8014740 <_strtol_l.isra.0+0x60>
 8014724:	782a      	ldrb	r2, [r5, #0]
 8014726:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801472a:	2a58      	cmp	r2, #88	@ 0x58
 801472c:	d108      	bne.n	8014740 <_strtol_l.isra.0+0x60>
 801472e:	786c      	ldrb	r4, [r5, #1]
 8014730:	3502      	adds	r5, #2
 8014732:	2310      	movs	r3, #16
 8014734:	e00a      	b.n	801474c <_strtol_l.isra.0+0x6c>
 8014736:	2c2b      	cmp	r4, #43	@ 0x2b
 8014738:	bf04      	itt	eq
 801473a:	782c      	ldrbeq	r4, [r5, #0]
 801473c:	1c95      	addeq	r5, r2, #2
 801473e:	e7ec      	b.n	801471a <_strtol_l.isra.0+0x3a>
 8014740:	2b00      	cmp	r3, #0
 8014742:	d1f6      	bne.n	8014732 <_strtol_l.isra.0+0x52>
 8014744:	2c30      	cmp	r4, #48	@ 0x30
 8014746:	bf14      	ite	ne
 8014748:	230a      	movne	r3, #10
 801474a:	2308      	moveq	r3, #8
 801474c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8014750:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014754:	2200      	movs	r2, #0
 8014756:	fbbc f9f3 	udiv	r9, ip, r3
 801475a:	4610      	mov	r0, r2
 801475c:	fb03 ca19 	mls	sl, r3, r9, ip
 8014760:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8014764:	2f09      	cmp	r7, #9
 8014766:	d80f      	bhi.n	8014788 <_strtol_l.isra.0+0xa8>
 8014768:	463c      	mov	r4, r7
 801476a:	42a3      	cmp	r3, r4
 801476c:	dd1b      	ble.n	80147a6 <_strtol_l.isra.0+0xc6>
 801476e:	1c57      	adds	r7, r2, #1
 8014770:	d007      	beq.n	8014782 <_strtol_l.isra.0+0xa2>
 8014772:	4581      	cmp	r9, r0
 8014774:	d314      	bcc.n	80147a0 <_strtol_l.isra.0+0xc0>
 8014776:	d101      	bne.n	801477c <_strtol_l.isra.0+0x9c>
 8014778:	45a2      	cmp	sl, r4
 801477a:	db11      	blt.n	80147a0 <_strtol_l.isra.0+0xc0>
 801477c:	fb00 4003 	mla	r0, r0, r3, r4
 8014780:	2201      	movs	r2, #1
 8014782:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014786:	e7eb      	b.n	8014760 <_strtol_l.isra.0+0x80>
 8014788:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801478c:	2f19      	cmp	r7, #25
 801478e:	d801      	bhi.n	8014794 <_strtol_l.isra.0+0xb4>
 8014790:	3c37      	subs	r4, #55	@ 0x37
 8014792:	e7ea      	b.n	801476a <_strtol_l.isra.0+0x8a>
 8014794:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8014798:	2f19      	cmp	r7, #25
 801479a:	d804      	bhi.n	80147a6 <_strtol_l.isra.0+0xc6>
 801479c:	3c57      	subs	r4, #87	@ 0x57
 801479e:	e7e4      	b.n	801476a <_strtol_l.isra.0+0x8a>
 80147a0:	f04f 32ff 	mov.w	r2, #4294967295
 80147a4:	e7ed      	b.n	8014782 <_strtol_l.isra.0+0xa2>
 80147a6:	1c53      	adds	r3, r2, #1
 80147a8:	d108      	bne.n	80147bc <_strtol_l.isra.0+0xdc>
 80147aa:	2322      	movs	r3, #34	@ 0x22
 80147ac:	f8ce 3000 	str.w	r3, [lr]
 80147b0:	4660      	mov	r0, ip
 80147b2:	f1b8 0f00 	cmp.w	r8, #0
 80147b6:	d0a0      	beq.n	80146fa <_strtol_l.isra.0+0x1a>
 80147b8:	1e69      	subs	r1, r5, #1
 80147ba:	e006      	b.n	80147ca <_strtol_l.isra.0+0xea>
 80147bc:	b106      	cbz	r6, 80147c0 <_strtol_l.isra.0+0xe0>
 80147be:	4240      	negs	r0, r0
 80147c0:	f1b8 0f00 	cmp.w	r8, #0
 80147c4:	d099      	beq.n	80146fa <_strtol_l.isra.0+0x1a>
 80147c6:	2a00      	cmp	r2, #0
 80147c8:	d1f6      	bne.n	80147b8 <_strtol_l.isra.0+0xd8>
 80147ca:	f8c8 1000 	str.w	r1, [r8]
 80147ce:	e794      	b.n	80146fa <_strtol_l.isra.0+0x1a>
 80147d0:	08016491 	.word	0x08016491

080147d4 <_strtol_r>:
 80147d4:	f7ff bf84 	b.w	80146e0 <_strtol_l.isra.0>

080147d8 <__ascii_wctomb>:
 80147d8:	4603      	mov	r3, r0
 80147da:	4608      	mov	r0, r1
 80147dc:	b141      	cbz	r1, 80147f0 <__ascii_wctomb+0x18>
 80147de:	2aff      	cmp	r2, #255	@ 0xff
 80147e0:	d904      	bls.n	80147ec <__ascii_wctomb+0x14>
 80147e2:	228a      	movs	r2, #138	@ 0x8a
 80147e4:	601a      	str	r2, [r3, #0]
 80147e6:	f04f 30ff 	mov.w	r0, #4294967295
 80147ea:	4770      	bx	lr
 80147ec:	700a      	strb	r2, [r1, #0]
 80147ee:	2001      	movs	r0, #1
 80147f0:	4770      	bx	lr

080147f2 <__ssputs_r>:
 80147f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80147f6:	688e      	ldr	r6, [r1, #8]
 80147f8:	461f      	mov	r7, r3
 80147fa:	42be      	cmp	r6, r7
 80147fc:	680b      	ldr	r3, [r1, #0]
 80147fe:	4682      	mov	sl, r0
 8014800:	460c      	mov	r4, r1
 8014802:	4690      	mov	r8, r2
 8014804:	d82d      	bhi.n	8014862 <__ssputs_r+0x70>
 8014806:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801480a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801480e:	d026      	beq.n	801485e <__ssputs_r+0x6c>
 8014810:	6965      	ldr	r5, [r4, #20]
 8014812:	6909      	ldr	r1, [r1, #16]
 8014814:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014818:	eba3 0901 	sub.w	r9, r3, r1
 801481c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014820:	1c7b      	adds	r3, r7, #1
 8014822:	444b      	add	r3, r9
 8014824:	106d      	asrs	r5, r5, #1
 8014826:	429d      	cmp	r5, r3
 8014828:	bf38      	it	cc
 801482a:	461d      	movcc	r5, r3
 801482c:	0553      	lsls	r3, r2, #21
 801482e:	d527      	bpl.n	8014880 <__ssputs_r+0x8e>
 8014830:	4629      	mov	r1, r5
 8014832:	f7fc f867 	bl	8010904 <_malloc_r>
 8014836:	4606      	mov	r6, r0
 8014838:	b360      	cbz	r0, 8014894 <__ssputs_r+0xa2>
 801483a:	6921      	ldr	r1, [r4, #16]
 801483c:	464a      	mov	r2, r9
 801483e:	f7fe f90b 	bl	8012a58 <memcpy>
 8014842:	89a3      	ldrh	r3, [r4, #12]
 8014844:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801484c:	81a3      	strh	r3, [r4, #12]
 801484e:	6126      	str	r6, [r4, #16]
 8014850:	6165      	str	r5, [r4, #20]
 8014852:	444e      	add	r6, r9
 8014854:	eba5 0509 	sub.w	r5, r5, r9
 8014858:	6026      	str	r6, [r4, #0]
 801485a:	60a5      	str	r5, [r4, #8]
 801485c:	463e      	mov	r6, r7
 801485e:	42be      	cmp	r6, r7
 8014860:	d900      	bls.n	8014864 <__ssputs_r+0x72>
 8014862:	463e      	mov	r6, r7
 8014864:	6820      	ldr	r0, [r4, #0]
 8014866:	4632      	mov	r2, r6
 8014868:	4641      	mov	r1, r8
 801486a:	f000 fb69 	bl	8014f40 <memmove>
 801486e:	68a3      	ldr	r3, [r4, #8]
 8014870:	1b9b      	subs	r3, r3, r6
 8014872:	60a3      	str	r3, [r4, #8]
 8014874:	6823      	ldr	r3, [r4, #0]
 8014876:	4433      	add	r3, r6
 8014878:	6023      	str	r3, [r4, #0]
 801487a:	2000      	movs	r0, #0
 801487c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014880:	462a      	mov	r2, r5
 8014882:	f000 fbcb 	bl	801501c <_realloc_r>
 8014886:	4606      	mov	r6, r0
 8014888:	2800      	cmp	r0, #0
 801488a:	d1e0      	bne.n	801484e <__ssputs_r+0x5c>
 801488c:	6921      	ldr	r1, [r4, #16]
 801488e:	4650      	mov	r0, sl
 8014890:	f7fe fee8 	bl	8013664 <_free_r>
 8014894:	230c      	movs	r3, #12
 8014896:	f8ca 3000 	str.w	r3, [sl]
 801489a:	89a3      	ldrh	r3, [r4, #12]
 801489c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80148a0:	81a3      	strh	r3, [r4, #12]
 80148a2:	f04f 30ff 	mov.w	r0, #4294967295
 80148a6:	e7e9      	b.n	801487c <__ssputs_r+0x8a>

080148a8 <_svfiprintf_r>:
 80148a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148ac:	4698      	mov	r8, r3
 80148ae:	898b      	ldrh	r3, [r1, #12]
 80148b0:	061b      	lsls	r3, r3, #24
 80148b2:	b09d      	sub	sp, #116	@ 0x74
 80148b4:	4607      	mov	r7, r0
 80148b6:	460d      	mov	r5, r1
 80148b8:	4614      	mov	r4, r2
 80148ba:	d510      	bpl.n	80148de <_svfiprintf_r+0x36>
 80148bc:	690b      	ldr	r3, [r1, #16]
 80148be:	b973      	cbnz	r3, 80148de <_svfiprintf_r+0x36>
 80148c0:	2140      	movs	r1, #64	@ 0x40
 80148c2:	f7fc f81f 	bl	8010904 <_malloc_r>
 80148c6:	6028      	str	r0, [r5, #0]
 80148c8:	6128      	str	r0, [r5, #16]
 80148ca:	b930      	cbnz	r0, 80148da <_svfiprintf_r+0x32>
 80148cc:	230c      	movs	r3, #12
 80148ce:	603b      	str	r3, [r7, #0]
 80148d0:	f04f 30ff 	mov.w	r0, #4294967295
 80148d4:	b01d      	add	sp, #116	@ 0x74
 80148d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148da:	2340      	movs	r3, #64	@ 0x40
 80148dc:	616b      	str	r3, [r5, #20]
 80148de:	2300      	movs	r3, #0
 80148e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80148e2:	2320      	movs	r3, #32
 80148e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80148e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80148ec:	2330      	movs	r3, #48	@ 0x30
 80148ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014a8c <_svfiprintf_r+0x1e4>
 80148f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80148f6:	f04f 0901 	mov.w	r9, #1
 80148fa:	4623      	mov	r3, r4
 80148fc:	469a      	mov	sl, r3
 80148fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014902:	b10a      	cbz	r2, 8014908 <_svfiprintf_r+0x60>
 8014904:	2a25      	cmp	r2, #37	@ 0x25
 8014906:	d1f9      	bne.n	80148fc <_svfiprintf_r+0x54>
 8014908:	ebba 0b04 	subs.w	fp, sl, r4
 801490c:	d00b      	beq.n	8014926 <_svfiprintf_r+0x7e>
 801490e:	465b      	mov	r3, fp
 8014910:	4622      	mov	r2, r4
 8014912:	4629      	mov	r1, r5
 8014914:	4638      	mov	r0, r7
 8014916:	f7ff ff6c 	bl	80147f2 <__ssputs_r>
 801491a:	3001      	adds	r0, #1
 801491c:	f000 80a7 	beq.w	8014a6e <_svfiprintf_r+0x1c6>
 8014920:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014922:	445a      	add	r2, fp
 8014924:	9209      	str	r2, [sp, #36]	@ 0x24
 8014926:	f89a 3000 	ldrb.w	r3, [sl]
 801492a:	2b00      	cmp	r3, #0
 801492c:	f000 809f 	beq.w	8014a6e <_svfiprintf_r+0x1c6>
 8014930:	2300      	movs	r3, #0
 8014932:	f04f 32ff 	mov.w	r2, #4294967295
 8014936:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801493a:	f10a 0a01 	add.w	sl, sl, #1
 801493e:	9304      	str	r3, [sp, #16]
 8014940:	9307      	str	r3, [sp, #28]
 8014942:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014946:	931a      	str	r3, [sp, #104]	@ 0x68
 8014948:	4654      	mov	r4, sl
 801494a:	2205      	movs	r2, #5
 801494c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014950:	484e      	ldr	r0, [pc, #312]	@ (8014a8c <_svfiprintf_r+0x1e4>)
 8014952:	f7eb fcd5 	bl	8000300 <memchr>
 8014956:	9a04      	ldr	r2, [sp, #16]
 8014958:	b9d8      	cbnz	r0, 8014992 <_svfiprintf_r+0xea>
 801495a:	06d0      	lsls	r0, r2, #27
 801495c:	bf44      	itt	mi
 801495e:	2320      	movmi	r3, #32
 8014960:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014964:	0711      	lsls	r1, r2, #28
 8014966:	bf44      	itt	mi
 8014968:	232b      	movmi	r3, #43	@ 0x2b
 801496a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801496e:	f89a 3000 	ldrb.w	r3, [sl]
 8014972:	2b2a      	cmp	r3, #42	@ 0x2a
 8014974:	d015      	beq.n	80149a2 <_svfiprintf_r+0xfa>
 8014976:	9a07      	ldr	r2, [sp, #28]
 8014978:	4654      	mov	r4, sl
 801497a:	2000      	movs	r0, #0
 801497c:	f04f 0c0a 	mov.w	ip, #10
 8014980:	4621      	mov	r1, r4
 8014982:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014986:	3b30      	subs	r3, #48	@ 0x30
 8014988:	2b09      	cmp	r3, #9
 801498a:	d94b      	bls.n	8014a24 <_svfiprintf_r+0x17c>
 801498c:	b1b0      	cbz	r0, 80149bc <_svfiprintf_r+0x114>
 801498e:	9207      	str	r2, [sp, #28]
 8014990:	e014      	b.n	80149bc <_svfiprintf_r+0x114>
 8014992:	eba0 0308 	sub.w	r3, r0, r8
 8014996:	fa09 f303 	lsl.w	r3, r9, r3
 801499a:	4313      	orrs	r3, r2
 801499c:	9304      	str	r3, [sp, #16]
 801499e:	46a2      	mov	sl, r4
 80149a0:	e7d2      	b.n	8014948 <_svfiprintf_r+0xa0>
 80149a2:	9b03      	ldr	r3, [sp, #12]
 80149a4:	1d19      	adds	r1, r3, #4
 80149a6:	681b      	ldr	r3, [r3, #0]
 80149a8:	9103      	str	r1, [sp, #12]
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	bfbb      	ittet	lt
 80149ae:	425b      	neglt	r3, r3
 80149b0:	f042 0202 	orrlt.w	r2, r2, #2
 80149b4:	9307      	strge	r3, [sp, #28]
 80149b6:	9307      	strlt	r3, [sp, #28]
 80149b8:	bfb8      	it	lt
 80149ba:	9204      	strlt	r2, [sp, #16]
 80149bc:	7823      	ldrb	r3, [r4, #0]
 80149be:	2b2e      	cmp	r3, #46	@ 0x2e
 80149c0:	d10a      	bne.n	80149d8 <_svfiprintf_r+0x130>
 80149c2:	7863      	ldrb	r3, [r4, #1]
 80149c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80149c6:	d132      	bne.n	8014a2e <_svfiprintf_r+0x186>
 80149c8:	9b03      	ldr	r3, [sp, #12]
 80149ca:	1d1a      	adds	r2, r3, #4
 80149cc:	681b      	ldr	r3, [r3, #0]
 80149ce:	9203      	str	r2, [sp, #12]
 80149d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80149d4:	3402      	adds	r4, #2
 80149d6:	9305      	str	r3, [sp, #20]
 80149d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014a9c <_svfiprintf_r+0x1f4>
 80149dc:	7821      	ldrb	r1, [r4, #0]
 80149de:	2203      	movs	r2, #3
 80149e0:	4650      	mov	r0, sl
 80149e2:	f7eb fc8d 	bl	8000300 <memchr>
 80149e6:	b138      	cbz	r0, 80149f8 <_svfiprintf_r+0x150>
 80149e8:	9b04      	ldr	r3, [sp, #16]
 80149ea:	eba0 000a 	sub.w	r0, r0, sl
 80149ee:	2240      	movs	r2, #64	@ 0x40
 80149f0:	4082      	lsls	r2, r0
 80149f2:	4313      	orrs	r3, r2
 80149f4:	3401      	adds	r4, #1
 80149f6:	9304      	str	r3, [sp, #16]
 80149f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80149fc:	4824      	ldr	r0, [pc, #144]	@ (8014a90 <_svfiprintf_r+0x1e8>)
 80149fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014a02:	2206      	movs	r2, #6
 8014a04:	f7eb fc7c 	bl	8000300 <memchr>
 8014a08:	2800      	cmp	r0, #0
 8014a0a:	d036      	beq.n	8014a7a <_svfiprintf_r+0x1d2>
 8014a0c:	4b21      	ldr	r3, [pc, #132]	@ (8014a94 <_svfiprintf_r+0x1ec>)
 8014a0e:	bb1b      	cbnz	r3, 8014a58 <_svfiprintf_r+0x1b0>
 8014a10:	9b03      	ldr	r3, [sp, #12]
 8014a12:	3307      	adds	r3, #7
 8014a14:	f023 0307 	bic.w	r3, r3, #7
 8014a18:	3308      	adds	r3, #8
 8014a1a:	9303      	str	r3, [sp, #12]
 8014a1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014a1e:	4433      	add	r3, r6
 8014a20:	9309      	str	r3, [sp, #36]	@ 0x24
 8014a22:	e76a      	b.n	80148fa <_svfiprintf_r+0x52>
 8014a24:	fb0c 3202 	mla	r2, ip, r2, r3
 8014a28:	460c      	mov	r4, r1
 8014a2a:	2001      	movs	r0, #1
 8014a2c:	e7a8      	b.n	8014980 <_svfiprintf_r+0xd8>
 8014a2e:	2300      	movs	r3, #0
 8014a30:	3401      	adds	r4, #1
 8014a32:	9305      	str	r3, [sp, #20]
 8014a34:	4619      	mov	r1, r3
 8014a36:	f04f 0c0a 	mov.w	ip, #10
 8014a3a:	4620      	mov	r0, r4
 8014a3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014a40:	3a30      	subs	r2, #48	@ 0x30
 8014a42:	2a09      	cmp	r2, #9
 8014a44:	d903      	bls.n	8014a4e <_svfiprintf_r+0x1a6>
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d0c6      	beq.n	80149d8 <_svfiprintf_r+0x130>
 8014a4a:	9105      	str	r1, [sp, #20]
 8014a4c:	e7c4      	b.n	80149d8 <_svfiprintf_r+0x130>
 8014a4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8014a52:	4604      	mov	r4, r0
 8014a54:	2301      	movs	r3, #1
 8014a56:	e7f0      	b.n	8014a3a <_svfiprintf_r+0x192>
 8014a58:	ab03      	add	r3, sp, #12
 8014a5a:	9300      	str	r3, [sp, #0]
 8014a5c:	462a      	mov	r2, r5
 8014a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8014a98 <_svfiprintf_r+0x1f0>)
 8014a60:	a904      	add	r1, sp, #16
 8014a62:	4638      	mov	r0, r7
 8014a64:	f7fc fee8 	bl	8011838 <_printf_float>
 8014a68:	1c42      	adds	r2, r0, #1
 8014a6a:	4606      	mov	r6, r0
 8014a6c:	d1d6      	bne.n	8014a1c <_svfiprintf_r+0x174>
 8014a6e:	89ab      	ldrh	r3, [r5, #12]
 8014a70:	065b      	lsls	r3, r3, #25
 8014a72:	f53f af2d 	bmi.w	80148d0 <_svfiprintf_r+0x28>
 8014a76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014a78:	e72c      	b.n	80148d4 <_svfiprintf_r+0x2c>
 8014a7a:	ab03      	add	r3, sp, #12
 8014a7c:	9300      	str	r3, [sp, #0]
 8014a7e:	462a      	mov	r2, r5
 8014a80:	4b05      	ldr	r3, [pc, #20]	@ (8014a98 <_svfiprintf_r+0x1f0>)
 8014a82:	a904      	add	r1, sp, #16
 8014a84:	4638      	mov	r0, r7
 8014a86:	f7fd f95f 	bl	8011d48 <_printf_i>
 8014a8a:	e7ed      	b.n	8014a68 <_svfiprintf_r+0x1c0>
 8014a8c:	080163ed 	.word	0x080163ed
 8014a90:	080163f7 	.word	0x080163f7
 8014a94:	08011839 	.word	0x08011839
 8014a98:	080147f3 	.word	0x080147f3
 8014a9c:	080163f3 	.word	0x080163f3

08014aa0 <__sfputc_r>:
 8014aa0:	6893      	ldr	r3, [r2, #8]
 8014aa2:	3b01      	subs	r3, #1
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	b410      	push	{r4}
 8014aa8:	6093      	str	r3, [r2, #8]
 8014aaa:	da08      	bge.n	8014abe <__sfputc_r+0x1e>
 8014aac:	6994      	ldr	r4, [r2, #24]
 8014aae:	42a3      	cmp	r3, r4
 8014ab0:	db01      	blt.n	8014ab6 <__sfputc_r+0x16>
 8014ab2:	290a      	cmp	r1, #10
 8014ab4:	d103      	bne.n	8014abe <__sfputc_r+0x1e>
 8014ab6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014aba:	f7fd be3d 	b.w	8012738 <__swbuf_r>
 8014abe:	6813      	ldr	r3, [r2, #0]
 8014ac0:	1c58      	adds	r0, r3, #1
 8014ac2:	6010      	str	r0, [r2, #0]
 8014ac4:	7019      	strb	r1, [r3, #0]
 8014ac6:	4608      	mov	r0, r1
 8014ac8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014acc:	4770      	bx	lr

08014ace <__sfputs_r>:
 8014ace:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014ad0:	4606      	mov	r6, r0
 8014ad2:	460f      	mov	r7, r1
 8014ad4:	4614      	mov	r4, r2
 8014ad6:	18d5      	adds	r5, r2, r3
 8014ad8:	42ac      	cmp	r4, r5
 8014ada:	d101      	bne.n	8014ae0 <__sfputs_r+0x12>
 8014adc:	2000      	movs	r0, #0
 8014ade:	e007      	b.n	8014af0 <__sfputs_r+0x22>
 8014ae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ae4:	463a      	mov	r2, r7
 8014ae6:	4630      	mov	r0, r6
 8014ae8:	f7ff ffda 	bl	8014aa0 <__sfputc_r>
 8014aec:	1c43      	adds	r3, r0, #1
 8014aee:	d1f3      	bne.n	8014ad8 <__sfputs_r+0xa>
 8014af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014af4 <_vfiprintf_r>:
 8014af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014af8:	460d      	mov	r5, r1
 8014afa:	b09d      	sub	sp, #116	@ 0x74
 8014afc:	4614      	mov	r4, r2
 8014afe:	4698      	mov	r8, r3
 8014b00:	4606      	mov	r6, r0
 8014b02:	b118      	cbz	r0, 8014b0c <_vfiprintf_r+0x18>
 8014b04:	6a03      	ldr	r3, [r0, #32]
 8014b06:	b90b      	cbnz	r3, 8014b0c <_vfiprintf_r+0x18>
 8014b08:	f7fd fcce 	bl	80124a8 <__sinit>
 8014b0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014b0e:	07d9      	lsls	r1, r3, #31
 8014b10:	d405      	bmi.n	8014b1e <_vfiprintf_r+0x2a>
 8014b12:	89ab      	ldrh	r3, [r5, #12]
 8014b14:	059a      	lsls	r2, r3, #22
 8014b16:	d402      	bmi.n	8014b1e <_vfiprintf_r+0x2a>
 8014b18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014b1a:	f7f0 f8d5 	bl	8004cc8 <__retarget_lock_acquire_recursive>
 8014b1e:	89ab      	ldrh	r3, [r5, #12]
 8014b20:	071b      	lsls	r3, r3, #28
 8014b22:	d501      	bpl.n	8014b28 <_vfiprintf_r+0x34>
 8014b24:	692b      	ldr	r3, [r5, #16]
 8014b26:	b99b      	cbnz	r3, 8014b50 <_vfiprintf_r+0x5c>
 8014b28:	4629      	mov	r1, r5
 8014b2a:	4630      	mov	r0, r6
 8014b2c:	f7fd fe42 	bl	80127b4 <__swsetup_r>
 8014b30:	b170      	cbz	r0, 8014b50 <_vfiprintf_r+0x5c>
 8014b32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014b34:	07dc      	lsls	r4, r3, #31
 8014b36:	d504      	bpl.n	8014b42 <_vfiprintf_r+0x4e>
 8014b38:	f04f 30ff 	mov.w	r0, #4294967295
 8014b3c:	b01d      	add	sp, #116	@ 0x74
 8014b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b42:	89ab      	ldrh	r3, [r5, #12]
 8014b44:	0598      	lsls	r0, r3, #22
 8014b46:	d4f7      	bmi.n	8014b38 <_vfiprintf_r+0x44>
 8014b48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014b4a:	f7f0 f8d2 	bl	8004cf2 <__retarget_lock_release_recursive>
 8014b4e:	e7f3      	b.n	8014b38 <_vfiprintf_r+0x44>
 8014b50:	2300      	movs	r3, #0
 8014b52:	9309      	str	r3, [sp, #36]	@ 0x24
 8014b54:	2320      	movs	r3, #32
 8014b56:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014b5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8014b5e:	2330      	movs	r3, #48	@ 0x30
 8014b60:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014d10 <_vfiprintf_r+0x21c>
 8014b64:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014b68:	f04f 0901 	mov.w	r9, #1
 8014b6c:	4623      	mov	r3, r4
 8014b6e:	469a      	mov	sl, r3
 8014b70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014b74:	b10a      	cbz	r2, 8014b7a <_vfiprintf_r+0x86>
 8014b76:	2a25      	cmp	r2, #37	@ 0x25
 8014b78:	d1f9      	bne.n	8014b6e <_vfiprintf_r+0x7a>
 8014b7a:	ebba 0b04 	subs.w	fp, sl, r4
 8014b7e:	d00b      	beq.n	8014b98 <_vfiprintf_r+0xa4>
 8014b80:	465b      	mov	r3, fp
 8014b82:	4622      	mov	r2, r4
 8014b84:	4629      	mov	r1, r5
 8014b86:	4630      	mov	r0, r6
 8014b88:	f7ff ffa1 	bl	8014ace <__sfputs_r>
 8014b8c:	3001      	adds	r0, #1
 8014b8e:	f000 80a7 	beq.w	8014ce0 <_vfiprintf_r+0x1ec>
 8014b92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014b94:	445a      	add	r2, fp
 8014b96:	9209      	str	r2, [sp, #36]	@ 0x24
 8014b98:	f89a 3000 	ldrb.w	r3, [sl]
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	f000 809f 	beq.w	8014ce0 <_vfiprintf_r+0x1ec>
 8014ba2:	2300      	movs	r3, #0
 8014ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8014ba8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014bac:	f10a 0a01 	add.w	sl, sl, #1
 8014bb0:	9304      	str	r3, [sp, #16]
 8014bb2:	9307      	str	r3, [sp, #28]
 8014bb4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014bb8:	931a      	str	r3, [sp, #104]	@ 0x68
 8014bba:	4654      	mov	r4, sl
 8014bbc:	2205      	movs	r2, #5
 8014bbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014bc2:	4853      	ldr	r0, [pc, #332]	@ (8014d10 <_vfiprintf_r+0x21c>)
 8014bc4:	f7eb fb9c 	bl	8000300 <memchr>
 8014bc8:	9a04      	ldr	r2, [sp, #16]
 8014bca:	b9d8      	cbnz	r0, 8014c04 <_vfiprintf_r+0x110>
 8014bcc:	06d1      	lsls	r1, r2, #27
 8014bce:	bf44      	itt	mi
 8014bd0:	2320      	movmi	r3, #32
 8014bd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014bd6:	0713      	lsls	r3, r2, #28
 8014bd8:	bf44      	itt	mi
 8014bda:	232b      	movmi	r3, #43	@ 0x2b
 8014bdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014be0:	f89a 3000 	ldrb.w	r3, [sl]
 8014be4:	2b2a      	cmp	r3, #42	@ 0x2a
 8014be6:	d015      	beq.n	8014c14 <_vfiprintf_r+0x120>
 8014be8:	9a07      	ldr	r2, [sp, #28]
 8014bea:	4654      	mov	r4, sl
 8014bec:	2000      	movs	r0, #0
 8014bee:	f04f 0c0a 	mov.w	ip, #10
 8014bf2:	4621      	mov	r1, r4
 8014bf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014bf8:	3b30      	subs	r3, #48	@ 0x30
 8014bfa:	2b09      	cmp	r3, #9
 8014bfc:	d94b      	bls.n	8014c96 <_vfiprintf_r+0x1a2>
 8014bfe:	b1b0      	cbz	r0, 8014c2e <_vfiprintf_r+0x13a>
 8014c00:	9207      	str	r2, [sp, #28]
 8014c02:	e014      	b.n	8014c2e <_vfiprintf_r+0x13a>
 8014c04:	eba0 0308 	sub.w	r3, r0, r8
 8014c08:	fa09 f303 	lsl.w	r3, r9, r3
 8014c0c:	4313      	orrs	r3, r2
 8014c0e:	9304      	str	r3, [sp, #16]
 8014c10:	46a2      	mov	sl, r4
 8014c12:	e7d2      	b.n	8014bba <_vfiprintf_r+0xc6>
 8014c14:	9b03      	ldr	r3, [sp, #12]
 8014c16:	1d19      	adds	r1, r3, #4
 8014c18:	681b      	ldr	r3, [r3, #0]
 8014c1a:	9103      	str	r1, [sp, #12]
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	bfbb      	ittet	lt
 8014c20:	425b      	neglt	r3, r3
 8014c22:	f042 0202 	orrlt.w	r2, r2, #2
 8014c26:	9307      	strge	r3, [sp, #28]
 8014c28:	9307      	strlt	r3, [sp, #28]
 8014c2a:	bfb8      	it	lt
 8014c2c:	9204      	strlt	r2, [sp, #16]
 8014c2e:	7823      	ldrb	r3, [r4, #0]
 8014c30:	2b2e      	cmp	r3, #46	@ 0x2e
 8014c32:	d10a      	bne.n	8014c4a <_vfiprintf_r+0x156>
 8014c34:	7863      	ldrb	r3, [r4, #1]
 8014c36:	2b2a      	cmp	r3, #42	@ 0x2a
 8014c38:	d132      	bne.n	8014ca0 <_vfiprintf_r+0x1ac>
 8014c3a:	9b03      	ldr	r3, [sp, #12]
 8014c3c:	1d1a      	adds	r2, r3, #4
 8014c3e:	681b      	ldr	r3, [r3, #0]
 8014c40:	9203      	str	r2, [sp, #12]
 8014c42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014c46:	3402      	adds	r4, #2
 8014c48:	9305      	str	r3, [sp, #20]
 8014c4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014d20 <_vfiprintf_r+0x22c>
 8014c4e:	7821      	ldrb	r1, [r4, #0]
 8014c50:	2203      	movs	r2, #3
 8014c52:	4650      	mov	r0, sl
 8014c54:	f7eb fb54 	bl	8000300 <memchr>
 8014c58:	b138      	cbz	r0, 8014c6a <_vfiprintf_r+0x176>
 8014c5a:	9b04      	ldr	r3, [sp, #16]
 8014c5c:	eba0 000a 	sub.w	r0, r0, sl
 8014c60:	2240      	movs	r2, #64	@ 0x40
 8014c62:	4082      	lsls	r2, r0
 8014c64:	4313      	orrs	r3, r2
 8014c66:	3401      	adds	r4, #1
 8014c68:	9304      	str	r3, [sp, #16]
 8014c6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c6e:	4829      	ldr	r0, [pc, #164]	@ (8014d14 <_vfiprintf_r+0x220>)
 8014c70:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014c74:	2206      	movs	r2, #6
 8014c76:	f7eb fb43 	bl	8000300 <memchr>
 8014c7a:	2800      	cmp	r0, #0
 8014c7c:	d03f      	beq.n	8014cfe <_vfiprintf_r+0x20a>
 8014c7e:	4b26      	ldr	r3, [pc, #152]	@ (8014d18 <_vfiprintf_r+0x224>)
 8014c80:	bb1b      	cbnz	r3, 8014cca <_vfiprintf_r+0x1d6>
 8014c82:	9b03      	ldr	r3, [sp, #12]
 8014c84:	3307      	adds	r3, #7
 8014c86:	f023 0307 	bic.w	r3, r3, #7
 8014c8a:	3308      	adds	r3, #8
 8014c8c:	9303      	str	r3, [sp, #12]
 8014c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c90:	443b      	add	r3, r7
 8014c92:	9309      	str	r3, [sp, #36]	@ 0x24
 8014c94:	e76a      	b.n	8014b6c <_vfiprintf_r+0x78>
 8014c96:	fb0c 3202 	mla	r2, ip, r2, r3
 8014c9a:	460c      	mov	r4, r1
 8014c9c:	2001      	movs	r0, #1
 8014c9e:	e7a8      	b.n	8014bf2 <_vfiprintf_r+0xfe>
 8014ca0:	2300      	movs	r3, #0
 8014ca2:	3401      	adds	r4, #1
 8014ca4:	9305      	str	r3, [sp, #20]
 8014ca6:	4619      	mov	r1, r3
 8014ca8:	f04f 0c0a 	mov.w	ip, #10
 8014cac:	4620      	mov	r0, r4
 8014cae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014cb2:	3a30      	subs	r2, #48	@ 0x30
 8014cb4:	2a09      	cmp	r2, #9
 8014cb6:	d903      	bls.n	8014cc0 <_vfiprintf_r+0x1cc>
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d0c6      	beq.n	8014c4a <_vfiprintf_r+0x156>
 8014cbc:	9105      	str	r1, [sp, #20]
 8014cbe:	e7c4      	b.n	8014c4a <_vfiprintf_r+0x156>
 8014cc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8014cc4:	4604      	mov	r4, r0
 8014cc6:	2301      	movs	r3, #1
 8014cc8:	e7f0      	b.n	8014cac <_vfiprintf_r+0x1b8>
 8014cca:	ab03      	add	r3, sp, #12
 8014ccc:	9300      	str	r3, [sp, #0]
 8014cce:	462a      	mov	r2, r5
 8014cd0:	4b12      	ldr	r3, [pc, #72]	@ (8014d1c <_vfiprintf_r+0x228>)
 8014cd2:	a904      	add	r1, sp, #16
 8014cd4:	4630      	mov	r0, r6
 8014cd6:	f7fc fdaf 	bl	8011838 <_printf_float>
 8014cda:	4607      	mov	r7, r0
 8014cdc:	1c78      	adds	r0, r7, #1
 8014cde:	d1d6      	bne.n	8014c8e <_vfiprintf_r+0x19a>
 8014ce0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014ce2:	07d9      	lsls	r1, r3, #31
 8014ce4:	d405      	bmi.n	8014cf2 <_vfiprintf_r+0x1fe>
 8014ce6:	89ab      	ldrh	r3, [r5, #12]
 8014ce8:	059a      	lsls	r2, r3, #22
 8014cea:	d402      	bmi.n	8014cf2 <_vfiprintf_r+0x1fe>
 8014cec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014cee:	f7f0 f800 	bl	8004cf2 <__retarget_lock_release_recursive>
 8014cf2:	89ab      	ldrh	r3, [r5, #12]
 8014cf4:	065b      	lsls	r3, r3, #25
 8014cf6:	f53f af1f 	bmi.w	8014b38 <_vfiprintf_r+0x44>
 8014cfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014cfc:	e71e      	b.n	8014b3c <_vfiprintf_r+0x48>
 8014cfe:	ab03      	add	r3, sp, #12
 8014d00:	9300      	str	r3, [sp, #0]
 8014d02:	462a      	mov	r2, r5
 8014d04:	4b05      	ldr	r3, [pc, #20]	@ (8014d1c <_vfiprintf_r+0x228>)
 8014d06:	a904      	add	r1, sp, #16
 8014d08:	4630      	mov	r0, r6
 8014d0a:	f7fd f81d 	bl	8011d48 <_printf_i>
 8014d0e:	e7e4      	b.n	8014cda <_vfiprintf_r+0x1e6>
 8014d10:	080163ed 	.word	0x080163ed
 8014d14:	080163f7 	.word	0x080163f7
 8014d18:	08011839 	.word	0x08011839
 8014d1c:	08014acf 	.word	0x08014acf
 8014d20:	080163f3 	.word	0x080163f3

08014d24 <__sflush_r>:
 8014d24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d2c:	0716      	lsls	r6, r2, #28
 8014d2e:	4605      	mov	r5, r0
 8014d30:	460c      	mov	r4, r1
 8014d32:	d454      	bmi.n	8014dde <__sflush_r+0xba>
 8014d34:	684b      	ldr	r3, [r1, #4]
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	dc02      	bgt.n	8014d40 <__sflush_r+0x1c>
 8014d3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014d3c:	2b00      	cmp	r3, #0
 8014d3e:	dd48      	ble.n	8014dd2 <__sflush_r+0xae>
 8014d40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014d42:	2e00      	cmp	r6, #0
 8014d44:	d045      	beq.n	8014dd2 <__sflush_r+0xae>
 8014d46:	2300      	movs	r3, #0
 8014d48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014d4c:	682f      	ldr	r7, [r5, #0]
 8014d4e:	6a21      	ldr	r1, [r4, #32]
 8014d50:	602b      	str	r3, [r5, #0]
 8014d52:	d030      	beq.n	8014db6 <__sflush_r+0x92>
 8014d54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014d56:	89a3      	ldrh	r3, [r4, #12]
 8014d58:	0759      	lsls	r1, r3, #29
 8014d5a:	d505      	bpl.n	8014d68 <__sflush_r+0x44>
 8014d5c:	6863      	ldr	r3, [r4, #4]
 8014d5e:	1ad2      	subs	r2, r2, r3
 8014d60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014d62:	b10b      	cbz	r3, 8014d68 <__sflush_r+0x44>
 8014d64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014d66:	1ad2      	subs	r2, r2, r3
 8014d68:	2300      	movs	r3, #0
 8014d6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014d6c:	6a21      	ldr	r1, [r4, #32]
 8014d6e:	4628      	mov	r0, r5
 8014d70:	47b0      	blx	r6
 8014d72:	1c43      	adds	r3, r0, #1
 8014d74:	89a3      	ldrh	r3, [r4, #12]
 8014d76:	d106      	bne.n	8014d86 <__sflush_r+0x62>
 8014d78:	6829      	ldr	r1, [r5, #0]
 8014d7a:	291d      	cmp	r1, #29
 8014d7c:	d82b      	bhi.n	8014dd6 <__sflush_r+0xb2>
 8014d7e:	4a2a      	ldr	r2, [pc, #168]	@ (8014e28 <__sflush_r+0x104>)
 8014d80:	40ca      	lsrs	r2, r1
 8014d82:	07d6      	lsls	r6, r2, #31
 8014d84:	d527      	bpl.n	8014dd6 <__sflush_r+0xb2>
 8014d86:	2200      	movs	r2, #0
 8014d88:	6062      	str	r2, [r4, #4]
 8014d8a:	04d9      	lsls	r1, r3, #19
 8014d8c:	6922      	ldr	r2, [r4, #16]
 8014d8e:	6022      	str	r2, [r4, #0]
 8014d90:	d504      	bpl.n	8014d9c <__sflush_r+0x78>
 8014d92:	1c42      	adds	r2, r0, #1
 8014d94:	d101      	bne.n	8014d9a <__sflush_r+0x76>
 8014d96:	682b      	ldr	r3, [r5, #0]
 8014d98:	b903      	cbnz	r3, 8014d9c <__sflush_r+0x78>
 8014d9a:	6560      	str	r0, [r4, #84]	@ 0x54
 8014d9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014d9e:	602f      	str	r7, [r5, #0]
 8014da0:	b1b9      	cbz	r1, 8014dd2 <__sflush_r+0xae>
 8014da2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014da6:	4299      	cmp	r1, r3
 8014da8:	d002      	beq.n	8014db0 <__sflush_r+0x8c>
 8014daa:	4628      	mov	r0, r5
 8014dac:	f7fe fc5a 	bl	8013664 <_free_r>
 8014db0:	2300      	movs	r3, #0
 8014db2:	6363      	str	r3, [r4, #52]	@ 0x34
 8014db4:	e00d      	b.n	8014dd2 <__sflush_r+0xae>
 8014db6:	2301      	movs	r3, #1
 8014db8:	4628      	mov	r0, r5
 8014dba:	47b0      	blx	r6
 8014dbc:	4602      	mov	r2, r0
 8014dbe:	1c50      	adds	r0, r2, #1
 8014dc0:	d1c9      	bne.n	8014d56 <__sflush_r+0x32>
 8014dc2:	682b      	ldr	r3, [r5, #0]
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	d0c6      	beq.n	8014d56 <__sflush_r+0x32>
 8014dc8:	2b1d      	cmp	r3, #29
 8014dca:	d001      	beq.n	8014dd0 <__sflush_r+0xac>
 8014dcc:	2b16      	cmp	r3, #22
 8014dce:	d11e      	bne.n	8014e0e <__sflush_r+0xea>
 8014dd0:	602f      	str	r7, [r5, #0]
 8014dd2:	2000      	movs	r0, #0
 8014dd4:	e022      	b.n	8014e1c <__sflush_r+0xf8>
 8014dd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014dda:	b21b      	sxth	r3, r3
 8014ddc:	e01b      	b.n	8014e16 <__sflush_r+0xf2>
 8014dde:	690f      	ldr	r7, [r1, #16]
 8014de0:	2f00      	cmp	r7, #0
 8014de2:	d0f6      	beq.n	8014dd2 <__sflush_r+0xae>
 8014de4:	0793      	lsls	r3, r2, #30
 8014de6:	680e      	ldr	r6, [r1, #0]
 8014de8:	bf08      	it	eq
 8014dea:	694b      	ldreq	r3, [r1, #20]
 8014dec:	600f      	str	r7, [r1, #0]
 8014dee:	bf18      	it	ne
 8014df0:	2300      	movne	r3, #0
 8014df2:	eba6 0807 	sub.w	r8, r6, r7
 8014df6:	608b      	str	r3, [r1, #8]
 8014df8:	f1b8 0f00 	cmp.w	r8, #0
 8014dfc:	dde9      	ble.n	8014dd2 <__sflush_r+0xae>
 8014dfe:	6a21      	ldr	r1, [r4, #32]
 8014e00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014e02:	4643      	mov	r3, r8
 8014e04:	463a      	mov	r2, r7
 8014e06:	4628      	mov	r0, r5
 8014e08:	47b0      	blx	r6
 8014e0a:	2800      	cmp	r0, #0
 8014e0c:	dc08      	bgt.n	8014e20 <__sflush_r+0xfc>
 8014e0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014e16:	81a3      	strh	r3, [r4, #12]
 8014e18:	f04f 30ff 	mov.w	r0, #4294967295
 8014e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e20:	4407      	add	r7, r0
 8014e22:	eba8 0800 	sub.w	r8, r8, r0
 8014e26:	e7e7      	b.n	8014df8 <__sflush_r+0xd4>
 8014e28:	20400001 	.word	0x20400001

08014e2c <_fflush_r>:
 8014e2c:	b538      	push	{r3, r4, r5, lr}
 8014e2e:	690b      	ldr	r3, [r1, #16]
 8014e30:	4605      	mov	r5, r0
 8014e32:	460c      	mov	r4, r1
 8014e34:	b913      	cbnz	r3, 8014e3c <_fflush_r+0x10>
 8014e36:	2500      	movs	r5, #0
 8014e38:	4628      	mov	r0, r5
 8014e3a:	bd38      	pop	{r3, r4, r5, pc}
 8014e3c:	b118      	cbz	r0, 8014e46 <_fflush_r+0x1a>
 8014e3e:	6a03      	ldr	r3, [r0, #32]
 8014e40:	b90b      	cbnz	r3, 8014e46 <_fflush_r+0x1a>
 8014e42:	f7fd fb31 	bl	80124a8 <__sinit>
 8014e46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	d0f3      	beq.n	8014e36 <_fflush_r+0xa>
 8014e4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014e50:	07d0      	lsls	r0, r2, #31
 8014e52:	d404      	bmi.n	8014e5e <_fflush_r+0x32>
 8014e54:	0599      	lsls	r1, r3, #22
 8014e56:	d402      	bmi.n	8014e5e <_fflush_r+0x32>
 8014e58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014e5a:	f7ef ff35 	bl	8004cc8 <__retarget_lock_acquire_recursive>
 8014e5e:	4628      	mov	r0, r5
 8014e60:	4621      	mov	r1, r4
 8014e62:	f7ff ff5f 	bl	8014d24 <__sflush_r>
 8014e66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014e68:	07da      	lsls	r2, r3, #31
 8014e6a:	4605      	mov	r5, r0
 8014e6c:	d4e4      	bmi.n	8014e38 <_fflush_r+0xc>
 8014e6e:	89a3      	ldrh	r3, [r4, #12]
 8014e70:	059b      	lsls	r3, r3, #22
 8014e72:	d4e1      	bmi.n	8014e38 <_fflush_r+0xc>
 8014e74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014e76:	f7ef ff3c 	bl	8004cf2 <__retarget_lock_release_recursive>
 8014e7a:	e7dd      	b.n	8014e38 <_fflush_r+0xc>

08014e7c <__swhatbuf_r>:
 8014e7c:	b570      	push	{r4, r5, r6, lr}
 8014e7e:	460c      	mov	r4, r1
 8014e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014e84:	2900      	cmp	r1, #0
 8014e86:	b096      	sub	sp, #88	@ 0x58
 8014e88:	4615      	mov	r5, r2
 8014e8a:	461e      	mov	r6, r3
 8014e8c:	da0d      	bge.n	8014eaa <__swhatbuf_r+0x2e>
 8014e8e:	89a3      	ldrh	r3, [r4, #12]
 8014e90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014e94:	f04f 0100 	mov.w	r1, #0
 8014e98:	bf14      	ite	ne
 8014e9a:	2340      	movne	r3, #64	@ 0x40
 8014e9c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014ea0:	2000      	movs	r0, #0
 8014ea2:	6031      	str	r1, [r6, #0]
 8014ea4:	602b      	str	r3, [r5, #0]
 8014ea6:	b016      	add	sp, #88	@ 0x58
 8014ea8:	bd70      	pop	{r4, r5, r6, pc}
 8014eaa:	466a      	mov	r2, sp
 8014eac:	f000 f862 	bl	8014f74 <_fstat_r>
 8014eb0:	2800      	cmp	r0, #0
 8014eb2:	dbec      	blt.n	8014e8e <__swhatbuf_r+0x12>
 8014eb4:	9901      	ldr	r1, [sp, #4]
 8014eb6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014eba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014ebe:	4259      	negs	r1, r3
 8014ec0:	4159      	adcs	r1, r3
 8014ec2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014ec6:	e7eb      	b.n	8014ea0 <__swhatbuf_r+0x24>

08014ec8 <__smakebuf_r>:
 8014ec8:	898b      	ldrh	r3, [r1, #12]
 8014eca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014ecc:	079d      	lsls	r5, r3, #30
 8014ece:	4606      	mov	r6, r0
 8014ed0:	460c      	mov	r4, r1
 8014ed2:	d507      	bpl.n	8014ee4 <__smakebuf_r+0x1c>
 8014ed4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014ed8:	6023      	str	r3, [r4, #0]
 8014eda:	6123      	str	r3, [r4, #16]
 8014edc:	2301      	movs	r3, #1
 8014ede:	6163      	str	r3, [r4, #20]
 8014ee0:	b003      	add	sp, #12
 8014ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014ee4:	ab01      	add	r3, sp, #4
 8014ee6:	466a      	mov	r2, sp
 8014ee8:	f7ff ffc8 	bl	8014e7c <__swhatbuf_r>
 8014eec:	9f00      	ldr	r7, [sp, #0]
 8014eee:	4605      	mov	r5, r0
 8014ef0:	4639      	mov	r1, r7
 8014ef2:	4630      	mov	r0, r6
 8014ef4:	f7fb fd06 	bl	8010904 <_malloc_r>
 8014ef8:	b948      	cbnz	r0, 8014f0e <__smakebuf_r+0x46>
 8014efa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014efe:	059a      	lsls	r2, r3, #22
 8014f00:	d4ee      	bmi.n	8014ee0 <__smakebuf_r+0x18>
 8014f02:	f023 0303 	bic.w	r3, r3, #3
 8014f06:	f043 0302 	orr.w	r3, r3, #2
 8014f0a:	81a3      	strh	r3, [r4, #12]
 8014f0c:	e7e2      	b.n	8014ed4 <__smakebuf_r+0xc>
 8014f0e:	89a3      	ldrh	r3, [r4, #12]
 8014f10:	6020      	str	r0, [r4, #0]
 8014f12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014f16:	81a3      	strh	r3, [r4, #12]
 8014f18:	9b01      	ldr	r3, [sp, #4]
 8014f1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014f1e:	b15b      	cbz	r3, 8014f38 <__smakebuf_r+0x70>
 8014f20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014f24:	4630      	mov	r0, r6
 8014f26:	f000 f837 	bl	8014f98 <_isatty_r>
 8014f2a:	b128      	cbz	r0, 8014f38 <__smakebuf_r+0x70>
 8014f2c:	89a3      	ldrh	r3, [r4, #12]
 8014f2e:	f023 0303 	bic.w	r3, r3, #3
 8014f32:	f043 0301 	orr.w	r3, r3, #1
 8014f36:	81a3      	strh	r3, [r4, #12]
 8014f38:	89a3      	ldrh	r3, [r4, #12]
 8014f3a:	431d      	orrs	r5, r3
 8014f3c:	81a5      	strh	r5, [r4, #12]
 8014f3e:	e7cf      	b.n	8014ee0 <__smakebuf_r+0x18>

08014f40 <memmove>:
 8014f40:	4288      	cmp	r0, r1
 8014f42:	b510      	push	{r4, lr}
 8014f44:	eb01 0402 	add.w	r4, r1, r2
 8014f48:	d902      	bls.n	8014f50 <memmove+0x10>
 8014f4a:	4284      	cmp	r4, r0
 8014f4c:	4623      	mov	r3, r4
 8014f4e:	d807      	bhi.n	8014f60 <memmove+0x20>
 8014f50:	1e43      	subs	r3, r0, #1
 8014f52:	42a1      	cmp	r1, r4
 8014f54:	d008      	beq.n	8014f68 <memmove+0x28>
 8014f56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014f5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014f5e:	e7f8      	b.n	8014f52 <memmove+0x12>
 8014f60:	4402      	add	r2, r0
 8014f62:	4601      	mov	r1, r0
 8014f64:	428a      	cmp	r2, r1
 8014f66:	d100      	bne.n	8014f6a <memmove+0x2a>
 8014f68:	bd10      	pop	{r4, pc}
 8014f6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014f6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014f72:	e7f7      	b.n	8014f64 <memmove+0x24>

08014f74 <_fstat_r>:
 8014f74:	b538      	push	{r3, r4, r5, lr}
 8014f76:	4d07      	ldr	r5, [pc, #28]	@ (8014f94 <_fstat_r+0x20>)
 8014f78:	2300      	movs	r3, #0
 8014f7a:	4604      	mov	r4, r0
 8014f7c:	4608      	mov	r0, r1
 8014f7e:	4611      	mov	r1, r2
 8014f80:	602b      	str	r3, [r5, #0]
 8014f82:	f7ef fd71 	bl	8004a68 <_fstat>
 8014f86:	1c43      	adds	r3, r0, #1
 8014f88:	d102      	bne.n	8014f90 <_fstat_r+0x1c>
 8014f8a:	682b      	ldr	r3, [r5, #0]
 8014f8c:	b103      	cbz	r3, 8014f90 <_fstat_r+0x1c>
 8014f8e:	6023      	str	r3, [r4, #0]
 8014f90:	bd38      	pop	{r3, r4, r5, pc}
 8014f92:	bf00      	nop
 8014f94:	24019938 	.word	0x24019938

08014f98 <_isatty_r>:
 8014f98:	b538      	push	{r3, r4, r5, lr}
 8014f9a:	4d06      	ldr	r5, [pc, #24]	@ (8014fb4 <_isatty_r+0x1c>)
 8014f9c:	2300      	movs	r3, #0
 8014f9e:	4604      	mov	r4, r0
 8014fa0:	4608      	mov	r0, r1
 8014fa2:	602b      	str	r3, [r5, #0]
 8014fa4:	f7ef fd70 	bl	8004a88 <_isatty>
 8014fa8:	1c43      	adds	r3, r0, #1
 8014faa:	d102      	bne.n	8014fb2 <_isatty_r+0x1a>
 8014fac:	682b      	ldr	r3, [r5, #0]
 8014fae:	b103      	cbz	r3, 8014fb2 <_isatty_r+0x1a>
 8014fb0:	6023      	str	r3, [r4, #0]
 8014fb2:	bd38      	pop	{r3, r4, r5, pc}
 8014fb4:	24019938 	.word	0x24019938

08014fb8 <__assert_func>:
 8014fb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014fba:	4614      	mov	r4, r2
 8014fbc:	461a      	mov	r2, r3
 8014fbe:	4b09      	ldr	r3, [pc, #36]	@ (8014fe4 <__assert_func+0x2c>)
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	4605      	mov	r5, r0
 8014fc4:	68d8      	ldr	r0, [r3, #12]
 8014fc6:	b14c      	cbz	r4, 8014fdc <__assert_func+0x24>
 8014fc8:	4b07      	ldr	r3, [pc, #28]	@ (8014fe8 <__assert_func+0x30>)
 8014fca:	9100      	str	r1, [sp, #0]
 8014fcc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014fd0:	4906      	ldr	r1, [pc, #24]	@ (8014fec <__assert_func+0x34>)
 8014fd2:	462b      	mov	r3, r5
 8014fd4:	f000 f850 	bl	8015078 <fiprintf>
 8014fd8:	f000 f860 	bl	801509c <abort>
 8014fdc:	4b04      	ldr	r3, [pc, #16]	@ (8014ff0 <__assert_func+0x38>)
 8014fde:	461c      	mov	r4, r3
 8014fe0:	e7f3      	b.n	8014fca <__assert_func+0x12>
 8014fe2:	bf00      	nop
 8014fe4:	240001f8 	.word	0x240001f8
 8014fe8:	080163fe 	.word	0x080163fe
 8014fec:	0801640b 	.word	0x0801640b
 8014ff0:	08016439 	.word	0x08016439

08014ff4 <_calloc_r>:
 8014ff4:	b570      	push	{r4, r5, r6, lr}
 8014ff6:	fba1 5402 	umull	r5, r4, r1, r2
 8014ffa:	b934      	cbnz	r4, 801500a <_calloc_r+0x16>
 8014ffc:	4629      	mov	r1, r5
 8014ffe:	f7fb fc81 	bl	8010904 <_malloc_r>
 8015002:	4606      	mov	r6, r0
 8015004:	b928      	cbnz	r0, 8015012 <_calloc_r+0x1e>
 8015006:	4630      	mov	r0, r6
 8015008:	bd70      	pop	{r4, r5, r6, pc}
 801500a:	220c      	movs	r2, #12
 801500c:	6002      	str	r2, [r0, #0]
 801500e:	2600      	movs	r6, #0
 8015010:	e7f9      	b.n	8015006 <_calloc_r+0x12>
 8015012:	462a      	mov	r2, r5
 8015014:	4621      	mov	r1, r4
 8015016:	f7fd fc23 	bl	8012860 <memset>
 801501a:	e7f4      	b.n	8015006 <_calloc_r+0x12>

0801501c <_realloc_r>:
 801501c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015020:	4607      	mov	r7, r0
 8015022:	4614      	mov	r4, r2
 8015024:	460d      	mov	r5, r1
 8015026:	b921      	cbnz	r1, 8015032 <_realloc_r+0x16>
 8015028:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801502c:	4611      	mov	r1, r2
 801502e:	f7fb bc69 	b.w	8010904 <_malloc_r>
 8015032:	b92a      	cbnz	r2, 8015040 <_realloc_r+0x24>
 8015034:	f7fe fb16 	bl	8013664 <_free_r>
 8015038:	4625      	mov	r5, r4
 801503a:	4628      	mov	r0, r5
 801503c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015040:	f000 f833 	bl	80150aa <_malloc_usable_size_r>
 8015044:	4284      	cmp	r4, r0
 8015046:	4606      	mov	r6, r0
 8015048:	d802      	bhi.n	8015050 <_realloc_r+0x34>
 801504a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801504e:	d8f4      	bhi.n	801503a <_realloc_r+0x1e>
 8015050:	4621      	mov	r1, r4
 8015052:	4638      	mov	r0, r7
 8015054:	f7fb fc56 	bl	8010904 <_malloc_r>
 8015058:	4680      	mov	r8, r0
 801505a:	b908      	cbnz	r0, 8015060 <_realloc_r+0x44>
 801505c:	4645      	mov	r5, r8
 801505e:	e7ec      	b.n	801503a <_realloc_r+0x1e>
 8015060:	42b4      	cmp	r4, r6
 8015062:	4622      	mov	r2, r4
 8015064:	4629      	mov	r1, r5
 8015066:	bf28      	it	cs
 8015068:	4632      	movcs	r2, r6
 801506a:	f7fd fcf5 	bl	8012a58 <memcpy>
 801506e:	4629      	mov	r1, r5
 8015070:	4638      	mov	r0, r7
 8015072:	f7fe faf7 	bl	8013664 <_free_r>
 8015076:	e7f1      	b.n	801505c <_realloc_r+0x40>

08015078 <fiprintf>:
 8015078:	b40e      	push	{r1, r2, r3}
 801507a:	b503      	push	{r0, r1, lr}
 801507c:	4601      	mov	r1, r0
 801507e:	ab03      	add	r3, sp, #12
 8015080:	4805      	ldr	r0, [pc, #20]	@ (8015098 <fiprintf+0x20>)
 8015082:	f853 2b04 	ldr.w	r2, [r3], #4
 8015086:	6800      	ldr	r0, [r0, #0]
 8015088:	9301      	str	r3, [sp, #4]
 801508a:	f7ff fd33 	bl	8014af4 <_vfiprintf_r>
 801508e:	b002      	add	sp, #8
 8015090:	f85d eb04 	ldr.w	lr, [sp], #4
 8015094:	b003      	add	sp, #12
 8015096:	4770      	bx	lr
 8015098:	240001f8 	.word	0x240001f8

0801509c <abort>:
 801509c:	b508      	push	{r3, lr}
 801509e:	2006      	movs	r0, #6
 80150a0:	f000 f834 	bl	801510c <raise>
 80150a4:	2001      	movs	r0, #1
 80150a6:	f7ef fcab 	bl	8004a00 <_exit>

080150aa <_malloc_usable_size_r>:
 80150aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80150ae:	1f18      	subs	r0, r3, #4
 80150b0:	2b00      	cmp	r3, #0
 80150b2:	bfbc      	itt	lt
 80150b4:	580b      	ldrlt	r3, [r1, r0]
 80150b6:	18c0      	addlt	r0, r0, r3
 80150b8:	4770      	bx	lr

080150ba <_raise_r>:
 80150ba:	291f      	cmp	r1, #31
 80150bc:	b538      	push	{r3, r4, r5, lr}
 80150be:	4605      	mov	r5, r0
 80150c0:	460c      	mov	r4, r1
 80150c2:	d904      	bls.n	80150ce <_raise_r+0x14>
 80150c4:	2316      	movs	r3, #22
 80150c6:	6003      	str	r3, [r0, #0]
 80150c8:	f04f 30ff 	mov.w	r0, #4294967295
 80150cc:	bd38      	pop	{r3, r4, r5, pc}
 80150ce:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80150d0:	b112      	cbz	r2, 80150d8 <_raise_r+0x1e>
 80150d2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80150d6:	b94b      	cbnz	r3, 80150ec <_raise_r+0x32>
 80150d8:	4628      	mov	r0, r5
 80150da:	f000 f831 	bl	8015140 <_getpid_r>
 80150de:	4622      	mov	r2, r4
 80150e0:	4601      	mov	r1, r0
 80150e2:	4628      	mov	r0, r5
 80150e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80150e8:	f000 b818 	b.w	801511c <_kill_r>
 80150ec:	2b01      	cmp	r3, #1
 80150ee:	d00a      	beq.n	8015106 <_raise_r+0x4c>
 80150f0:	1c59      	adds	r1, r3, #1
 80150f2:	d103      	bne.n	80150fc <_raise_r+0x42>
 80150f4:	2316      	movs	r3, #22
 80150f6:	6003      	str	r3, [r0, #0]
 80150f8:	2001      	movs	r0, #1
 80150fa:	e7e7      	b.n	80150cc <_raise_r+0x12>
 80150fc:	2100      	movs	r1, #0
 80150fe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015102:	4620      	mov	r0, r4
 8015104:	4798      	blx	r3
 8015106:	2000      	movs	r0, #0
 8015108:	e7e0      	b.n	80150cc <_raise_r+0x12>
	...

0801510c <raise>:
 801510c:	4b02      	ldr	r3, [pc, #8]	@ (8015118 <raise+0xc>)
 801510e:	4601      	mov	r1, r0
 8015110:	6818      	ldr	r0, [r3, #0]
 8015112:	f7ff bfd2 	b.w	80150ba <_raise_r>
 8015116:	bf00      	nop
 8015118:	240001f8 	.word	0x240001f8

0801511c <_kill_r>:
 801511c:	b538      	push	{r3, r4, r5, lr}
 801511e:	4d07      	ldr	r5, [pc, #28]	@ (801513c <_kill_r+0x20>)
 8015120:	2300      	movs	r3, #0
 8015122:	4604      	mov	r4, r0
 8015124:	4608      	mov	r0, r1
 8015126:	4611      	mov	r1, r2
 8015128:	602b      	str	r3, [r5, #0]
 801512a:	f7ef fc59 	bl	80049e0 <_kill>
 801512e:	1c43      	adds	r3, r0, #1
 8015130:	d102      	bne.n	8015138 <_kill_r+0x1c>
 8015132:	682b      	ldr	r3, [r5, #0]
 8015134:	b103      	cbz	r3, 8015138 <_kill_r+0x1c>
 8015136:	6023      	str	r3, [r4, #0]
 8015138:	bd38      	pop	{r3, r4, r5, pc}
 801513a:	bf00      	nop
 801513c:	24019938 	.word	0x24019938

08015140 <_getpid_r>:
 8015140:	f7ef bc46 	b.w	80049d0 <_getpid>
 8015144:	0000      	movs	r0, r0
	...

08015148 <sqrt>:
 8015148:	b508      	push	{r3, lr}
 801514a:	ed2d 8b04 	vpush	{d8-d9}
 801514e:	eeb0 8b40 	vmov.f64	d8, d0
 8015152:	f000 f8f3 	bl	801533c <__ieee754_sqrt>
 8015156:	eeb4 8b48 	vcmp.f64	d8, d8
 801515a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801515e:	d60c      	bvs.n	801517a <sqrt+0x32>
 8015160:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 8015180 <sqrt+0x38>
 8015164:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8015168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801516c:	d505      	bpl.n	801517a <sqrt+0x32>
 801516e:	f7fd fc49 	bl	8012a04 <__errno>
 8015172:	ee89 0b09 	vdiv.f64	d0, d9, d9
 8015176:	2321      	movs	r3, #33	@ 0x21
 8015178:	6003      	str	r3, [r0, #0]
 801517a:	ecbd 8b04 	vpop	{d8-d9}
 801517e:	bd08      	pop	{r3, pc}
	...

08015188 <cos>:
 8015188:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801518a:	eeb0 7b40 	vmov.f64	d7, d0
 801518e:	ee17 3a90 	vmov	r3, s15
 8015192:	4a21      	ldr	r2, [pc, #132]	@ (8015218 <cos+0x90>)
 8015194:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015198:	4293      	cmp	r3, r2
 801519a:	d806      	bhi.n	80151aa <cos+0x22>
 801519c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8015210 <cos+0x88>
 80151a0:	b005      	add	sp, #20
 80151a2:	f85d eb04 	ldr.w	lr, [sp], #4
 80151a6:	f000 b8cf 	b.w	8015348 <__kernel_cos>
 80151aa:	4a1c      	ldr	r2, [pc, #112]	@ (801521c <cos+0x94>)
 80151ac:	4293      	cmp	r3, r2
 80151ae:	d904      	bls.n	80151ba <cos+0x32>
 80151b0:	ee30 0b40 	vsub.f64	d0, d0, d0
 80151b4:	b005      	add	sp, #20
 80151b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80151ba:	4668      	mov	r0, sp
 80151bc:	f000 f984 	bl	80154c8 <__ieee754_rem_pio2>
 80151c0:	f000 0003 	and.w	r0, r0, #3
 80151c4:	2801      	cmp	r0, #1
 80151c6:	d009      	beq.n	80151dc <cos+0x54>
 80151c8:	2802      	cmp	r0, #2
 80151ca:	d010      	beq.n	80151ee <cos+0x66>
 80151cc:	b9b0      	cbnz	r0, 80151fc <cos+0x74>
 80151ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 80151d2:	ed9d 0b00 	vldr	d0, [sp]
 80151d6:	f000 f8b7 	bl	8015348 <__kernel_cos>
 80151da:	e7eb      	b.n	80151b4 <cos+0x2c>
 80151dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80151e0:	ed9d 0b00 	vldr	d0, [sp]
 80151e4:	f000 f918 	bl	8015418 <__kernel_sin>
 80151e8:	eeb1 0b40 	vneg.f64	d0, d0
 80151ec:	e7e2      	b.n	80151b4 <cos+0x2c>
 80151ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 80151f2:	ed9d 0b00 	vldr	d0, [sp]
 80151f6:	f000 f8a7 	bl	8015348 <__kernel_cos>
 80151fa:	e7f5      	b.n	80151e8 <cos+0x60>
 80151fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8015200:	ed9d 0b00 	vldr	d0, [sp]
 8015204:	2001      	movs	r0, #1
 8015206:	f000 f907 	bl	8015418 <__kernel_sin>
 801520a:	e7d3      	b.n	80151b4 <cos+0x2c>
 801520c:	f3af 8000 	nop.w
	...
 8015218:	3fe921fb 	.word	0x3fe921fb
 801521c:	7fefffff 	.word	0x7fefffff

08015220 <sin>:
 8015220:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015222:	eeb0 7b40 	vmov.f64	d7, d0
 8015226:	ee17 3a90 	vmov	r3, s15
 801522a:	4a21      	ldr	r2, [pc, #132]	@ (80152b0 <sin+0x90>)
 801522c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015230:	4293      	cmp	r3, r2
 8015232:	d807      	bhi.n	8015244 <sin+0x24>
 8015234:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 80152a8 <sin+0x88>
 8015238:	2000      	movs	r0, #0
 801523a:	b005      	add	sp, #20
 801523c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015240:	f000 b8ea 	b.w	8015418 <__kernel_sin>
 8015244:	4a1b      	ldr	r2, [pc, #108]	@ (80152b4 <sin+0x94>)
 8015246:	4293      	cmp	r3, r2
 8015248:	d904      	bls.n	8015254 <sin+0x34>
 801524a:	ee30 0b40 	vsub.f64	d0, d0, d0
 801524e:	b005      	add	sp, #20
 8015250:	f85d fb04 	ldr.w	pc, [sp], #4
 8015254:	4668      	mov	r0, sp
 8015256:	f000 f937 	bl	80154c8 <__ieee754_rem_pio2>
 801525a:	f000 0003 	and.w	r0, r0, #3
 801525e:	2801      	cmp	r0, #1
 8015260:	d00a      	beq.n	8015278 <sin+0x58>
 8015262:	2802      	cmp	r0, #2
 8015264:	d00f      	beq.n	8015286 <sin+0x66>
 8015266:	b9c0      	cbnz	r0, 801529a <sin+0x7a>
 8015268:	ed9d 1b02 	vldr	d1, [sp, #8]
 801526c:	ed9d 0b00 	vldr	d0, [sp]
 8015270:	2001      	movs	r0, #1
 8015272:	f000 f8d1 	bl	8015418 <__kernel_sin>
 8015276:	e7ea      	b.n	801524e <sin+0x2e>
 8015278:	ed9d 1b02 	vldr	d1, [sp, #8]
 801527c:	ed9d 0b00 	vldr	d0, [sp]
 8015280:	f000 f862 	bl	8015348 <__kernel_cos>
 8015284:	e7e3      	b.n	801524e <sin+0x2e>
 8015286:	ed9d 1b02 	vldr	d1, [sp, #8]
 801528a:	ed9d 0b00 	vldr	d0, [sp]
 801528e:	2001      	movs	r0, #1
 8015290:	f000 f8c2 	bl	8015418 <__kernel_sin>
 8015294:	eeb1 0b40 	vneg.f64	d0, d0
 8015298:	e7d9      	b.n	801524e <sin+0x2e>
 801529a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801529e:	ed9d 0b00 	vldr	d0, [sp]
 80152a2:	f000 f851 	bl	8015348 <__kernel_cos>
 80152a6:	e7f5      	b.n	8015294 <sin+0x74>
	...
 80152b0:	3fe921fb 	.word	0x3fe921fb
 80152b4:	7fefffff 	.word	0x7fefffff

080152b8 <fmax>:
 80152b8:	b508      	push	{r3, lr}
 80152ba:	ed2d 8b04 	vpush	{d8-d9}
 80152be:	eeb0 8b40 	vmov.f64	d8, d0
 80152c2:	eeb0 9b41 	vmov.f64	d9, d1
 80152c6:	f000 f815 	bl	80152f4 <__fpclassifyd>
 80152ca:	b930      	cbnz	r0, 80152da <fmax+0x22>
 80152cc:	eeb0 8b49 	vmov.f64	d8, d9
 80152d0:	eeb0 0b48 	vmov.f64	d0, d8
 80152d4:	ecbd 8b04 	vpop	{d8-d9}
 80152d8:	bd08      	pop	{r3, pc}
 80152da:	eeb0 0b49 	vmov.f64	d0, d9
 80152de:	f000 f809 	bl	80152f4 <__fpclassifyd>
 80152e2:	2800      	cmp	r0, #0
 80152e4:	d0f4      	beq.n	80152d0 <fmax+0x18>
 80152e6:	eeb4 8bc9 	vcmpe.f64	d8, d9
 80152ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80152ee:	dded      	ble.n	80152cc <fmax+0x14>
 80152f0:	e7ee      	b.n	80152d0 <fmax+0x18>
	...

080152f4 <__fpclassifyd>:
 80152f4:	ec51 0b10 	vmov	r0, r1, d0
 80152f8:	460b      	mov	r3, r1
 80152fa:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 80152fe:	b510      	push	{r4, lr}
 8015300:	d104      	bne.n	801530c <__fpclassifyd+0x18>
 8015302:	2800      	cmp	r0, #0
 8015304:	bf0c      	ite	eq
 8015306:	2002      	moveq	r0, #2
 8015308:	2003      	movne	r0, #3
 801530a:	bd10      	pop	{r4, pc}
 801530c:	4a09      	ldr	r2, [pc, #36]	@ (8015334 <__fpclassifyd+0x40>)
 801530e:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 8015312:	4294      	cmp	r4, r2
 8015314:	d908      	bls.n	8015328 <__fpclassifyd+0x34>
 8015316:	4a08      	ldr	r2, [pc, #32]	@ (8015338 <__fpclassifyd+0x44>)
 8015318:	4213      	tst	r3, r2
 801531a:	d007      	beq.n	801532c <__fpclassifyd+0x38>
 801531c:	4291      	cmp	r1, r2
 801531e:	d107      	bne.n	8015330 <__fpclassifyd+0x3c>
 8015320:	fab0 f080 	clz	r0, r0
 8015324:	0940      	lsrs	r0, r0, #5
 8015326:	e7f0      	b.n	801530a <__fpclassifyd+0x16>
 8015328:	2004      	movs	r0, #4
 801532a:	e7ee      	b.n	801530a <__fpclassifyd+0x16>
 801532c:	2003      	movs	r0, #3
 801532e:	e7ec      	b.n	801530a <__fpclassifyd+0x16>
 8015330:	2000      	movs	r0, #0
 8015332:	e7ea      	b.n	801530a <__fpclassifyd+0x16>
 8015334:	7fdfffff 	.word	0x7fdfffff
 8015338:	7ff00000 	.word	0x7ff00000

0801533c <__ieee754_sqrt>:
 801533c:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8015340:	4770      	bx	lr
 8015342:	0000      	movs	r0, r0
 8015344:	0000      	movs	r0, r0
	...

08015348 <__kernel_cos>:
 8015348:	eeb0 5b40 	vmov.f64	d5, d0
 801534c:	ee15 1a90 	vmov	r1, s11
 8015350:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8015354:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8015358:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 801535c:	d204      	bcs.n	8015368 <__kernel_cos+0x20>
 801535e:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 8015362:	ee17 3a90 	vmov	r3, s15
 8015366:	b343      	cbz	r3, 80153ba <__kernel_cos+0x72>
 8015368:	ee25 6b05 	vmul.f64	d6, d5, d5
 801536c:	ee21 1b45 	vnmul.f64	d1, d1, d5
 8015370:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 80153e0 <__kernel_cos+0x98>
 8015374:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 80153e8 <__kernel_cos+0xa0>
 8015378:	eea6 4b07 	vfma.f64	d4, d6, d7
 801537c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 80153f0 <__kernel_cos+0xa8>
 8015380:	eea4 7b06 	vfma.f64	d7, d4, d6
 8015384:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 80153f8 <__kernel_cos+0xb0>
 8015388:	eea7 4b06 	vfma.f64	d4, d7, d6
 801538c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8015400 <__kernel_cos+0xb8>
 8015390:	4b1f      	ldr	r3, [pc, #124]	@ (8015410 <__kernel_cos+0xc8>)
 8015392:	eea4 7b06 	vfma.f64	d7, d4, d6
 8015396:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8015408 <__kernel_cos+0xc0>
 801539a:	4299      	cmp	r1, r3
 801539c:	eea7 4b06 	vfma.f64	d4, d7, d6
 80153a0:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 80153a4:	ee24 4b06 	vmul.f64	d4, d4, d6
 80153a8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80153ac:	eea6 1b04 	vfma.f64	d1, d6, d4
 80153b0:	d804      	bhi.n	80153bc <__kernel_cos+0x74>
 80153b2:	ee37 7b41 	vsub.f64	d7, d7, d1
 80153b6:	ee30 0b47 	vsub.f64	d0, d0, d7
 80153ba:	4770      	bx	lr
 80153bc:	4b15      	ldr	r3, [pc, #84]	@ (8015414 <__kernel_cos+0xcc>)
 80153be:	4299      	cmp	r1, r3
 80153c0:	d809      	bhi.n	80153d6 <__kernel_cos+0x8e>
 80153c2:	2200      	movs	r2, #0
 80153c4:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 80153c8:	ec43 2b16 	vmov	d6, r2, r3
 80153cc:	ee30 0b46 	vsub.f64	d0, d0, d6
 80153d0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80153d4:	e7ed      	b.n	80153b2 <__kernel_cos+0x6a>
 80153d6:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 80153da:	e7f7      	b.n	80153cc <__kernel_cos+0x84>
 80153dc:	f3af 8000 	nop.w
 80153e0:	be8838d4 	.word	0xbe8838d4
 80153e4:	bda8fae9 	.word	0xbda8fae9
 80153e8:	bdb4b1c4 	.word	0xbdb4b1c4
 80153ec:	3e21ee9e 	.word	0x3e21ee9e
 80153f0:	809c52ad 	.word	0x809c52ad
 80153f4:	be927e4f 	.word	0xbe927e4f
 80153f8:	19cb1590 	.word	0x19cb1590
 80153fc:	3efa01a0 	.word	0x3efa01a0
 8015400:	16c15177 	.word	0x16c15177
 8015404:	bf56c16c 	.word	0xbf56c16c
 8015408:	5555554c 	.word	0x5555554c
 801540c:	3fa55555 	.word	0x3fa55555
 8015410:	3fd33332 	.word	0x3fd33332
 8015414:	3fe90000 	.word	0x3fe90000

08015418 <__kernel_sin>:
 8015418:	ee10 3a90 	vmov	r3, s1
 801541c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015420:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8015424:	d204      	bcs.n	8015430 <__kernel_sin+0x18>
 8015426:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801542a:	ee17 3a90 	vmov	r3, s15
 801542e:	b35b      	cbz	r3, 8015488 <__kernel_sin+0x70>
 8015430:	ee20 6b00 	vmul.f64	d6, d0, d0
 8015434:	ee20 5b06 	vmul.f64	d5, d0, d6
 8015438:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 8015490 <__kernel_sin+0x78>
 801543c:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8015498 <__kernel_sin+0x80>
 8015440:	eea6 4b07 	vfma.f64	d4, d6, d7
 8015444:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 80154a0 <__kernel_sin+0x88>
 8015448:	eea4 7b06 	vfma.f64	d7, d4, d6
 801544c:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 80154a8 <__kernel_sin+0x90>
 8015450:	eea7 4b06 	vfma.f64	d4, d7, d6
 8015454:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 80154b0 <__kernel_sin+0x98>
 8015458:	eea4 7b06 	vfma.f64	d7, d4, d6
 801545c:	b930      	cbnz	r0, 801546c <__kernel_sin+0x54>
 801545e:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 80154b8 <__kernel_sin+0xa0>
 8015462:	eea6 4b07 	vfma.f64	d4, d6, d7
 8015466:	eea4 0b05 	vfma.f64	d0, d4, d5
 801546a:	4770      	bx	lr
 801546c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8015470:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 8015474:	eea1 7b04 	vfma.f64	d7, d1, d4
 8015478:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801547c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80154c0 <__kernel_sin+0xa8>
 8015480:	eea5 1b07 	vfma.f64	d1, d5, d7
 8015484:	ee30 0b41 	vsub.f64	d0, d0, d1
 8015488:	4770      	bx	lr
 801548a:	bf00      	nop
 801548c:	f3af 8000 	nop.w
 8015490:	5acfd57c 	.word	0x5acfd57c
 8015494:	3de5d93a 	.word	0x3de5d93a
 8015498:	8a2b9ceb 	.word	0x8a2b9ceb
 801549c:	be5ae5e6 	.word	0xbe5ae5e6
 80154a0:	57b1fe7d 	.word	0x57b1fe7d
 80154a4:	3ec71de3 	.word	0x3ec71de3
 80154a8:	19c161d5 	.word	0x19c161d5
 80154ac:	bf2a01a0 	.word	0xbf2a01a0
 80154b0:	1110f8a6 	.word	0x1110f8a6
 80154b4:	3f811111 	.word	0x3f811111
 80154b8:	55555549 	.word	0x55555549
 80154bc:	bfc55555 	.word	0xbfc55555
 80154c0:	55555549 	.word	0x55555549
 80154c4:	3fc55555 	.word	0x3fc55555

080154c8 <__ieee754_rem_pio2>:
 80154c8:	b570      	push	{r4, r5, r6, lr}
 80154ca:	eeb0 7b40 	vmov.f64	d7, d0
 80154ce:	ee17 5a90 	vmov	r5, s15
 80154d2:	4b99      	ldr	r3, [pc, #612]	@ (8015738 <__ieee754_rem_pio2+0x270>)
 80154d4:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80154d8:	429e      	cmp	r6, r3
 80154da:	b088      	sub	sp, #32
 80154dc:	4604      	mov	r4, r0
 80154de:	d807      	bhi.n	80154f0 <__ieee754_rem_pio2+0x28>
 80154e0:	2200      	movs	r2, #0
 80154e2:	2300      	movs	r3, #0
 80154e4:	ed84 0b00 	vstr	d0, [r4]
 80154e8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80154ec:	2000      	movs	r0, #0
 80154ee:	e01b      	b.n	8015528 <__ieee754_rem_pio2+0x60>
 80154f0:	4b92      	ldr	r3, [pc, #584]	@ (801573c <__ieee754_rem_pio2+0x274>)
 80154f2:	429e      	cmp	r6, r3
 80154f4:	d83b      	bhi.n	801556e <__ieee754_rem_pio2+0xa6>
 80154f6:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 80154fa:	2d00      	cmp	r5, #0
 80154fc:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 80156f8 <__ieee754_rem_pio2+0x230>
 8015500:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8015504:	dd19      	ble.n	801553a <__ieee754_rem_pio2+0x72>
 8015506:	ee30 7b46 	vsub.f64	d7, d0, d6
 801550a:	429e      	cmp	r6, r3
 801550c:	d00e      	beq.n	801552c <__ieee754_rem_pio2+0x64>
 801550e:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 8015700 <__ieee754_rem_pio2+0x238>
 8015512:	ee37 6b45 	vsub.f64	d6, d7, d5
 8015516:	ee37 7b46 	vsub.f64	d7, d7, d6
 801551a:	ed84 6b00 	vstr	d6, [r4]
 801551e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8015522:	ed84 7b02 	vstr	d7, [r4, #8]
 8015526:	2001      	movs	r0, #1
 8015528:	b008      	add	sp, #32
 801552a:	bd70      	pop	{r4, r5, r6, pc}
 801552c:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8015708 <__ieee754_rem_pio2+0x240>
 8015530:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 8015710 <__ieee754_rem_pio2+0x248>
 8015534:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015538:	e7eb      	b.n	8015512 <__ieee754_rem_pio2+0x4a>
 801553a:	429e      	cmp	r6, r3
 801553c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8015540:	d00e      	beq.n	8015560 <__ieee754_rem_pio2+0x98>
 8015542:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 8015700 <__ieee754_rem_pio2+0x238>
 8015546:	ee37 6b05 	vadd.f64	d6, d7, d5
 801554a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801554e:	ed84 6b00 	vstr	d6, [r4]
 8015552:	ee37 7b05 	vadd.f64	d7, d7, d5
 8015556:	f04f 30ff 	mov.w	r0, #4294967295
 801555a:	ed84 7b02 	vstr	d7, [r4, #8]
 801555e:	e7e3      	b.n	8015528 <__ieee754_rem_pio2+0x60>
 8015560:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 8015708 <__ieee754_rem_pio2+0x240>
 8015564:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 8015710 <__ieee754_rem_pio2+0x248>
 8015568:	ee37 7b06 	vadd.f64	d7, d7, d6
 801556c:	e7eb      	b.n	8015546 <__ieee754_rem_pio2+0x7e>
 801556e:	4b74      	ldr	r3, [pc, #464]	@ (8015740 <__ieee754_rem_pio2+0x278>)
 8015570:	429e      	cmp	r6, r3
 8015572:	d870      	bhi.n	8015656 <__ieee754_rem_pio2+0x18e>
 8015574:	f000 f8ec 	bl	8015750 <fabs>
 8015578:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801557c:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8015718 <__ieee754_rem_pio2+0x250>
 8015580:	eea0 7b06 	vfma.f64	d7, d0, d6
 8015584:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8015588:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801558c:	ee17 0a90 	vmov	r0, s15
 8015590:	eeb1 4b45 	vneg.f64	d4, d5
 8015594:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 80156f8 <__ieee754_rem_pio2+0x230>
 8015598:	eea5 0b47 	vfms.f64	d0, d5, d7
 801559c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8015700 <__ieee754_rem_pio2+0x238>
 80155a0:	281f      	cmp	r0, #31
 80155a2:	ee25 7b07 	vmul.f64	d7, d5, d7
 80155a6:	ee30 6b47 	vsub.f64	d6, d0, d7
 80155aa:	dc05      	bgt.n	80155b8 <__ieee754_rem_pio2+0xf0>
 80155ac:	4b65      	ldr	r3, [pc, #404]	@ (8015744 <__ieee754_rem_pio2+0x27c>)
 80155ae:	1e42      	subs	r2, r0, #1
 80155b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155b4:	42b3      	cmp	r3, r6
 80155b6:	d109      	bne.n	80155cc <__ieee754_rem_pio2+0x104>
 80155b8:	ee16 3a90 	vmov	r3, s13
 80155bc:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80155c0:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 80155c4:	2b10      	cmp	r3, #16
 80155c6:	ea4f 5226 	mov.w	r2, r6, asr #20
 80155ca:	dc02      	bgt.n	80155d2 <__ieee754_rem_pio2+0x10a>
 80155cc:	ed84 6b00 	vstr	d6, [r4]
 80155d0:	e01a      	b.n	8015608 <__ieee754_rem_pio2+0x140>
 80155d2:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 8015708 <__ieee754_rem_pio2+0x240>
 80155d6:	eeb0 6b40 	vmov.f64	d6, d0
 80155da:	eea4 6b03 	vfma.f64	d6, d4, d3
 80155de:	ee30 7b46 	vsub.f64	d7, d0, d6
 80155e2:	eea4 7b03 	vfma.f64	d7, d4, d3
 80155e6:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 8015710 <__ieee754_rem_pio2+0x248>
 80155ea:	ee95 7b03 	vfnms.f64	d7, d5, d3
 80155ee:	ee36 3b47 	vsub.f64	d3, d6, d7
 80155f2:	ee13 3a90 	vmov	r3, s7
 80155f6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80155fa:	1ad3      	subs	r3, r2, r3
 80155fc:	2b31      	cmp	r3, #49	@ 0x31
 80155fe:	dc17      	bgt.n	8015630 <__ieee754_rem_pio2+0x168>
 8015600:	eeb0 0b46 	vmov.f64	d0, d6
 8015604:	ed84 3b00 	vstr	d3, [r4]
 8015608:	ed94 6b00 	vldr	d6, [r4]
 801560c:	2d00      	cmp	r5, #0
 801560e:	ee30 0b46 	vsub.f64	d0, d0, d6
 8015612:	ee30 0b47 	vsub.f64	d0, d0, d7
 8015616:	ed84 0b02 	vstr	d0, [r4, #8]
 801561a:	da85      	bge.n	8015528 <__ieee754_rem_pio2+0x60>
 801561c:	eeb1 6b46 	vneg.f64	d6, d6
 8015620:	eeb1 0b40 	vneg.f64	d0, d0
 8015624:	ed84 6b00 	vstr	d6, [r4]
 8015628:	ed84 0b02 	vstr	d0, [r4, #8]
 801562c:	4240      	negs	r0, r0
 801562e:	e77b      	b.n	8015528 <__ieee754_rem_pio2+0x60>
 8015630:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 8015720 <__ieee754_rem_pio2+0x258>
 8015634:	eeb0 0b46 	vmov.f64	d0, d6
 8015638:	eea4 0b07 	vfma.f64	d0, d4, d7
 801563c:	ee36 6b40 	vsub.f64	d6, d6, d0
 8015640:	eea4 6b07 	vfma.f64	d6, d4, d7
 8015644:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 8015728 <__ieee754_rem_pio2+0x260>
 8015648:	eeb0 7b46 	vmov.f64	d7, d6
 801564c:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8015650:	ee30 6b47 	vsub.f64	d6, d0, d7
 8015654:	e7ba      	b.n	80155cc <__ieee754_rem_pio2+0x104>
 8015656:	4b3c      	ldr	r3, [pc, #240]	@ (8015748 <__ieee754_rem_pio2+0x280>)
 8015658:	429e      	cmp	r6, r3
 801565a:	d906      	bls.n	801566a <__ieee754_rem_pio2+0x1a2>
 801565c:	ee30 7b40 	vsub.f64	d7, d0, d0
 8015660:	ed80 7b02 	vstr	d7, [r0, #8]
 8015664:	ed80 7b00 	vstr	d7, [r0]
 8015668:	e740      	b.n	80154ec <__ieee754_rem_pio2+0x24>
 801566a:	ee10 3a10 	vmov	r3, s0
 801566e:	1532      	asrs	r2, r6, #20
 8015670:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 8015674:	4618      	mov	r0, r3
 8015676:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 801567a:	ec41 0b17 	vmov	d7, r0, r1
 801567e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8015682:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8015730 <__ieee754_rem_pio2+0x268>
 8015686:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801568a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801568e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8015692:	ee27 7b05 	vmul.f64	d7, d7, d5
 8015696:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801569a:	a808      	add	r0, sp, #32
 801569c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80156a0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80156a4:	ed8d 6b04 	vstr	d6, [sp, #16]
 80156a8:	ee27 7b05 	vmul.f64	d7, d7, d5
 80156ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80156b0:	2103      	movs	r1, #3
 80156b2:	ed30 7b02 	vldmdb	r0!, {d7}
 80156b6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80156ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156be:	460b      	mov	r3, r1
 80156c0:	f101 31ff 	add.w	r1, r1, #4294967295
 80156c4:	d0f5      	beq.n	80156b2 <__ieee754_rem_pio2+0x1ea>
 80156c6:	4921      	ldr	r1, [pc, #132]	@ (801574c <__ieee754_rem_pio2+0x284>)
 80156c8:	9101      	str	r1, [sp, #4]
 80156ca:	2102      	movs	r1, #2
 80156cc:	9100      	str	r1, [sp, #0]
 80156ce:	a802      	add	r0, sp, #8
 80156d0:	4621      	mov	r1, r4
 80156d2:	f000 f845 	bl	8015760 <__kernel_rem_pio2>
 80156d6:	2d00      	cmp	r5, #0
 80156d8:	f6bf af26 	bge.w	8015528 <__ieee754_rem_pio2+0x60>
 80156dc:	ed94 7b00 	vldr	d7, [r4]
 80156e0:	eeb1 7b47 	vneg.f64	d7, d7
 80156e4:	ed84 7b00 	vstr	d7, [r4]
 80156e8:	ed94 7b02 	vldr	d7, [r4, #8]
 80156ec:	eeb1 7b47 	vneg.f64	d7, d7
 80156f0:	ed84 7b02 	vstr	d7, [r4, #8]
 80156f4:	e79a      	b.n	801562c <__ieee754_rem_pio2+0x164>
 80156f6:	bf00      	nop
 80156f8:	54400000 	.word	0x54400000
 80156fc:	3ff921fb 	.word	0x3ff921fb
 8015700:	1a626331 	.word	0x1a626331
 8015704:	3dd0b461 	.word	0x3dd0b461
 8015708:	1a600000 	.word	0x1a600000
 801570c:	3dd0b461 	.word	0x3dd0b461
 8015710:	2e037073 	.word	0x2e037073
 8015714:	3ba3198a 	.word	0x3ba3198a
 8015718:	6dc9c883 	.word	0x6dc9c883
 801571c:	3fe45f30 	.word	0x3fe45f30
 8015720:	2e000000 	.word	0x2e000000
 8015724:	3ba3198a 	.word	0x3ba3198a
 8015728:	252049c1 	.word	0x252049c1
 801572c:	397b839a 	.word	0x397b839a
 8015730:	00000000 	.word	0x00000000
 8015734:	41700000 	.word	0x41700000
 8015738:	3fe921fb 	.word	0x3fe921fb
 801573c:	4002d97b 	.word	0x4002d97b
 8015740:	413921fb 	.word	0x413921fb
 8015744:	08016690 	.word	0x08016690
 8015748:	7fefffff 	.word	0x7fefffff
 801574c:	08016710 	.word	0x08016710

08015750 <fabs>:
 8015750:	ec51 0b10 	vmov	r0, r1, d0
 8015754:	4602      	mov	r2, r0
 8015756:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801575a:	ec43 2b10 	vmov	d0, r2, r3
 801575e:	4770      	bx	lr

08015760 <__kernel_rem_pio2>:
 8015760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015764:	ed2d 8b06 	vpush	{d8-d10}
 8015768:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 801576c:	469b      	mov	fp, r3
 801576e:	460f      	mov	r7, r1
 8015770:	4bb9      	ldr	r3, [pc, #740]	@ (8015a58 <__kernel_rem_pio2+0x2f8>)
 8015772:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8015774:	9ea3      	ldr	r6, [sp, #652]	@ 0x28c
 8015776:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 801577a:	9001      	str	r0, [sp, #4]
 801577c:	f112 0f14 	cmn.w	r2, #20
 8015780:	bfa8      	it	ge
 8015782:	1ed3      	subge	r3, r2, #3
 8015784:	f10b 3aff 	add.w	sl, fp, #4294967295
 8015788:	bfb8      	it	lt
 801578a:	2300      	movlt	r3, #0
 801578c:	f06f 0517 	mvn.w	r5, #23
 8015790:	ed9f 6bab 	vldr	d6, [pc, #684]	@ 8015a40 <__kernel_rem_pio2+0x2e0>
 8015794:	bfa4      	itt	ge
 8015796:	2018      	movge	r0, #24
 8015798:	fb93 f3f0 	sdivge	r3, r3, r0
 801579c:	fb03 5505 	mla	r5, r3, r5, r5
 80157a0:	eba3 040a 	sub.w	r4, r3, sl
 80157a4:	4415      	add	r5, r2
 80157a6:	eb09 0c0a 	add.w	ip, r9, sl
 80157aa:	a81a      	add	r0, sp, #104	@ 0x68
 80157ac:	eb06 0e84 	add.w	lr, r6, r4, lsl #2
 80157b0:	2200      	movs	r2, #0
 80157b2:	4562      	cmp	r2, ip
 80157b4:	dd0e      	ble.n	80157d4 <__kernel_rem_pio2+0x74>
 80157b6:	aa1a      	add	r2, sp, #104	@ 0x68
 80157b8:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 80157bc:	f50d 78d4 	add.w	r8, sp, #424	@ 0x1a8
 80157c0:	2400      	movs	r4, #0
 80157c2:	454c      	cmp	r4, r9
 80157c4:	dc23      	bgt.n	801580e <__kernel_rem_pio2+0xae>
 80157c6:	ed9f 7b9e 	vldr	d7, [pc, #632]	@ 8015a40 <__kernel_rem_pio2+0x2e0>
 80157ca:	f8dd e004 	ldr.w	lr, [sp, #4]
 80157ce:	4694      	mov	ip, r2
 80157d0:	2000      	movs	r0, #0
 80157d2:	e015      	b.n	8015800 <__kernel_rem_pio2+0xa0>
 80157d4:	42d4      	cmn	r4, r2
 80157d6:	d409      	bmi.n	80157ec <__kernel_rem_pio2+0x8c>
 80157d8:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 80157dc:	ee07 1a90 	vmov	s15, r1
 80157e0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80157e4:	eca0 7b02 	vstmia	r0!, {d7}
 80157e8:	3201      	adds	r2, #1
 80157ea:	e7e2      	b.n	80157b2 <__kernel_rem_pio2+0x52>
 80157ec:	eeb0 7b46 	vmov.f64	d7, d6
 80157f0:	e7f8      	b.n	80157e4 <__kernel_rem_pio2+0x84>
 80157f2:	ecbe 5b02 	vldmia	lr!, {d5}
 80157f6:	ed3c 6b02 	vldmdb	ip!, {d6}
 80157fa:	3001      	adds	r0, #1
 80157fc:	eea5 7b06 	vfma.f64	d7, d5, d6
 8015800:	4550      	cmp	r0, sl
 8015802:	ddf6      	ble.n	80157f2 <__kernel_rem_pio2+0x92>
 8015804:	eca8 7b02 	vstmia	r8!, {d7}
 8015808:	3401      	adds	r4, #1
 801580a:	3208      	adds	r2, #8
 801580c:	e7d9      	b.n	80157c2 <__kernel_rem_pio2+0x62>
 801580e:	aa06      	add	r2, sp, #24
 8015810:	ed9f 9b8d 	vldr	d9, [pc, #564]	@ 8015a48 <__kernel_rem_pio2+0x2e8>
 8015814:	ed9f ab8e 	vldr	d10, [pc, #568]	@ 8015a50 <__kernel_rem_pio2+0x2f0>
 8015818:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 801581c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8015820:	9203      	str	r2, [sp, #12]
 8015822:	9302      	str	r3, [sp, #8]
 8015824:	464c      	mov	r4, r9
 8015826:	00e3      	lsls	r3, r4, #3
 8015828:	9304      	str	r3, [sp, #16]
 801582a:	ab92      	add	r3, sp, #584	@ 0x248
 801582c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015830:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 8015834:	aa6a      	add	r2, sp, #424	@ 0x1a8
 8015836:	ab06      	add	r3, sp, #24
 8015838:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801583c:	461e      	mov	r6, r3
 801583e:	4620      	mov	r0, r4
 8015840:	2800      	cmp	r0, #0
 8015842:	dc4a      	bgt.n	80158da <__kernel_rem_pio2+0x17a>
 8015844:	4628      	mov	r0, r5
 8015846:	9305      	str	r3, [sp, #20]
 8015848:	f000 f9fe 	bl	8015c48 <scalbn>
 801584c:	eeb0 8b40 	vmov.f64	d8, d0
 8015850:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 8015854:	ee28 0b00 	vmul.f64	d0, d8, d0
 8015858:	f000 fa72 	bl	8015d40 <floor>
 801585c:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 8015860:	eea0 8b47 	vfms.f64	d8, d0, d7
 8015864:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8015868:	2d00      	cmp	r5, #0
 801586a:	ee17 8a90 	vmov	r8, s15
 801586e:	9b05      	ldr	r3, [sp, #20]
 8015870:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8015874:	ee38 8b47 	vsub.f64	d8, d8, d7
 8015878:	dd41      	ble.n	80158fe <__kernel_rem_pio2+0x19e>
 801587a:	1e60      	subs	r0, r4, #1
 801587c:	aa06      	add	r2, sp, #24
 801587e:	f1c5 0c18 	rsb	ip, r5, #24
 8015882:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8015886:	fa46 f20c 	asr.w	r2, r6, ip
 801588a:	4490      	add	r8, r2
 801588c:	fa02 f20c 	lsl.w	r2, r2, ip
 8015890:	1ab6      	subs	r6, r6, r2
 8015892:	aa06      	add	r2, sp, #24
 8015894:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 8015898:	f1c5 0217 	rsb	r2, r5, #23
 801589c:	4116      	asrs	r6, r2
 801589e:	2e00      	cmp	r6, #0
 80158a0:	dd3c      	ble.n	801591c <__kernel_rem_pio2+0x1bc>
 80158a2:	f04f 0c00 	mov.w	ip, #0
 80158a6:	f108 0801 	add.w	r8, r8, #1
 80158aa:	4660      	mov	r0, ip
 80158ac:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 80158b0:	4564      	cmp	r4, ip
 80158b2:	dc66      	bgt.n	8015982 <__kernel_rem_pio2+0x222>
 80158b4:	2d00      	cmp	r5, #0
 80158b6:	dd03      	ble.n	80158c0 <__kernel_rem_pio2+0x160>
 80158b8:	2d01      	cmp	r5, #1
 80158ba:	d072      	beq.n	80159a2 <__kernel_rem_pio2+0x242>
 80158bc:	2d02      	cmp	r5, #2
 80158be:	d07a      	beq.n	80159b6 <__kernel_rem_pio2+0x256>
 80158c0:	2e02      	cmp	r6, #2
 80158c2:	d12b      	bne.n	801591c <__kernel_rem_pio2+0x1bc>
 80158c4:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80158c8:	ee30 8b48 	vsub.f64	d8, d0, d8
 80158cc:	b330      	cbz	r0, 801591c <__kernel_rem_pio2+0x1bc>
 80158ce:	4628      	mov	r0, r5
 80158d0:	f000 f9ba 	bl	8015c48 <scalbn>
 80158d4:	ee38 8b40 	vsub.f64	d8, d8, d0
 80158d8:	e020      	b.n	801591c <__kernel_rem_pio2+0x1bc>
 80158da:	ee20 7b09 	vmul.f64	d7, d0, d9
 80158de:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80158e2:	3801      	subs	r0, #1
 80158e4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80158e8:	eea7 0b4a 	vfms.f64	d0, d7, d10
 80158ec:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80158f0:	eca6 0a01 	vstmia	r6!, {s0}
 80158f4:	ed32 0b02 	vldmdb	r2!, {d0}
 80158f8:	ee37 0b00 	vadd.f64	d0, d7, d0
 80158fc:	e7a0      	b.n	8015840 <__kernel_rem_pio2+0xe0>
 80158fe:	d105      	bne.n	801590c <__kernel_rem_pio2+0x1ac>
 8015900:	1e62      	subs	r2, r4, #1
 8015902:	a906      	add	r1, sp, #24
 8015904:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8015908:	15f6      	asrs	r6, r6, #23
 801590a:	e7c8      	b.n	801589e <__kernel_rem_pio2+0x13e>
 801590c:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8015910:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8015914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015918:	da31      	bge.n	801597e <__kernel_rem_pio2+0x21e>
 801591a:	2600      	movs	r6, #0
 801591c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8015920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015924:	f040 809c 	bne.w	8015a60 <__kernel_rem_pio2+0x300>
 8015928:	1e62      	subs	r2, r4, #1
 801592a:	2000      	movs	r0, #0
 801592c:	454a      	cmp	r2, r9
 801592e:	da49      	bge.n	80159c4 <__kernel_rem_pio2+0x264>
 8015930:	2800      	cmp	r0, #0
 8015932:	d062      	beq.n	80159fa <__kernel_rem_pio2+0x29a>
 8015934:	3c01      	subs	r4, #1
 8015936:	ab06      	add	r3, sp, #24
 8015938:	3d18      	subs	r5, #24
 801593a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801593e:	2b00      	cmp	r3, #0
 8015940:	d0f8      	beq.n	8015934 <__kernel_rem_pio2+0x1d4>
 8015942:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8015946:	4628      	mov	r0, r5
 8015948:	f000 f97e 	bl	8015c48 <scalbn>
 801594c:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 8015a48 <__kernel_rem_pio2+0x2e8>
 8015950:	1c62      	adds	r2, r4, #1
 8015952:	a96a      	add	r1, sp, #424	@ 0x1a8
 8015954:	00d3      	lsls	r3, r2, #3
 8015956:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801595a:	4622      	mov	r2, r4
 801595c:	2a00      	cmp	r2, #0
 801595e:	f280 80a9 	bge.w	8015ab4 <__kernel_rem_pio2+0x354>
 8015962:	4622      	mov	r2, r4
 8015964:	2a00      	cmp	r2, #0
 8015966:	f2c0 80c7 	blt.w	8015af8 <__kernel_rem_pio2+0x398>
 801596a:	a96a      	add	r1, sp, #424	@ 0x1a8
 801596c:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8015970:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 8015a40 <__kernel_rem_pio2+0x2e0>
 8015974:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 8015a5c <__kernel_rem_pio2+0x2fc>
 8015978:	2000      	movs	r0, #0
 801597a:	1aa1      	subs	r1, r4, r2
 801597c:	e0b1      	b.n	8015ae2 <__kernel_rem_pio2+0x382>
 801597e:	2602      	movs	r6, #2
 8015980:	e78f      	b.n	80158a2 <__kernel_rem_pio2+0x142>
 8015982:	f853 2b04 	ldr.w	r2, [r3], #4
 8015986:	b948      	cbnz	r0, 801599c <__kernel_rem_pio2+0x23c>
 8015988:	b122      	cbz	r2, 8015994 <__kernel_rem_pio2+0x234>
 801598a:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 801598e:	f843 2c04 	str.w	r2, [r3, #-4]
 8015992:	2201      	movs	r2, #1
 8015994:	f10c 0c01 	add.w	ip, ip, #1
 8015998:	4610      	mov	r0, r2
 801599a:	e789      	b.n	80158b0 <__kernel_rem_pio2+0x150>
 801599c:	ebae 0202 	sub.w	r2, lr, r2
 80159a0:	e7f5      	b.n	801598e <__kernel_rem_pio2+0x22e>
 80159a2:	1e62      	subs	r2, r4, #1
 80159a4:	ab06      	add	r3, sp, #24
 80159a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159aa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80159ae:	a906      	add	r1, sp, #24
 80159b0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80159b4:	e784      	b.n	80158c0 <__kernel_rem_pio2+0x160>
 80159b6:	1e62      	subs	r2, r4, #1
 80159b8:	ab06      	add	r3, sp, #24
 80159ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159be:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80159c2:	e7f4      	b.n	80159ae <__kernel_rem_pio2+0x24e>
 80159c4:	ab06      	add	r3, sp, #24
 80159c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159ca:	3a01      	subs	r2, #1
 80159cc:	4318      	orrs	r0, r3
 80159ce:	e7ad      	b.n	801592c <__kernel_rem_pio2+0x1cc>
 80159d0:	3301      	adds	r3, #1
 80159d2:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 80159d6:	2800      	cmp	r0, #0
 80159d8:	d0fa      	beq.n	80159d0 <__kernel_rem_pio2+0x270>
 80159da:	9a04      	ldr	r2, [sp, #16]
 80159dc:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 80159e0:	446a      	add	r2, sp
 80159e2:	eb04 000b 	add.w	r0, r4, fp
 80159e6:	a91a      	add	r1, sp, #104	@ 0x68
 80159e8:	1c66      	adds	r6, r4, #1
 80159ea:	3a98      	subs	r2, #152	@ 0x98
 80159ec:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80159f0:	4423      	add	r3, r4
 80159f2:	42b3      	cmp	r3, r6
 80159f4:	da04      	bge.n	8015a00 <__kernel_rem_pio2+0x2a0>
 80159f6:	461c      	mov	r4, r3
 80159f8:	e715      	b.n	8015826 <__kernel_rem_pio2+0xc6>
 80159fa:	9a03      	ldr	r2, [sp, #12]
 80159fc:	2301      	movs	r3, #1
 80159fe:	e7e8      	b.n	80159d2 <__kernel_rem_pio2+0x272>
 8015a00:	9902      	ldr	r1, [sp, #8]
 8015a02:	f8dd c004 	ldr.w	ip, [sp, #4]
 8015a06:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 8015a0a:	9104      	str	r1, [sp, #16]
 8015a0c:	ee07 1a90 	vmov	s15, r1
 8015a10:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8015a14:	2400      	movs	r4, #0
 8015a16:	eca0 7b02 	vstmia	r0!, {d7}
 8015a1a:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8015a40 <__kernel_rem_pio2+0x2e0>
 8015a1e:	4686      	mov	lr, r0
 8015a20:	4554      	cmp	r4, sl
 8015a22:	dd03      	ble.n	8015a2c <__kernel_rem_pio2+0x2cc>
 8015a24:	eca2 7b02 	vstmia	r2!, {d7}
 8015a28:	3601      	adds	r6, #1
 8015a2a:	e7e2      	b.n	80159f2 <__kernel_rem_pio2+0x292>
 8015a2c:	ecbc 5b02 	vldmia	ip!, {d5}
 8015a30:	ed3e 6b02 	vldmdb	lr!, {d6}
 8015a34:	3401      	adds	r4, #1
 8015a36:	eea5 7b06 	vfma.f64	d7, d5, d6
 8015a3a:	e7f1      	b.n	8015a20 <__kernel_rem_pio2+0x2c0>
 8015a3c:	f3af 8000 	nop.w
	...
 8015a4c:	3e700000 	.word	0x3e700000
 8015a50:	00000000 	.word	0x00000000
 8015a54:	41700000 	.word	0x41700000
 8015a58:	08016858 	.word	0x08016858
 8015a5c:	08016818 	.word	0x08016818
 8015a60:	4268      	negs	r0, r5
 8015a62:	eeb0 0b48 	vmov.f64	d0, d8
 8015a66:	f000 f8ef 	bl	8015c48 <scalbn>
 8015a6a:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 8015c30 <__kernel_rem_pio2+0x4d0>
 8015a6e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8015a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a76:	db17      	blt.n	8015aa8 <__kernel_rem_pio2+0x348>
 8015a78:	ed9f 7b6f 	vldr	d7, [pc, #444]	@ 8015c38 <__kernel_rem_pio2+0x4d8>
 8015a7c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8015a80:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8015a84:	aa06      	add	r2, sp, #24
 8015a86:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8015a8a:	eea5 0b46 	vfms.f64	d0, d5, d6
 8015a8e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8015a92:	3518      	adds	r5, #24
 8015a94:	ee10 3a10 	vmov	r3, s0
 8015a98:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8015a9c:	ee17 3a10 	vmov	r3, s14
 8015aa0:	3401      	adds	r4, #1
 8015aa2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8015aa6:	e74c      	b.n	8015942 <__kernel_rem_pio2+0x1e2>
 8015aa8:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8015aac:	aa06      	add	r2, sp, #24
 8015aae:	ee10 3a10 	vmov	r3, s0
 8015ab2:	e7f6      	b.n	8015aa2 <__kernel_rem_pio2+0x342>
 8015ab4:	a806      	add	r0, sp, #24
 8015ab6:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8015aba:	9001      	str	r0, [sp, #4]
 8015abc:	ee07 0a90 	vmov	s15, r0
 8015ac0:	3a01      	subs	r2, #1
 8015ac2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8015ac6:	ee27 7b00 	vmul.f64	d7, d7, d0
 8015aca:	ee20 0b06 	vmul.f64	d0, d0, d6
 8015ace:	ed21 7b02 	vstmdb	r1!, {d7}
 8015ad2:	e743      	b.n	801595c <__kernel_rem_pio2+0x1fc>
 8015ad4:	ecbc 5b02 	vldmia	ip!, {d5}
 8015ad8:	ecb5 6b02 	vldmia	r5!, {d6}
 8015adc:	3001      	adds	r0, #1
 8015ade:	eea5 7b06 	vfma.f64	d7, d5, d6
 8015ae2:	4548      	cmp	r0, r9
 8015ae4:	dc01      	bgt.n	8015aea <__kernel_rem_pio2+0x38a>
 8015ae6:	4288      	cmp	r0, r1
 8015ae8:	ddf4      	ble.n	8015ad4 <__kernel_rem_pio2+0x374>
 8015aea:	a842      	add	r0, sp, #264	@ 0x108
 8015aec:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8015af0:	ed81 7b00 	vstr	d7, [r1]
 8015af4:	3a01      	subs	r2, #1
 8015af6:	e735      	b.n	8015964 <__kernel_rem_pio2+0x204>
 8015af8:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 8015afa:	2a02      	cmp	r2, #2
 8015afc:	dc0a      	bgt.n	8015b14 <__kernel_rem_pio2+0x3b4>
 8015afe:	2a00      	cmp	r2, #0
 8015b00:	dc29      	bgt.n	8015b56 <__kernel_rem_pio2+0x3f6>
 8015b02:	d042      	beq.n	8015b8a <__kernel_rem_pio2+0x42a>
 8015b04:	f008 0007 	and.w	r0, r8, #7
 8015b08:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 8015b0c:	ecbd 8b06 	vpop	{d8-d10}
 8015b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b14:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 8015b16:	2a03      	cmp	r2, #3
 8015b18:	d1f4      	bne.n	8015b04 <__kernel_rem_pio2+0x3a4>
 8015b1a:	a942      	add	r1, sp, #264	@ 0x108
 8015b1c:	f1a3 0208 	sub.w	r2, r3, #8
 8015b20:	440a      	add	r2, r1
 8015b22:	4611      	mov	r1, r2
 8015b24:	4620      	mov	r0, r4
 8015b26:	2800      	cmp	r0, #0
 8015b28:	dc50      	bgt.n	8015bcc <__kernel_rem_pio2+0x46c>
 8015b2a:	4621      	mov	r1, r4
 8015b2c:	2901      	cmp	r1, #1
 8015b2e:	dc5d      	bgt.n	8015bec <__kernel_rem_pio2+0x48c>
 8015b30:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 8015c40 <__kernel_rem_pio2+0x4e0>
 8015b34:	aa42      	add	r2, sp, #264	@ 0x108
 8015b36:	4413      	add	r3, r2
 8015b38:	2c01      	cmp	r4, #1
 8015b3a:	dc67      	bgt.n	8015c0c <__kernel_rem_pio2+0x4ac>
 8015b3c:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 8015b40:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 8015b44:	2e00      	cmp	r6, #0
 8015b46:	d167      	bne.n	8015c18 <__kernel_rem_pio2+0x4b8>
 8015b48:	ed87 5b00 	vstr	d5, [r7]
 8015b4c:	ed87 6b02 	vstr	d6, [r7, #8]
 8015b50:	ed87 7b04 	vstr	d7, [r7, #16]
 8015b54:	e7d6      	b.n	8015b04 <__kernel_rem_pio2+0x3a4>
 8015b56:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 8015c40 <__kernel_rem_pio2+0x4e0>
 8015b5a:	aa42      	add	r2, sp, #264	@ 0x108
 8015b5c:	4413      	add	r3, r2
 8015b5e:	4622      	mov	r2, r4
 8015b60:	2a00      	cmp	r2, #0
 8015b62:	da24      	bge.n	8015bae <__kernel_rem_pio2+0x44e>
 8015b64:	b34e      	cbz	r6, 8015bba <__kernel_rem_pio2+0x45a>
 8015b66:	eeb1 7b46 	vneg.f64	d7, d6
 8015b6a:	ed87 7b00 	vstr	d7, [r7]
 8015b6e:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 8015b72:	aa44      	add	r2, sp, #272	@ 0x110
 8015b74:	2301      	movs	r3, #1
 8015b76:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015b7a:	429c      	cmp	r4, r3
 8015b7c:	da20      	bge.n	8015bc0 <__kernel_rem_pio2+0x460>
 8015b7e:	b10e      	cbz	r6, 8015b84 <__kernel_rem_pio2+0x424>
 8015b80:	eeb1 7b47 	vneg.f64	d7, d7
 8015b84:	ed87 7b02 	vstr	d7, [r7, #8]
 8015b88:	e7bc      	b.n	8015b04 <__kernel_rem_pio2+0x3a4>
 8015b8a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 8015c40 <__kernel_rem_pio2+0x4e0>
 8015b8e:	aa42      	add	r2, sp, #264	@ 0x108
 8015b90:	4413      	add	r3, r2
 8015b92:	2c00      	cmp	r4, #0
 8015b94:	da05      	bge.n	8015ba2 <__kernel_rem_pio2+0x442>
 8015b96:	b10e      	cbz	r6, 8015b9c <__kernel_rem_pio2+0x43c>
 8015b98:	eeb1 7b47 	vneg.f64	d7, d7
 8015b9c:	ed87 7b00 	vstr	d7, [r7]
 8015ba0:	e7b0      	b.n	8015b04 <__kernel_rem_pio2+0x3a4>
 8015ba2:	ed33 6b02 	vldmdb	r3!, {d6}
 8015ba6:	3c01      	subs	r4, #1
 8015ba8:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015bac:	e7f1      	b.n	8015b92 <__kernel_rem_pio2+0x432>
 8015bae:	ed33 7b02 	vldmdb	r3!, {d7}
 8015bb2:	3a01      	subs	r2, #1
 8015bb4:	ee36 6b07 	vadd.f64	d6, d6, d7
 8015bb8:	e7d2      	b.n	8015b60 <__kernel_rem_pio2+0x400>
 8015bba:	eeb0 7b46 	vmov.f64	d7, d6
 8015bbe:	e7d4      	b.n	8015b6a <__kernel_rem_pio2+0x40a>
 8015bc0:	ecb2 6b02 	vldmia	r2!, {d6}
 8015bc4:	3301      	adds	r3, #1
 8015bc6:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015bca:	e7d6      	b.n	8015b7a <__kernel_rem_pio2+0x41a>
 8015bcc:	ed31 7b02 	vldmdb	r1!, {d7}
 8015bd0:	ed91 5b02 	vldr	d5, [r1, #8]
 8015bd4:	3801      	subs	r0, #1
 8015bd6:	ee37 6b05 	vadd.f64	d6, d7, d5
 8015bda:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015bde:	ed81 6b00 	vstr	d6, [r1]
 8015be2:	ee37 7b05 	vadd.f64	d7, d7, d5
 8015be6:	ed81 7b02 	vstr	d7, [r1, #8]
 8015bea:	e79c      	b.n	8015b26 <__kernel_rem_pio2+0x3c6>
 8015bec:	ed32 7b02 	vldmdb	r2!, {d7}
 8015bf0:	ed92 5b02 	vldr	d5, [r2, #8]
 8015bf4:	3901      	subs	r1, #1
 8015bf6:	ee37 6b05 	vadd.f64	d6, d7, d5
 8015bfa:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015bfe:	ed82 6b00 	vstr	d6, [r2]
 8015c02:	ee37 7b05 	vadd.f64	d7, d7, d5
 8015c06:	ed82 7b02 	vstr	d7, [r2, #8]
 8015c0a:	e78f      	b.n	8015b2c <__kernel_rem_pio2+0x3cc>
 8015c0c:	ed33 6b02 	vldmdb	r3!, {d6}
 8015c10:	3c01      	subs	r4, #1
 8015c12:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015c16:	e78f      	b.n	8015b38 <__kernel_rem_pio2+0x3d8>
 8015c18:	eeb1 5b45 	vneg.f64	d5, d5
 8015c1c:	eeb1 6b46 	vneg.f64	d6, d6
 8015c20:	ed87 5b00 	vstr	d5, [r7]
 8015c24:	eeb1 7b47 	vneg.f64	d7, d7
 8015c28:	ed87 6b02 	vstr	d6, [r7, #8]
 8015c2c:	e790      	b.n	8015b50 <__kernel_rem_pio2+0x3f0>
 8015c2e:	bf00      	nop
 8015c30:	00000000 	.word	0x00000000
 8015c34:	41700000 	.word	0x41700000
 8015c38:	00000000 	.word	0x00000000
 8015c3c:	3e700000 	.word	0x3e700000
	...

08015c48 <scalbn>:
 8015c48:	ee10 1a90 	vmov	r1, s1
 8015c4c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015c50:	b98b      	cbnz	r3, 8015c76 <scalbn+0x2e>
 8015c52:	ee10 3a10 	vmov	r3, s0
 8015c56:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8015c5a:	4319      	orrs	r1, r3
 8015c5c:	d00a      	beq.n	8015c74 <scalbn+0x2c>
 8015c5e:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8015d08 <scalbn+0xc0>
 8015c62:	4b35      	ldr	r3, [pc, #212]	@ (8015d38 <scalbn+0xf0>)
 8015c64:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015c68:	4298      	cmp	r0, r3
 8015c6a:	da0b      	bge.n	8015c84 <scalbn+0x3c>
 8015c6c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8015d10 <scalbn+0xc8>
 8015c70:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015c74:	4770      	bx	lr
 8015c76:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8015c7a:	4293      	cmp	r3, r2
 8015c7c:	d107      	bne.n	8015c8e <scalbn+0x46>
 8015c7e:	ee30 0b00 	vadd.f64	d0, d0, d0
 8015c82:	4770      	bx	lr
 8015c84:	ee10 1a90 	vmov	r1, s1
 8015c88:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015c8c:	3b36      	subs	r3, #54	@ 0x36
 8015c8e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8015c92:	4290      	cmp	r0, r2
 8015c94:	dd0d      	ble.n	8015cb2 <scalbn+0x6a>
 8015c96:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 8015d18 <scalbn+0xd0>
 8015c9a:	ee10 3a90 	vmov	r3, s1
 8015c9e:	eeb0 6b47 	vmov.f64	d6, d7
 8015ca2:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 8015d20 <scalbn+0xd8>
 8015ca6:	2b00      	cmp	r3, #0
 8015ca8:	fe27 7b05 	vselge.f64	d7, d7, d5
 8015cac:	ee27 0b06 	vmul.f64	d0, d7, d6
 8015cb0:	4770      	bx	lr
 8015cb2:	4418      	add	r0, r3
 8015cb4:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 8015cb8:	4298      	cmp	r0, r3
 8015cba:	dcec      	bgt.n	8015c96 <scalbn+0x4e>
 8015cbc:	2800      	cmp	r0, #0
 8015cbe:	dd08      	ble.n	8015cd2 <scalbn+0x8a>
 8015cc0:	ec53 2b10 	vmov	r2, r3, d0
 8015cc4:	f36f 511e 	bfc	r1, #20, #11
 8015cc8:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8015ccc:	ec43 2b10 	vmov	d0, r2, r3
 8015cd0:	4770      	bx	lr
 8015cd2:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 8015cd6:	da09      	bge.n	8015cec <scalbn+0xa4>
 8015cd8:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8015d10 <scalbn+0xc8>
 8015cdc:	ee10 3a90 	vmov	r3, s1
 8015ce0:	eeb0 6b47 	vmov.f64	d6, d7
 8015ce4:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 8015d28 <scalbn+0xe0>
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	e7dd      	b.n	8015ca8 <scalbn+0x60>
 8015cec:	ec53 2b10 	vmov	r2, r3, d0
 8015cf0:	3036      	adds	r0, #54	@ 0x36
 8015cf2:	f36f 511e 	bfc	r1, #20, #11
 8015cf6:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8015cfa:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8015d30 <scalbn+0xe8>
 8015cfe:	ec43 2b10 	vmov	d0, r2, r3
 8015d02:	e7b5      	b.n	8015c70 <scalbn+0x28>
 8015d04:	f3af 8000 	nop.w
 8015d08:	00000000 	.word	0x00000000
 8015d0c:	43500000 	.word	0x43500000
 8015d10:	c2f8f359 	.word	0xc2f8f359
 8015d14:	01a56e1f 	.word	0x01a56e1f
 8015d18:	8800759c 	.word	0x8800759c
 8015d1c:	7e37e43c 	.word	0x7e37e43c
 8015d20:	8800759c 	.word	0x8800759c
 8015d24:	fe37e43c 	.word	0xfe37e43c
 8015d28:	c2f8f359 	.word	0xc2f8f359
 8015d2c:	81a56e1f 	.word	0x81a56e1f
 8015d30:	00000000 	.word	0x00000000
 8015d34:	3c900000 	.word	0x3c900000
 8015d38:	ffff3cb0 	.word	0xffff3cb0
 8015d3c:	00000000 	.word	0x00000000

08015d40 <floor>:
 8015d40:	ee10 3a90 	vmov	r3, s1
 8015d44:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8015d48:	ee10 2a10 	vmov	r2, s0
 8015d4c:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8015d50:	2913      	cmp	r1, #19
 8015d52:	b530      	push	{r4, r5, lr}
 8015d54:	4615      	mov	r5, r2
 8015d56:	dc33      	bgt.n	8015dc0 <floor+0x80>
 8015d58:	2900      	cmp	r1, #0
 8015d5a:	da18      	bge.n	8015d8e <floor+0x4e>
 8015d5c:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 8015e20 <floor+0xe0>
 8015d60:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015d64:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015d6c:	dd0a      	ble.n	8015d84 <floor+0x44>
 8015d6e:	2b00      	cmp	r3, #0
 8015d70:	da50      	bge.n	8015e14 <floor+0xd4>
 8015d72:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015d76:	4313      	orrs	r3, r2
 8015d78:	2200      	movs	r2, #0
 8015d7a:	4293      	cmp	r3, r2
 8015d7c:	4b2a      	ldr	r3, [pc, #168]	@ (8015e28 <floor+0xe8>)
 8015d7e:	bf08      	it	eq
 8015d80:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8015d84:	4619      	mov	r1, r3
 8015d86:	4610      	mov	r0, r2
 8015d88:	ec41 0b10 	vmov	d0, r0, r1
 8015d8c:	e01f      	b.n	8015dce <floor+0x8e>
 8015d8e:	4827      	ldr	r0, [pc, #156]	@ (8015e2c <floor+0xec>)
 8015d90:	4108      	asrs	r0, r1
 8015d92:	ea03 0400 	and.w	r4, r3, r0
 8015d96:	4314      	orrs	r4, r2
 8015d98:	d019      	beq.n	8015dce <floor+0x8e>
 8015d9a:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8015e20 <floor+0xe0>
 8015d9e:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015da2:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015daa:	ddeb      	ble.n	8015d84 <floor+0x44>
 8015dac:	2b00      	cmp	r3, #0
 8015dae:	bfbe      	ittt	lt
 8015db0:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 8015db4:	410a      	asrlt	r2, r1
 8015db6:	189b      	addlt	r3, r3, r2
 8015db8:	ea23 0300 	bic.w	r3, r3, r0
 8015dbc:	2200      	movs	r2, #0
 8015dbe:	e7e1      	b.n	8015d84 <floor+0x44>
 8015dc0:	2933      	cmp	r1, #51	@ 0x33
 8015dc2:	dd05      	ble.n	8015dd0 <floor+0x90>
 8015dc4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8015dc8:	d101      	bne.n	8015dce <floor+0x8e>
 8015dca:	ee30 0b00 	vadd.f64	d0, d0, d0
 8015dce:	bd30      	pop	{r4, r5, pc}
 8015dd0:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 8015dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8015dd8:	40e0      	lsrs	r0, r4
 8015dda:	4210      	tst	r0, r2
 8015ddc:	d0f7      	beq.n	8015dce <floor+0x8e>
 8015dde:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8015e20 <floor+0xe0>
 8015de2:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015de6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015dee:	ddc9      	ble.n	8015d84 <floor+0x44>
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	da02      	bge.n	8015dfa <floor+0xba>
 8015df4:	2914      	cmp	r1, #20
 8015df6:	d103      	bne.n	8015e00 <floor+0xc0>
 8015df8:	3301      	adds	r3, #1
 8015dfa:	ea22 0200 	bic.w	r2, r2, r0
 8015dfe:	e7c1      	b.n	8015d84 <floor+0x44>
 8015e00:	2401      	movs	r4, #1
 8015e02:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 8015e06:	fa04 f101 	lsl.w	r1, r4, r1
 8015e0a:	440a      	add	r2, r1
 8015e0c:	42aa      	cmp	r2, r5
 8015e0e:	bf38      	it	cc
 8015e10:	191b      	addcc	r3, r3, r4
 8015e12:	e7f2      	b.n	8015dfa <floor+0xba>
 8015e14:	2200      	movs	r2, #0
 8015e16:	4613      	mov	r3, r2
 8015e18:	e7b4      	b.n	8015d84 <floor+0x44>
 8015e1a:	bf00      	nop
 8015e1c:	f3af 8000 	nop.w
 8015e20:	8800759c 	.word	0x8800759c
 8015e24:	7e37e43c 	.word	0x7e37e43c
 8015e28:	bff00000 	.word	0xbff00000
 8015e2c:	000fffff 	.word	0x000fffff

08015e30 <_init>:
 8015e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e32:	bf00      	nop
 8015e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e36:	bc08      	pop	{r3}
 8015e38:	469e      	mov	lr, r3
 8015e3a:	4770      	bx	lr

08015e3c <_fini>:
 8015e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e3e:	bf00      	nop
 8015e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e42:	bc08      	pop	{r3}
 8015e44:	469e      	mov	lr, r3
 8015e46:	4770      	bx	lr
