module module_0 (
    input logic [id_1 : id_1[id_1]] id_2,
    input logic id_3,
    output logic [id_3 : id_2] id_4,
    output logic [id_3 : id_1] id_5
);
  logic id_6;
  assign id_2 = 1'd0;
endmodule
