--- a/arch/arm/boot/dts/sun8i-v3s.dtsi	2023-05-31 23:23:44.307792047 +0300
+++ b/arch/arm/boot/dts/sun8i-v3s.dtsi	2023-05-31 23:24:25.144312008 +0300
@@ -297,6 +297,25 @@
 			#phy-cells = <1>;
 		};
 
+	ehci0: usb@01c1a000 {
+	    compatible = "allwinner,sun8i-v3s-ehci", "generic-ehci";
+	    reg = <0x01c1a000 0x100>;
+	    interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
+	    clocks = <&ccu CLK_BUS_EHCI0>, <&ccu CLK_BUS_OHCI0>;
+	    resets = <&ccu RST_BUS_EHCI0>, <&ccu RST_BUS_OHCI0>;
+	    status = "disabled";
+	};
+
+	ohci0: usb@01c1a400 {
+	    compatible = "allwinner,sun8i-v3s-ohci", "generic-ohci";
+	    reg = <0x01c1a400 0x100>;
+	    interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
+	    clocks = <&ccu CLK_BUS_EHCI0>, <&ccu CLK_BUS_OHCI0>,
+		 <&ccu CLK_USB_OHCI0>;
+	    resets = <&ccu RST_BUS_EHCI0>, <&ccu RST_BUS_OHCI0>;
+	    status = "disabled";
+	};
+
 		ccu: clock@1c20000 {
 			compatible = "allwinner,sun8i-v3s-ccu";
 			reg = <0x01c20000 0x400>;
