// Seed: 1774709235
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_15;
  always id_7 = id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    id_19,
    output wor id_2,
    input tri1 id_3,
    id_20,
    input supply1 id_4,
    output supply1 id_5,
    id_21,
    input wand id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri id_9,
    output tri1 id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri1 id_13,
    output tri0 id_14,
    input wire id_15,
    input wire id_16,
    input tri1 id_17
);
  assign id_5 = (id_19) & id_7;
  xor primCall (
      id_13, id_7, id_20, id_15, id_11, id_9, id_16, id_21, id_19, id_3, id_6, id_17, id_12
  );
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_19,
      id_20,
      id_19,
      id_21,
      id_19,
      id_19,
      id_20,
      id_19,
      id_21,
      id_19,
      id_20
  );
endmodule
