// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IMSIC(
  input         clock,
  input         reset,
  output        toCSR_rdata_valid,
  output [63:0] toCSR_rdata_bits,
  output        toCSR_illegal,
  output [8:0]  toCSR_pendings,
  output [31:0] toCSR_topeis_0,
  output [31:0] toCSR_topeis_1,
  output [31:0] toCSR_topeis_2,
  input         fromCSR_addr_valid,
  input  [11:0] fromCSR_addr_bits_addr,
  input         fromCSR_addr_bits_virt,
  input  [1:0]  fromCSR_addr_bits_priv,
  input  [5:0]  fromCSR_vgein,
  input         fromCSR_wdata_valid,
  input  [1:0]  fromCSR_wdata_bits_op,
  input  [63:0] fromCSR_wdata_bits_data,
  input         fromCSR_claims_0,
  input         fromCSR_claims_1,
  input         fromCSR_claims_2,
  input         msiio_vld_req,
  input  [12:0] msiio_data
);

  wire         _intFile_8_toCSR_rdata_valid;
  wire [63:0]  _intFile_8_toCSR_rdata_bits;
  wire         _intFile_8_toCSR_illegal;
  wire         _intFile_8_toCSR_pending;
  wire [8:0]   _intFile_8_toCSR_topei;
  wire         _intFile_7_toCSR_rdata_valid;
  wire [63:0]  _intFile_7_toCSR_rdata_bits;
  wire         _intFile_7_toCSR_illegal;
  wire         _intFile_7_toCSR_pending;
  wire [8:0]   _intFile_7_toCSR_topei;
  wire         _intFile_6_toCSR_rdata_valid;
  wire [63:0]  _intFile_6_toCSR_rdata_bits;
  wire         _intFile_6_toCSR_illegal;
  wire         _intFile_6_toCSR_pending;
  wire [8:0]   _intFile_6_toCSR_topei;
  wire         _intFile_5_toCSR_rdata_valid;
  wire [63:0]  _intFile_5_toCSR_rdata_bits;
  wire         _intFile_5_toCSR_illegal;
  wire         _intFile_5_toCSR_pending;
  wire [8:0]   _intFile_5_toCSR_topei;
  wire         _intFile_4_toCSR_rdata_valid;
  wire [63:0]  _intFile_4_toCSR_rdata_bits;
  wire         _intFile_4_toCSR_illegal;
  wire         _intFile_4_toCSR_pending;
  wire [8:0]   _intFile_4_toCSR_topei;
  wire         _intFile_3_toCSR_rdata_valid;
  wire [63:0]  _intFile_3_toCSR_rdata_bits;
  wire         _intFile_3_toCSR_illegal;
  wire         _intFile_3_toCSR_pending;
  wire [8:0]   _intFile_3_toCSR_topei;
  wire         _intFile_2_toCSR_rdata_valid;
  wire [63:0]  _intFile_2_toCSR_rdata_bits;
  wire         _intFile_2_toCSR_illegal;
  wire         _intFile_2_toCSR_pending;
  wire [8:0]   _intFile_2_toCSR_topei;
  wire         _intFile_1_toCSR_rdata_valid;
  wire [63:0]  _intFile_1_toCSR_rdata_bits;
  wire         _intFile_1_toCSR_illegal;
  wire         _intFile_1_toCSR_pending;
  wire [8:0]   _intFile_1_toCSR_topei;
  wire         _intFile_toCSR_rdata_valid;
  wire [63:0]  _intFile_toCSR_rdata_bits;
  wire         _intFile_toCSR_illegal;
  wire         _intFile_toCSR_pending;
  wire [8:0]   _intFile_toCSR_topei;
  wire [8:0]   _imsicGateWay_msi_data_o;
  wire [8:0]   _imsicGateWay_msi_valid_o;
  wire         _GEN = fromCSR_addr_bits_priv == 2'h1;
  wire [6:0]   _GEN_0 = {1'h0, fromCSR_vgein};
  wire         illegal_priv =
    fromCSR_addr_valid
    & (fromCSR_addr_bits_virt
         ? ~(_GEN & (|fromCSR_vgein) & _GEN_0 < 7'h8)
         : ~((&fromCSR_addr_bits_priv) | _GEN));
  wire [2:0]   pv = {fromCSR_addr_bits_priv, fromCSR_addr_bits_virt};
  wire [127:0] _intFilesSelOH_r_T_5 = 128'h1 << 7'(_GEN_0 + 7'h1);
  wire [8:0]   intFilesSelOH_r =
    fromCSR_addr_valid & ~illegal_priv
      ? (pv == 3'h6
           ? 9'h1
           : pv == 3'h2 ? 9'h2 : pv == 3'h3 ? _intFilesSelOH_r_T_5[8:0] : 9'h0)
      : 9'h0;
  wire [2:0]   pv_1 = {fromCSR_addr_bits_priv, fromCSR_addr_bits_virt};
  wire [127:0] _intFilesSelOH_w_T_5 = 128'h1 << 7'(_GEN_0 + 7'h1);
  wire [8:0]   intFilesSelOH_w =
    fromCSR_addr_valid & fromCSR_wdata_valid & (|fromCSR_wdata_bits_op) & ~illegal_priv
      ? (pv_1 == 3'h6
           ? 9'h1
           : pv_1 == 3'h2 ? 9'h2 : pv_1 == 3'h3 ? _intFilesSelOH_w_T_5[8:0] : 9'h0)
      : 9'h0;
  reg          intfile_rdata_d_valid;
  reg  [63:0]  intfile_rdata_d_bits;
  reg          msi_valid_delayed;
  reg          intfile_rdata_d_1_valid;
  reg  [63:0]  intfile_rdata_d_1_bits;
  reg          msi_valid_delayed_1;
  reg          intfile_rdata_d_2_valid;
  reg  [63:0]  intfile_rdata_d_2_bits;
  reg          msi_valid_delayed_2;
  reg          intfile_rdata_d_3_valid;
  reg  [63:0]  intfile_rdata_d_3_bits;
  reg          msi_valid_delayed_3;
  reg          intfile_rdata_d_4_valid;
  reg  [63:0]  intfile_rdata_d_4_bits;
  reg          msi_valid_delayed_4;
  reg          intfile_rdata_d_5_valid;
  reg  [63:0]  intfile_rdata_d_5_bits;
  reg          msi_valid_delayed_5;
  reg          intfile_rdata_d_6_valid;
  reg  [63:0]  intfile_rdata_d_6_bits;
  reg          msi_valid_delayed_6;
  reg          intfile_rdata_d_7_valid;
  reg  [63:0]  intfile_rdata_d_7_bits;
  reg          msi_valid_delayed_7;
  reg          intfile_rdata_d_8_valid;
  reg  [63:0]  intfile_rdata_d_8_bits;
  reg          msi_valid_delayed_8;
  wire [2:0]   _toCSR_topeis_2_T = 3'(fromCSR_vgein[2:0] - 3'h1);
  wire [8:0]   _toCSR_topeis_2_T_16 =
    (_toCSR_topeis_2_T == 3'h0 ? _intFile_2_toCSR_topei : 9'h0)
    | (_toCSR_topeis_2_T == 3'h1 ? _intFile_3_toCSR_topei : 9'h0)
    | (_toCSR_topeis_2_T == 3'h2 ? _intFile_4_toCSR_topei : 9'h0)
    | (_toCSR_topeis_2_T == 3'h3 ? _intFile_5_toCSR_topei : 9'h0)
    | (_toCSR_topeis_2_T == 3'h4 ? _intFile_6_toCSR_topei : 9'h0)
    | (_toCSR_topeis_2_T == 3'h5 ? _intFile_7_toCSR_topei : 9'h0)
    | (_toCSR_topeis_2_T == 3'h6 ? _intFile_8_toCSR_topei : 9'h0);
  reg          toCSR_illegal_d;
  always @(posedge clock) begin
    intfile_rdata_d_valid <= _intFile_toCSR_rdata_valid;
    intfile_rdata_d_bits <= _intFile_toCSR_rdata_bits;
    intfile_rdata_d_1_valid <= _intFile_1_toCSR_rdata_valid;
    intfile_rdata_d_1_bits <= _intFile_1_toCSR_rdata_bits;
    intfile_rdata_d_2_valid <= _intFile_2_toCSR_rdata_valid;
    intfile_rdata_d_2_bits <= _intFile_2_toCSR_rdata_bits;
    intfile_rdata_d_3_valid <= _intFile_3_toCSR_rdata_valid;
    intfile_rdata_d_3_bits <= _intFile_3_toCSR_rdata_bits;
    intfile_rdata_d_4_valid <= _intFile_4_toCSR_rdata_valid;
    intfile_rdata_d_4_bits <= _intFile_4_toCSR_rdata_bits;
    intfile_rdata_d_5_valid <= _intFile_5_toCSR_rdata_valid;
    intfile_rdata_d_5_bits <= _intFile_5_toCSR_rdata_bits;
    intfile_rdata_d_6_valid <= _intFile_6_toCSR_rdata_valid;
    intfile_rdata_d_6_bits <= _intFile_6_toCSR_rdata_bits;
    intfile_rdata_d_7_valid <= _intFile_7_toCSR_rdata_valid;
    intfile_rdata_d_7_bits <= _intFile_7_toCSR_rdata_bits;
    intfile_rdata_d_8_valid <= _intFile_8_toCSR_rdata_valid;
    intfile_rdata_d_8_bits <= _intFile_8_toCSR_rdata_bits;
    toCSR_illegal_d <=
      (fromCSR_addr_valid | fromCSR_wdata_valid)
      & (_intFile_toCSR_illegal | _intFile_1_toCSR_illegal | _intFile_2_toCSR_illegal
         | _intFile_3_toCSR_illegal | _intFile_4_toCSR_illegal | _intFile_5_toCSR_illegal
         | _intFile_6_toCSR_illegal | _intFile_7_toCSR_illegal | _intFile_8_toCSR_illegal
         | fromCSR_wdata_valid & ~(|fromCSR_wdata_bits_op) | illegal_priv);
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      msi_valid_delayed <= 1'h0;
      msi_valid_delayed_1 <= 1'h0;
      msi_valid_delayed_2 <= 1'h0;
      msi_valid_delayed_3 <= 1'h0;
      msi_valid_delayed_4 <= 1'h0;
      msi_valid_delayed_5 <= 1'h0;
      msi_valid_delayed_6 <= 1'h0;
      msi_valid_delayed_7 <= 1'h0;
      msi_valid_delayed_8 <= 1'h0;
    end
    else begin
      msi_valid_delayed <= _imsicGateWay_msi_valid_o[0];
      msi_valid_delayed_1 <= _imsicGateWay_msi_valid_o[1];
      msi_valid_delayed_2 <= _imsicGateWay_msi_valid_o[2];
      msi_valid_delayed_3 <= _imsicGateWay_msi_valid_o[3];
      msi_valid_delayed_4 <= _imsicGateWay_msi_valid_o[4];
      msi_valid_delayed_5 <= _imsicGateWay_msi_valid_o[5];
      msi_valid_delayed_6 <= _imsicGateWay_msi_valid_o[6];
      msi_valid_delayed_7 <= _imsicGateWay_msi_valid_o[7];
      msi_valid_delayed_8 <= _imsicGateWay_msi_valid_o[8];
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:18];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h13; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        intfile_rdata_d_valid = _RANDOM[5'h0][0];
        intfile_rdata_d_bits = {_RANDOM[5'h0][31:1], _RANDOM[5'h1], _RANDOM[5'h2][0]};
        msi_valid_delayed = _RANDOM[5'h2][1];
        intfile_rdata_d_1_valid = _RANDOM[5'h2][2];
        intfile_rdata_d_1_bits = {_RANDOM[5'h2][31:3], _RANDOM[5'h3], _RANDOM[5'h4][2:0]};
        msi_valid_delayed_1 = _RANDOM[5'h4][3];
        intfile_rdata_d_2_valid = _RANDOM[5'h4][4];
        intfile_rdata_d_2_bits = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};
        msi_valid_delayed_2 = _RANDOM[5'h6][5];
        intfile_rdata_d_3_valid = _RANDOM[5'h6][6];
        intfile_rdata_d_3_bits = {_RANDOM[5'h6][31:7], _RANDOM[5'h7], _RANDOM[5'h8][6:0]};
        msi_valid_delayed_3 = _RANDOM[5'h8][7];
        intfile_rdata_d_4_valid = _RANDOM[5'h8][8];
        intfile_rdata_d_4_bits = {_RANDOM[5'h8][31:9], _RANDOM[5'h9], _RANDOM[5'hA][8:0]};
        msi_valid_delayed_4 = _RANDOM[5'hA][9];
        intfile_rdata_d_5_valid = _RANDOM[5'hA][10];
        intfile_rdata_d_5_bits =
          {_RANDOM[5'hA][31:11], _RANDOM[5'hB], _RANDOM[5'hC][10:0]};
        msi_valid_delayed_5 = _RANDOM[5'hC][11];
        intfile_rdata_d_6_valid = _RANDOM[5'hC][12];
        intfile_rdata_d_6_bits =
          {_RANDOM[5'hC][31:13], _RANDOM[5'hD], _RANDOM[5'hE][12:0]};
        msi_valid_delayed_6 = _RANDOM[5'hE][13];
        intfile_rdata_d_7_valid = _RANDOM[5'hE][14];
        intfile_rdata_d_7_bits =
          {_RANDOM[5'hE][31:15], _RANDOM[5'hF], _RANDOM[5'h10][14:0]};
        msi_valid_delayed_7 = _RANDOM[5'h10][15];
        intfile_rdata_d_8_valid = _RANDOM[5'h10][16];
        intfile_rdata_d_8_bits =
          {_RANDOM[5'h10][31:17], _RANDOM[5'h11], _RANDOM[5'h12][16:0]};
        msi_valid_delayed_8 = _RANDOM[5'h12][17];
        toCSR_illegal_d = _RANDOM[5'h12][18];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        msi_valid_delayed = 1'h0;
        msi_valid_delayed_1 = 1'h0;
        msi_valid_delayed_2 = 1'h0;
        msi_valid_delayed_3 = 1'h0;
        msi_valid_delayed_4 = 1'h0;
        msi_valid_delayed_5 = 1'h0;
        msi_valid_delayed_6 = 1'h0;
        msi_valid_delayed_7 = 1'h0;
        msi_valid_delayed_8 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IMSICGateWay imsicGateWay (
    .clock         (clock),
    .reset         (reset),
    .msiio_vld_req (msiio_vld_req),
    .msiio_data    (msiio_data),
    .msi_data_o    (_imsicGateWay_msi_data_o),
    .msi_valid_o   (_imsicGateWay_msi_valid_o)
  );
  IntFile intFile (
    .clock                   (clock),
    .reset                   (reset),
    .fromCSR_seteipnum_valid (_imsicGateWay_msi_valid_o[0] | msi_valid_delayed),
    .fromCSR_seteipnum_bits  (_imsicGateWay_msi_data_o),
    .fromCSR_addr_valid      (fromCSR_addr_valid & intFilesSelOH_r[0]),
    .fromCSR_addr_bits       (fromCSR_addr_bits_addr),
    .fromCSR_wdata_valid     (fromCSR_wdata_valid & intFilesSelOH_w[0]),
    .fromCSR_wdata_bits_op   (fromCSR_wdata_bits_op),
    .fromCSR_wdata_bits_data (fromCSR_wdata_bits_data),
    .fromCSR_claim           (fromCSR_claims_0),
    .toCSR_rdata_valid       (_intFile_toCSR_rdata_valid),
    .toCSR_rdata_bits        (_intFile_toCSR_rdata_bits),
    .toCSR_illegal           (_intFile_toCSR_illegal),
    .toCSR_pending           (_intFile_toCSR_pending),
    .toCSR_topei             (_intFile_toCSR_topei),
    .illegal_io_illegal_priv (illegal_priv)
  );
  IntFile intFile_1 (
    .clock                   (clock),
    .reset                   (reset),
    .fromCSR_seteipnum_valid (_imsicGateWay_msi_valid_o[1] | msi_valid_delayed_1),
    .fromCSR_seteipnum_bits  (_imsicGateWay_msi_data_o),
    .fromCSR_addr_valid      (fromCSR_addr_valid & intFilesSelOH_r[1]),
    .fromCSR_addr_bits       (fromCSR_addr_bits_addr),
    .fromCSR_wdata_valid     (fromCSR_wdata_valid & intFilesSelOH_w[1]),
    .fromCSR_wdata_bits_op   (fromCSR_wdata_bits_op),
    .fromCSR_wdata_bits_data (fromCSR_wdata_bits_data),
    .fromCSR_claim           (fromCSR_claims_1),
    .toCSR_rdata_valid       (_intFile_1_toCSR_rdata_valid),
    .toCSR_rdata_bits        (_intFile_1_toCSR_rdata_bits),
    .toCSR_illegal           (_intFile_1_toCSR_illegal),
    .toCSR_pending           (_intFile_1_toCSR_pending),
    .toCSR_topei             (_intFile_1_toCSR_topei),
    .illegal_io_illegal_priv (illegal_priv)
  );
  IntFile intFile_2 (
    .clock                   (clock),
    .reset                   (reset),
    .fromCSR_seteipnum_valid (_imsicGateWay_msi_valid_o[2] | msi_valid_delayed_2),
    .fromCSR_seteipnum_bits  (_imsicGateWay_msi_data_o),
    .fromCSR_addr_valid      (fromCSR_addr_valid & intFilesSelOH_r[2]),
    .fromCSR_addr_bits       (fromCSR_addr_bits_addr),
    .fromCSR_wdata_valid     (fromCSR_wdata_valid & intFilesSelOH_w[2]),
    .fromCSR_wdata_bits_op   (fromCSR_wdata_bits_op),
    .fromCSR_wdata_bits_data (fromCSR_wdata_bits_data),
    .fromCSR_claim           (fromCSR_claims_2),
    .toCSR_rdata_valid       (_intFile_2_toCSR_rdata_valid),
    .toCSR_rdata_bits        (_intFile_2_toCSR_rdata_bits),
    .toCSR_illegal           (_intFile_2_toCSR_illegal),
    .toCSR_pending           (_intFile_2_toCSR_pending),
    .toCSR_topei             (_intFile_2_toCSR_topei),
    .illegal_io_illegal_priv (illegal_priv)
  );
  IntFile intFile_3 (
    .clock                   (clock),
    .reset                   (reset),
    .fromCSR_seteipnum_valid (_imsicGateWay_msi_valid_o[3] | msi_valid_delayed_3),
    .fromCSR_seteipnum_bits  (_imsicGateWay_msi_data_o),
    .fromCSR_addr_valid      (fromCSR_addr_valid & intFilesSelOH_r[3]),
    .fromCSR_addr_bits       (fromCSR_addr_bits_addr),
    .fromCSR_wdata_valid     (fromCSR_wdata_valid & intFilesSelOH_w[3]),
    .fromCSR_wdata_bits_op   (fromCSR_wdata_bits_op),
    .fromCSR_wdata_bits_data (fromCSR_wdata_bits_data),
    .fromCSR_claim           (fromCSR_claims_2),
    .toCSR_rdata_valid       (_intFile_3_toCSR_rdata_valid),
    .toCSR_rdata_bits        (_intFile_3_toCSR_rdata_bits),
    .toCSR_illegal           (_intFile_3_toCSR_illegal),
    .toCSR_pending           (_intFile_3_toCSR_pending),
    .toCSR_topei             (_intFile_3_toCSR_topei),
    .illegal_io_illegal_priv (illegal_priv)
  );
  IntFile intFile_4 (
    .clock                   (clock),
    .reset                   (reset),
    .fromCSR_seteipnum_valid (_imsicGateWay_msi_valid_o[4] | msi_valid_delayed_4),
    .fromCSR_seteipnum_bits  (_imsicGateWay_msi_data_o),
    .fromCSR_addr_valid      (fromCSR_addr_valid & intFilesSelOH_r[4]),
    .fromCSR_addr_bits       (fromCSR_addr_bits_addr),
    .fromCSR_wdata_valid     (fromCSR_wdata_valid & intFilesSelOH_w[4]),
    .fromCSR_wdata_bits_op   (fromCSR_wdata_bits_op),
    .fromCSR_wdata_bits_data (fromCSR_wdata_bits_data),
    .fromCSR_claim           (fromCSR_claims_2),
    .toCSR_rdata_valid       (_intFile_4_toCSR_rdata_valid),
    .toCSR_rdata_bits        (_intFile_4_toCSR_rdata_bits),
    .toCSR_illegal           (_intFile_4_toCSR_illegal),
    .toCSR_pending           (_intFile_4_toCSR_pending),
    .toCSR_topei             (_intFile_4_toCSR_topei),
    .illegal_io_illegal_priv (illegal_priv)
  );
  IntFile intFile_5 (
    .clock                   (clock),
    .reset                   (reset),
    .fromCSR_seteipnum_valid (_imsicGateWay_msi_valid_o[5] | msi_valid_delayed_5),
    .fromCSR_seteipnum_bits  (_imsicGateWay_msi_data_o),
    .fromCSR_addr_valid      (fromCSR_addr_valid & intFilesSelOH_r[5]),
    .fromCSR_addr_bits       (fromCSR_addr_bits_addr),
    .fromCSR_wdata_valid     (fromCSR_wdata_valid & intFilesSelOH_w[5]),
    .fromCSR_wdata_bits_op   (fromCSR_wdata_bits_op),
    .fromCSR_wdata_bits_data (fromCSR_wdata_bits_data),
    .fromCSR_claim           (fromCSR_claims_2),
    .toCSR_rdata_valid       (_intFile_5_toCSR_rdata_valid),
    .toCSR_rdata_bits        (_intFile_5_toCSR_rdata_bits),
    .toCSR_illegal           (_intFile_5_toCSR_illegal),
    .toCSR_pending           (_intFile_5_toCSR_pending),
    .toCSR_topei             (_intFile_5_toCSR_topei),
    .illegal_io_illegal_priv (illegal_priv)
  );
  IntFile intFile_6 (
    .clock                   (clock),
    .reset                   (reset),
    .fromCSR_seteipnum_valid (_imsicGateWay_msi_valid_o[6] | msi_valid_delayed_6),
    .fromCSR_seteipnum_bits  (_imsicGateWay_msi_data_o),
    .fromCSR_addr_valid      (fromCSR_addr_valid & intFilesSelOH_r[6]),
    .fromCSR_addr_bits       (fromCSR_addr_bits_addr),
    .fromCSR_wdata_valid     (fromCSR_wdata_valid & intFilesSelOH_w[6]),
    .fromCSR_wdata_bits_op   (fromCSR_wdata_bits_op),
    .fromCSR_wdata_bits_data (fromCSR_wdata_bits_data),
    .fromCSR_claim           (fromCSR_claims_2),
    .toCSR_rdata_valid       (_intFile_6_toCSR_rdata_valid),
    .toCSR_rdata_bits        (_intFile_6_toCSR_rdata_bits),
    .toCSR_illegal           (_intFile_6_toCSR_illegal),
    .toCSR_pending           (_intFile_6_toCSR_pending),
    .toCSR_topei             (_intFile_6_toCSR_topei),
    .illegal_io_illegal_priv (illegal_priv)
  );
  IntFile intFile_7 (
    .clock                   (clock),
    .reset                   (reset),
    .fromCSR_seteipnum_valid (_imsicGateWay_msi_valid_o[7] | msi_valid_delayed_7),
    .fromCSR_seteipnum_bits  (_imsicGateWay_msi_data_o),
    .fromCSR_addr_valid      (fromCSR_addr_valid & intFilesSelOH_r[7]),
    .fromCSR_addr_bits       (fromCSR_addr_bits_addr),
    .fromCSR_wdata_valid     (fromCSR_wdata_valid & intFilesSelOH_w[7]),
    .fromCSR_wdata_bits_op   (fromCSR_wdata_bits_op),
    .fromCSR_wdata_bits_data (fromCSR_wdata_bits_data),
    .fromCSR_claim           (fromCSR_claims_2),
    .toCSR_rdata_valid       (_intFile_7_toCSR_rdata_valid),
    .toCSR_rdata_bits        (_intFile_7_toCSR_rdata_bits),
    .toCSR_illegal           (_intFile_7_toCSR_illegal),
    .toCSR_pending           (_intFile_7_toCSR_pending),
    .toCSR_topei             (_intFile_7_toCSR_topei),
    .illegal_io_illegal_priv (illegal_priv)
  );
  IntFile intFile_8 (
    .clock                   (clock),
    .reset                   (reset),
    .fromCSR_seteipnum_valid (_imsicGateWay_msi_valid_o[8] | msi_valid_delayed_8),
    .fromCSR_seteipnum_bits  (_imsicGateWay_msi_data_o),
    .fromCSR_addr_valid      (fromCSR_addr_valid & intFilesSelOH_r[8]),
    .fromCSR_addr_bits       (fromCSR_addr_bits_addr),
    .fromCSR_wdata_valid     (fromCSR_wdata_valid & intFilesSelOH_w[8]),
    .fromCSR_wdata_bits_op   (fromCSR_wdata_bits_op),
    .fromCSR_wdata_bits_data (fromCSR_wdata_bits_data),
    .fromCSR_claim           (fromCSR_claims_2),
    .toCSR_rdata_valid       (_intFile_8_toCSR_rdata_valid),
    .toCSR_rdata_bits        (_intFile_8_toCSR_rdata_bits),
    .toCSR_illegal           (_intFile_8_toCSR_illegal),
    .toCSR_pending           (_intFile_8_toCSR_pending),
    .toCSR_topei             (_intFile_8_toCSR_topei),
    .illegal_io_illegal_priv (illegal_priv)
  );
  assign toCSR_rdata_valid =
    intfile_rdata_d_valid | intfile_rdata_d_1_valid | intfile_rdata_d_2_valid
    | intfile_rdata_d_3_valid | intfile_rdata_d_4_valid | intfile_rdata_d_5_valid
    | intfile_rdata_d_6_valid | intfile_rdata_d_7_valid | intfile_rdata_d_8_valid;
  assign toCSR_rdata_bits =
    intfile_rdata_d_bits | intfile_rdata_d_1_bits | intfile_rdata_d_2_bits
    | intfile_rdata_d_3_bits | intfile_rdata_d_4_bits | intfile_rdata_d_5_bits
    | intfile_rdata_d_6_bits | intfile_rdata_d_7_bits | intfile_rdata_d_8_bits;
  assign toCSR_illegal = toCSR_illegal_d;
  assign toCSR_pendings =
    {_intFile_8_toCSR_pending,
     _intFile_7_toCSR_pending,
     _intFile_6_toCSR_pending,
     _intFile_5_toCSR_pending,
     _intFile_4_toCSR_pending,
     _intFile_3_toCSR_pending,
     _intFile_2_toCSR_pending,
     _intFile_1_toCSR_pending,
     _intFile_toCSR_pending};
  assign toCSR_topeis_0 = {7'h0, _intFile_toCSR_topei, 7'h0, _intFile_toCSR_topei};
  assign toCSR_topeis_1 = {7'h0, _intFile_1_toCSR_topei, 7'h0, _intFile_1_toCSR_topei};
  assign toCSR_topeis_2 = {7'h0, _toCSR_topeis_2_T_16, 7'h0, _toCSR_topeis_2_T_16};
endmodule

