/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bvnm_intr2_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 2:42p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_bvnm_intr2_0.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 2:42p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_BVNM_INTR2_0_H__
#define BCHP_BVNM_INTR2_0_H__

/***************************************************************************
 *BVNM_INTR2_0 - BVN Middle Interrupt Controller 0 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNM_INTR2_0_R5F_STATUS             0x00627000 /* R5f interrupt Status Register */
#define BCHP_BVNM_INTR2_0_R5F_SET                0x00627004 /* R5f interrupt Set Register */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR              0x00627008 /* R5f interrupt Clear Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS        0x0062700c /* R5f interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET           0x00627010 /* R5f interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR         0x00627014 /* R5f interrupt Mask Clear Register */
#define BCHP_BVNM_INTR2_0_PCI_STATUS             0x00627018 /* PCI interrupt Status Register */
#define BCHP_BVNM_INTR2_0_PCI_SET                0x0062701c /* PCI interrupt Set Register */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR              0x00627020 /* PCI interrupt Clear Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS        0x00627024 /* PCI interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET           0x00627028 /* PCI interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR         0x0062702c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_STATUS :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved0_MASK                0xe0000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved0_SHIFT               29

/* BVNM_INTR2_0 :: R5F_STATUS :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_1_BVB_IN_INTR_MASK        0x10000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_1_BVB_IN_INTR_SHIFT       28
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_1_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_1_IT_READY_INTR_MASK      0x08000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_1_IT_READY_INTR_SHIFT     27
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_1_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_1_INTR_MASK              0x04000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_1_INTR_SHIFT             26
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_1_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_MASK        0x02000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_SHIFT       25
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_IT_READY_INTR_MASK      0x01000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_IT_READY_INTR_SHIFT     24
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved1_MASK                0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved1_SHIFT               21

/* BVNM_INTR2_0 :: R5F_STATUS :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MCTF_0_INTR_MASK              0x00100000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MCTF_0_INTR_SHIFT             20
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MCTF_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_MASK              0x00080000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_SHIFT             19
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_1_ERR_INTR_MASK           0x00040000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_1_ERR_INTR_SHIFT          18
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_MASK           0x00020000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_SHIFT          17
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_RIGHT_INTR_MASK        0x00010000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_RIGHT_INTR_SHIFT       16
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_LEFT_INTR_MASK         0x00008000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_LEFT_INTR_SHIFT        15
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_BOTTOM_INTR_MASK       0x00004000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_BOTTOM_INTR_SHIFT      14
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_TOP_INTR_MASK          0x00002000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_TOP_INTR_SHIFT         13
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_2_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_RIGHT_INTR_MASK        0x00001000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_RIGHT_INTR_SHIFT       12
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_LEFT_INTR_MASK         0x00000800
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_LEFT_INTR_SHIFT        11
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_BOTTOM_INTR_MASK       0x00000400
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_BOTTOM_INTR_SHIFT      10
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_TOP_INTR_MASK          0x00000200
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_TOP_INTR_SHIFT         9
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_1_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_RIGHT_INTR_MASK        0x00000100
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_RIGHT_INTR_SHIFT       8
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_LEFT_INTR_MASK         0x00000080
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_LEFT_INTR_SHIFT        7
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_BOTTOM_INTR_MASK       0x00000040
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_BOTTOM_INTR_SHIFT      6
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_TOP_INTR_MASK          0x00000020
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_TOP_INTR_SHIFT         5
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_4_ERR_INTR_MASK           0x00000010
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_4_ERR_INTR_SHIFT          4
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_4_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_3_ERR_INTR_MASK           0x00000008
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_3_ERR_INTR_SHIFT          3
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_3_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_2_ERR_INTR_MASK           0x00000004
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_2_ERR_INTR_SHIFT          2
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_MASK           0x00000002
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_SHIFT          1
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_SHIFT          0
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_DEFAULT        0x00000000

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_SET :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved0_MASK                   0xe0000000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved0_SHIFT                  29

/* BVNM_INTR2_0 :: R5F_SET :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_1_BVB_IN_INTR_MASK           0x10000000
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_1_BVB_IN_INTR_SHIFT          28
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_1_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_1_IT_READY_INTR_MASK         0x08000000
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_1_IT_READY_INTR_SHIFT        27
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_1_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_1_INTR_MASK                 0x04000000
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_1_INTR_SHIFT                26
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_1_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_MASK           0x02000000
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_SHIFT          25
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_IT_READY_INTR_MASK         0x01000000
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_IT_READY_INTR_SHIFT        24
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved1_MASK                   0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved1_SHIFT                  21

/* BVNM_INTR2_0 :: R5F_SET :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MCTF_0_INTR_MASK                 0x00100000
#define BCHP_BVNM_INTR2_0_R5F_SET_MCTF_0_INTR_SHIFT                20
#define BCHP_BVNM_INTR2_0_R5F_SET_MCTF_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_MASK                 0x00080000
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_SHIFT                19
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_1_ERR_INTR_MASK              0x00040000
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_1_ERR_INTR_SHIFT             18
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_RIGHT_INTR_MASK           0x00010000
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_RIGHT_INTR_SHIFT          16
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_LEFT_INTR_MASK            0x00008000
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_LEFT_INTR_SHIFT           15
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_BOTTOM_INTR_MASK          0x00004000
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_BOTTOM_INTR_SHIFT         14
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_TOP_INTR_MASK             0x00002000
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_TOP_INTR_SHIFT            13
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_2_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_RIGHT_INTR_MASK           0x00001000
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_RIGHT_INTR_SHIFT          12
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_LEFT_INTR_MASK            0x00000800
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_LEFT_INTR_SHIFT           11
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_BOTTOM_INTR_MASK          0x00000400
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_BOTTOM_INTR_SHIFT         10
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_TOP_INTR_MASK             0x00000200
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_TOP_INTR_SHIFT            9
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_1_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_RIGHT_INTR_MASK           0x00000100
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_RIGHT_INTR_SHIFT          8
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_LEFT_INTR_MASK            0x00000080
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_LEFT_INTR_SHIFT           7
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_BOTTOM_INTR_MASK          0x00000040
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_BOTTOM_INTR_SHIFT         6
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_TOP_INTR_MASK             0x00000020
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_TOP_INTR_SHIFT            5
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_4_ERR_INTR_MASK              0x00000010
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_4_ERR_INTR_SHIFT             4
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_4_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_3_ERR_INTR_MASK              0x00000008
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_3_ERR_INTR_SHIFT             3
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_3_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_2_ERR_INTR_MASK              0x00000004
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_2_ERR_INTR_SHIFT             2
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_MASK              0x00000002
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_SHIFT             1
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_SHIFT             0
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_DEFAULT           0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved0_MASK                 0xe0000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved0_SHIFT                29

/* BVNM_INTR2_0 :: R5F_CLEAR :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_1_BVB_IN_INTR_MASK         0x10000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_1_BVB_IN_INTR_SHIFT        28
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_1_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_1_IT_READY_INTR_MASK       0x08000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_1_IT_READY_INTR_SHIFT      27
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_1_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_1_INTR_MASK               0x04000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_1_INTR_SHIFT              26
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_1_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_MASK         0x02000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_SHIFT        25
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_IT_READY_INTR_MASK       0x01000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_IT_READY_INTR_SHIFT      24
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved1_MASK                 0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved1_SHIFT                21

/* BVNM_INTR2_0 :: R5F_CLEAR :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MCTF_0_INTR_MASK               0x00100000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MCTF_0_INTR_SHIFT              20
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MCTF_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_MASK               0x00080000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_SHIFT              19
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_1_ERR_INTR_MASK            0x00040000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_1_ERR_INTR_SHIFT           18
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_RIGHT_INTR_MASK         0x00010000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_RIGHT_INTR_SHIFT        16
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_LEFT_INTR_MASK          0x00008000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_LEFT_INTR_SHIFT         15
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_BOTTOM_INTR_MASK        0x00004000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_BOTTOM_INTR_SHIFT       14
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_TOP_INTR_MASK           0x00002000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_TOP_INTR_SHIFT          13
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_2_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_RIGHT_INTR_MASK         0x00001000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_RIGHT_INTR_SHIFT        12
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_LEFT_INTR_MASK          0x00000800
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_LEFT_INTR_SHIFT         11
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_BOTTOM_INTR_MASK        0x00000400
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_BOTTOM_INTR_SHIFT       10
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_TOP_INTR_MASK           0x00000200
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_TOP_INTR_SHIFT          9
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_1_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_RIGHT_INTR_MASK         0x00000100
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_RIGHT_INTR_SHIFT        8
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_LEFT_INTR_MASK          0x00000080
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_LEFT_INTR_SHIFT         7
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_BOTTOM_INTR_MASK        0x00000040
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT       6
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_TOP_INTR_MASK           0x00000020
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_TOP_INTR_SHIFT          5
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_4_ERR_INTR_MASK            0x00000010
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_4_ERR_INTR_SHIFT           4
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_4_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_3_ERR_INTR_MASK            0x00000008
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_3_ERR_INTR_SHIFT           3
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_3_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_2_ERR_INTR_MASK            0x00000004
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_2_ERR_INTR_SHIFT           2
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_MASK            0x00000002
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_SHIFT           1
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_SHIFT           0
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_DEFAULT         0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved0_MASK           0xe0000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved0_SHIFT          29

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_1_BVB_IN_INTR_MASK   0x10000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_1_BVB_IN_INTR_SHIFT  28
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_1_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_1_IT_READY_INTR_MASK 0x08000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_1_IT_READY_INTR_SHIFT 27
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_1_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_1_INTR_MASK         0x04000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_1_INTR_SHIFT        26
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_1_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_MASK   0x02000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_SHIFT  25
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_IT_READY_INTR_MASK 0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_IT_READY_INTR_SHIFT 24
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved1_MASK           0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved1_SHIFT          21

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MCTF_0_INTR_MASK         0x00100000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MCTF_0_INTR_SHIFT        20
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MCTF_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_MASK         0x00080000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_SHIFT        19
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_1_ERR_INTR_MASK      0x00040000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_1_ERR_INTR_SHIFT     18
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x00020000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     17
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_RIGHT_INTR_MASK   0x00010000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_RIGHT_INTR_SHIFT  16
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_LEFT_INTR_MASK    0x00008000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_LEFT_INTR_SHIFT   15
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_BOTTOM_INTR_MASK  0x00004000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_BOTTOM_INTR_SHIFT 14
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_TOP_INTR_MASK     0x00002000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_TOP_INTR_SHIFT    13
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_2_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_RIGHT_INTR_MASK   0x00001000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_RIGHT_INTR_SHIFT  12
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_LEFT_INTR_MASK    0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_LEFT_INTR_SHIFT   11
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_BOTTOM_INTR_MASK  0x00000400
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_BOTTOM_INTR_SHIFT 10
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_TOP_INTR_MASK     0x00000200
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_TOP_INTR_SHIFT    9
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_1_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_RIGHT_INTR_MASK   0x00000100
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_RIGHT_INTR_SHIFT  8
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_LEFT_INTR_MASK    0x00000080
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_LEFT_INTR_SHIFT   7
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_BOTTOM_INTR_MASK  0x00000040
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_BOTTOM_INTR_SHIFT 6
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_TOP_INTR_MASK     0x00000020
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_TOP_INTR_SHIFT    5
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_4_ERR_INTR_MASK      0x00000010
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_4_ERR_INTR_SHIFT     4
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_4_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_3_ERR_INTR_MASK      0x00000008
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_3_ERR_INTR_SHIFT     3
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_3_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_2_ERR_INTR_MASK      0x00000004
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_2_ERR_INTR_SHIFT     2
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_MASK      0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_SHIFT     1
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_DEFAULT   0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved0_MASK              0xe0000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved0_SHIFT             29

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_1_BVB_IN_INTR_MASK      0x10000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_1_BVB_IN_INTR_SHIFT     28
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_1_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_1_IT_READY_INTR_MASK    0x08000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_1_IT_READY_INTR_SHIFT   27
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_1_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_1_INTR_MASK            0x04000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_1_INTR_SHIFT           26
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_1_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_MASK      0x02000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_SHIFT     25
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_IT_READY_INTR_MASK    0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_IT_READY_INTR_SHIFT   24
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved1_MASK              0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved1_SHIFT             21

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MCTF_0_INTR_MASK            0x00100000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MCTF_0_INTR_SHIFT           20
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MCTF_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_MASK            0x00080000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_SHIFT           19
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_1_ERR_INTR_MASK         0x00040000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_1_ERR_INTR_SHIFT        18
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_RIGHT_INTR_MASK      0x00010000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_RIGHT_INTR_SHIFT     16
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_LEFT_INTR_MASK       0x00008000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_LEFT_INTR_SHIFT      15
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_BOTTOM_INTR_MASK     0x00004000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_BOTTOM_INTR_SHIFT    14
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_TOP_INTR_MASK        0x00002000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_TOP_INTR_SHIFT       13
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_2_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_RIGHT_INTR_MASK      0x00001000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_RIGHT_INTR_SHIFT     12
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_LEFT_INTR_MASK       0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_LEFT_INTR_SHIFT      11
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_BOTTOM_INTR_MASK     0x00000400
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_BOTTOM_INTR_SHIFT    10
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_TOP_INTR_MASK        0x00000200
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_TOP_INTR_SHIFT       9
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_1_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_RIGHT_INTR_MASK      0x00000100
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_RIGHT_INTR_SHIFT     8
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_LEFT_INTR_MASK       0x00000080
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_LEFT_INTR_SHIFT      7
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_BOTTOM_INTR_MASK     0x00000040
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_BOTTOM_INTR_SHIFT    6
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_TOP_INTR_MASK        0x00000020
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_TOP_INTR_SHIFT       5
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_4_ERR_INTR_MASK         0x00000010
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_4_ERR_INTR_SHIFT        4
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_4_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_3_ERR_INTR_MASK         0x00000008
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_3_ERR_INTR_SHIFT        3
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_3_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_2_ERR_INTR_MASK         0x00000004
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_2_ERR_INTR_SHIFT        2
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_MASK         0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_SHIFT        1
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_SHIFT        0
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_DEFAULT      0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved0_MASK            0xe0000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved0_SHIFT           29

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_1_BVB_IN_INTR_MASK    0x10000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_1_BVB_IN_INTR_SHIFT   28
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_1_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_1_IT_READY_INTR_MASK  0x08000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_1_IT_READY_INTR_SHIFT 27
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_1_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_1_INTR_MASK          0x04000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_1_INTR_SHIFT         26
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_1_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_MASK    0x02000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_SHIFT   25
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_IT_READY_INTR_MASK  0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_IT_READY_INTR_SHIFT 24
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved1_MASK            0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved1_SHIFT           21

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MCTF_0_INTR_MASK          0x00100000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MCTF_0_INTR_SHIFT         20
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MCTF_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_MASK          0x00080000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_SHIFT         19
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_1_ERR_INTR_MASK       0x00040000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_1_ERR_INTR_SHIFT      18
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x00020000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      17
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_RIGHT_INTR_MASK    0x00010000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_RIGHT_INTR_SHIFT   16
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_LEFT_INTR_MASK     0x00008000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_LEFT_INTR_SHIFT    15
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_BOTTOM_INTR_MASK   0x00004000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_BOTTOM_INTR_SHIFT  14
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_TOP_INTR_MASK      0x00002000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_TOP_INTR_SHIFT     13
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_2_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_RIGHT_INTR_MASK    0x00001000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_RIGHT_INTR_SHIFT   12
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_LEFT_INTR_MASK     0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_LEFT_INTR_SHIFT    11
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_BOTTOM_INTR_MASK   0x00000400
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_BOTTOM_INTR_SHIFT  10
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_TOP_INTR_MASK      0x00000200
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_TOP_INTR_SHIFT     9
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_1_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_RIGHT_INTR_MASK    0x00000100
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_RIGHT_INTR_SHIFT   8
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_LEFT_INTR_MASK     0x00000080
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_LEFT_INTR_SHIFT    7
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_BOTTOM_INTR_MASK   0x00000040
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT  6
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_TOP_INTR_MASK      0x00000020
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_TOP_INTR_SHIFT     5
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_4_ERR_INTR_MASK       0x00000010
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_4_ERR_INTR_SHIFT      4
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_4_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_3_ERR_INTR_MASK       0x00000008
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_3_ERR_INTR_SHIFT      3
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_3_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_2_ERR_INTR_MASK       0x00000004
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_2_ERR_INTR_SHIFT      2
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_MASK       0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_SHIFT      1
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_DEFAULT    0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_STATUS :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved0_MASK                0xe0000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved0_SHIFT               29

/* BVNM_INTR2_0 :: PCI_STATUS :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_1_BVB_IN_INTR_MASK        0x10000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_1_BVB_IN_INTR_SHIFT       28
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_1_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_1_IT_READY_INTR_MASK      0x08000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_1_IT_READY_INTR_SHIFT     27
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_1_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_1_INTR_MASK              0x04000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_1_INTR_SHIFT             26
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_1_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_MASK        0x02000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_SHIFT       25
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_IT_READY_INTR_MASK      0x01000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_IT_READY_INTR_SHIFT     24
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved1_MASK                0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved1_SHIFT               21

/* BVNM_INTR2_0 :: PCI_STATUS :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MCTF_0_INTR_MASK              0x00100000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MCTF_0_INTR_SHIFT             20
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MCTF_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_MASK              0x00080000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_SHIFT             19
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_1_ERR_INTR_MASK           0x00040000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_1_ERR_INTR_SHIFT          18
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_MASK           0x00020000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_SHIFT          17
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_RIGHT_INTR_MASK        0x00010000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_RIGHT_INTR_SHIFT       16
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_LEFT_INTR_MASK         0x00008000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_LEFT_INTR_SHIFT        15
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_BOTTOM_INTR_MASK       0x00004000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_BOTTOM_INTR_SHIFT      14
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_TOP_INTR_MASK          0x00002000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_TOP_INTR_SHIFT         13
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_2_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_RIGHT_INTR_MASK        0x00001000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_RIGHT_INTR_SHIFT       12
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_LEFT_INTR_MASK         0x00000800
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_LEFT_INTR_SHIFT        11
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_BOTTOM_INTR_MASK       0x00000400
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_BOTTOM_INTR_SHIFT      10
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_TOP_INTR_MASK          0x00000200
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_TOP_INTR_SHIFT         9
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_1_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_RIGHT_INTR_MASK        0x00000100
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_RIGHT_INTR_SHIFT       8
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_LEFT_INTR_MASK         0x00000080
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_LEFT_INTR_SHIFT        7
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_BOTTOM_INTR_MASK       0x00000040
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_BOTTOM_INTR_SHIFT      6
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_TOP_INTR_MASK          0x00000020
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_TOP_INTR_SHIFT         5
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_4_ERR_INTR_MASK           0x00000010
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_4_ERR_INTR_SHIFT          4
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_4_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_3_ERR_INTR_MASK           0x00000008
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_3_ERR_INTR_SHIFT          3
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_3_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_2_ERR_INTR_MASK           0x00000004
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_2_ERR_INTR_SHIFT          2
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_MASK           0x00000002
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_SHIFT          1
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_SHIFT          0
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_DEFAULT        0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_SET :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved0_MASK                   0xe0000000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved0_SHIFT                  29

/* BVNM_INTR2_0 :: PCI_SET :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_1_BVB_IN_INTR_MASK           0x10000000
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_1_BVB_IN_INTR_SHIFT          28
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_1_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_1_IT_READY_INTR_MASK         0x08000000
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_1_IT_READY_INTR_SHIFT        27
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_1_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_1_INTR_MASK                 0x04000000
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_1_INTR_SHIFT                26
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_1_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_MASK           0x02000000
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_SHIFT          25
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_IT_READY_INTR_MASK         0x01000000
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_IT_READY_INTR_SHIFT        24
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved1_MASK                   0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved1_SHIFT                  21

/* BVNM_INTR2_0 :: PCI_SET :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MCTF_0_INTR_MASK                 0x00100000
#define BCHP_BVNM_INTR2_0_PCI_SET_MCTF_0_INTR_SHIFT                20
#define BCHP_BVNM_INTR2_0_PCI_SET_MCTF_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_MASK                 0x00080000
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_SHIFT                19
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_1_ERR_INTR_MASK              0x00040000
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_1_ERR_INTR_SHIFT             18
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_RIGHT_INTR_MASK           0x00010000
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_RIGHT_INTR_SHIFT          16
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_LEFT_INTR_MASK            0x00008000
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_LEFT_INTR_SHIFT           15
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_BOTTOM_INTR_MASK          0x00004000
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_BOTTOM_INTR_SHIFT         14
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_TOP_INTR_MASK             0x00002000
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_TOP_INTR_SHIFT            13
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_2_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_RIGHT_INTR_MASK           0x00001000
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_RIGHT_INTR_SHIFT          12
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_LEFT_INTR_MASK            0x00000800
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_LEFT_INTR_SHIFT           11
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_BOTTOM_INTR_MASK          0x00000400
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_BOTTOM_INTR_SHIFT         10
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_TOP_INTR_MASK             0x00000200
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_TOP_INTR_SHIFT            9
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_1_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_RIGHT_INTR_MASK           0x00000100
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_RIGHT_INTR_SHIFT          8
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_LEFT_INTR_MASK            0x00000080
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_LEFT_INTR_SHIFT           7
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_BOTTOM_INTR_MASK          0x00000040
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_BOTTOM_INTR_SHIFT         6
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_TOP_INTR_MASK             0x00000020
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_TOP_INTR_SHIFT            5
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_4_ERR_INTR_MASK              0x00000010
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_4_ERR_INTR_SHIFT             4
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_4_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_3_ERR_INTR_MASK              0x00000008
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_3_ERR_INTR_SHIFT             3
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_3_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_2_ERR_INTR_MASK              0x00000004
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_2_ERR_INTR_SHIFT             2
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_MASK              0x00000002
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_SHIFT             1
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_SHIFT             0
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_DEFAULT           0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved0_MASK                 0xe0000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved0_SHIFT                29

/* BVNM_INTR2_0 :: PCI_CLEAR :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_1_BVB_IN_INTR_MASK         0x10000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_1_BVB_IN_INTR_SHIFT        28
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_1_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_1_IT_READY_INTR_MASK       0x08000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_1_IT_READY_INTR_SHIFT      27
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_1_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_1_INTR_MASK               0x04000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_1_INTR_SHIFT              26
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_1_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_MASK         0x02000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_SHIFT        25
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_IT_READY_INTR_MASK       0x01000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_IT_READY_INTR_SHIFT      24
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved1_MASK                 0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved1_SHIFT                21

/* BVNM_INTR2_0 :: PCI_CLEAR :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MCTF_0_INTR_MASK               0x00100000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MCTF_0_INTR_SHIFT              20
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MCTF_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_MASK               0x00080000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_SHIFT              19
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_1_ERR_INTR_MASK            0x00040000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_1_ERR_INTR_SHIFT           18
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_RIGHT_INTR_MASK         0x00010000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_RIGHT_INTR_SHIFT        16
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_LEFT_INTR_MASK          0x00008000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_LEFT_INTR_SHIFT         15
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_BOTTOM_INTR_MASK        0x00004000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_BOTTOM_INTR_SHIFT       14
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_TOP_INTR_MASK           0x00002000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_TOP_INTR_SHIFT          13
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_2_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_RIGHT_INTR_MASK         0x00001000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_RIGHT_INTR_SHIFT        12
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_LEFT_INTR_MASK          0x00000800
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_LEFT_INTR_SHIFT         11
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_BOTTOM_INTR_MASK        0x00000400
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_BOTTOM_INTR_SHIFT       10
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_TOP_INTR_MASK           0x00000200
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_TOP_INTR_SHIFT          9
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_1_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_RIGHT_INTR_MASK         0x00000100
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_RIGHT_INTR_SHIFT        8
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_LEFT_INTR_MASK          0x00000080
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_LEFT_INTR_SHIFT         7
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_BOTTOM_INTR_MASK        0x00000040
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT       6
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_TOP_INTR_MASK           0x00000020
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_TOP_INTR_SHIFT          5
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_4_ERR_INTR_MASK            0x00000010
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_4_ERR_INTR_SHIFT           4
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_4_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_3_ERR_INTR_MASK            0x00000008
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_3_ERR_INTR_SHIFT           3
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_3_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_2_ERR_INTR_MASK            0x00000004
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_2_ERR_INTR_SHIFT           2
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_MASK            0x00000002
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_SHIFT           1
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_SHIFT           0
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_DEFAULT         0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved0_MASK           0xe0000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT          29

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_1_BVB_IN_INTR_MASK   0x10000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_1_BVB_IN_INTR_SHIFT  28
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_1_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_1_IT_READY_INTR_MASK 0x08000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_1_IT_READY_INTR_SHIFT 27
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_1_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_1_INTR_MASK         0x04000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_1_INTR_SHIFT        26
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_1_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_MASK   0x02000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_SHIFT  25
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_IT_READY_INTR_MASK 0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_IT_READY_INTR_SHIFT 24
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved1_MASK           0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved1_SHIFT          21

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MCTF_0_INTR_MASK         0x00100000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MCTF_0_INTR_SHIFT        20
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MCTF_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_MASK         0x00080000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_SHIFT        19
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_1_ERR_INTR_MASK      0x00040000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_1_ERR_INTR_SHIFT     18
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x00020000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     17
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_RIGHT_INTR_MASK   0x00010000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_RIGHT_INTR_SHIFT  16
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_LEFT_INTR_MASK    0x00008000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_LEFT_INTR_SHIFT   15
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_BOTTOM_INTR_MASK  0x00004000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_BOTTOM_INTR_SHIFT 14
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_TOP_INTR_MASK     0x00002000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_TOP_INTR_SHIFT    13
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_2_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_RIGHT_INTR_MASK   0x00001000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_RIGHT_INTR_SHIFT  12
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_LEFT_INTR_MASK    0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_LEFT_INTR_SHIFT   11
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_BOTTOM_INTR_MASK  0x00000400
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_BOTTOM_INTR_SHIFT 10
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_TOP_INTR_MASK     0x00000200
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_TOP_INTR_SHIFT    9
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_1_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_RIGHT_INTR_MASK   0x00000100
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_RIGHT_INTR_SHIFT  8
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_LEFT_INTR_MASK    0x00000080
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_LEFT_INTR_SHIFT   7
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_BOTTOM_INTR_MASK  0x00000040
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_BOTTOM_INTR_SHIFT 6
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_TOP_INTR_MASK     0x00000020
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_TOP_INTR_SHIFT    5
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_4_ERR_INTR_MASK      0x00000010
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_4_ERR_INTR_SHIFT     4
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_4_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_3_ERR_INTR_MASK      0x00000008
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_3_ERR_INTR_SHIFT     3
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_3_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_2_ERR_INTR_MASK      0x00000004
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_2_ERR_INTR_SHIFT     2
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_MASK      0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_SHIFT     1
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved0_MASK              0xe0000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved0_SHIFT             29

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_1_BVB_IN_INTR_MASK      0x10000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_1_BVB_IN_INTR_SHIFT     28
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_1_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_1_IT_READY_INTR_MASK    0x08000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_1_IT_READY_INTR_SHIFT   27
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_1_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_1_INTR_MASK            0x04000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_1_INTR_SHIFT           26
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_1_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_MASK      0x02000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_SHIFT     25
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_IT_READY_INTR_MASK    0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_IT_READY_INTR_SHIFT   24
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved1_MASK              0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved1_SHIFT             21

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MCTF_0_INTR_MASK            0x00100000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MCTF_0_INTR_SHIFT           20
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MCTF_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_MASK            0x00080000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_SHIFT           19
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_1_ERR_INTR_MASK         0x00040000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_1_ERR_INTR_SHIFT        18
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_RIGHT_INTR_MASK      0x00010000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_RIGHT_INTR_SHIFT     16
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_LEFT_INTR_MASK       0x00008000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_LEFT_INTR_SHIFT      15
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_BOTTOM_INTR_MASK     0x00004000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_BOTTOM_INTR_SHIFT    14
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_TOP_INTR_MASK        0x00002000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_TOP_INTR_SHIFT       13
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_2_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_RIGHT_INTR_MASK      0x00001000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_RIGHT_INTR_SHIFT     12
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_LEFT_INTR_MASK       0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_LEFT_INTR_SHIFT      11
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_BOTTOM_INTR_MASK     0x00000400
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_BOTTOM_INTR_SHIFT    10
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_TOP_INTR_MASK        0x00000200
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_TOP_INTR_SHIFT       9
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_1_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_RIGHT_INTR_MASK      0x00000100
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_RIGHT_INTR_SHIFT     8
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_LEFT_INTR_MASK       0x00000080
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_LEFT_INTR_SHIFT      7
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_BOTTOM_INTR_MASK     0x00000040
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_BOTTOM_INTR_SHIFT    6
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_TOP_INTR_MASK        0x00000020
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_TOP_INTR_SHIFT       5
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_4_ERR_INTR_MASK         0x00000010
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_4_ERR_INTR_SHIFT        4
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_4_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_3_ERR_INTR_MASK         0x00000008
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_3_ERR_INTR_SHIFT        3
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_3_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_2_ERR_INTR_MASK         0x00000004
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_2_ERR_INTR_SHIFT        2
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_MASK         0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_SHIFT        1
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_SHIFT        0
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_DEFAULT      0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK            0xe0000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT           29

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MDI_1_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_1_BVB_IN_INTR_MASK    0x10000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_1_BVB_IN_INTR_SHIFT   28
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_1_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MDI_1_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_1_IT_READY_INTR_MASK  0x08000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_1_IT_READY_INTR_SHIFT 27
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_1_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: HSCL_1_INTR [26:26] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_1_INTR_MASK          0x04000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_1_INTR_SHIFT         26
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_1_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_MASK    0x02000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_SHIFT   25
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MDI_0_IT_READY_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_IT_READY_INTR_MASK  0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_IT_READY_INTR_SHIFT 24
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved1_MASK            0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved1_SHIFT           21

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MCTF_0_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MCTF_0_INTR_MASK          0x00100000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MCTF_0_INTR_SHIFT         20
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MCTF_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: HSCL_0_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_MASK          0x00080000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_SHIFT         19
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: DNR_1_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_1_ERR_INTR_MASK       0x00040000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_1_ERR_INTR_SHIFT      18
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: DNR_0_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x00020000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      17
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_2_RIGHT_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_RIGHT_INTR_MASK    0x00010000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_RIGHT_INTR_SHIFT   16
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_2_LEFT_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_LEFT_INTR_MASK     0x00008000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_LEFT_INTR_SHIFT    15
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_2_BOTTOM_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_BOTTOM_INTR_MASK   0x00004000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_BOTTOM_INTR_SHIFT  14
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_2_TOP_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_TOP_INTR_MASK      0x00002000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_TOP_INTR_SHIFT     13
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_2_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_1_RIGHT_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_RIGHT_INTR_MASK    0x00001000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_RIGHT_INTR_SHIFT   12
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_1_LEFT_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_LEFT_INTR_MASK     0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_LEFT_INTR_SHIFT    11
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_1_BOTTOM_INTR [10:10] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_BOTTOM_INTR_MASK   0x00000400
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_BOTTOM_INTR_SHIFT  10
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_1_TOP_INTR [09:09] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_TOP_INTR_MASK      0x00000200
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_TOP_INTR_SHIFT     9
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_1_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_0_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_RIGHT_INTR_MASK    0x00000100
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_RIGHT_INTR_SHIFT   8
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_0_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_LEFT_INTR_MASK     0x00000080
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_LEFT_INTR_SHIFT    7
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_0_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_BOTTOM_INTR_MASK   0x00000040
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT  6
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_0_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_TOP_INTR_MASK      0x00000020
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_TOP_INTR_SHIFT     5
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_4_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_4_ERR_INTR_MASK       0x00000010
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_4_ERR_INTR_SHIFT      4
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_4_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_3_ERR_INTR_MASK       0x00000008
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_3_ERR_INTR_SHIFT      3
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_3_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_2_ERR_INTR_MASK       0x00000004
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_2_ERR_INTR_SHIFT      2
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_MASK       0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_SHIFT      1
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_DEFAULT    0x00000001

#endif /* #ifndef BCHP_BVNM_INTR2_0_H__ */

/* End of File */
