;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 100
	SUB #121, 2
	SUB #121, 2
	SLT @13, 0
	SUB #121, 2
	SUB @0, @22
	SUB <0, @2
	SUB #121, 2
	SUB #121, 2
	SLT 210, 20
	SUB -7, <-420
	SUB @121, 106
	SUB #121, 2
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	DJN 0, <-2
	SUB @121, 106
	SUB #12, @200
	ADD @240, 60
	SLT @240, 60
	SUB #12, @200
	ADD @13, 0
	MOV -4, <-20
	MOV -4, <-20
	DJN 0, <-2
	SPL 0, <-2
	JMZ -7, @-420
	JMZ -7, @-420
	ADD 130, 9
	ADD @13, 0
	ADD @13, 0
	DAT #0, <-2
	SUB @0, @22
	ADD 210, 60
	DAT #0, <-2
	SLT 130, 9
	SPL 300, 92
	DJN -1, @-20
	SUB @121, 103
	DAT #0, <-2
	MOV -4, <-20
	MOV -4, <-20
	DJN -1, @-20
