============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 09:46:28 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.352999s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (48.5%)

RUN-1004 : used memory is 268 MB, reserved memory is 245 MB, peak memory is 274 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95537252532224"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95537252532224"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 84920093376512"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 70 trigger nets, 70 data nets.
KIT-1004 : Chipwatcher code = 0100111000001011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=182) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=182) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=182)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=182)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13770/23 useful/useless nets, 11495/12 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 13343/4 useful/useless nets, 12074/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13327/16 useful/useless nets, 12062/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 566 better
SYN-1014 : Optimize round 2
SYN-1032 : 12895/45 useful/useless nets, 11630/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.206165s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (66.1%)

RUN-1004 : used memory is 281 MB, reserved memory is 255 MB, peak memory is 283 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 68 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 13531/2 useful/useless nets, 12273/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 54845, tnet num: 13531, tinst num: 12272, tnode num: 67619, tedge num: 88851.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 317 (3.23), #lev = 7 (1.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 317 (3.23), #lev = 7 (1.58)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 674 instances into 317 LUTs, name keeping = 72%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 531 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.059863s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (50.8%)

RUN-1004 : used memory is 302 MB, reserved memory is 287 MB, peak memory is 424 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.401857s wall, 1.843750s user + 0.078125s system = 1.921875s CPU (56.5%)

RUN-1004 : used memory is 303 MB, reserved memory is 287 MB, peak memory is 424 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (383 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10946 instances
RUN-0007 : 6482 luts, 3479 seqs, 559 mslices, 286 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 12237 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7122 nets have 2 pins
RUN-1001 : 3781 nets have [3 - 5] pins
RUN-1001 : 789 nets have [6 - 10] pins
RUN-1001 : 303 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     229     
RUN-1001 :   No   |  No   |  Yes  |    1489     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     958     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  61   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 83
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10944 instances, 6482 luts, 3479 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-0007 : Cell area utilization is 41%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52060, tnet num: 12235, tinst num: 10944, tnode num: 63801, tedge num: 85170.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.070147s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (64.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.93469e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10944.
PHY-3001 : Level 1 #clusters 1662.
PHY-3001 : End clustering;  0.083411s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (74.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 865397, overlap = 351.156
PHY-3002 : Step(2): len = 780835, overlap = 356.875
PHY-3002 : Step(3): len = 558896, overlap = 465.438
PHY-3002 : Step(4): len = 486556, overlap = 526.531
PHY-3002 : Step(5): len = 396351, overlap = 598.312
PHY-3002 : Step(6): len = 344363, overlap = 649.812
PHY-3002 : Step(7): len = 276556, overlap = 729
PHY-3002 : Step(8): len = 236149, overlap = 769.5
PHY-3002 : Step(9): len = 203410, overlap = 819.562
PHY-3002 : Step(10): len = 186995, overlap = 850.219
PHY-3002 : Step(11): len = 163924, overlap = 907.406
PHY-3002 : Step(12): len = 155427, overlap = 912.938
PHY-3002 : Step(13): len = 142276, overlap = 924.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90621e-06
PHY-3002 : Step(14): len = 159843, overlap = 900.344
PHY-3002 : Step(15): len = 195034, overlap = 774.688
PHY-3002 : Step(16): len = 200312, overlap = 761.781
PHY-3002 : Step(17): len = 203887, overlap = 746.531
PHY-3002 : Step(18): len = 199458, overlap = 738.5
PHY-3002 : Step(19): len = 198652, overlap = 736.688
PHY-3002 : Step(20): len = 192583, overlap = 716.094
PHY-3002 : Step(21): len = 189472, overlap = 689.812
PHY-3002 : Step(22): len = 184806, overlap = 645.781
PHY-3002 : Step(23): len = 182927, overlap = 600.406
PHY-3002 : Step(24): len = 180952, overlap = 637.25
PHY-3002 : Step(25): len = 180679, overlap = 665.312
PHY-3002 : Step(26): len = 177600, overlap = 673.656
PHY-3002 : Step(27): len = 176052, overlap = 671.812
PHY-3002 : Step(28): len = 173732, overlap = 661.844
PHY-3002 : Step(29): len = 172833, overlap = 685.969
PHY-3002 : Step(30): len = 171226, overlap = 709.594
PHY-3002 : Step(31): len = 170389, overlap = 697.156
PHY-3002 : Step(32): len = 167650, overlap = 697.906
PHY-3002 : Step(33): len = 167296, overlap = 689.062
PHY-3002 : Step(34): len = 165856, overlap = 680.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81243e-06
PHY-3002 : Step(35): len = 173453, overlap = 675.062
PHY-3002 : Step(36): len = 190034, overlap = 648.406
PHY-3002 : Step(37): len = 195258, overlap = 605.812
PHY-3002 : Step(38): len = 197699, overlap = 601.344
PHY-3002 : Step(39): len = 198948, overlap = 614.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.62486e-06
PHY-3002 : Step(40): len = 209356, overlap = 597.969
PHY-3002 : Step(41): len = 228711, overlap = 571.969
PHY-3002 : Step(42): len = 240236, overlap = 534.219
PHY-3002 : Step(43): len = 244955, overlap = 505
PHY-3002 : Step(44): len = 242287, overlap = 501.969
PHY-3002 : Step(45): len = 241449, overlap = 502.281
PHY-3002 : Step(46): len = 238802, overlap = 505.906
PHY-3002 : Step(47): len = 237101, overlap = 509.156
PHY-3002 : Step(48): len = 236358, overlap = 500.562
PHY-3002 : Step(49): len = 236583, overlap = 499.312
PHY-3002 : Step(50): len = 236879, overlap = 510.656
PHY-3002 : Step(51): len = 236739, overlap = 505.719
PHY-3002 : Step(52): len = 235897, overlap = 509.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.52497e-05
PHY-3002 : Step(53): len = 248881, overlap = 500.5
PHY-3002 : Step(54): len = 265175, overlap = 448.875
PHY-3002 : Step(55): len = 273094, overlap = 411.562
PHY-3002 : Step(56): len = 276141, overlap = 393.156
PHY-3002 : Step(57): len = 277729, overlap = 389.562
PHY-3002 : Step(58): len = 279315, overlap = 379.5
PHY-3002 : Step(59): len = 279446, overlap = 362.938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.04994e-05
PHY-3002 : Step(60): len = 297076, overlap = 346.281
PHY-3002 : Step(61): len = 314039, overlap = 309.312
PHY-3002 : Step(62): len = 319864, overlap = 300.5
PHY-3002 : Step(63): len = 323137, overlap = 294.594
PHY-3002 : Step(64): len = 325287, overlap = 274.938
PHY-3002 : Step(65): len = 325872, overlap = 274.656
PHY-3002 : Step(66): len = 322877, overlap = 269.938
PHY-3002 : Step(67): len = 322523, overlap = 264.688
PHY-3002 : Step(68): len = 323167, overlap = 258.125
PHY-3002 : Step(69): len = 323348, overlap = 249.375
PHY-3002 : Step(70): len = 322729, overlap = 239.906
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.09989e-05
PHY-3002 : Step(71): len = 342098, overlap = 194.594
PHY-3002 : Step(72): len = 356548, overlap = 185.688
PHY-3002 : Step(73): len = 357366, overlap = 190.594
PHY-3002 : Step(74): len = 359826, overlap = 197.406
PHY-3002 : Step(75): len = 363690, overlap = 193.875
PHY-3002 : Step(76): len = 365171, overlap = 187.938
PHY-3002 : Step(77): len = 360928, overlap = 200.938
PHY-3002 : Step(78): len = 359979, overlap = 208.375
PHY-3002 : Step(79): len = 361130, overlap = 195.438
PHY-3002 : Step(80): len = 361893, overlap = 178.219
PHY-3002 : Step(81): len = 358964, overlap = 157.125
PHY-3002 : Step(82): len = 358395, overlap = 166.094
PHY-3002 : Step(83): len = 359263, overlap = 164.469
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000121998
PHY-3002 : Step(84): len = 372792, overlap = 145
PHY-3002 : Step(85): len = 383354, overlap = 126.094
PHY-3002 : Step(86): len = 385212, overlap = 126.156
PHY-3002 : Step(87): len = 386887, overlap = 134.688
PHY-3002 : Step(88): len = 391070, overlap = 117.094
PHY-3002 : Step(89): len = 393183, overlap = 118.844
PHY-3002 : Step(90): len = 391359, overlap = 120.094
PHY-3002 : Step(91): len = 390589, overlap = 120.812
PHY-3002 : Step(92): len = 390453, overlap = 113.875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000243995
PHY-3002 : Step(93): len = 400488, overlap = 100.156
PHY-3002 : Step(94): len = 406751, overlap = 100.688
PHY-3002 : Step(95): len = 405963, overlap = 96.9688
PHY-3002 : Step(96): len = 406546, overlap = 98.8125
PHY-3002 : Step(97): len = 409350, overlap = 97.0625
PHY-3002 : Step(98): len = 410877, overlap = 87.7812
PHY-3002 : Step(99): len = 409627, overlap = 86.9375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000459699
PHY-3002 : Step(100): len = 416238, overlap = 78.0625
PHY-3002 : Step(101): len = 422287, overlap = 76.5
PHY-3002 : Step(102): len = 424819, overlap = 76.2188
PHY-3002 : Step(103): len = 429012, overlap = 69.5938
PHY-3002 : Step(104): len = 434556, overlap = 70.0312
PHY-3002 : Step(105): len = 440398, overlap = 64.0938
PHY-3002 : Step(106): len = 439896, overlap = 69.0938
PHY-3002 : Step(107): len = 442878, overlap = 70.1562
PHY-3002 : Step(108): len = 448277, overlap = 65.8438
PHY-3002 : Step(109): len = 449922, overlap = 68.3125
PHY-3002 : Step(110): len = 450097, overlap = 73.8438
PHY-3002 : Step(111): len = 450233, overlap = 73.125
PHY-3002 : Step(112): len = 449267, overlap = 71.375
PHY-3002 : Step(113): len = 447152, overlap = 67.125
PHY-3002 : Step(114): len = 445212, overlap = 61.5625
PHY-3002 : Step(115): len = 444060, overlap = 63.3438
PHY-3002 : Step(116): len = 442937, overlap = 62.4375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000906898
PHY-3002 : Step(117): len = 447174, overlap = 59.6875
PHY-3002 : Step(118): len = 450292, overlap = 53.5938
PHY-3002 : Step(119): len = 450833, overlap = 59.8125
PHY-3002 : Step(120): len = 451307, overlap = 60.25
PHY-3002 : Step(121): len = 452609, overlap = 61.8438
PHY-3002 : Step(122): len = 454036, overlap = 66.9375
PHY-3002 : Step(123): len = 453605, overlap = 70.625
PHY-3002 : Step(124): len = 453859, overlap = 67.3125
PHY-3002 : Step(125): len = 454386, overlap = 69.1562
PHY-3002 : Step(126): len = 454564, overlap = 70.5312
PHY-3002 : Step(127): len = 453976, overlap = 74.5938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00156594
PHY-3002 : Step(128): len = 455909, overlap = 67.2188
PHY-3002 : Step(129): len = 457994, overlap = 66.2812
PHY-3002 : Step(130): len = 458381, overlap = 61.8438
PHY-3002 : Step(131): len = 459256, overlap = 68.3438
PHY-3002 : Step(132): len = 460742, overlap = 68.0625
PHY-3002 : Step(133): len = 462567, overlap = 63.0312
PHY-3002 : Step(134): len = 462594, overlap = 66.1875
PHY-3002 : Step(135): len = 462560, overlap = 65.5625
PHY-3002 : Step(136): len = 463139, overlap = 64.6562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018309s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (85.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12237.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605048, over cnt = 1386(3%), over = 7375, worst = 54
PHY-1001 : End global iterations;  0.328185s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (52.4%)

PHY-1001 : Congestion index: top1 = 86.81, top5 = 64.70, top10 = 53.65, top15 = 46.98.
PHY-3001 : End congestion estimation;  0.453052s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (62.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.443734s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (70.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000202154
PHY-3002 : Step(137): len = 498027, overlap = 35.2812
PHY-3002 : Step(138): len = 501335, overlap = 29.7188
PHY-3002 : Step(139): len = 499532, overlap = 27.8438
PHY-3002 : Step(140): len = 498923, overlap = 26.1562
PHY-3002 : Step(141): len = 500850, overlap = 25.1875
PHY-3002 : Step(142): len = 504793, overlap = 26.6562
PHY-3002 : Step(143): len = 503999, overlap = 22.125
PHY-3002 : Step(144): len = 502881, overlap = 23.1875
PHY-3002 : Step(145): len = 502020, overlap = 18.8438
PHY-3002 : Step(146): len = 500422, overlap = 14.5938
PHY-3002 : Step(147): len = 497179, overlap = 14.625
PHY-3002 : Step(148): len = 494084, overlap = 13.6875
PHY-3002 : Step(149): len = 491616, overlap = 15.75
PHY-3002 : Step(150): len = 489697, overlap = 15.7812
PHY-3002 : Step(151): len = 488090, overlap = 15.3438
PHY-3002 : Step(152): len = 487102, overlap = 16.0625
PHY-3002 : Step(153): len = 486108, overlap = 17.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000404308
PHY-3002 : Step(154): len = 487802, overlap = 16.6875
PHY-3002 : Step(155): len = 492574, overlap = 16.4375
PHY-3002 : Step(156): len = 496168, overlap = 16.6875
PHY-3002 : Step(157): len = 496104, overlap = 17.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000808616
PHY-3002 : Step(158): len = 498748, overlap = 18.125
PHY-3002 : Step(159): len = 508114, overlap = 18.4688
PHY-3002 : Step(160): len = 511264, overlap = 17.625
PHY-3002 : Step(161): len = 512353, overlap = 18.7812
PHY-3002 : Step(162): len = 514595, overlap = 18.7188
PHY-3002 : Step(163): len = 515631, overlap = 17.9375
PHY-3002 : Step(164): len = 514753, overlap = 17.5312
PHY-3002 : Step(165): len = 514531, overlap = 17.4375
PHY-3002 : Step(166): len = 515110, overlap = 16.875
PHY-3002 : Step(167): len = 515248, overlap = 16.9375
PHY-3002 : Step(168): len = 514340, overlap = 17.375
PHY-3002 : Step(169): len = 513064, overlap = 19.5625
PHY-3002 : Step(170): len = 512014, overlap = 22.375
PHY-3002 : Step(171): len = 511383, overlap = 23.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00150262
PHY-3002 : Step(172): len = 512849, overlap = 23.0625
PHY-3002 : Step(173): len = 515558, overlap = 23.0938
PHY-3002 : Step(174): len = 518590, overlap = 22.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00300525
PHY-3002 : Step(175): len = 519632, overlap = 23.6562
PHY-3002 : Step(176): len = 523316, overlap = 23.75
PHY-3002 : Step(177): len = 526925, overlap = 22.25
PHY-3002 : Step(178): len = 528458, overlap = 23.2188
PHY-3002 : Step(179): len = 529001, overlap = 23.6875
PHY-3002 : Step(180): len = 529680, overlap = 23.5312
PHY-3002 : Step(181): len = 530619, overlap = 22.8438
PHY-3002 : Step(182): len = 530613, overlap = 22.7812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 126/12237.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 636344, over cnt = 1968(5%), over = 8407, worst = 56
PHY-1001 : End global iterations;  0.371315s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (63.1%)

PHY-1001 : Congestion index: top1 = 70.56, top5 = 57.46, top10 = 50.86, top15 = 46.47.
PHY-3001 : End congestion estimation;  0.520371s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (66.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434598s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (61.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00017021
PHY-3002 : Step(183): len = 529961, overlap = 106.562
PHY-3002 : Step(184): len = 526898, overlap = 92.8125
PHY-3002 : Step(185): len = 521525, overlap = 80.9375
PHY-3002 : Step(186): len = 515115, overlap = 78.625
PHY-3002 : Step(187): len = 510362, overlap = 73.4375
PHY-3002 : Step(188): len = 506006, overlap = 71
PHY-3002 : Step(189): len = 501503, overlap = 65.7188
PHY-3002 : Step(190): len = 497772, overlap = 66.9375
PHY-3002 : Step(191): len = 493960, overlap = 64.4062
PHY-3002 : Step(192): len = 489844, overlap = 61.5
PHY-3002 : Step(193): len = 485107, overlap = 59
PHY-3002 : Step(194): len = 480860, overlap = 66.7812
PHY-3002 : Step(195): len = 477043, overlap = 67.1562
PHY-3002 : Step(196): len = 474531, overlap = 68.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00034042
PHY-3002 : Step(197): len = 477862, overlap = 62.0938
PHY-3002 : Step(198): len = 482042, overlap = 57.6875
PHY-3002 : Step(199): len = 483144, overlap = 54.8125
PHY-3002 : Step(200): len = 484058, overlap = 52.9375
PHY-3002 : Step(201): len = 484570, overlap = 51
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00068084
PHY-3002 : Step(202): len = 487394, overlap = 47.875
PHY-3002 : Step(203): len = 493275, overlap = 47.2812
PHY-3002 : Step(204): len = 499243, overlap = 42.375
PHY-3002 : Step(205): len = 499907, overlap = 41.4688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52060, tnet num: 12235, tinst num: 10944, tnode num: 63801, tedge num: 85170.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 305.78 peak overflow 3.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 171/12237.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615896, over cnt = 2079(5%), over = 7069, worst = 28
PHY-1001 : End global iterations;  0.461238s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (91.5%)

PHY-1001 : Congestion index: top1 = 62.61, top5 = 51.99, top10 = 46.33, top15 = 42.88.
PHY-1001 : End incremental global routing;  0.589173s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (92.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.440429s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (42.6%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10834 has valid locations, 51 needs to be replaced
PHY-3001 : design contains 10988 instances, 6504 luts, 3501 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 503887
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10344/12281.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 620056, over cnt = 2095(5%), over = 7110, worst = 28
PHY-1001 : End global iterations;  0.080642s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (38.8%)

PHY-1001 : Congestion index: top1 = 62.82, top5 = 52.01, top10 = 46.39, top15 = 42.96.
PHY-3001 : End congestion estimation;  0.228854s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (75.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52236, tnet num: 12279, tinst num: 10988, tnode num: 64043, tedge num: 85434.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.260752s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (55.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(206): len = 503498, overlap = 0
PHY-3002 : Step(207): len = 503413, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10355/12281.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 619264, over cnt = 2098(5%), over = 7109, worst = 28
PHY-1001 : End global iterations;  0.079639s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (39.2%)

PHY-1001 : Congestion index: top1 = 62.76, top5 = 52.06, top10 = 46.42, top15 = 42.99.
PHY-3001 : End congestion estimation;  0.240686s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (71.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.473707s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (79.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00113678
PHY-3002 : Step(208): len = 503341, overlap = 41.6875
PHY-3002 : Step(209): len = 503358, overlap = 41.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00227357
PHY-3002 : Step(210): len = 503465, overlap = 41.7188
PHY-3002 : Step(211): len = 503465, overlap = 41.7188
PHY-3001 : Final: Len = 503465, Over = 41.7188
PHY-3001 : End incremental placement;  2.530508s wall, 1.578125s user + 0.078125s system = 1.656250s CPU (65.5%)

OPT-1001 : Total overflow 307.47 peak overflow 3.69
OPT-1001 : End high-fanout net optimization;  3.830738s wall, 2.453125s user + 0.078125s system = 2.531250s CPU (66.1%)

OPT-1001 : Current memory(MB): used = 530, reserve = 512, peak = 541.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10359/12281.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 619152, over cnt = 2089(5%), over = 7016, worst = 28
PHY-1002 : len = 650424, over cnt = 1451(4%), over = 3721, worst = 19
PHY-1002 : len = 669824, over cnt = 761(2%), over = 1894, worst = 19
PHY-1002 : len = 682160, over cnt = 332(0%), over = 856, worst = 16
PHY-1002 : len = 689760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.764697s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (79.7%)

PHY-1001 : Congestion index: top1 = 53.08, top5 = 46.36, top10 = 42.87, top15 = 40.54.
OPT-1001 : End congestion update;  0.921001s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (78.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.364135s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (60.1%)

OPT-0007 : Start: WNS -3545 TNS -118001 NUM_FEPS 282
OPT-0007 : Iter 1: improved WNS -3545 TNS -116701 NUM_FEPS 282 with 33 cells processed and 1400 slack improved
OPT-0007 : Iter 2: improved WNS -3545 TNS -116501 NUM_FEPS 282 with 6 cells processed and 200 slack improved
OPT-0007 : Iter 3: improved WNS -3545 TNS -116501 NUM_FEPS 282 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.303098s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (71.9%)

OPT-1001 : Current memory(MB): used = 530, reserve = 512, peak = 541.
OPT-1001 : End physical optimization;  6.277099s wall, 4.125000s user + 0.109375s system = 4.234375s CPU (67.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6504 LUT to BLE ...
SYN-4008 : Packed 6504 LUT and 1249 SEQ to BLE.
SYN-4003 : Packing 2252 remaining SEQ's ...
SYN-4005 : Packed 1661 SEQ with LUT/SLICE
SYN-4006 : 3725 single LUT's are left
SYN-4006 : 591 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7095/8666 primitive instances ...
PHY-3001 : End packing;  0.499578s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (53.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4881 instances
RUN-1001 : 2371 mslices, 2370 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11224 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5851 nets have 2 pins
RUN-1001 : 3908 nets have [3 - 5] pins
RUN-1001 : 862 nets have [6 - 10] pins
RUN-1001 : 333 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 4879 instances, 4741 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : After packing: Len = 514192, Over = 110.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5780/11224.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 672432, over cnt = 1293(3%), over = 1996, worst = 9
PHY-1002 : len = 677896, over cnt = 715(2%), over = 982, worst = 8
PHY-1002 : len = 685936, over cnt = 225(0%), over = 289, worst = 3
PHY-1002 : len = 688208, over cnt = 70(0%), over = 83, worst = 3
PHY-1002 : len = 689240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.802998s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (75.9%)

PHY-1001 : Congestion index: top1 = 52.35, top5 = 46.36, top10 = 42.69, top15 = 40.21.
PHY-3001 : End congestion estimation;  1.013564s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (80.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48870, tnet num: 11222, tinst num: 4879, tnode num: 58001, tedge num: 82531.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.394938s wall, 0.984375s user + 0.046875s system = 1.031250s CPU (73.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.33172e-05
PHY-3002 : Step(212): len = 505093, overlap = 116.5
PHY-3002 : Step(213): len = 498123, overlap = 116.25
PHY-3002 : Step(214): len = 494340, overlap = 119
PHY-3002 : Step(215): len = 491528, overlap = 125.25
PHY-3002 : Step(216): len = 489630, overlap = 135.5
PHY-3002 : Step(217): len = 488201, overlap = 136.25
PHY-3002 : Step(218): len = 487769, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126634
PHY-3002 : Step(219): len = 493671, overlap = 117.5
PHY-3002 : Step(220): len = 499712, overlap = 101.75
PHY-3002 : Step(221): len = 502098, overlap = 101.5
PHY-3002 : Step(222): len = 504406, overlap = 101.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000253269
PHY-3002 : Step(223): len = 510109, overlap = 94.5
PHY-3002 : Step(224): len = 518945, overlap = 87
PHY-3002 : Step(225): len = 524916, overlap = 84.25
PHY-3002 : Step(226): len = 522335, overlap = 86.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.891701s wall, 0.078125s user + 0.687500s system = 0.765625s CPU (85.9%)

PHY-3001 : Trial Legalized: Len = 566395
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 802/11224.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696936, over cnt = 1678(4%), over = 2692, worst = 7
PHY-1002 : len = 706528, over cnt = 957(2%), over = 1399, worst = 7
PHY-1002 : len = 717680, over cnt = 300(0%), over = 430, worst = 6
PHY-1002 : len = 722832, over cnt = 35(0%), over = 45, worst = 3
PHY-1002 : len = 723368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.077448s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (78.3%)

PHY-1001 : Congestion index: top1 = 51.27, top5 = 46.07, top10 = 42.88, top15 = 40.64.
PHY-3001 : End congestion estimation;  1.312098s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (72.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.463456s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (53.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00017943
PHY-3002 : Step(227): len = 548915, overlap = 13.75
PHY-3002 : Step(228): len = 540802, overlap = 26.5
PHY-3002 : Step(229): len = 532825, overlap = 37.75
PHY-3002 : Step(230): len = 527252, overlap = 46.75
PHY-3002 : Step(231): len = 524072, overlap = 49.75
PHY-3002 : Step(232): len = 522520, overlap = 53.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000358859
PHY-3002 : Step(233): len = 528814, overlap = 50.5
PHY-3002 : Step(234): len = 532469, overlap = 49
PHY-3002 : Step(235): len = 535535, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000717719
PHY-3002 : Step(236): len = 540994, overlap = 43.25
PHY-3002 : Step(237): len = 549492, overlap = 40.5
PHY-3002 : Step(238): len = 553599, overlap = 42.25
PHY-3002 : Step(239): len = 554610, overlap = 43
PHY-3002 : Step(240): len = 555701, overlap = 40.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011058s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (141.3%)

PHY-3001 : Legalized: Len = 570329, Over = 0
PHY-3001 : Spreading special nets. 36 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029834s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 50 instances has been re-located, deltaX = 5, deltaY = 30, maxDist = 1.
PHY-3001 : Final: Len = 571031, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48870, tnet num: 11222, tinst num: 4879, tnode num: 58001, tedge num: 82531.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.048118s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (76.0%)

RUN-1004 : used memory is 506 MB, reserved memory is 502 MB, peak memory is 552 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2296/11224.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709720, over cnt = 1563(4%), over = 2428, worst = 7
PHY-1002 : len = 717416, over cnt = 852(2%), over = 1196, worst = 7
PHY-1002 : len = 724584, over cnt = 396(1%), over = 564, worst = 5
PHY-1002 : len = 728744, over cnt = 174(0%), over = 255, worst = 5
PHY-1002 : len = 732464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.035840s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (70.9%)

PHY-1001 : Congestion index: top1 = 49.76, top5 = 44.48, top10 = 41.32, top15 = 39.18.
PHY-1001 : End incremental global routing;  1.241110s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (71.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.458465s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (75.0%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4774 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 4887 instances, 4749 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 573384
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10290/11232.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 735264, over cnt = 30(0%), over = 35, worst = 3
PHY-1002 : len = 735328, over cnt = 21(0%), over = 23, worst = 2
PHY-1002 : len = 735536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.305060s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (71.7%)

PHY-1001 : Congestion index: top1 = 49.78, top5 = 44.54, top10 = 41.38, top15 = 39.29.
PHY-3001 : End congestion estimation;  0.533600s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (67.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48966, tnet num: 11230, tinst num: 4887, tnode num: 58121, tedge num: 82671.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.081475s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (72.2%)

RUN-1004 : used memory is 508 MB, reserved memory is 489 MB, peak memory is 559 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.565090s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (67.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(241): len = 572281, overlap = 0
PHY-3002 : Step(242): len = 572036, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10281/11232.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 733480, over cnt = 19(0%), over = 25, worst = 4
PHY-1002 : len = 733680, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 733680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.300993s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (51.9%)

PHY-1001 : Congestion index: top1 = 49.81, top5 = 44.52, top10 = 41.35, top15 = 39.22.
PHY-3001 : End congestion estimation;  0.524147s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (65.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.471535s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (72.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000200066
PHY-3002 : Step(243): len = 572001, overlap = 0.5
PHY-3002 : Step(244): len = 572017, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004000s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 571982, Over = 0
PHY-3001 : End spreading;  0.027066s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.7%)

PHY-3001 : Final: Len = 571982, Over = 0
PHY-3001 : End incremental placement;  3.384310s wall, 2.265625s user + 0.000000s system = 2.265625s CPU (66.9%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.386729s wall, 3.656250s user + 0.046875s system = 3.703125s CPU (68.7%)

OPT-1001 : Current memory(MB): used = 564, reserve = 553, peak = 566.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10286/11232.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 733800, over cnt = 14(0%), over = 20, worst = 5
PHY-1002 : len = 733880, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 733944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.306404s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (76.5%)

PHY-1001 : Congestion index: top1 = 49.76, top5 = 44.48, top10 = 41.33, top15 = 39.22.
OPT-1001 : End congestion update;  0.519662s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (78.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.450707s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (62.4%)

OPT-0007 : Start: WNS -3361 TNS -106674 NUM_FEPS 136
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4784 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4887 instances, 4749 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 588053, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029634s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.7%)

PHY-3001 : 20 instances has been re-located, deltaX = 7, deltaY = 17, maxDist = 3.
PHY-3001 : Final: Len = 588665, Over = 0
PHY-3001 : End incremental legalization;  0.226401s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (62.1%)

OPT-0007 : Iter 1: improved WNS -3255 TNS -63498 NUM_FEPS 97 with 111 cells processed and 33064 slack improved
OPT-0007 : Iter 2: improved WNS -3255 TNS -63498 NUM_FEPS 97 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.344748s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (70.9%)

OPT-1001 : Current memory(MB): used = 564, reserve = 553, peak = 566.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.380319s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (61.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9889/11232.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 749960, over cnt = 97(0%), over = 126, worst = 3
PHY-1002 : len = 750320, over cnt = 28(0%), over = 33, worst = 3
PHY-1002 : len = 750544, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 750632, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 750640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.561195s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (61.3%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 44.62, top10 = 41.47, top15 = 39.40.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437010s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (64.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3255 TNS -64418 NUM_FEPS 105
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.517241
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3255ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3211ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11232 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11232 nets
OPT-1001 : End physical optimization;  9.596444s wall, 6.500000s user + 0.078125s system = 6.578125s CPU (68.5%)

RUN-1003 : finish command "place" in  31.139234s wall, 18.375000s user + 1.859375s system = 20.234375s CPU (65.0%)

RUN-1004 : used memory is 470 MB, reserved memory is 450 MB, peak memory is 566 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.151568s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (111.3%)

RUN-1004 : used memory is 470 MB, reserved memory is 452 MB, peak memory is 566 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4889 instances
RUN-1001 : 2375 mslices, 2374 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11232 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5845 nets have 2 pins
RUN-1001 : 3909 nets have [3 - 5] pins
RUN-1001 : 870 nets have [6 - 10] pins
RUN-1001 : 332 nets have [11 - 20] pins
RUN-1001 : 257 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48966, tnet num: 11230, tinst num: 4887, tnode num: 58121, tedge num: 82671.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2375 mslices, 2374 lslices, 100 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 714248, over cnt = 1597(4%), over = 2554, worst = 7
PHY-1002 : len = 723800, over cnt = 907(2%), over = 1296, worst = 7
PHY-1002 : len = 733976, over cnt = 320(0%), over = 422, worst = 5
PHY-1002 : len = 739432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.834895s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (29.9%)

PHY-1001 : Congestion index: top1 = 50.80, top5 = 44.90, top10 = 41.44, top15 = 39.16.
PHY-1001 : End global routing;  1.045493s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (38.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 563, reserve = 551, peak = 566.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 814, reserve = 805, peak = 814.
PHY-1001 : End build detailed router design. 2.837427s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (55.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 142088, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.460773s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (59.9%)

PHY-1001 : Current memory(MB): used = 850, reserve = 841, peak = 850.
PHY-1001 : End phase 1; 1.466297s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (59.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.02998e+06, over cnt = 938(0%), over = 942, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 857, reserve = 848, peak = 857.
PHY-1001 : End initial routed; 29.727354s wall, 15.656250s user + 0.187500s system = 15.843750s CPU (53.3%)

PHY-1001 : Update timing.....
PHY-1001 : 295/10486(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.612   |  -766.001  |  370  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.703072s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (61.5%)

PHY-1001 : Current memory(MB): used = 869, reserve = 860, peak = 869.
PHY-1001 : End phase 2; 31.430500s wall, 16.703125s user + 0.187500s system = 16.890625s CPU (53.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -3.519ns STNS -763.787ns FEP 368.
PHY-1001 : End OPT Iter 1; 0.144160s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (75.9%)

PHY-1022 : len = 2.03014e+06, over cnt = 951(0%), over = 955, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.285650s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (65.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.00283e+06, over cnt = 255(0%), over = 255, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.202727s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (80.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.99792e+06, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.434441s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (79.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.99817e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.152794s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (71.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.9982e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.133884s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (46.7%)

PHY-1001 : Update timing.....
PHY-1001 : 298/10486(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.519   |  -765.539  |  373  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.663598s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (67.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 276 feed throughs used by 170 nets
PHY-1001 : End commit to database; 1.285766s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (79.0%)

PHY-1001 : Current memory(MB): used = 940, reserve = 934, peak = 940.
PHY-1001 : End phase 3; 5.350199s wall, 3.812500s user + 0.078125s system = 3.890625s CPU (72.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 17 pins with SWNS -3.390ns STNS -764.177ns FEP 372.
PHY-1001 : End OPT Iter 1; 0.182900s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (76.9%)

PHY-1022 : len = 1.9983e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.317458s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (78.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.390ns, -764.177ns, 372}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.99823e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.106775s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (58.5%)

PHY-1001 : Update timing.....
PHY-1001 : 298/10486(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.390   |  -765.170  |  373  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.720783s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (75.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 277 feed throughs used by 171 nets
PHY-1001 : End commit to database; 1.287658s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (59.5%)

PHY-1001 : Current memory(MB): used = 947, reserve = 941, peak = 947.
PHY-1001 : End phase 4; 3.460345s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (70.0%)

PHY-1003 : Routed, final wirelength = 1.99823e+06
PHY-1001 : Current memory(MB): used = 950, reserve = 944, peak = 950.
PHY-1001 : End export database. 0.046175s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (67.7%)

PHY-1001 : End detail routing;  44.842408s wall, 25.484375s user + 0.312500s system = 25.796875s CPU (57.5%)

RUN-1003 : finish command "route" in  47.354734s wall, 26.812500s user + 0.343750s system = 27.156250s CPU (57.3%)

RUN-1004 : used memory is 890 MB, reserved memory is 879 MB, peak memory is 950 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8613   out of  19600   43.94%
#reg                     3638   out of  19600   18.56%
#le                      9196
  #lut only              5558   out of   9196   60.44%
  #reg only               583   out of   9196    6.34%
  #lut&reg               3055   out of   9196   33.22%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1715
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    253
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    236
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               224
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 81
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9196   |7768    |845     |3650    |32      |3       |
|  ISP                               |AHBISP                                        |1358   |745     |339     |780     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |580    |262     |145     |339     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |67     |26      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |3      |1       |0       |3       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |67     |25      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |1       |0       |6       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |73     |30      |18      |48      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |7       |0       |8       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |65     |33      |18      |35      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |0       |0       |4       |2       |0       |
|    u_bypass                        |bypass                                        |136    |96      |40      |39      |0       |0       |
|    u_demosaic                      |demosaic                                      |428    |202     |142     |279     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |103    |37      |31      |74      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |78     |33      |27      |48      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |78     |39      |27      |51      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |91     |49      |33      |72      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |12     |12      |0       |8       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |8      |8       |0       |2       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |15     |11      |4       |5       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |6      |6       |0       |3       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |9      |5       |4       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |20     |20      |0       |12      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |36     |36      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |35     |14      |0       |33      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |13     |13      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |144    |75      |18      |111     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |11     |10      |0       |11      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |34     |18      |0       |34      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |39     |23      |0       |39      |0       |0       |
|  kb                                |Keyboard                                      |110    |94      |16      |50      |0       |0       |
|  sd_reader                         |sd_reader                                     |668    |570     |94      |318     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |303    |265     |34      |153     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |790    |585     |121     |399     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |409    |253     |75      |273     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |154    |91      |21      |119     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |16     |16      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |23      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |28      |0       |37      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |166    |97      |30      |126     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |31     |6       |0       |31      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |26      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |31      |0       |36      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |381    |332     |46      |126     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |56     |44      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |79     |79      |0       |16      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |45     |38      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |110    |92      |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |91     |79      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5033   |4966    |51      |1362    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |157    |90      |65      |27      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |777    |516     |131     |504     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |777    |516     |131     |504     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |380    |261     |0       |361     |0       |0       |
|        reg_inst                    |register                                      |378    |260     |0       |359     |0       |0       |
|        tap_inst                    |tap                                           |2      |1       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                       |397    |255     |131     |143     |0       |0       |
|        bus_inst                    |bus_top                                       |199    |123     |74      |57      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |16     |10      |6       |8       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |91     |55      |34      |23      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |90     |56      |34      |24      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |113    |84      |29      |55      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5800  
    #2          2       2336  
    #3          3       921   
    #4          4       652   
    #5        5-10      941   
    #6        11-50     497   
    #7       51-100      19   
    #8       101-500     5    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.424599s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (113.0%)

RUN-1004 : used memory is 891 MB, reserved memory is 881 MB, peak memory is 950 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48966, tnet num: 11230, tinst num: 4887, tnode num: 58121, tedge num: 82671.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: e019e8fd3ba3bfafd5252c6c42fdc554199292290d1308180b6fd2443d583aad -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4887
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11232, pip num: 128753
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 277
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3187 valid insts, and 347996 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110111000100111000001011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.186425s wall, 92.640625s user + 1.109375s system = 93.750000s CPU (515.5%)

RUN-1004 : used memory is 956 MB, reserved memory is 955 MB, peak memory is 1124 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_094628.log"
