v 20180521 2
P 100 10400 400 10400 1 0 0
{
T 300 10450 5 8 1 1 0 6 1
pinnumber=A6
T 300 10350 5 8 0 1 0 8 1
pinseq=1
T 450 10400 9 10 1 1 0 0 1
pinlabel=SR_VLX
T 450 10400 5 8 0 1 0 2 1
pintype=out
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=A7
T 300 6850 5 8 0 1 0 8 1
pinseq=2
T 450 6900 9 10 1 1 0 0 1
pinlabel=SR_PVSS
T 450 6900 5 8 0 1 0 2 1
pintype=out
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=B6
T 300 6450 5 8 0 1 0 8 1
pinseq=3
T 450 6500 9 10 1 1 0 0 1
pinlabel=PMU_AVSS
T 450 6500 5 8 0 1 0 2 1
pintype=io
}
P 4400 11200 4100 11200 1 0 0
{
T 4200 11250 5 8 1 1 0 0 1
pinnumber=B7
T 4200 11150 5 8 0 1 0 2 1
pinseq=4
T 4050 11200 9 10 1 1 0 6 1
pinlabel=SR_VBAT5V
T 4050 11200 5 8 0 1 0 8 1
pintype=pwr
}
P 100 11200 400 11200 1 0 0
{
T 300 11250 5 8 1 1 0 6 1
pinnumber=C5
T 300 11150 5 8 0 1 0 8 1
pinseq=5
T 450 11200 9 10 1 1 0 0 1
pinlabel=SYS_VDDIO
T 450 11200 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 10800 4100 10800 1 0 0
{
T 4200 10850 5 8 1 1 0 0 1
pinnumber=C6
T 4200 10750 5 8 0 1 0 2 1
pinseq=6
T 4050 10800 9 10 1 1 0 6 1
pinlabel=VOUT_CLDO
T 4050 10800 5 8 0 1 0 8 1
pintype=out
}
P 100 12400 400 12400 1 0 0
{
T 300 12450 5 8 1 1 0 6 1
pinnumber=C7
T 300 12350 5 8 0 1 0 8 1
pinseq=7
T 450 12400 9 10 1 1 0 0 1
pinlabel=LDO_VDD15V
T 450 12400 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 12400 4100 12400 1 0 0
{
T 4200 12450 5 8 1 1 0 0 1
pinnumber=D3
T 4200 12350 5 8 0 1 0 2 1
pinseq=8
T 4050 12400 9 10 1 1 0 6 1
pinlabel=VDDC
T 4050 12400 5 8 0 1 0 8 1
pintype=pwr
}
P 100 5200 400 5200 1 0 0
{
T 300 5250 5 8 1 1 0 6 1
pinnumber=D4
T 300 5150 5 8 0 1 0 8 1
pinseq=9
T 450 5200 9 10 1 1 0 0 1
pinlabel=VSSC
T 450 5200 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 10400 4100 10400 1 0 0
{
T 4200 10450 5 8 1 1 0 0 1
pinnumber=D6
T 4200 10350 5 8 0 1 0 2 1
pinseq=10
T 4050 10400 9 10 1 1 0 6 1
pinlabel=VOUT_LNLDO
T 4050 10400 5 8 0 1 0 8 1
pintype=out
}
P 4400 9600 4100 9600 1 0 0
{
T 4200 9650 5 8 1 1 0 0 1
pinnumber=E2
T 4200 9550 5 8 0 1 0 2 1
pinseq=11
T 4050 9600 9 10 1 1 0 6 1
pinlabel=VDD_1P2
T 4050 9600 5 8 0 1 0 8 1
pintype=pwr
}
P 100 4400 400 4400 1 0 0
{
T 300 4450 5 8 1 1 0 6 1
pinnumber=E3
T 300 4750 5 8 0 1 0 8 1
pinseq=12
T 450 4400 9 10 1 1 0 0 1
pinlabel=VSS
T 450 4800 5 8 0 1 0 2 1
pintype=pwr
}
P 100 400 400 400 1 0 0
{
T 300 450 5 8 1 1 0 6 1
pinnumber=E6
T 300 350 5 8 0 1 0 8 1
pinseq=13
T 450 400 9 10 1 1 0 0 1
pinlabel=GND
T 450 400 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 10000 4100 10000 1 0 0
{
T 4200 10050 5 8 1 1 0 0 1
pinnumber=E7
T 4200 9950 5 8 0 1 0 2 1
pinseq=14
T 4050 10000 9 10 1 1 0 6 1
pinlabel=VOUT_3P3
T 4050 10000 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 9200 4100 9200 1 0 0
{
T 4200 9250 5 8 1 1 0 0 1
pinnumber=F1
T 4200 9150 5 8 0 1 0 2 1
pinseq=15
T 4050 9200 9 10 1 1 0 6 1
pinlabel=VDD_1P2
T 4050 9200 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 8800 4100 8800 1 0 0
{
T 4200 8850 5 8 1 1 0 0 1
pinnumber=F2
T 4200 8750 5 8 0 1 0 2 1
pinseq=16
T 4050 8800 9 10 1 1 0 6 1
pinlabel=VDD_1P2
T 4050 8800 5 8 0 1 0 8 1
pintype=pwr
}
P 100 8400 400 8400 1 0 0
{
T 300 8450 5 8 1 1 0 6 1
pinnumber=F5
T 300 8350 5 8 0 1 0 8 1
pinseq=17
T 450 8400 9 10 1 1 0 0 1
pinlabel=LPO_IN
T 450 8400 5 8 0 1 0 2 1
pintype=in
}
P 100 12000 400 12000 1 0 0
{
T 300 12050 5 8 1 1 0 6 1
pinnumber=F7
T 300 11950 5 8 0 1 0 8 1
pinseq=18
T 450 12000 9 10 1 1 0 0 1
pinlabel=LDO_VBAT5V
T 450 12000 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 8400 4100 8400 1 0 0
{
T 4200 8450 5 8 1 1 0 0 1
pinnumber=G1
T 4200 8350 5 8 0 1 0 2 1
pinseq=19
T 4050 8400 9 10 1 1 0 6 1
pinlabel=VDD_1P2
T 4050 8400 5 8 0 1 0 8 1
pintype=pwr
}
P 100 4000 400 4000 1 0 0
{
T 300 4050 5 8 1 1 0 6 1
pinnumber=G2
T 300 4350 5 8 0 1 0 8 1
pinseq=20
T 450 4000 9 10 1 1 0 0 1
pinlabel=VSS
T 450 4800 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 12000 4100 12000 1 0 0
{
T 4200 12050 5 8 1 1 0 0 1
pinnumber=G4
T 4200 11950 5 8 0 1 0 2 1
pinseq=21
T 4050 12000 9 10 1 1 0 6 1
pinlabel=VDDC
T 4050 12000 5 8 0 1 0 8 1
pintype=pwr
}
P 100 9500 400 9500 1 0 0
{
T 300 9550 5 8 1 1 0 6 1
pinnumber=G6
T 300 9450 5 8 0 1 0 8 1
pinseq=22
T 450 9500 9 10 1 1 0 0 1
pinlabel=WL_REG_ON
T 450 9500 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 11600 4100 11600 1 0 0
{
T 4200 11650 5 8 1 1 0 0 1
pinnumber=H1
T 4200 11550 5 8 0 1 0 2 1
pinseq=23
T 4050 11600 9 10 1 1 0 6 1
pinlabel=VDDB_PA
T 4050 11600 5 8 0 1 0 8 1
pintype=pwr
}
P 100 3600 400 3600 1 0 0
{
T 300 3650 5 8 1 1 0 6 1
pinnumber=H2
T 300 3950 5 8 0 1 0 8 1
pinseq=24
T 450 3600 9 10 1 1 0 0 1
pinlabel=VSS
T 450 4000 5 8 0 1 0 2 1
pintype=pwr
}
P 100 3200 400 3200 1 0 0
{
T 300 3250 5 8 1 1 0 6 1
pinnumber=H3
T 300 3550 5 8 0 1 0 8 1
pinseq=25
T 450 3200 9 10 1 1 0 0 1
pinlabel=VSS
T 450 4000 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2800 400 2800 1 0 0
{
T 300 2850 5 8 1 1 0 6 1
pinnumber=H4
T 300 3150 5 8 0 1 0 8 1
pinseq=26
T 450 2800 9 10 1 1 0 0 1
pinlabel=WLRF_AFE_GND
T 450 3200 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 4800 4100 4800 1 0 0
{
T 4200 4850 5 8 1 1 0 0 1
pinnumber=H6
T 4200 4750 5 8 0 1 0 2 1
pinseq=27
T 4050 4800 9 10 1 1 0 6 1
pinlabel=GPIO_1
T 4050 4800 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 2400 4100 2400 1 0 0
{
T 4200 2450 5 8 1 1 0 0 1
pinnumber=H7
T 4200 2350 5 8 0 1 0 2 1
pinseq=28
T 4050 2400 9 10 1 1 0 6 1
pinlabel=SDIO_DATA_1
T 4050 2400 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 1200 4100 1200 1 0 0
{
T 4200 1250 5 8 1 1 0 0 1
pinnumber=J1
T 4200 1150 5 8 0 1 0 2 1
pinseq=29
T 4050 1200 9 10 1 1 0 6 1
pinlabel=WLRF_2G_eLG
T 4050 1200 5 8 0 1 0 8 1
pintype=pwr
}
P 100 1200 400 1200 1 0 0
{
T 300 1250 5 8 1 1 0 6 1
pinnumber=J2
T 300 1150 5 8 0 1 0 8 1
pinseq=30
T 450 1200 9 10 1 1 0 0 1
pinlabel=WLRF_LNA_GND
T 450 1200 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 800 4100 800 1 0 0
{
T 4200 850 5 8 1 1 0 0 1
pinnumber=J3
T 4200 750 5 8 0 1 0 2 1
pinseq=31
T 4050 800 9 10 1 1 0 6 1
pinlabel=WLRF_GPIO
T 4050 800 5 8 0 1 0 8 1
pintype=pwr
}
P 100 4800 400 4800 1 0 0
{
T 300 4850 5 8 1 1 0 6 1
pinnumber=J5
T 300 4750 5 8 0 1 0 8 1
pinseq=32
T 450 4800 9 10 1 1 0 0 1
pinlabel=VSSC
T 450 4800 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 5200 4100 5200 1 0 0
{
T 4200 5250 5 8 1 1 0 0 1
pinnumber=J6
T 4200 5150 5 8 0 1 0 2 1
pinseq=33
T 4050 5200 9 10 1 1 0 6 1
pinlabel=GPIO_0
T 4050 5200 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 1600 4100 1600 1 0 0
{
T 4200 1650 5 8 1 1 0 0 1
pinnumber=J7
T 4200 1550 5 8 0 1 0 2 1
pinseq=34
T 4050 1600 9 10 1 1 0 6 1
pinlabel=SDIO_DATA_3
T 4050 1600 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 400 4100 400 1 0 0
{
T 4200 450 5 8 1 1 0 0 1
pinnumber=K1
T 4200 350 5 8 0 1 0 2 1
pinseq=35
T 4050 400 9 10 1 1 0 6 1
pinlabel=WLRF_2G_RF
T 4050 400 5 8 0 1 0 8 1
pintype=pwr
}
P 100 800 400 800 1 0 0
{
T 300 850 5 8 1 1 0 6 1
pinnumber=K2
T 300 750 5 8 0 1 0 8 1
pinseq=36
T 450 800 9 10 1 1 0 0 1
pinlabel=WLRF_GENERAL_GND
T 450 800 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 4000 4100 4000 1 0 0
{
T 4200 4050 5 8 1 1 0 0 1
pinnumber=K4
T 4200 3950 5 8 0 1 0 2 1
pinseq=37
T 4050 4000 9 10 1 1 0 6 1
pinlabel=GPIO_3
T 4050 4000 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 3600 4100 3600 1 0 0
{
T 4200 3650 5 8 1 1 0 0 1
pinnumber=K5
T 4200 3550 5 8 0 1 0 2 1
pinseq=38
T 4050 3600 9 10 1 1 0 6 1
pinlabel=GPIO_4
T 4050 3600 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 2800 4100 2800 1 0 0
{
T 4200 2850 5 8 1 1 0 0 1
pinnumber=K6
T 4200 2750 5 8 0 1 0 2 1
pinseq=39
T 4050 2800 9 10 1 1 0 6 1
pinlabel=SDIO_DATA_0
T 4050 2800 5 8 0 1 0 8 1
pintype=pwr
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=L2
T 300 1550 5 8 0 1 0 8 1
pinseq=40
T 450 1600 9 10 1 1 0 0 1
pinlabel=WLRF_PA_GND
T 450 1600 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2000 400 2000 1 0 0
{
T 300 2050 5 8 1 1 0 6 1
pinnumber=L3
T 300 1950 5 8 0 1 0 8 1
pinseq=41
T 450 2000 9 10 1 1 0 0 1
pinlabel=WLRF_VCO_GND
T 450 2000 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2400 400 2400 1 0 0
{
T 300 2450 5 8 1 1 0 6 1
pinnumber=L4
T 300 2350 5 8 0 1 0 8 1
pinseq=42
T 450 2400 9 10 1 1 0 0 1
pinlabel=WLRF_XTAL_GND
T 450 2400 5 8 0 1 0 2 1
pintype=pwr
}
P 4400 4400 4100 4400 1 0 0
{
T 4200 4450 5 8 1 1 0 0 1
pinnumber=L5
T 4200 4350 5 8 0 1 0 2 1
pinseq=43
T 4050 4400 9 10 1 1 0 6 1
pinlabel=GPIO_2
T 4050 4400 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 3200 4100 3200 1 0 0
{
T 4200 3250 5 8 1 1 0 0 1
pinnumber=L6
T 4200 3150 5 8 0 1 0 2 1
pinseq=44
T 4050 3200 9 10 1 1 0 6 1
pinlabel=SDIO_CMD
T 4050 3200 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 2000 4100 2000 1 0 0
{
T 4200 2050 5 8 1 1 0 0 1
pinnumber=L7
T 4200 1950 5 8 0 1 0 2 1
pinseq=45
T 4050 2000 9 10 1 1 0 6 1
pinlabel=SDIO_DATA_2
T 4050 2000 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 8000 4100 8000 1 0 0
{
T 4200 8050 5 8 1 1 0 0 1
pinnumber=M1
T 4200 7950 5 8 0 1 0 2 1
pinseq=46
T 4050 8000 9 10 1 1 0 6 1
pinlabel=WLRF_PA_VDD
T 4050 8000 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 7600 4100 7600 1 0 0
{
T 4200 7650 5 8 1 1 0 0 1
pinnumber=M2
T 4200 7550 5 8 0 1 0 2 1
pinseq=47
T 4050 7600 9 10 1 1 0 6 1
pinlabel=WLRF_VDD_1P35
T 4050 7600 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 7200 4100 7200 1 0 0
{
T 4200 7250 5 8 1 1 0 0 1
pinnumber=M3
T 4200 7150 5 8 0 1 0 2 1
pinseq=48
T 4050 7200 9 10 1 1 0 6 1
pinlabel=WLRF_XTAL_VDD1P2
T 4050 7200 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 6800 4100 6800 1 0 0
{
T 4200 6850 5 8 1 1 0 0 1
pinnumber=M4
T 4200 6750 5 8 0 1 0 2 1
pinseq=49
T 4050 6800 9 10 1 1 0 6 1
pinlabel=WLRF_XTAL_XOP
T 4050 6800 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 6400 4100 6400 1 0 0
{
T 4200 6450 5 8 1 1 0 0 1
pinnumber=M5
T 4200 6350 5 8 0 1 0 2 1
pinseq=50
T 4050 6400 9 10 1 1 0 6 1
pinlabel=WLRF_XTAL_XON
T 4050 6400 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 6000 4100 6000 1 0 0
{
T 4200 6050 5 8 1 1 0 0 1
pinnumber=M6
T 4200 5950 5 8 0 1 0 2 1
pinseq=51
T 4050 6000 9 10 1 1 0 6 1
pinlabel=CLK_REQ
T 4050 6000 5 8 0 1 0 8 1
pintype=pwr
}
P 4400 5600 4100 5600 1 0 0
{
T 4200 5650 5 8 1 1 0 0 1
pinnumber=M7
T 4200 5550 5 8 0 1 0 2 1
pinseq=52
T 4050 5600 9 10 1 1 0 6 1
pinlabel=SDIO_CLK
T 4050 5600 5 8 0 1 0 8 1
pintype=pwr
}
B 400 100 3700 12700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 3600 12900 8 10 1 1 0 6 1
refdes=U?
T 400 13300 5 10 0 0 0 0 1
device=CYW43364
T 400 13100 9 10 0 1 0 0 1
footprint=BGA-CYW43364
T 400 14500 5 10 0 0 0 0 1
author=AutoTron
T 400 13500 5 10 0 0 0 0 1
documentation=http://www.cypress.com/file/298001/download
T 400 13700 5 10 0 0 0 0 1
description=2.4 GHz WLAN 802.11 b,g,n MAC,baseband,radio
T 400 13900 5 10 0 0 0 0 1
numslots=unlimited
T 400 14300 5 10 0 0 0 0 1
dist-license=GPLv2
T 400 14100 5 10 0 0 0 0 1
use-license=unlimited
T 400 12900 9 10 1 1 0 0 1
value=CYW43364
T 1850 150 5 8 0 0 0 0 1
symversion=0.1
