SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx9
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package tqg144
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /home/jpiat/development/FPGA/logi-family/logi-projects/logi-hear/logibone-hw/ipcore_dir/
SET_PREFERENCE workingdirectory /home/jpiat/development/FPGA/logi-family/logi-projects/logi-hear/logibone-hw/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory /home/jpiat/development/FPGA/logi-family/logi-projects/logi-hear/logibone-hw/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory /home/jpiat/development/FPGA/logi-family/logi-projects/logi-hear/logibone-hw/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name asrc
SET_SIM_PARAMETER FIFO_SET_POINT 000010000
SET_SIM_PARAMETER MAX_COUNT 00001111111111
SET_CORE_NAME Asynchronous Sample Rate Converter
SET_CORE_VERSION 1.0
SET_CORE_VLNV xilinx.com:ip:v_asrc:1.0
SET_CORE_CLASS com.xilinx.ip.v_asrc_v1_0.v_asrc_v1_0
SET_CORE_PATH /opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_asrc_v1_0
SET_CORE_GUIPATH /opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_asrc_v1_0/gui/v_asrc_v1_0.tcl
ADD_CORE_DOCUMENT </opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_asrc_v1_0/doc/pg039-asynchronous-sample-rate-converter.pdf><pg039-asynchronous-sample-rate-converter.pdf>
ADD_CORE_DOCUMENT </opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_asrc_v1_0/doc/v_asrc_v1_0_vinfo.html><v_asrc_v1_0_vinfo.html>
