Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date              : Tue May 12 00:06:04 2015
| Host              : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file xilinx_pcie_3_0_7vx_ep_clock_utilization_routed.rpt
| Design            : xilinx_pcie_3_0_7vx_ep
| Device            : 7vx690t-ffg1761
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y3
9. Net wise resources used in clock region X1Y4
10. Net wise resources used in clock region X1Y5

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    5 |        32 |         0 |
| BUFH  |    0 |       240 |         0 |
| BUFIO |    0 |        80 |         0 |
| MMCM  |    1 |        20 |         0 |
| PLL   |    0 |        20 |         0 |
| BUFR  |    0 |        80 |         0 |
| BUFMR |    0 |        40 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                   |                                                                                                |   Num Loads  |       |
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | BUFG Cell                                                                                         | Net Name                                                                                       | BELs | Sites | Fixed |
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1                                  | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_2                               |   15 |    33 |    no |
|     2 | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |   72 |    16 |    no |
|     3 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1                                  | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                               |  796 |   256 |    no |
|     4 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i                                      | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                               |  850 |   287 |    no |
|     5 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1                                | vc709_pcie_x8_gen3_support_i/pipe_clock_i/gen3_reg2_reg_0                                      | 2368 |   862 |    no |
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+-------+-------+


+-------+--------------------------------------------------+------------------------------------------------------+--------------+-------+
|       |                                                  |                                                      |   Num Loads  |       |
+-------+--------------------------------------------------+------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                        | Net Name                                             | BELs | Sites | Fixed |
+-------+--------------------------------------------------+------------------------------------------------------+------+-------+-------+
|     1 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i | vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz |    1 |     1 |    no |
|     2 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i | vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_fb    |    1 |     1 |    no |
|     3 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i | vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1   |    1 |     1 |    no |
|     4 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i | vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2   |    1 |     1 |    no |
|     5 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i | vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz |    2 |     2 |    no |
+-------+--------------------------------------------------+------------------------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 46400 |    0 | 10200 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44400 |    0 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44400 |    0 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    5 | 46400 |    0 | 10200 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 37600 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y4              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    5 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 2188 | 44400 |   28 |  9900 |    8 |   150 |    4 |    75 |    0 |   220 |
| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 37600 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y5              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    5 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 1812 | 44400 |   28 |  9900 |    4 |   150 |    3 |    75 |    0 |   220 |
| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 46400 |    0 | 10200 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y7              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y7              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44400 |    0 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y8              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y8              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44400 |    0 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y9              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y9              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 46400 |    0 | 10200 |    0 |   160 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y3
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                          Clock Net Name                          |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y44 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   5 |     0 |        0 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------+


9. Net wise resources used in clock region X1Y4
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                         Clock Net Name                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y48 |   no  |         0 |        0 |       0 |        16 |       0 |       0 |    0 |     0 |        0 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_2                               |
| BUFG        | BUFHCE_X1Y56 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    8 |    28 |        0 | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |
| BUFG        | BUFHCE_X1Y58 |   no  |         0 |        0 |       5 |         0 |       0 |       0 |  429 |     0 |        0 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                               |
| BUFG        | BUFHCE_X1Y59 |   no  |         0 |        0 |       0 |         8 |       0 |       0 |  601 |     0 |        0 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                               |
| BUFGCTRL    | BUFHCE_X1Y57 |   no  |         0 |        0 |      16 |         0 |       0 |       0 | 1150 |     0 |        0 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/gen3_reg2_reg_0                                      |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------+


10. Net wise resources used in clock region X1Y5
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                         Clock Net Name                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y60 |   no  |         0 |        0 |       0 |        12 |       0 |       0 |    0 |     0 |        0 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_2                               |
| BUFG        | BUFHCE_X1Y68 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    8 |    28 |        0 | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |
| BUFG        | BUFHCE_X1Y71 |   no  |         0 |        0 |       0 |         2 |       0 |       0 |  189 |     0 |        0 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                               |
| BUFG        | BUFHCE_X1Y70 |   no  |         0 |        0 |       5 |         0 |       0 |       0 |  406 |     0 |        0 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                               |
| BUFGCTRL    | BUFHCE_X1Y69 |   no  |         0 |        0 |      16 |         0 |       0 |       0 | 1209 |     0 |        0 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/gen3_reg2_reg_0                                      |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1]
set_property LOC BUFGCTRL_X0Y17 [get_cells vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i]
set_property LOC BUFGCTRL_X0Y19 [get_cells vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1]
set_property LOC BUFGCTRL_X0Y18 [get_cells vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1]
set_property LOC BUFGCTRL_X0Y20 [get_cells vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y5 [get_cells vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IPAD_X2Y161 [get_ports sys_clk_n]
set_property LOC IPAD_X2Y160 [get_ports sys_clk_p]

# Clock net "vc709_pcie_x8_gen3_support_i/pipe_clock_i/gen3_reg2_reg_0" driven by instance "vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/gen3_reg2_reg_0}
add_cells_to_pblock [get_pblocks  {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/gen3_reg2_reg_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="vc709_pcie_x8_gen3_support_i/pipe_clock_i/gen3_reg2_reg_0"}]]]
resize_pblock [get_pblocks {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/gen3_reg2_reg_0}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1" driven by instance "vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1}
add_cells_to_pblock [get_pblocks  {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1"}]]]
resize_pblock [get_pblocks {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_2" driven by instance "vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1" located at site "BUFGCTRL_X0Y19"
#startgroup
create_pblock {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_2}
add_cells_to_pblock [get_pblocks  {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_2"}]]]
resize_pblock [get_pblocks {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_2}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3" driven by instance "vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3}
add_cells_to_pblock [get_pblocks  {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3"}]]]
resize_pblock [get_pblocks {CLKAG_vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" driven by instance "vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst" located at site "BUFGCTRL_X0Y20"
#startgroup
create_pblock {CLKAG_vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk}
add_cells_to_pblock [get_pblocks  {CLKAG_vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk"}]]]
resize_pblock [get_pblocks {CLKAG_vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup
