Attila, 2011. ATTILA traces. http://attila.ac.upc.edu/traceList/.
Byun, G., Kim, Y., Kim, J., Tam, S., Hsieh, H., Wu, P., Jou, C., Cong, J., Reinman, G., and Chang, M. F. 2011. An 8.4Gb/s 2.5pJ/b mobile memory I/O interface using bidirectional and simultaneous dual (baseband and RF-band) signaling. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 488--490.
Cadence, 2011. Cadence Virtuoso Spectre circuit simulator. http://www.cadence.com/products/rf/spectre_circuit/pages/default.aspx
Chang, M. F., Verbauwhede, I., Chien, C., Xu, Z., Kim, J., Ko, J., Gu, Q., and Lai, B. 2005. Advanced RF/baseband interconnect schemes for inter- and intra-ULSI communications. In IEEE Trans. Electron Devices 52, 7, 1271--1285.
del Barrio, V., Gonzalez, C., Roca, J., and Fernandez, A. 2006. ATTILA: A cycle-level execution-driven simulator for modern GPU architectures. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. 231--241.
Bruno Diniz , Dorgival Guedes , Wagner Meira, Jr. , Ricardo Bianchini, Limiting the power consumption of main memory, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250699]
Eckert, R. E. 2008. Page streams sorter for DRAM systems. Assignee NVIDIA Corporation, United States Patent 7, 376, 803.
Xiaobo Fan , Carla Ellis , Alvin Lebeck, Memory controller policies for DRAM power management, Proceedings of the 2001 international symposium on Low power electronics and design, p.129-134, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383118]
Hai Huang , Kang G. Shin , Charles Lefurgy , Tom Keller, Improving energy efficiency by making DRAM less randomly accessed, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077696]
Ko, J., Kim, J., Xu, Z., Gu, Q., Chien, C., and Chang, M. F. 2005. An RF/baseband FDMA-interconnect transceiver for reconfigurable multiple access chip-to-chip communication. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 338--602.
Kundert, K. 1999. Introduction to RF simulation and its application. IEEE J. Solid-State Circuits 34, 9, 1298--1319.
Micron, 2009. Micron. 1Gb: x16,x32 mobile LPDDR SDRAM features. http://www.micron.com/products/dram/mobile_lpdram.html
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, ACM SIGARCH Computer Architecture News, v.36 n.3, p.63-74, June 2008[doi>10.1145/1394608.1382128]
Victor Moya , Carlos Gonzalez , Jordi Roca , Agustin Fernandez , Roger Espasa, Shader Performance Analysis on a Modern GPU Architecture, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.355-364, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.30]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Jun Shao , Brian T. Davis, A Burst Scheduling Access Reordering Mechanism, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.285-294, February 10-14, 2007[doi>10.1109/HPCA.2007.346206]
David Wang , Brinda Ganesh , Nuengwong Tuaycharoen , Kathleen Baynes , Aamer Jaleel , Bruce Jacob, DRAMsim: a memory system simulator, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105748]
Hongzhong Zheng , Jiang Lin , Zhao Zhang , Eugene Gorbatov , Howard David , Zhichun Zhu, Mini-rank: Adaptive DRAM architecture for improving memory power efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.210-221, November 08-12, 2008[doi>10.1109/MICRO.2008.4771792]
