{
    "id": "1538121760",
    "title": "An approach to Verilog-VHDL interoperability for synchronous designs",
    "venue": "Proceedings of the IFIP WG 10.5 International Conference on Correct Hardware Design and Verification Methods: Advances in Hardware Design and Verification",
    "year": 1997,
    "authors": [
        {
            "name": "Dominique Borrione",
            "id": "2045075578",
            "org": "TIMA-UJF"
        },
        {
            "name": "Fredrik Vestman",
            "id": "2281926487",
            "org": "TIMA-UJF"
        },
        {
            "name": "Hakim Bouamama",
            "id": "2648215066",
            "org": "TIMA-UJF"
        }
    ],
    "fields_of_study": [
        "Semantic data model",
        "Semantics",
        "Verilog",
        "Semantic interoperability",
        "Finite-state machine",
        "Formal verification",
        "Programming language",
        "VHDL",
        "Language interoperability",
        "Computer science"
    ],
    "references": [
        "1485349866",
        "1503767920",
        "1822320350",
        "1843117335",
        "2100377319"
    ]
}