m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vCSA
!s110 1667649099
!i10b 1
!s100 LXX3dWZSK>X?:k:]BQdzF2
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IdD[]BHHB[HgJUzI@@YL]43
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder
w1667336205
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/CSA32bit.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/CSA32bit.v
!i122 208
L0 6 20
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1667649099.000000
!s107 mux.v|RCA8bit.v|overflow.v|CarrySkipAdderInterface.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/CSA32bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/CSA32bit.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@c@s@a
vCSA_tb
Z6 !s110 1667649100
!i10b 1
!s100 azK[WTcZS7VWfZWQSYHW?1
R0
IlR?o32?CbmbFML7VRjcRC0
R1
R2
Z7 w1666996555
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/CSATb.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/CSATb.v
!i122 209
L0 2 75
R3
r1
!s85 0
31
Z8 !s108 1667649100.000000
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/CSATb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/CSATb.v|
!i113 1
R4
R5
n@c@s@a_tb
vCSALogic
!s110 1666974710
!i10b 1
!s100 [DmO@k]0<5Ya=jWf76De83
R0
I;om?iKj8RAjVCe[Aln=]S2
R1
Z9 dE:/CMP/5th Semester/VLSI/Project
w1666974585
8E:/CMP/5th Semester/VLSI/Project/CarrySkipAdderInterface.v
FE:/CMP/5th Semester/VLSI/Project/CarrySkipAdderInterface.v
!i122 8
Z10 L0 7 11
R3
r1
!s85 0
31
!s108 1666974710.000000
!s107 E:/CMP/5th Semester/VLSI/Project/CarrySkipAdderInterface.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP/5th Semester/VLSI/Project/CarrySkipAdderInterface.v|
!i113 1
R4
R5
n@c@s@a@logic
vCSAPropagate
Z11 !s110 1667649102
!i10b 1
!s100 B@;QaO_OU_9TjzX2F@Gkf3
R0
IPQ:^RGAT=b^UQN3]V9G=>3
R1
R2
R7
8CarrySkipAdderInterface.v
FCarrySkipAdderInterface.v
!i122 216
R10
R3
r1
!s85 0
31
Z12 !s108 1667649102.000000
!s107 mux.v|RippleCarryAdder.v|CarrySkipAdderInterface.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/TempCSA.v|
Z13 !s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/TempCSA.v|
!i113 1
R4
R5
n@c@s@a@propagate
vFullAdder
R6
!i10b 1
!s100 <=[Y6V9a1Jz<Z5;PP9hK<2
R0
I^P2@MB3?<anLJnHcAi5ii1
R1
R2
Z14 w1667335777
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/FA.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/FA.v
!i122 210
Z15 L0 8 8
R3
r1
!s85 0
31
R8
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/FA.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/FA.v|
!i113 1
R4
R5
n@full@adder
vFulladder
!s110 1667266721
!i10b 1
!s100 XN0AiFBE5b;`9m3F^d?Vm2
R0
IEgYBfFAMh50Y>dg3dGK[D3
R1
R9
w1667266678
8E:/CMP/5th Semester/VLSI/Project/FA.v
FE:/CMP/5th Semester/VLSI/Project/FA.v
!i122 197
R15
R3
r1
!s85 0
31
!s108 1667266720.000000
!s107 E:/CMP/5th Semester/VLSI/Project/FA.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP/5th Semester/VLSI/Project/FA.v|
!i113 1
R4
R5
n@fulladder
vmux_2x1
R11
!i10b 1
!s100 @H9ho1<4]zSn2>b1HER^00
R0
IRd]ZoJ_XQ0NaTfN<:kZQd1
R1
R2
R7
8mux.v
Fmux.v
!i122 216
L0 3 3
R3
r1
!s85 0
31
R12
Z16 !s107 mux.v|RippleCarryAdder.v|CarrySkipAdderInterface.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/TempCSA.v|
R13
!i113 1
R4
R5
voverflow
Z17 !s110 1667649101
!i10b 1
!s100 K9ZG;fhRVRmT6J9cliJkH1
R0
I6O1YO:bNC:h5=AlOlR0C^3
R1
R2
Z18 w1667601634
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/overflow.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/overflow.v
!i122 212
L0 1 8
R3
r1
!s85 0
31
R8
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/overflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/overflow.v|
!i113 1
R4
R5
voverflow_TB
R17
!i10b 1
!s100 JVI;VilhlOIdMk8`=64Ii2
R0
If`fVm_JFQi9J4:PBNbUKj1
R1
R2
R18
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/overflow_TB.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/overflow_TB.v
!i122 213
L0 1 61
R3
r1
!s85 0
31
Z19 !s108 1667649101.000000
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/overflow_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/overflow_TB.v|
!i113 1
R4
R5
noverflow_@t@b
vRCA4
!s110 1667259491
!i10b 1
!s100 ?6]zj5z<=W:Zk8O:P41WC0
R0
IKEf:8O4;C_iF497K:5z@70
R1
R9
w1667259346
8E:/CMP/5th Semester/VLSI/Project/RCA4bit.v
FE:/CMP/5th Semester/VLSI/Project/RCA4bit.v
!i122 128
L0 1 13
R3
r1
!s85 0
31
!s108 1667259491.000000
!s107 E:/CMP/5th Semester/VLSI/Project/RCA4bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP/5th Semester/VLSI/Project/RCA4bit.v|
!i113 1
R4
R5
n@r@c@a4
vRCA8
R17
!i10b 1
!s100 492MOo3WlWGm:E?A[lANZ3
R0
IjNLYi9GEK;RgII2E`8Tan0
R1
R2
R14
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/RCA8bit.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/RCA8bit.v
!i122 214
L0 1 17
R3
r1
!s85 0
31
R19
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/RCA8bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_skip_adder/RCA8bit.v|
!i113 1
R4
R5
n@r@c@a8
vRippelCarryAdder
R11
!i10b 1
!s100 Jl>0@mJ6F@oNllUXZm^Gd0
R0
IEn?O7^:V_f[GGcnb7`K140
R1
R2
R14
8RippleCarryAdder.v
FRippleCarryAdder.v
!i122 216
L0 8 26
R3
r1
!s85 0
31
R12
R16
R13
!i113 1
R4
R5
n@rippel@carry@adder
