================================================================================ 
Commit: 4199c428bd0de79d67368a8f727ed035247efa05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:55:31 2023 +0530 
-------------------------------------------------------------------------------- 
Code clean up. Added SiPkg.dec file

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLib.c
ClientOneSiliconPkg/SiPkg.dec
Features/Manageability/MeExtMeasurementFeaturePkg/AmtExtConfigDxe/AmtExtConfigDxe.c
Features/Manageability/MeExtMeasurementFeaturePkg/AmtExtConfigDxe/AmtExtConfigDxe.h
Features/Manageability/MeExtMeasurementFeaturePkg/AmtExtConfigDxe/AmtExtConfigDxe.inf
Features/Manageability/MeExtMeasurementFeaturePkg/Include/Dsc/MeExtMeasurementFeature.dsc
Features/Manageability/MeExtMeasurementFeaturePkg/Include/Fdf/MeExtMeasurementPostMem.fdf
Features/Manageability/MeExtMeasurementFeaturePkg/Include/MeExtMeasurementConfigVariable.h
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.c
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.h
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.inf
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementFeaturePkg.ci.yaml
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementFeaturePkg.dec
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementFeaturePkg.dsc
Features/Manageability/MeExtMeasurementFeaturePkg/Readme.md

================================================================================ 
Commit: 8051b9491c1b8a8cd9eee0c3d69b8079c350a5bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:40 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3064_81

Hsd-es-id: N/A
Original commit date: Fri Feb 10 23:14:41 2023 -0800
Original commit hash: 3112c207cb5f66168cf749941b8c5eacbfe21540

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 36671824f987b40aa34ff056e82c62f6c68f3a47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:36 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Bios Guard Module Alpha RSA3072 Update"

This reverts commit 992b504c40848c8ba39608332bfda0a2eb458f85.

Sat Feb 11 10:52:04 2023 +0530
Original commit date: Sat Feb 11 10:52:04 2023 +0530
Original commit hash: 955e8b82be4c4f449270911351caae8deda6b5a0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: fb7870833cce72a7965e5a9cabfb370efcaaa43f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:33 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3064_80

Hsd-es-id: N/A
Original commit date: Thu Feb 9 09:40:51 2023 -0800
Original commit hash: 0dfb3d44b16faf1bcff8fa66ac660353932022a7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8b91bc99f73b93855844568ec702adf50ce6b782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:30 2023 +0530 
-------------------------------------------------------------------------------- 
MTL Program Branch BIOS ID Minor Version Update

[Feature Description]
MTL Program Branch BIOS ID Minor Version Update

Package/Module:

[Impacted Platform]
MTL

Hsd-es-id: NA
Original commit date: Thu Feb 9 22:53:47 2023 +0530
Change-Id: I0ace97a1225cc818fd7ebde5c1c17432ba2fadc2
Original commit hash: 62835d82df694e1ae0e04ef2307120fd48cd3db2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2d2c1bff11bade1519694ab016ef585310aad27b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:26 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3064_01

Hsd-es-id: N/A
Original commit date: Thu Feb 9 16:50:08 2023 +0000
Original commit hash: 2ce09e012b3f089f84a8d20768a663074de5c609

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7f1947ef115ddeaa61a96f9ef85ceb570c29c4d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.10.0

Fri Feb 3 00:43:29 2023 -0800
Original commit date: Fri Feb 3 00:43:29 2023 -0800
Original commit hash: 8ff696d70f562219686003648d72805a21117efc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e61d5cae67e54718b9108384c7d26b7d7f512030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.36

Hsd-es-id: N/A
Original commit date: Thu Feb 2 18:35:41 2023 -0800
Change-Id: Icf416b6b4188d6d62c15de5a03671cf942b28748
Original commit hash: 2a5beb7613de40c9867adfb6882ddef2a99dfd6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 511b26050ec83eee571775afe658de8e9fdea507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Change top frequency to 4800 for DDR5

[Feature Description]
Limit DDR5 default max frequency to 4800.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016608099
Original commit date: Thu Feb 2 16:28:04 2023 -0800
Change-Id: I1d931da8d5c0ce1f12afcf7be5bee92880215862
Original commit hash: 749ebca53b80a6740c531d389b556a70e820a080

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 6ab5d4c4311b6f65f172fb1588b790f9d5531642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.35

Hsd-es-id: N/A
Original commit date: Wed Feb 1 20:18:26 2023 -0800
Original commit hash: ef397782ec653b6f6f8b94b4ebe4f57d314ab4a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97c0bda5462d6c8c6a0287b7fa59b8fd43303da7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] - Remove McSafeMode[9] from WRTRETRAIN

[Feature Description]
Remove McSafeMode from write retraining. Allow WRTRETRAIN to control
write retraining, so that retraining values do not get overwritten by
safe values.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016104006
Original commit date: Fri Jan 27 12:42:53 2023 -0700
Change-Id: Ie3fa64f7d6a140504d660dea1976912815917fdc
Original commit hash: 438a0951a0e427e42f2c3c17bc0f13be787c27ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: 3543ac89f5efb10ddb885c43e69dc9cd94b8497a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.34

Hsd-es-id: N/A
Original commit date: Wed Feb 1 18:40:28 2023 -0800
Original commit hash: b2ad774679a6148885a5e07c34f93343209ffdb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db1b2a19c070661f6b081e3cb01e3dedb983b40b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Disable SAGV for DDR5 2R and limit max
frequency to 4400 for ES2

[Feature Description]
Currently DDR5 2R systems SAGV is not working and Datarate > 4400
is not stable, therefore DDR5 2R systems need to have SAGV disabled
and max datarate limited to 4400-G4.
Additional setting for DDR5 2R systems need to set
DDRDATA_CR_DDRCrDataControl0_0_0_0_MCHBAR ForceRxOn = 0
If (DDR5 AND 2R):
SAGV disabled
max frequency = 4400
Gear = 4
ForceRxOn = 0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016563033
Original commit date: Tue Jan 31 22:43:32 2023 -0800
Change-Id: I695f060eb559a6091a36eed5e5e32ca0416300d6
Original commit hash: 9aff1efeeafa6ced4dfc62093419f284e6e20694

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 435b68efb0781aafe16a3ec57d6064e9f7ba4147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.33

Hsd-es-id: N/A
Original commit date: Wed Feb 1 16:04:23 2023 -0800
Original commit hash: 54f37412ac90ed4ed533b40f908cd4319dafc602

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23a9849fa592e47b1ade392497c3db37ead33329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:55 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Increase top frequency to 5600 for DDR5

[Feature Description]
MTL-P:
DDR5 {3200-G4, 4800-G4, 5600-G4, 4400-G2} : MaxFreq 5600G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 14018570179
Original commit date: Tue Jan 31 10:14:41 2023 -0800
Change-Id: I7b2149f95bb40c0e2fac3ca82cb4db5394c3b8eb
Original commit hash: 7c699648dac52a4f4532564e001071af7fa63bde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 87c4301ebb6fe135e13575bcd4fb4487a2c2d202 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.32

Hsd-es-id: N/A
Original commit date: Tue Jan 31 13:05:40 2023 -0800
Original commit hash: cb690adc71e3290fdf4f83b651d4f5e289adc11f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a1651044057566189d5463875192059b934718ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DCC init hang if MC0 is unoccupied

[Feature Description]
If MC0 unoccupied, the comp logic will be clock gated. Therefore when
running DCC init the forcecompupdate will not take effect due to the
clkgating that occurs due to empty phy channels [3:0]. In order to fix
this behavior phy CMISCS_WRITECFGCH{7:0}.RptChRepClkOn field bit
needs to be set to keep the repeater channels forced on, so the logic
will properly update the comp values and DCC will converge to
proper values.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018560582
Original commit date: Mon Jan 30 14:28:36 2023 -0800
Change-Id: Ia4953fd5a302f48142e6a16dd1da1968ee06caf9
Original commit hash: 89e1a49d83028516dd28376ce74916d35ca3d7cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: a1d4469b7f2faea0e38ad55f29d4c9c473388093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.31

Hsd-es-id: N/A
Original commit date: Tue Jan 31 09:40:42 2023 -0800
Original commit hash: 544816cbb831bd840522bad0cd2ed88455c9845d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67dc26b991d499a49e0407e4c014b0ce46f49838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.30

Hsd-es-id: N/A
Original commit date: Tue Jan 31 07:57:51 2023 -0800
Original commit hash: 12ac0fa0e513ebcd4f912c6ab57e9e54487e2827

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e67afdc3afbac49a8f8c5afef0fcc4f3ea7c0e65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Fixes for 2DPC 1R1R Failures

[Feature Description]
Change RttNomWr and RttWr to fix 1R1R Unmatched WrT Failure
1. Change RttNomWr to 80
2. Change RttWr to 120
Change CA Ron to 25 to fix 1R1R ECT Failure
1. Change CA Ron from 30 to 25 for 2DPC config

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22016567988
Original commit date: Thu Jan 26 15:40:35 2023 -0700
Change-Id: I8c545bb8afdf8eac53a04cc7a3789029f7f3fa32
Original commit hash: 60bde681bb1dac4dd4fca634dfc7dea0fdb4ad78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 197930c50eb0fd17484d793849300908772beec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.29

Hsd-es-id: N/A
Original commit date: Mon Jan 30 23:35:05 2023 -0800
Original commit hash: 20e504f2d9c22ef8254b71d1aea75a5665e12c5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d289aa84c9f6d7c4ff99e7896d73914946ac2086 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.28

Hsd-es-id: N/A
Original commit date: Mon Jan 30 12:01:58 2023 -0800
Original commit hash: 29af2b56f477ae1dbcd2283aeb6b8cccbbb249e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e3e9a2dbec119a5c9570bd6200b83950b273b966 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:25 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPR Part 2: Create Detection Code

[Feature Description]
- Implements Advanced Memory Testing for detecting bad row addresses,
and will track failed address for PPR sequence to repair

Package/Module: ClientOneSiliconPkg/, MeteorLakeFspPkg/,
MeteorLakePlatSamplePkg/

[Impacted Platform]
All

Hsd-es-id: 22013949119
Original commit date: Wed Dec 14 17:03:45 2022 -0800
Change-Id: I43f9827a086fab62c585c2299f2147234400a00d
Original commit hash: ceb4241d30cc65a894370f25ce17285b01a734f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcAmt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ab36b7d3c34f2bbae5fc29c4316b58431b3b72bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.27

Hsd-es-id: N/A
Original commit date: Mon Jan 30 11:24:44 2023 -0800
Original commit hash: ed5939c6234df2b18c61a17c8540a78d1c78dd7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 754b1ddf97ff58ac8fe18306d3e829a9a89d2d58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.26

Hsd-es-id: N/A
Original commit date: Mon Jan 30 10:16:48 2023 -0800
Original commit hash: 4e5c54b44f42a99fcfd0557c1a2986c12b9c2720

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59be7eab72b067a1cfdfffda346257f41718f8bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Target NUI should not be overwritten in
Rx Unmatched Calibration

[Feature Description]
The Unmatched Calibration FSM expects the Target NUI to always be the
same across all bytes. Therefore, MRC should only override the Offset
NUI value when forcing each byte to the minimum NUI requirement.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016572664
Original commit date: Fri Jan 27 14:52:51 2023 -0800
Change-Id: I59d95f90ad18b4f328cd01f2f94d8f4932db5a4a
Original commit hash: 4944b091569300250fdf9b224ed46d4c0d889f19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.c

================================================================================ 
Commit: 46a5bde74c52d6c9a091945005086ff3944ceab1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:06 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.25

Hsd-es-id: N/A
Original commit date: Fri Jan 27 06:43:18 2023 -0800
Original commit hash: 1f5af896fb6a2aabf34bc76aa38fa5d6a010acc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16dfbe440d8bc0c5c7414be440eca3d0513969a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC fix request for FFcode
(phdrvg) saturation bug during DVFS

[Issue Description]
During DFVS, the compenstation code tends to become saturated to the
maximum.

[Resolution]
Set the ffphdrvg bit to overcome the saturation.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14018391311
Original commit date: Tue Jan 24 07:58:23 2023 -0800
Change-Id: I3645d845d613c661ffabe0d9146f01f081d1468a
Original commit hash: 03697f48476db4b315174c9323aed1b541ebca6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: dab30a11a68752692b8e7a2bdbbdabd47169c136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] BIOS/MRC should expose higher
memory frequency limits (IDC Gaming Lab)

[Feature Description]
This is porting from RPL, BIOS menu and MRC should support
maximum memory frequency(DdrFreqLimit) up to 12800 MT/s
in 200 increments for MTL (refer to HSD comment).

Package/Module: MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 14018497997
Original commit date: Wed Jan 25 16:34:53 2023 -0800
Change-Id: Ia907346d387f26b4f0478fe88afcc5dcee86086a
Original commit hash: 65ac76fd5ce352e9cb8fc31f53c0129336a35f00

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1fd6be2e4c96ff209fbd0cbdb62bf710040f68bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Update RdOdt and DIMM ODT Settings for NMOS Driver

[Feature Description]
Update the RdOdt and DIMM ODT settings to support LP5 NMOS Driver:
RdOdt = 60

{ RttWr, RttWck, RttCa, RttCa2RByteMode, RttCs, RttCa2RByteMode}
/// 1DPC 1R, 1DPC 2R
{{120, 120, 240, 0, 240, 0}, {120, 120, 240, 240, 240, 240}}

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016527360
Original commit date: Wed Jan 18 08:57:29 2023 -0800
Change-Id: I328b360d351bee3ea6011dfea30721493c41b22c
Original commit hash: 5e34f19ccc9e517a39933fd6b5d4183a7e246f6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 161b12d8fdad72b4bd3ab47fa039455896bbc476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.24

Hsd-es-id: N/A
Original commit date: Thu Jan 26 07:10:58 2023 -0800
Original commit hash: 9a96d738645391b46251fb75badca1daa5519fc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6cff7f7f6aa39db83c9e0e8acf4ecd0ff6f945f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.23

Hsd-es-id: N/A
Original commit date: Thu Jan 26 07:01:20 2023 -0800
Original commit hash: acff6b44e5929047b545726ce1a26dce531218fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e6404caf93a72ad8040c1ab41b8563e47584020 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Choose mimimum number of UIs across all
bytes for unmatched Rx Delay

[Feature Description]
When certain Bytes want to lock to different UIs, choose the minimum
UI across all bytes, to be the UI that all bytes lock too.
Currently the code is choosing the maximum UI across all bytes but
this creates issues when some bytes want to lock to 2UI and some want
to lock to 3UI due to the fact that EarlyDQS is only works for 3UI+.
This will cause a byte that ideally wants to lock to 2UI to enable
EarlyDQS which could result in issues.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016562360
Original commit date: Wed Jan 25 07:22:56 2023 -0800
Change-Id: I91b51c7d0048e24039c3ca8d6e822497353fbd4e
Original commit hash: 06bdc52ca2d2fb51f746a8bd0e807c7f9a2863d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatchedPrivate.h

================================================================================ 
Commit: 31a902ca6ff96ff071acfedca2f5fc5a70f2d07f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.22

Hsd-es-id: N/A
Original commit date: Wed Jan 25 13:17:44 2023 -0800
Original commit hash: 2cd5c96509cea2b0d11c725a2bd53dc9d6280519

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 780f88472c3d45d40d4c7f7502c9e03baf28553f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Need to set ForceRxOn CR to 1 for
LP5 in MTLM-A0 and MTLM-B0

[Feature Description]
Due to bug in the DQ pad mux where vref input to the DQ SAL does not
charge up in time, therefore remove the DDR_SAFE_ODT_SENSEAMP SafeMode
dependency and functional runs of MTLM-A0 and B0 should set forcerxon
with the following condition:
DDRCrDataControl0.forcerxon = (LP5 & (MTLM-A0 | MTLM-B0)) ? 1 : 0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018341497
Original commit date: Tue Jan 24 09:32:15 2023 -0800
Change-Id: Ie852569cbe2170981e578f940f577c1b51424585
Original commit hash: e379201b57130749a2e6348fbfa06c29c13d2278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f7a9c7679ba73bb402134e0f14baf38d596c867c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.21

Hsd-es-id: N/A
Original commit date: Mon Jan 23 12:34:51 2023 -0800
Original commit hash: 443a0de23aad5da660a91aeab855efbabbbb25be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f00db2f03fe7439213743b4ff446a50ad6ccf12b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.20

Hsd-es-id: N/A
Original commit date: Wed Jan 18 16:54:45 2023 -0800
Original commit hash: 44587f718d554bb786cc01280edf6ed21adcc69f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad6742a0df902164ad99fa6e6b35773ea62bc77b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:21 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Configure RdEarlyDqs CR for B0/S0

[Feature Description]
Set DataControl6.RdEarlyDQS = 1 if !DdrIoMbA0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15011298212
Original commit date: Tue Jan 17 10:52:34 2023 +0800
Change-Id: Ib18adfbc2aff3048216feeda3129b2476751bcbd
Original commit hash: ffc0bb98b3119e885aa2acc4de96c34d7cef5cd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 08e3ed0d8d45038cdec75f9cd98588c466a8e2e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Increase FSPM size for adopting MRC 0.7.10.0

[Feature Description]
Increase FSPM size for adopting MRC 0.7.10.0

Package/Module: MeteorLakeFspPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012773952
Original commit date: Thu Feb 9 21:19:20 2023 +0800
Change-Id: I7c4d6f1c90492e0c5409fe15ec9f6c4a8f0654ec
Original commit hash: 53b658febbdaa5ac7a5c1b520e313a74d3c0fe3e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: 583853a4fe74a28e9c20e8ccbdbc6962548a42c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Bios Guard Module Alpha RSA3072 Update

[Feature Description]
Update Bios SVN and Hashkey to align with MTL Bios Guard
Module alpha version 2.1.190 supporting RSA3072 key
signatures.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 14018349087
Original commit date: Tue Feb 7 12:26:57 2023 -0800
Change-Id: I324c002e5202acb14a9b1721f22fb008282a0bb4
Original commit hash: 992b504c40848c8ba39608332bfda0a2eb458f85

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: db0c1b11bd41ef88986cc376752f341cb486d167 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update postbuild.bat to have MTLI prefix for NEX
MTL-S BIOS

[Feature Description]
NEX BIOS file name has the prefix of MTLI. Hence
apply the same to NEX MTL-S BIOS too.

Package/Module:
BIOS ROM image name

[Impacted Platform]
MTL-S

Hsd-es-id: 15012029982
Original commit date: Thu Feb 9 14:09:50 2023 +0800
Change-Id: Ib4649c1072772a4d02dd371e7272e47360136513
Original commit hash: 0775a11aa330ff34a5801a84fd29d4a43eaccd3f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: a6d4f4495a7cf865a7d0d5012a9bb8817adf9a08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:07 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Fix an issue about PCH debug SerialIo UART PCI mode"

[Issue Description]
Unable to see debug prints once FSP debug lib gets control in coreboot.

[Resolution]
The original patch fix an issue about PCH debug SerialIo UART PCI mode,
but need FSP-S UART policy setting in SiPolicy.
But therey is maybe some issue for such setting with coreboot.
Now remove the support for PCH debug SerialIo UART PCI mode.

This reverts following commit:
"Fix an issue about PCH debug SerialIo UART PCI mode"

And in FspLpssUartDebugGetDeviceConfig(), does not call
GetSerialIoConfig() now.

Package/Module:
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib

[Impacted Platform]
ALL

Hsd-es-id: 16019396213
Original commit date: Fri Feb 3 19:35:09 2023 +0800
Change-Id: I58883694ad0a9bbf4723c3285ce58e7e6a62810a
Original commit hash: 361b02e7910cd3e9d92f6e3b6496a05abd3a79fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf

================================================================================ 
Commit: 1307dcf7b2d78aea7db3611914a8112bef1ba6c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:02 2023 +0530 
-------------------------------------------------------------------------------- 
SoC PXPA.1 reset policy not programmed.

[Issue Description]
PXPA.1 Reset Policy registers are not programmed correctly.

[Resolution]
During debug it was determined that RPR register should be
programmed on per-port basis, while remaining ones per-controller.
This change corrects this.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18026770492
Original commit date: Mon Jan 30 19:51:26 2023 +0100
Change-Id: I7767fc977bb81d6b278bbe836630bf9e599add26
Original commit hash: 9295eb19f70394f15bfe6fbfbc391c766d557ee0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: d3c6165dae7111ca033fddf65d9c67cc3e30d1ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.19

Hsd-es-id: N/A
Original commit date: Wed Jan 18 16:03:45 2023 -0800
Original commit hash: 4ddecd661662327a42eb4e0d03950f7eded221f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e97908023f0dc4ab37e589991042a8af5f66495e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Clean duplication of MrcTimimg
from MrcSaveData

[Feature Description]
Remove the MrcTiming from MrcDimmOut, as it goes to MrcSave as well.
It is enough to have MrcTiming per Channel.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018366438
Original commit date: Wed Jan 11 15:32:23 2023 -0800
Change-Id: I58fd3fb95dda10c8d3c0e27438c35948de46328f
Original commit hash: 41354a11aa362865f8056a1bf1f0e3194cce9639

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: c1121d8fc317f4fb9dba60b9862b2e4d12075d80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.18

Hsd-es-id: N/A
Original commit date: Wed Jan 18 15:56:55 2023 -0800
Original commit hash: 67d1619ebfbcaa7fd34d916e4823a72c5050e521

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fba7b46b8011497e260a9d0630595a4e50e00037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RCOMP target values not applied properly
when SaGv is enabled

[Issue Description]
With SaGv enabled and with different RCOMP target values for each SAGV
points, MRC is not using proper RCOMP target values in few SaGv points.
MRC uses RCOMP target values from 'Input' structure which are updated in
first SaGv point training and uses the same values in rest of the SaGv
points. This results in wrong RCOMP target values being used in second
and subsequent SaGv point if RCOMP target values are different than
first SaGv point.

[Resolution]
Add RCOMP target variable in 'Outputs' structure which gets updated in
every SaGv point and consume the same in rest of the training.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 22016486989
Original commit date: Tue Jan 10 16:45:47 2023 -0700
Change-Id: Ia4832485c235cf7a9e1c32ce38769dc2cbae129e
Original commit hash: 9b758736bd29e57cd4aa28deedbf59dd72b99813

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 7081aa2ecef0346febda93411c54040a3760fe12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.17

Hsd-es-id: N/A
Original commit date: Wed Jan 18 12:49:20 2023 -0800
Original commit hash: 883fec04e04bce58a968c8e61800f6724e84aa2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e3c3adb791b9ef9639779c0cf3bfbac4d9f82575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.16

Hsd-es-id: N/A
Original commit date: Wed Jan 18 12:16:52 2023 -0800
Original commit hash: 7e59ba0df6a708e399ebaad2c3fbd83aa39ba556

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a03ab95891aeb1ab138da00017daabc89be2c1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:23 2023 +0530 
-------------------------------------------------------------------------------- 
MTL MRC - Normal Mode memory test failure after Warm reset

[Issue Description]
Normal mode memtest failure after DDR5 Warm flow.

[Resolution]
Set McInitState.SRX_reset after registers restore but
before the first RCOMP, in Warm/S3 flows. This ensures that MC
keeps DRAM in SR until SRX in MrcNormalMode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14018366376
Original commit date: Tue Jan 10 15:22:29 2023 -0800
Change-Id: I68d7b3323194e539eed8b562c3164acffb2d074f
Original commit hash: 50f52faa46202cc2b65e81ca72a204c1ec07f8a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: c3eb0980d18bd4e7dde71597162d6eaa641fa7c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.15

Hsd-es-id: N/A
Original commit date: Wed Jan 18 12:07:22 2023 -0800
Original commit hash: d484638e6e49760abc742fdfa577bcb0fa25d7ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3367fba5652cf93fed0839a35e559f063055d362 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Write0 should be disabled when
TME enabled

[Issue Description]
This task is ported from ADL.
Write0 feature stays enabled when user enables TME in BIOS setup.
Write0 is supposed to be disabled in this case.

[Resolution]
Move TmeEnable variable to MrcSaveData and force cold boot if it
changed from previous boot.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018229482
Original commit date: Fri Jan 6 11:47:25 2023 -0800
Change-Id: Iff9d632ccb560b86dd6daa51aa9714c076480ba0
Original commit hash: a138780412658163fc0edc8884d1ae839d0a4e77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: bad5de2e83ad95b096476cc88f2ebfe00198d4a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.14

Hsd-es-id: N/A
Original commit date: Wed Jan 18 10:46:06 2023 -0800
Original commit hash: aa18c0dd569e00e959abe4485d89c3f82f4c91ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0875d4a05841304faeb0797cccde8b751717f3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-ALL | DDR5 LP5] TxDqDelay out of range warnings during WRTC

[Issue Description]
Porting ADL fix for MRC issues "out of range warning" for TxDqDelay
during EWRTC2D / WRTC on DDR5 in asymmetrical config. ChangeMargin with
WrTUnMatched param accesses all ranks instead of populated ranks only.

[Resolution]
Add a populated rank check inside ChangeMargin.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/MTL/

[Impacted Platform]
ALL MTL

Hsd-es-id: 14018365008
Original commit date: Wed Jan 11 10:04:10 2023 -0700
Change-Id: I5d255512916bb0af0779228d8f9e1fee01c30af9
Original commit hash: e164ec2e4ee939d3102c385d39ede75f17d4e282

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 06ba12b05016ea430590a5faae7d22528730c875 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.13

Hsd-es-id: N/A
Original commit date: Fri Jan 13 15:11:36 2023 -0800
Original commit hash: 29ce55b4ad7cbf0b839b576ba2e6db90c6d95670

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: accda1a0d5e743361d5a99fa9eebad44d6edc680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.12

Hsd-es-id: N/A
Original commit date: Fri Jan 13 14:49:34 2023 -0800
Original commit hash: 5c08b50afc003dd8e73b16854c97a3244e1bfbb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f3676374a6cfb8989338cd6b7c7f416ca57876e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.11

Hsd-es-id: N/A
Original commit date: Fri Jan 13 13:22:16 2023 -0800
Original commit hash: 81f8a2435cc1d8e3c985314cf7a2e3c488cfd278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae929387454b380506eab841d6526b6a554f5708 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.10

Hsd-es-id: N/A
Original commit date: Thu Jan 12 09:19:24 2023 -0800
Original commit hash: 1433189a5241f6ac77b5681248ea748b28e02698

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5d2ea31bd0e1ce7379b1582b69c2634553a12e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.9

Hsd-es-id: N/A
Original commit date: Wed Jan 11 20:10:48 2023 -0800
Original commit hash: ff22f345b7a955d668c03fd115ed22c19d7486d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d586af6ab11141758b25806bdce29eb5db08a69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Disclose Memory Turnaround Timing for vendors

[Feature Description]
Expose Memory Turnaround Timing in BIOS Setup for vendors

Package/Module: BIOS

[Impacted Platform]
MTL.

Hsd-es-id: 14018341782
Original commit date: Mon Jan 9 14:20:48 2023 +0800
Change-Id: Iec2c7594318ab969156de0aa0c2f105d850b51ec
Original commit hash: 0d360d203b4dd75dfc3d826078dd530418876425

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: f0ca701b11f3fdf5487183a728516b2566619d6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.8

Hsd-es-id: N/A
Original commit date: Wed Jan 11 17:31:50 2023 -0800
Original commit hash: 45f4557cf2fe161c32dfe960f38270197797ed9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b671ee10000991cd44a35ea09d5b7d2fc54988ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.7

Hsd-es-id: N/A
Original commit date: Wed Jan 11 17:00:35 2023 -0800
Original commit hash: 73f5efca25f75eac8a0b7178e55f989a6726bffc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc07ecab3b71f23d45b97b78bb895a29437a0496 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.6

Hsd-es-id: N/A
Original commit date: Wed Jan 11 14:13:25 2023 -0800
Original commit hash: 0a05d58365b29d8d7d6cf7807b9c9655ddc4a655

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad2a9145258e747cc071d6a899e4ca2038029a46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC fails in ECT when mixing x16 with x8
DIMMs

[Issue Description]
Port from ADL. ECT fails when mixing x16 with x8 DIMMs.

[Resolution]
Port the change from ADL to enable CpgcSeqCfgA.GLOBAL_STOP_BIND when
CpgcSeqCfgA.GLOBAL_START_BIND is enabled. This will ensure all channels
stop if one CPGC channel is manually stopped.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 14018366287
Original commit date: Tue Jan 10 15:43:35 2023 -0700
Change-Id: I399893399183ca4c7c57efc424ab692ea9b66f25
Original commit hash: df6eeadb61d15808495906570b9e2325ee1252c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c

================================================================================ 
Commit: 99955cbc960521913eb65f1750b48d31a87adbba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.5

Hsd-es-id: N/A
Original commit date: Tue Jan 10 11:47:39 2023 -0800
Original commit hash: ac63bea09a224c1d056012aa4ee6196b0314e407

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 051040cb68eefb4355432c5971ff1d47423a19db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.4

Hsd-es-id: N/A
Original commit date: Tue Jan 10 10:05:57 2023 -0800
Original commit hash: 705e9847582072db5be4b4af9d034a625a4bc425

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b76133b14fbd37edda4b0d2616bb50c98e64aba7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Make VTT Offset Cal not run in PM9
when Transitioning from Vtt Disabled GV Point to Vtt Enabled GV
Point A0 Only

[Feature Description]
The change in 22014671674 has been identified as only
being applicable to MTL-M/P A0.
A conditional has been added to enforce this.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-M/P/S

Hsd-es-id: 22016080160
Original commit date: Wed Oct 26 10:41:56 2022 -0700
Change-Id: I0409c14199ba7e7434faf276999952af1bae5b57
Original commit hash: 6a09800015c4b10b7284c414f15f2f62e2f2d525

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 39e492a0a1f11369051f7023e45395816abd7553 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.3

Hsd-es-id: N/A
Original commit date: Tue Jan 10 09:44:46 2023 -0800
Original commit hash: e43b29c97343297c19c4e6ba64b61d3afaf69766

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d4996ac625f3b77e413964de471df47782ed76c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] MultiCycle Vref Command Perm Change

[Feature Description]
The change in 22015066349 has been identified as permanent for
MTL. The relevant conditional needs to be removed to reflect this.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22016058305
Original commit date: Fri Oct 21 10:12:19 2022 -0700
Change-Id: I8b553c6bdcb803877051d933732124c908855fc9
Original commit hash: fa403c05bdca8ffac2f258307e7980e7523850a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 0a6d0f769242994c47d3b327fd70315f75b36654 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.2

Hsd-es-id: N/A
Original commit date: Mon Jan 9 12:06:50 2023 -0800
Original commit hash: f1371633098f384c372437cf407db950071681c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1992e6467a3f7b17c080387db729883909be6625 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] ECT modification

[Feature Description]
Update ECT training to place Ca Per Lane fields to the middle of the
range when 1N mode is detected. Add PerBit storage on MrcData struct

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL, DDR5

Hsd-es-id: 22015710995
Original commit date: Fri Oct 21 15:17:22 2022 -0700
Change-Id: I6c022afafde7a5faeaee00b0be08cac9b38ff988
Original commit hash: a1746b54ec8ccc0d32e0d7aac52c30cba1314f04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 894114330c6277a8b3303aaa67ebbcd93d62731a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.1

Hsd-es-id: N/A
Original commit date: Mon Jan 9 11:21:14 2023 -0800
Original commit hash: d6e7ceba67a33753c6de51295172d662878bbe91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 18f90ac17105d013a61b16b46a8305d54cdd5f68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RMT to store lanes from 0 through 31 with
byte information in BDAT structure

[Feature Description]
For Per Bit output to BDAT, continue to increment Lane based on Byte
info

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016262617
Original commit date: Fri Dec 2 19:34:01 2022 -0800
Change-Id: Iec362402172fb63404b16beb53ac329b05551a63
Original commit hash: c3f92fb977fc8fe0c87213496fc52dbb0506cc8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c

================================================================================ 
Commit: 39dac48810a57ac7f36ac3b15065ba5d05a01901 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.9.0

Original commit date: Mon Jan 9 13:03:16 2023 -0800
Change-Id: I62438c9dd3d19651ab0b48eef99f1637692e3bd9
Original commit hash: a65aec6968dfaa710145ad6901f23ed01cd52f92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d71659f3106d5bdca51a480a822114c201b433fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3064_00

Hsd-es-id: N/A
Original commit date: Thu Feb 9 04:31:09 2023 +0000
Original commit hash: bcc30e4d005158c1c30e1a7cdda0affa056ebad8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4118c68d9bb21b67c0f499d137a79517a96117bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enable backup after ssd migration unlock success.

[Issue Description]
BIOS should trigger backup after pin key unlock the SSD

[Resolution]
Change backup condition , add unlock scenario

Package/Module: Features/FirmwareGuard/CapsuleFeaturePkg/

[Impacted Platform]
ALL

Hsd-es-id: 15012745510
Original commit date: Tue Feb 7 12:04:34 2023 +0800
Change-Id: Ibc49f1578b5be3c9d3389840636b988da8447135
Original commit hash: 77250b15d9714b1bfa8758a2e44913084d6e2bcf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiForm.vfr
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiFormStrings.uni
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiFormValues.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c

================================================================================ 
Commit: 021bf500e2e68751c554471efb02da151efafb8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:34 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3063_02

Hsd-es-id: N/A
Original commit date: Wed Feb 8 14:21:21 2023 -0800
Original commit hash: 6197e45fdb0355d8a2c2372efcfc4a4ae5d69be1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1bf77cf13760b8dbf8126407882c4bc9572a4829 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:29 2023 +0530 
-------------------------------------------------------------------------------- 
Sporadically S0i2.0/S0I2.1 not hitting
with Corp BTG 0 profile

[Issue Description]
Sporadically S0i2.0/S0I2.1 not hitting
with Corp BTG 0 profile

[Resolution]
Program RXLTRMDECH to 0 for SOC DMI

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S, H

Hsd-es-id: 16019500133
Original commit date: Thu Feb 9 00:17:18 2023 +0530
Change-Id: Ic8b263d63f8b8d7e8231edea948912ec7f47e916
Original commit hash: 099cd2074897945abcc47d58250f4f72b88b17f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: 94202f6ac015d2bda9b23d51bb785427ff0e202f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:24 2023 +0530 
-------------------------------------------------------------------------------- 
Latency config for low power states and PS_ON

[Feature Description]
Updating the values as per BWG

Package/Module:ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
S

Hsd-es-id: 16019689651
Original commit date: Wed Feb 8 21:39:35 2023 +0530
Change-Id: I384683de6ba6b8d273b817f7edd2f6aff8c51053
Original commit hash: 02e8ef795096c523a283dab750572d0ff5bc8a65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PmcRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 44165b05be53ffc661a92d9382dd318dc1069343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:19 2023 +0530 
-------------------------------------------------------------------------------- 
Fix SUT cannot enter S5 from EFI shell when power button press.

[Issue Description]
SUT cannot enter S5 from EFI shell when power button press.

[Resolution]
Check power button status in SMM library.

Package/Module:
C1S/SMM

[Impacted Platform]
MTL-S

Hsd-es-id: 16019480245
Original commit date: Wed Feb 8 09:29:27 2023 -0800
Change-Id: I10f2658132138be396b9a28df9a050673fc82612
Original commit hash: 625c4cc663e1d7ba209e864de340e673eedb0a83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchDieSmm.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmCore.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmPowerButton.c

================================================================================ 
Commit: 09571e26f04ea8550b6ac009aca5c20d820cf457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][A0][PO] S0ix and Sx.ix Entry blocked due to AON3 and AON3_SPI
are active

[Feature Description]
PMC WA on issue "Second PECI over eSPI commands stuck"
polling with 1ms interval on ESPI SB SPI_MSI_STS_OOB.SMBUS_AVA
regularly and disable it during s0ix.
Timer for polling will be enabled at c10 exit,disable during c10 entry.
wa will inform PMC (through IPC command) to stop polling on S0ix entry.
On S0ix exit, BIOS will need to inform PMC again to start the polling.

Package/Module:
EcFeaturePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012689179
Original commit date: Tue Jan 24 16:34:50 2023 +0530
Change-Id: If1e12c1c154490f44524717ef5e9d086929891c5
Original commit hash: 522f67292eb0cac53a64547ef47e9b52c4b0f7df

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl

================================================================================ 
Commit: e6d185853ad0b6f5ac8900f9c0353706246a3e31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:12 2023 +0530 
-------------------------------------------------------------------------------- 
Add BIOS options for games that use Denuvo DRM

[Feature Description]
Denuvo DRMs use undocumented instruction capabilities that are supported
on Core but not Atom. When an Atom module attempts to execute the
instructions, it crashes. This patch adds an option to provide a hotkey
to park Atom cores.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019122531
Original commit date: Wed Feb 1 09:28:40 2023 +0800
Change-Id: Ib4491c5e38054bfae8aacbd80aaca8acab1a15fd
Original commit hash: 8516fa2d08b32be611e02f8d7f9eb0da2d874617

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/Ps2IoTrapHandler.c
MeteorLakePlatSamplePkg/Setup/AcpiSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: ecb3e04e3643a226f125fb03238be3a891d18e39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:07 2023 +0530 
-------------------------------------------------------------------------------- 
Wrong parameters when calling IO Enable Decode

[Issue Description]
It was found during review that wrong order of parameters is passed to
LpcEspiIoEnableDecodingSetHelper() to enable IoDecode for CS1. This
leads to different values programmed into register or totally skipping
the IO Enable Decode.

[Resolution]
Changed order of parameters to match LpcEspiIoEnableDecodingSetHelper()
parameters

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc/Library/.../PchCycleDecodingLib.c

[Impacted Platform]
MTL

Hsd-es-id: 18027305498
Original commit date: Wed Feb 8 12:47:58 2023 +0100
Original commit hash: 4261542943d8e9c8df7abc90eab3f7fd1d69f495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

================================================================================ 
Commit: 11789abe4cfc75af92666a71c961ddc085b89c46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update postbuild.bat to have MTLI prefix for NEX
MTL-S BIOS.

[Feature Description]
NEX BIOS file name has the prefix of MTLI. Hence
apply the same to NEX MTL-S BIOS too.

Package/Module:
BIOS ROM image name

[Impacted Platform]
MTL-S

Hsd-es-id: 15012029982
Original commit date: Tue Feb 7 20:43:50 2023 +0800
Change-Id: I016f0b24c14704755cdfe1f11e93c81cec32fb1d
Original commit hash: 58fc0b6cd46f9668d3dad682160a37dc5948949f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 2c80ceb13db6d9de08c010826062e4d6f9789e5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:59 2023 +0530 
-------------------------------------------------------------------------------- 
Revert ""Minor Version revert in Program branch""

This reverts commit 01e8c8190578e58a3091ebe2dcfaab875ebad114.

Thu Feb 9 22:22:25 2023 +0530
Original commit date: Thu Feb 9 22:22:25 2023 +0530
Original commit hash: 0a3e00980d62c8666e26dd37fa2e566817cf185f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 50a04207b892a8d4e735754ddf4be46e653b02d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:55 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3063_80"

This reverts commit d406f8fff04a3dc218f2242ed00a8dafb276a04b.

Thu Feb 9 22:22:19 2023 +0530
Original commit date: Thu Feb 9 22:22:19 2023 +0530
Original commit hash: 44aa4b5215ea77ba8ce0c28b3ed00fea83600f65

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 64503550406125c00d23a085fe7edce28e4fd5a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:52 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3063_80

Hsd-es-id: N/A
Original commit date: Wed Feb 8 06:09:09 2023 -0800
Original commit hash: d406f8fff04a3dc218f2242ed00a8dafb276a04b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8379b29e6ca1b2178e93ec17b8beef203ffa68c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:48 2023 +0530 
-------------------------------------------------------------------------------- 
"Minor Version revert in Program branch"

Original commit date: Wed Feb 8 18:42:02 2023 +0530
Change-Id: I83d3dd2ccedf024bbc0e0f1c6cbd7c49c1285689
Original commit hash: 01e8c8190578e58a3091ebe2dcfaab875ebad114

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8db40ca016b2a412152d9fd1e95b280be1691511 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:44 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3063_01

Hsd-es-id: N/A
Original commit date: Wed Feb 8 11:49:02 2023 +0000
Original commit hash: f945b5152d11c6b651259a1a8607e97c48a87c0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 92e98e28e5d7e9f1f42104bf0109d4652d1fc41b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:40 2023 +0530 
-------------------------------------------------------------------------------- 
[Native] [PM] :on disabling PCIe root port with device connected ,
controller will not power gated after G3 blocking S0ix

[Feature Description]
Updated the function disable flow according to the latest bios writers
guide recommendation.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
Default ALL MTL

Hsd-es-id: 16019523753
Original commit date: Wed Feb 8 15:30:35 2023 +0530
Change-Id: I4d387f4d9bf2a504502f19921618bc2f4cd46ca8
Original commit hash: 4fe4d52a5bb02ce06498497cc2bad09b719b6e00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 56888886667026a94f83aaf3bf8f2eccb56233b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:36 2023 +0530 
-------------------------------------------------------------------------------- 
Intercept HttpProxyPkg for OCR HTTP Proxy feature

[Feature Description]
Intel repo changes to intercept Edk2Staging HttpProxyPkg

Package/Module: MeteorLakeBoardPkg/BoardPkg

[Impacted Platform]
All

Hsd-es-id: 14018606674
Original commit date: Fri Feb 3 15:15:04 2023 -0800
Change-Id: I11921767d592228065f56d143d8cebd5ef0cca2b
Original commit hash: ff6c9878386be0d1b8ab754225078c0e3eb1a2d1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf

================================================================================ 
Commit: 9b8bd27e11a722feddea256c8947d0a04bb93213 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:31 2023 +0530 
-------------------------------------------------------------------------------- 
SerialIO defaults mismatches between setup and RC

[Issue Description]
There are differences between PCH setup default settings and these
provided by silicon reference code.

[Resolution]
Aligned default values to reflect POR configuration.

Package/Module: ClientOneSiliconPkg/PeiSerialIoPolicyLib

[Impacted Platform]
MTL

Hsd-es-id: 18027255158
Original commit date: Tue Feb 7 13:22:19 2023 +0100
Change-Id: I306f3c3f41d9b2376e90162e3936d433fbfc2834
Original commit hash: 0ac29daddf85ec67e6c5f49472a9ad912ebada39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 48a24fe4a65cffdca0b0b734186a6871e27c3ffa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:24 2023 +0530 
-------------------------------------------------------------------------------- 
USB HS endpoint enumerating as Offload capable with USB offload disabled

[Issue Description]
With USB Offload Disabled in BIOS, the USB HS endpoint should not
enumerate as an offload-capable endpoint on the Sound page.

[Resolution]
Use PCH NVS Region insted of SOC NVS Region.

Package/Module:
ClientOneSiliconPkg/Fru

[Impacted Platform]
MTL-S

Hsd-es-id: 16019443478
Original commit date: Tue Jan 31 04:12:43 2023 -0800
Change-Id: Idb8cb2ff31e041a4b28aba231530f26c18f11668
Original commit hash: a54a9dd4bf3e7def73921b8dc3fc6dbdb42e1085

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchHda.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocHda.asl
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/Hda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaSoundWireCtrl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: 0851799399190be3e2bb1edefbdc3653b9141716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:20 2023 +0530 
-------------------------------------------------------------------------------- 
HidKbDxe: Fix avoiding Memory Corruption Due to Malformed HID Report

[Feature Description]
As per finding NCC-2022-WBA, malformed BLE KeyBoard HID Report
leads to out of bounds memory write. This adds additional check
before writing to memory and avoids memory corruption.

Package/Module:
BluetoothPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019217932
Original commit date: Mon Feb 6 13:27:36 2023 +0530
Change-Id: Icc2876168123cc7043837ad9cb07e2734ec1053d
Original commit hash: 6e25c7f17f350d67142912f7c96c74e7b18c73cf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/HidKbDxe/KeyBoard.c

================================================================================ 
Commit: 8cb9082ba4021f8d12ea0183e89d9106a698e6d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:16 2023 +0530 
-------------------------------------------------------------------------------- 
Dynamic MMIO Size calculation so that it will not collide with DRAM

[Issue Description]
With Lesser MMIO Size some of the design are collide with the DRAM
which is casuing the unexpacted behavior like the ASSERTs in different
modules.

[Resolution]
the Dynamic MMIO calculation is needed which is based on how much mmio
size is avaiable from TOULD

Package/Module: HostBridge

[Impacted Platform]
ALL

Hsd-es-id: 14018150546
Original commit date: Mon Nov 14 23:01:55 2022 +0530
Change-Id: I47613df39e5c47de114559c9932cd68051217b3f
Original commit hash: c835f8181a496bca27d74e1f7ac4a627cd1a58c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf

================================================================================ 
Commit: bcbf63bf05162d91391c78cb55fc15a21c8dd644 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:12 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3063_00

Hsd-es-id: N/A
Original commit date: Wed Feb 8 04:31:11 2023 +0000
Original commit hash: d2e7e44253f05da10f3c97173e14dc3632f2edd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0b661833befd98dce2a92b1f45805f4d17fac5ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:08 2023 +0530 
-------------------------------------------------------------------------------- 
Remove U at the end of hex values SerialIoI3cRegs

[Feature Description]
Remove U at the end of hex values SerialIoI3cRegs

Package/Module: ClientOneSiliconPkg/Include

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Mon Jan 30 10:27:36 2023 +0530
Change-Id: Ia5c0c385e8ffe9424fb6186bef139d0c1f9d6123
Original commit hash: 0ef085b1c8df1288e022bf576d4806a1716d69e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SerialIoI3cRegs.h

================================================================================ 
Commit: 8aed3f5105b8758ed58a10ee9f5263db8f29d6e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:04 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3062_00

Hsd-es-id: N/A
Original commit date: Tue Feb 7 04:31:24 2023 +0000
Original commit hash: 44e511d272c1d70bc552dd95afd20dbc90b282b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 88e9da2edc88cebed28ace07373ef60d5049d5e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:00 2023 +0530 
-------------------------------------------------------------------------------- 
Assert error is observed after giving 3 times wrong HDD Password
while performing LPE flow

[Issue Description]
Storage password allocation is released twice and caused the error.

[Resolution]
Once the allocation is released, the pointer should be set to NULL
to prevent been released again.

Package/Module:
PlatSamplePkg/Features/PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 16019629482
Original commit date: Mon Feb 6 20:47:59 2023 +0800
Change-Id: I0695ad7e599156a8f0f2599d0d19a8568db4f7c2
Original commit hash: f74b5861b24e1c4848c4cb363dac8dc8b223d572

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c

================================================================================ 
Commit: 9a7f83a01d1cbbfda1929713eff57eec6471554d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:56 2023 +0530 
-------------------------------------------------------------------------------- 
Add OneClickRecovery HTTP Proxy support

[Feature Description]
Allow retrieving recovery images from endpoint server outside
the corporate network (via proxy server). The proxy information
is recieved from CSME via HECI.

Package/Module: MeteorLakePlatSamplePkg/Features/Amt

[Impacted Platform]
All

Hsd-es-id: 14018468451
Original commit date: Tue Jan 24 15:16:55 2023 -0800
Change-Id: I063a8f7ba12bd00474db5d18c7a84c4a08ec9240
Original commit hash: c9ffe6af7754f19efc82a3d4059e29f13dd93e1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h

================================================================================ 
Commit: 1debf1b336e1ddd2f8ed481e986b7df02570bef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS code update for new VR Spec WW05_23

[Feature Description]
BIOS code update for new VR Spec WW05_23

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012729756
Original commit date: Fri Feb 3 13:22:20 2023 +0800
Change-Id: If665e993ba984f660bc7f479c6f62721fdd3fc2a
Original commit hash: 5ff506809c157f5b1af56b7e0af1d07224ce7b8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 0a900e8f5f06f888dc2a9caef538d3c7478e9ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Support 6C+4A CPU (DID0:7D13h) and update corresponding VR data

[Feature Description]
Support 6C+4A CPU (DID0:7D13h) and update corresponding VR data.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012729756
Original commit date: Fri Feb 3 11:03:17 2023 +0800
Change-Id: Icd8b2fe47f8c038811518c97091a871fdc723a8d
Original commit hash: b83acc6b0ecffa6d597dd2f4b1e192e7d08f3a92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 9926fcf4e324b22e8a2fae5e75f92043505ebe75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:44 2023 +0530 
-------------------------------------------------------------------------------- 
Add a conditional check before locate latest Microcode

[Issue Description]
FSP is not doing conditional checking prior to locate latest Microcode
from flash. FSP is always assuming that boot loader will send a valid
microcode pointer with valid size. This assumption might not correct

[Resolution]
Introduce a conditional check before start locate latest Microcode
from flash.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019565298
Original commit date: Mon Jan 30 16:56:36 2023 +0530
Change-Id: I7c3f15140fed70638a9db4432928edae57c4a4e0
Original commit hash: 565a7aa0ee9df2e93900e1f0bf994651afe38061

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c

================================================================================ 
Commit: be9b5902edb7ee047e915b767e86153ca1fb64fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Disable ITBT and DMA controller in the MTL-M LP5x CONF1

[Feature Description]
Disable ITBT and DMA controller in the MTL-M LP5x CONF1

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL

Hsd-es-id: 15012659716
Original commit date: Fri Feb 3 21:29:35 2023 +0800
Change-Id: I0f5ba3804af466c24028f58de6dacaf414729b57
Original commit hash: 4592e245af2a4142eb554d462dadc644a3b134fc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 934f6d0888fc8bcd9ff5c8655082b8e5360b5002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:36 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3061_00

Hsd-es-id: N/A
Original commit date: Mon Feb 6 04:31:03 2023 +0000
Original commit hash: 84712d586e88fe10838f3340a3d37f99f86e2bf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 001258f1847d4dcd17609e5f7496eded35a7bf3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:32 2023 +0530 
-------------------------------------------------------------------------------- 
Disable IOP VTD PMR in PEI Phase

[Issue Description]
If PMR is enabled before Vtd PEI driver,
it needs to be disabled after DMAr is enabled.

[Resolution]
Disable PMR after DMAr is enabled

Package/Module: MeteorLakePlatSamplePkg/PlatformVTdSamplePei

[Impacted Platform]
ALL

Hsd-es-id: 16019602290
Original commit date: Thu Feb 2 10:45:42 2023 +0800
Change-Id: I80ae798c0c964cd39d0ea7e62cbd9e32b8202450
Original commit hash: 751fe49f98c60c32bbba684ad400a6f77ffb2255

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.c

================================================================================ 
Commit: 7160e97f301443848bc9e06326dd647efd166a51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:28 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3057_00

Hsd-es-id: N/A
Original commit date: Sun Feb 5 04:31:05 2023 +0000
Original commit hash: 2fa195d21ddafe3d1fcff362b76480c4a459d914

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4520cc9314df50ecc9d865e463cb294be224c286 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:24 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3056_00

Hsd-es-id: N/A
Original commit date: Sat Feb 4 04:31:05 2023 +0000
Original commit hash: a2b546cb036fc8b00010829411e09fde91e71886

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7eef05e00cefbef31379cc2ca0c377e693ef7034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:19 2023 +0530 
-------------------------------------------------------------------------------- 
MTL: Errors for retrieving MAC from PSS.

[Feature Description]
Array &NvmData of size 1 may use index value(s) -1..0

Package/Module: Features/MacUpdate/GbeFwUpdateHw

[Impacted Platform]
MTL

Hsd-es-id: 16017217979
Original commit date: Fri Feb 3 13:28:14 2023 +0530
Change-Id: I6ce28a792f030674481c55f900f8d3e317acd991
Original commit hash: b7d31261d6889b911226848c604f4e92319892b4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c

================================================================================ 
Commit: 1a7c01b2c33fdb5a8d57f7c59f4508ccdbd9ad3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:15 2023 +0530 
-------------------------------------------------------------------------------- 
[OC] Fixing BIOS failed to modify EPOC2 param for OC.

[Issue Description]
BIOS failed to program CPU BGREF Mode bit in EPOC2 register.

[Resolution]
Confirmed with the PMC owner that EPOC2 register can be programmed
irrespective of the EPOC2_EN bit status in EPOC register.
Hence removing the condition check for EPOC2_EN bit in EPOC register.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 22016607744
Original commit date: Thu Feb 2 15:46:14 2023 -0800
Change-Id: Ib0a2063bd5b7cd1ce9d225ae3bb5be0c4d07190a
Original commit hash: 9ff3ef42d0a02b16d6a9b352fe60b7d04eaded72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 6170fc378a26019206c7cc0096c1855562fef562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:11 2023 +0530 
-------------------------------------------------------------------------------- 
MTP-S PMC time sync IPC

[Feature Description]
This commit adds call IPC command execution that is forcing PMC time
sync to be performed.

Package/Module: ClientOneSiliconPkg/Fru/MtlPch

[Impacted Platform]
MTL-S

Hsd-es-id: 18026976950
Original commit date: Fri Jan 20 09:39:36 2023 +0100
Change-Id: If26d05bc77479d9c11bbad30fb38f5b574e8c07b
Original commit hash: 35af53b8a6312e62a38a7bff5d91db4521d10c14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: d454fdc3f03f070d7a79c7fcb9cb5fc5ddc9eb7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Fix the FWTS errors reported

[Feature Description]
Defined unique dummy packages for each of ART, TRT and PSVT when
referred from out of scope.

Package/Module: Thermal

[Impacted Platform]
All

Hsd-es-id: 16019548341
Original commit date: Fri Feb 3 12:38:25 2023 +0530
Change-Id: Ib1a13820a5f32d7d1208a435bc7defdc756f0d14
Original commit hash: 3cf0fa314c0ca3942f8ae9b6f91653b3c47a2f68

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/AcpiTables/Dptf.asl

================================================================================ 
Commit: 272a63023c88208afed1ccb8e5b23bd0258836b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Add SkuId for CpvCrbFab3

[Feature Description]
Adding SkuId for CpvCrbFab3 board with boardRev ID : 2.

Package/Module: MeteorLakeBoardPkg/

[Impacted Platform]
MTL-S

Hsd-es-id: 15012720129
Original commit date: Wed Feb 1 16:24:44 2023 +0800
Change-Id: Iaa66fa148ec642254d46f00e1be12658fad690b3
Original commit hash: 99ad459afea8fbc4630a323f1d3fd133065b9d62

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 1be7614909277659ce31462f5754cf5e43f92036 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:57 2023 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] [MTP-S] remove gpio locking procedure for MTL-PCH-S
from GpioV2WrapperLib

[Issue Description]
Since GPIO controller on MTL-PCH-S communicates with P2SB using
"message access" (not "mmio access") gpios must be locked before
P2SB is locked.

Gpio locking procedure can not be invoked neither
at gFspSiliconInitDonePpiGuid nor at gEfiEndOfPeiSignalPpiGuid signals
because registered callbacks are invoked after P2SB is locked.
For MTL-SOC it's not a problem because GPIO controller uses
"mmio access" to communicate with P2SB.

[Resolution]
Remove gpio locking procedure for MTL-PCH-S from GpioV2WrapperLib
Code cleanup for MTL-SOC - use GpioV2WrapperLib instead of directly
using GpioV2Services interface.

Package/Module:
GpioV2

[Impacted Platform]
MTL-PCH-S, MTL-SOC-S

Hsd-es-id: 18027086432
Original commit date: Tue Jan 31 12:59:33 2023 +0100
Change-Id: Ie4b6774a69b25564412f226bb49b12dff4cd6b68
Original commit hash: 409ceed7c433228401301201455077447e1bcbff

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Library/GpioV2WrapperLib.h
MeteorLakeBoardPkg/Library/PeiDxeGpioV2WrapperLib/PeiDxeGpioV2WrapperLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: fb12ecac263e07d0ae8c88b8cdbf399a336d340c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:52 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][PCIE][C1S] Handle new registers offset for TCSS IP

[Issue Description]
New offest for registers: CCFG, MPC2, MPC, SMSCS, SPR, RPDCGEN,
RPPGEN, LTRL, PWRCTL, DC, IPCS, PHYCTL2, PHYCTL3, IOSFSBCS,
MANID, STRPFUSECFG for New Intel Silicons.

[Resolution]
Use new offsets for New IOE Silicons in C and ASL code
The PCIE WB Update fixed in WW0504

Package/Module: TCSS

[Impacted Platform]
ALL

Hsd-es-id: 14018094891
Original commit date: Thu Feb 2 11:58:30 2023 +0100
Change-Id: Ib3193937a20adce8269856ade191814802326448
Original commit hash: 225838ca511f26205d0a839e4edc9497e5e2478b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/AcpiTables/SaNvs.asl
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/ItbtPcieRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtPcie.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtSipPcie.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/DxeTcssInitFruLib/DxeTcssInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 4c56fb50957733d7c2a0fe18cde9d3450f5a4f41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:46 2023 +0530 
-------------------------------------------------------------------------------- 
MeState is not suitable for MeMode

[Issue Description]
MeState is Enabled while MeMode is Temporarily Disabled.
But MeState should be suitable for MeMode.

[Resolution]
1. Set MeState disabled while MeMode is not normal mode.
2. Gray out MeState setting if MeMode is not normal or Temporarily
Disabled.

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019578186
Original commit date: Tue Jan 31 14:55:50 2023 +0800
Change-Id: I64554d4152dfcfece6b9c822912cc061d6654ec5
Original commit hash: 535e385fb50782ac81d4af66e1a696d3c171c5f9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/MeSetup.c
MeteorLakePlatSamplePkg/Setup/MeSetup.h
MeteorLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: f9d34cf2c723326299009974630c7aa7bd8e02a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3055_00

Hsd-es-id: N/A
Original commit date: Wed Feb 8 18:35:16 2023 +0530
Change-Id: I01e7df9525dd64adf085873390fea21fe35dd93d
Original commit hash: 588757659d2287347d27c7b0600274fb5c46d194

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5a519796c7b7e5e32696ea56fcf535481d655697 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:37 2023 +0530 
-------------------------------------------------------------------------------- 
AhciPciHcPei: fix the hang issue when capsule retimer.

[Issue Description]
System 9C7F PC Hang Observed while updating retimer capsule
with SATA Enabled IFWI

[Resolution]
For AHCI host controller, the MAX_ATA_AHCI_HCS is 1.
so the size of the HcInfo structure is 1.
But when scan the pcie to find the sata controller, it scans all BDF.
After it finds the sata controller, still scans the remaining BDF,
although it can't find SATA controller, but reset the HcInfo,
it will access the buffer out of range.

Package/Module: SataFeaturePkg/AhciPciHcPei

[Impacted Platform]
MTL

Hsd-es-id: 22016539745
Original commit date: Thu Feb 2 13:10:11 2023 +0800
Change-Id: I318dd460fc61edd849a517661b0ca13b038424dd
Original commit hash: 546d9895dd514434d0a91c4d280ef506cb18f7ad

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/NvmePciHcPei.c
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.c

================================================================================ 
Commit: 35d391f2c76c27192eef421b2affe60cc45d1f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:33 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Disable ITBT and DMA controller in the MTL-M LP5x CONF1"

This reverts commit 967ab2977c1a34622b96350728045c70a2b4d455.

Hsd-es-id: 22016595111
Original commit date: Thu Feb 2 14:21:27 2023 +0530
Change-Id: I19f6b5d68b0d357bd9251c52c467c1c4b7d949d0
Original commit hash: ecd11b151f8e4d892b44c86c35420bbba5c4b810

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 5007257ef9e4f5b60b3029ecbabe80841f4f3d5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:29 2023 +0530 
-------------------------------------------------------------------------------- 
Assert during EarlyDevicesLpssUart execution.

[Issue Description]
Assert during EarlyDevicesLpssUart execution.

[Resolution]
Fix singature for EFI_SERIAL_IO_PROTOCOL.

Package/Module:
ClientOneSilicone

[Impacted Platform]
ALL

Hsd-es-id: 16019473994
Original commit date: Thu Feb 2 16:01:44 2023 +0100
Change-Id: I19e6783c67b3ef5c799bc59e0be1b7a8980d855d
Original commit hash: 79d5cfb6c9fdfcfffd5a3b5859e408d774c428aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c

================================================================================ 
Commit: ff8689875999e1968f58ebb6db91e84f9508135f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:25 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS not programming GPIO Assertion in Link Down(GPIOALD) registers bit

[Feature Description]
BIOS needs to program GDR.GPIOALD = 1

Package/Module: PcieRp

[Impacted Platform]
MTL

Hsd-es-id: 16019592598
Original commit date: Wed Feb 1 10:44:11 2023 +0530
Change-Id: I063d88b6bd4a635bb97879c6c10fd0e685a79731
Original commit hash: 4c4d14f23a7be6ddf16bd857bcf9c43da180da68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 8388f36628d192047002f52b2aa5a507ff62e045 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:20 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS resigning Scripts

[Feature Description]
BIOS resigning Scripts
to Resign BIOS modifed with XML CLI

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019384687
Original commit date: Mon Oct 10 15:49:15 2022 +0530
Change-Id: I8a2164a5c68558afe48e00eee559f9a18f103b3c
Original commit hash: a0179ab65de3a6ce57ab91328c2c79e9d30ddf6e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prebuild.bat
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: cc82eabdbdadd1496ee74a9b81424ba4e2889416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:16 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3053_03

Hsd-es-id: N/A
Original commit date: Wed Feb 8 18:33:18 2023 +0530
Change-Id: I2ec03a7ad50ed45bfdf4c225c8879f2b5fd2aa5b
Original commit hash: f1ade794c221261cc5884edbd0f47f0baaf47de0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: feb3b9be55c9c1a7823003757b1cec6f494e1e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Enhance BCLK range up to 530 MHz and refine Discrete CLK Init

[Feature Description]
Use FOD registers instead of using built-in OC-Engine from RC2600x Chip

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
Meteorlake

Hsd-es-id: 22016574740
Original commit date: Wed Feb 1 10:40:13 2023 +0800
Change-Id: I01a5fe75591309d362aed902304ff59c63e8cae3
Original commit hash: 7635add5a6c3c778546e54a23adf0ca8fb96f6cd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Library/DccProgramLib.h
MeteorLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Setup/IccSetup.c

================================================================================ 
Commit: 90359dada0b18600211edc3443849bb2e5c5ebf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:09 2023 +0530 
-------------------------------------------------------------------------------- 
Multiple Port8xh Port get enabled causing Port8xh test to fail

[Issue Description]
Expected 'RPRDID' value is 0x4d1x/0x4d2x for PXPA/PXPB

[Resolution]
Changed RPR Destination ID (RPRDID) programming as per PSF HAS

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 15012588933
Original commit date: Sun Jan 29 14:38:21 2023 +0530
Change-Id: If6ca8129e3f398d9e6cc3dbda682fe7a6122c8d8
Original commit hash: 1f66eaba39085014f7bbe1cbdd42694d09991582

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: 702f3ae2955a67eb93f97b486c93a0a1d7fbd630 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:04 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/Telemetry :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/Telemetry

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module: MeteorLakePlatSamplePkg/Telemetry

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 12:58:59 2022 +0530
Change-Id: I9f04b361b66b34f3b19d3a7cc974a1873cfc6f1b
Original commit hash: 8870c8e722797965b9a33f3ec9fcee661414f948

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: a3554f888254a3c84792476fa2efb9c142b477c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:00 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/BootGuard :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/BootGuard

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module:MeteorLakePlatSamplePkg/BootGuard

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 11:57:27 2022 +0530
Change-Id: I2dff43cacbf5820e38534796e5e36e5eea2b6f5a
Original commit hash: 1b3a2c1c1db14424e5dfb13b6e0fbb4d98c4d00f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: f64c778cdd1507d5bee8ba4937b2e3fb5980a2d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:56 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/Platform :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/Platform

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module:MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 02:58:11 2022 +0530
Change-Id: I7f121a3a0541530b3fe0440f1aaa80ab7a052476
Original commit hash: eedcd545d1c5297facf04575a1f7ff6a3a8bcec3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: e36f2a7d16f0d9812422168b58f2039acf0858b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:52 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/UiApp

[Resolution]
Fixed static code analysis errors like
DECODE/OVERRUN/SIZEOF_MISMATCH etc.. in
MeteorLakePlatSamplePkg/Features/UiApp

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 00:54:51 2023 +0530
Change-Id: I2a84db03aae008819597c987a7a8f6cc902d4760
Original commit hash: ef943434c70d6a894f62d014410ca132605808e6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h

================================================================================ 
Commit: 8dd28c5cdb63aada47d354fd217f69ce5337b8a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:49 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/Usb

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/Usb

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:13:30 2023 +0530
Change-Id: If3ce39514f61ec380882085bd97d22eb000bc000
Original commit hash: 5055f362f6a743de85df9e226bf16c5cd873a9b1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: f290a147c70b34aaa69df097f678c04635abeed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:45 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/FastBoot and
MeteorLakePlatSamplePkg/Features/MacUpdate

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/FastBoot and
MeteorLakePlatSamplePkg/Features/MacUpdate

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:24:41 2023 +0530
Change-Id: Icc2f17eb2d95a892063fff21274d9f8cc7ce630e
Original commit hash: f2295481dfe6b37566d6e202120a5c5b9b542cdf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: 3e1c771c2fb87e6e392343fa0416ac6fcbf7e4b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:41 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/Craslog,
OfflineCrashDump,PlatformErase, Pmic

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/Craslog,
OfflineCrashDump,PlatformErase, Pmic

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:31:07 2023 +0530
Change-Id: I99fe373fa444ed8c6375026d4ce75862c9d83f37
Original commit hash: d7236f6cf47e8d17eb435f34b9e3ecf6034bf6f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 7c72c2bf5fb0c624892715597ea879dd7e743ff2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:37 2023 +0530 
-------------------------------------------------------------------------------- 
Move LpssUartDriver before EarlyDxeDevices.

[Issue Description]
Debug logs are not printed in early dxe stage.

[Resolution]
Move LpssUartDriver before EarlyDxeDevice to install
SerialIoProtocol as soon as possible.

Package/Module:
ClientOneSiliconePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019210971
Original commit date: Thu Jan 26 15:31:06 2023 +0100
Change-Id: I12c35571ca97e54d947672e8eb79119dfc250f71
Original commit hash: ced9dcdb303ad5940ffef0bb2a43c1a9e7911363

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchLpssUartSmm.c
ClientOneSiliconPkg/IpBlock/LpssUart/Include/LpssUart.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/LpssUartDriver.h
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/LpssUartDriver.c
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/LpssUartDriver.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevicesLpssUart.c
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 7aaf526950c48bc317b671e6008b6625c34dd79a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][RCR] Address failures from EDKII CI tests on ClientOneSiliconPkg

[Feature Description]
Resolved Duplicate GUID in C1S package

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16019516733
Original commit date: Tue Jan 24 19:44:16 2023 +0530
Change-Id: Ib3fb13fe9b898d66166ed1acbe9d7f990152765e
Original commit hash: 935f0df234edce7349d22de0a376085cc00aa9c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmSmbusInfoLib/MtlSmbusInfoLib.inf
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/BaseResetSystemLib/BaseResetSystemLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf

================================================================================ 
Commit: d31320c674eae0f274b24d8bf6d57d33a2bbd680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:29 2023 +0530 
-------------------------------------------------------------------------------- 
Revert ""Minor version to 80""

This reverts commit 08ef04c0636929435d2568a979a25915d1d5d1f2.

Wed Feb 8 17:51:01 2023 +0530
Original commit date: Wed Feb 8 17:51:01 2023 +0530
Original commit hash: 032b821a96026dac8f58c1b9d86d49cc81d52175

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 08b50bb955aaf0ee057b09a59376eeb210b63d46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:26 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/Telemetry :Fixed static code analysis errors"

This reverts commit d25a54673c2719bf47a7397b093d39cdf6d783a3.

Wed Feb 8 17:50:49 2023 +0530
Original commit date: Wed Feb 8 17:50:49 2023 +0530
Original commit hash: 5fb8433403f2e0ab4af0279f85286a40526dbab1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: 7ac7a9a9c06564aba2d6711c569dfd9ef31983c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:22 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/BootGuard :Fixed static code analysis errors"

This reverts commit f9d0b3980e4e9c82971a6af75bf9bb60d78a6dc2.

Wed Feb 8 17:50:41 2023 +0530
Original commit date: Wed Feb 8 17:50:41 2023 +0530
Original commit hash: 5725fe9aec43af57a70c7217ca860f414ecd6767

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 3d9cbe273ad3cc0f4e0949a594f9da33e7eefaab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:18 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/Platform :Fixed static code analysis errors"

This reverts commit d6d73e2783de63c5cc7f9e6757b8c77376c2579f.

Wed Feb 8 17:50:26 2023 +0530
Original commit date: Wed Feb 8 17:50:26 2023 +0530
Original commit hash: 16df91fd7377e740d0150bacc3620e232ece684b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: a27126e5b291d0a9a6c94b0b4f2fdb59a88c31a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:14 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 7e67df5652fbd4848173649bee994c81987c2bee.

Wed Feb 8 17:50:20 2023 +0530
Original commit date: Wed Feb 8 17:50:20 2023 +0530
Original commit hash: bd25c9e4760f3282515a17efc04ba874a8cf9959

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h

================================================================================ 
Commit: c62067ff0608140ecdb996eafeb803f62142506a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:09 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit cb23e1700254572c5db6a32584b4075c68ba275a.

Wed Feb 8 17:50:11 2023 +0530
Original commit date: Wed Feb 8 17:50:11 2023 +0530
Original commit hash: e408df4c297fbaaf832d9dbbc282ee560ad28c25

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: bbc77b10aaa39ff71314f0211f34abbe0f867ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:05 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 0124296bd73e1ca5045d2ff5a55764f489ebc491.

Wed Feb 8 17:50:01 2023 +0530
Original commit date: Wed Feb 8 17:50:01 2023 +0530
Original commit hash: 4bfc16fad22506cd7f89a54a138bfd45aa36b197

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: a0472b094614f52f85b9db74c4889b1d7dd9dffe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:01 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 0e0fa999773b2077065407b47e9c8aaa470de594.

Wed Feb 8 17:49:54 2023 +0530
Original commit date: Wed Feb 8 17:49:54 2023 +0530
Original commit hash: 25ce5d8d12efcabd93f429fd6010d228aaee5588

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 5f154a4d1076a8ea27d2b7f0b097d0ba4af1cfe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:56 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_81"

This reverts commit 6930e8098d9db00407e777d443e029125243b5af.

Wed Feb 8 17:49:47 2023 +0530
Original commit date: Wed Feb 8 17:49:47 2023 +0530
Original commit hash: 06b6d95768c29b81d13115b0a0a8ff323f01af5c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b4c0e80f376ef587a5c3a67fab3967b2ff6e4455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:52 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Address code quality issues""

This reverts commit bd8b16e7605febc0e5f79d78060613300de71175.

Wed Feb 8 17:46:43 2023 +0530
Original commit date: Wed Feb 8 17:46:43 2023 +0530
Original commit hash: e0141477f7d15eb91fe2d72f74467d8d7a427e66

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h

================================================================================ 
Commit: 9d4344f6a2326734c3fb3dd98464bd0b695f1032 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:48 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Add back new line at the end of file"

This reverts commit 1aee87165fed6fa2c15d8d86f22fe29929cb4252.

Wed Feb 8 17:46:40 2023 +0530
Original commit date: Wed Feb 8 17:46:40 2023 +0530
Original commit hash: 2095fc11698e116cf9d4ea462e05d241708be230

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: af9618ab092a1acee3a8c2d8aee9bfff4d703459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:44 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Address code quality issues""

This reverts commit 5dc227bd1d9245e990d1cc20d94d27e655764632.

Wed Feb 8 17:46:34 2023 +0530
Original commit date: Wed Feb 8 17:46:34 2023 +0530
Original commit hash: 4f576b60626f01cae2c68a6e7003addf2b79d936

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 5257b11ba897251f8e3ee1910b3040bf1d85c292 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:40 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Address code quality issues""

This reverts commit 8b01ebceb4fa8393137041b91dd14a8f4db8d046.

Wed Feb 8 17:46:31 2023 +0530
Original commit date: Wed Feb 8 17:46:31 2023 +0530
Original commit hash: cf65152c6fac940b113804898d2d64702972acca

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: 6e10874444b87c215cffd423fd6390207d40d46e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:36 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Address code quality issues""

This reverts commit 95f5faad1175966e9b71ce8bd404c166545a9acd.

Wed Feb 8 17:46:28 2023 +0530
Original commit date: Wed Feb 8 17:46:28 2023 +0530
Original commit hash: 3cfc33c0b1cd68b20581bca22f0c679aac8f1364

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: 023e1b498bb5c268ba7d1302dd06133c6fcee694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:32 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "MeteorLakePlatSamplePkg/Platform :Fixed static code analysis errors""

This reverts commit e11616dc06878ba7dd72cc74d86542e366926375.

Wed Feb 8 17:46:25 2023 +0530
Original commit date: Wed Feb 8 17:46:25 2023 +0530
Original commit hash: f9c45b9d8f01b777f892846f96dd8f31b3c14d99

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 3b6d9787443e0c8d7f5c28d78b23ed6282f2705d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:28 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "MeteorLakePlatSamplePkg/BootGuard :Fixed static code analysis errors""

This reverts commit 66e2580e662a5974d9d28b38e6c292d832cbd9a0.

Wed Feb 8 17:46:22 2023 +0530
Original commit date: Wed Feb 8 17:46:22 2023 +0530
Original commit hash: de12b3c66c11fe654b883db91dc3d80176ca8610

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 3a258414e1a1b787a7012e61ddfddd7f5c9fcbf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:25 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "MeteorLakePlatSamplePkg/Telemetry :Fixed static code analysis errors""

This reverts commit 8969ecd30784b961127fe8cc3fda778fd0d779b9.

Wed Feb 8 17:46:18 2023 +0530
Original commit date: Wed Feb 8 17:46:18 2023 +0530
Original commit hash: da0d3c7c3da1abc0533f7a6d9ca318750c583867

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: 5551128ee77cf210eea5db720ae1cf5ed2beee93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:21 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_82"

This reverts commit 5a4c7579c2a70a8f9e54c47ccc84d405f868005c.

Wed Feb 8 17:46:15 2023 +0530
Original commit date: Wed Feb 8 17:46:15 2023 +0530
Original commit hash: af77c2e9817485a12d30acbba5a3bf8648474dd7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: abfec9ae7c9898cd1e9eeb27b420913cc927eb4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:17 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[MTL] Disable ITBT and DMA controller in the MTL-M LP5x CONF1""

This reverts commit e05d598b6dae900a3b1f494ff363924fcbc0d9ed.

Wed Feb 8 17:46:08 2023 +0530
Original commit date: Wed Feb 8 17:46:08 2023 +0530
Original commit hash: 9037b8fedae54728baaf65dab9dc081e94623208

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 4d18cf1f180ef2aa5a58f487f0987050bb45e52a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:13 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_83"

This reverts commit 9d5cabfae60d559e4a1d7c65744c5e163fefbe15.

Wed Feb 8 17:45:56 2023 +0530
Original commit date: Wed Feb 8 17:45:56 2023 +0530
Original commit hash: decea7b682fc720fed1426f480b011fdd8b007ab

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 07d53200d5e1df007720a0fd298dc10d26ce69af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:10 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_83

Hsd-es-id: N/A
Original commit date: Thu Feb 2 01:01:51 2023 -0800
Original commit hash: 9d5cabfae60d559e4a1d7c65744c5e163fefbe15

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db6e6753f2069ca797a2d8779e2f414335569b20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:06 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Disable ITBT and DMA controller in the MTL-M LP5x CONF1"

This reverts commit 967ab2977c1a34622b96350728045c70a2b4d455.

Hsd-es-id: 22016595111
Original commit date: Thu Feb 2 14:21:27 2023 +0530
Change-Id: I19f6b5d68b0d357bd9251c52c467c1c4b7d949d0
Original commit hash: e05d598b6dae900a3b1f494ff363924fcbc0d9ed

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 1558a7715dfae87c23689eb3c042b6b1f697a2dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:03 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_82

Hsd-es-id: N/A
Original commit date: Wed Feb 1 11:24:55 2023 -0800
Original commit hash: 5a4c7579c2a70a8f9e54c47ccc84d405f868005c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b29feb34d132282f4aa3069eea20e09ca6139603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:59 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/Telemetry :Fixed static code analysis errors"

This reverts commit d25a54673c2719bf47a7397b093d39cdf6d783a3.

Thu Feb 2 00:43:41 2023 +0530
Original commit date: Thu Feb 2 00:43:41 2023 +0530
Original commit hash: 8969ecd30784b961127fe8cc3fda778fd0d779b9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: e6b8b930e2a81b851fca7d3ff1cfd47ef1e762bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:54 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/BootGuard :Fixed static code analysis errors"

This reverts commit f9d0b3980e4e9c82971a6af75bf9bb60d78a6dc2.

Thu Feb 2 00:43:36 2023 +0530
Original commit date: Thu Feb 2 00:43:36 2023 +0530
Original commit hash: 66e2580e662a5974d9d28b38e6c292d832cbd9a0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 735995de988d0abf5b67d100b8c53884d1589e33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:50 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/Platform :Fixed static code analysis errors"

This reverts commit d6d73e2783de63c5cc7f9e6757b8c77376c2579f.

Thu Feb 2 00:43:33 2023 +0530
Original commit date: Thu Feb 2 00:43:33 2023 +0530
Original commit hash: e11616dc06878ba7dd72cc74d86542e366926375

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: a99cca7c22bfb7bd432dd7c48989b571eb699476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:47 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit cb23e1700254572c5db6a32584b4075c68ba275a.

Thu Feb 2 00:43:25 2023 +0530
Original commit date: Thu Feb 2 00:43:25 2023 +0530
Original commit hash: 95f5faad1175966e9b71ce8bd404c166545a9acd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: 847ec6df1e3297c1643af8dd18a88558e01bbee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:43 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 0124296bd73e1ca5045d2ff5a55764f489ebc491.

Thu Feb 2 00:43:20 2023 +0530
Original commit date: Thu Feb 2 00:43:20 2023 +0530
Original commit hash: 8b01ebceb4fa8393137041b91dd14a8f4db8d046

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: 149443874ffd6791bcc631b8597eb2b507c6e5cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:39 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 0e0fa999773b2077065407b47e9c8aaa470de594.

Thu Feb 2 00:43:11 2023 +0530
Original commit date: Thu Feb 2 00:43:11 2023 +0530
Original commit hash: 5dc227bd1d9245e990d1cc20d94d27e655764632

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 30cac162705f610fd40e020d8e0cba1823aa6938 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:35 2023 +0530 
-------------------------------------------------------------------------------- 
Add back new line at the end of file

[Issue Description] or [Feature Description]
Choose either [Issue Description] or [Feature Description]
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If this commit is an issue/bug resolution, this field is required and
should describe generally how was this fixed
If this commit is a feature, this section should be removed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: <HSD-ES bug/ise id>
Original commit date: Thu Feb 2 00:41:53 2023 +0530
Change-Id: I5f15c8785f822dd897fcc8bccd3b0a8372a56be2
Original commit hash: 1aee87165fed6fa2c15d8d86f22fe29929cb4252

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 19f8665853efae3a9a6eafceb2e0818ed6b98817 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:31 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 7e67df5652fbd4848173649bee994c81987c2bee.

Thu Feb 2 00:22:51 2023 +0530
Original commit date: Thu Feb 2 00:22:51 2023 +0530
Original commit hash: bd8b16e7605febc0e5f79d78060613300de71175

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h

================================================================================ 
Commit: f2231b837b56c5d72c7b6b850fa1ed21ca6b4a77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:27 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_81

Hsd-es-id: N/A
Original commit date: Wed Feb 1 06:12:26 2023 -0800
Original commit hash: 6930e8098d9db00407e777d443e029125243b5af

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b86782cd0179b548118cb9807af6c0eca25c5e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:23 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/Craslog,
OfflineCrashDump,PlatformErase, Pmic

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/Craslog,
OfflineCrashDump,PlatformErase, Pmic

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:31:07 2023 +0530
Change-Id: I99fe373fa444ed8c6375026d4ce75862c9d83f37
Original commit hash: 0e0fa999773b2077065407b47e9c8aaa470de594

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 9bfb5a6eec8a98c762c1fbf8e9bd81d391592b09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:19 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/FastBoot and
MeteorLakePlatSamplePkg/Features/MacUpdate

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/FastBoot and
MeteorLakePlatSamplePkg/Features/MacUpdate

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:24:41 2023 +0530
Change-Id: Icc2f17eb2d95a892063fff21274d9f8cc7ce630e
Original commit hash: 0124296bd73e1ca5045d2ff5a55764f489ebc491

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: 3d2f3fe49180c079aa40c3194451e1f7e40a77c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:15 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/Usb

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/Usb

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:13:30 2023 +0530
Change-Id: If3ce39514f61ec380882085bd97d22eb000bc000
Original commit hash: cb23e1700254572c5db6a32584b4075c68ba275a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: a2aaf141835db8c9e85fcd17919aa085aaa99165 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:11 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/UiApp

[Resolution]
Fixed static code analysis errors like
DECODE/OVERRUN/SIZEOF_MISMATCH etc.. in
MeteorLakePlatSamplePkg/Features/UiApp

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 00:54:51 2023 +0530
Change-Id: I2a84db03aae008819597c987a7a8f6cc902d4760
Original commit hash: 7e67df5652fbd4848173649bee994c81987c2bee

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h

================================================================================ 
Commit: 69e7e05d0d77d93bfdebf9d488a00fdd480ba17e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:07 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/Platform :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/Platform

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module:MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 02:58:11 2022 +0530
Change-Id: I7f121a3a0541530b3fe0440f1aaa80ab7a052476
Original commit hash: d6d73e2783de63c5cc7f9e6757b8c77376c2579f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: a59921c3e89d206e12d3c4b3954337aa6d921335 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:03 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/BootGuard :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/BootGuard

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module:MeteorLakePlatSamplePkg/BootGuard

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 11:57:27 2022 +0530
Change-Id: I2dff43cacbf5820e38534796e5e36e5eea2b6f5a
Original commit hash: f9d0b3980e4e9c82971a6af75bf9bb60d78a6dc2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: e8eb8479ba8fe3f29018bde7325471a17adbcb84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:59 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/Telemetry :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/Telemetry

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module: MeteorLakePlatSamplePkg/Telemetry

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 12:58:59 2022 +0530
Change-Id: I9f04b361b66b34f3b19d3a7cc974a1873cfc6f1b
Original commit hash: d25a54673c2719bf47a7397b093d39cdf6d783a3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: 99651c12814c6b8e3e165a8142d3860602197dd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:54 2023 +0530 
-------------------------------------------------------------------------------- 
"Minor version to 80"

Original commit date: Wed Feb 1 18:54:16 2023 +0530
Change-Id: Id24d053429b04f75119276d34929882abfe1927f
Original commit hash: 08ef04c0636929435d2568a979a25915d1d5d1f2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4cd5b3857a10a0a3596bde8026cfb83e6e4819e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:50 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3053_02

Hsd-es-id: N/A
Original commit date: Wed Feb 1 18:51:53 2023 +0530
Change-Id: Ibfec9c9043e4d137c882be2de96e10f6787daa53
Original commit hash: 704a33546aa66a570361dadd1b26f29e24511bfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e282112cdd9914e8310e09753a72a1aa7f70bc32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.15

Mon Jan 30 12:21:49 2023 -0800
Original commit date: Mon Jan 30 12:21:49 2023 -0800
Original commit hash: de486a6a67da6f1aaa9363687f1e9a6aebe50b18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93daf25f83f2639ce9bf36e3fafb85201c932631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:44 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Disable RDVREFDC permanently for DDR5

[Feature Description]
Read Vref Decap optimization does not produce any meaningful benefit
in DDR5 but is shown to be the cause of single bit memtest failure.
MRC must disable RDVREFDC permenantly for DDR5.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, P

Hsd-es-id: 22016573660
Original commit date: Fri Jan 27 19:49:15 2023 -0800
Change-Id: Ie781e901a7fb8e51dfdcbbe230e6c5749137944c
Original commit hash: c21efd23733d64f0d745b493c52a05c5b7bd715a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: adfc820274fd8a4f0f83c37803b875d49287dd4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.14

Mon Jan 30 12:21:16 2023 -0800
Original commit date: Mon Jan 30 12:21:16 2023 -0800
Original commit hash: 04bd8468897d15b0c034b035de282cb0effbb346

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23a76342cb49cfb014831f8375e53c7dae03f89c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5]Increase top frequency to 7467 for LP5

[Feature Description]
MTL-P:
T4 boards {3200-G4, 4267-G4, 7467-G4, 4267-G2} : MaxFreq 7467-G4
T3 boards {3200-G4, 6000-G4, 6400-G4, 4267-G2} : MaxFreq 6400-G4

MTL-M:
MaxFreq 6400-G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14018540316
Original commit date: Fri Jan 27 19:27:36 2023 -0800
Change-Id: I52369b0b51b27cd5c83bd652589c866ef5dc5037
Original commit hash: 85dd08d2ae55be072873b9d8d35d301869e37099

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 076711d1168f32a32aa3cf0c96b88505f62dec73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.13

Mon Jan 30 12:18:56 2023 -0800
Original commit date: Mon Jan 30 12:18:56 2023 -0800
Original commit hash: aa93c9172abdf2b1f0c0bc1bccf3f392fa984cb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f7a22b9f27a7f42990015c6dd223e5046bb3e63a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Increase Senseamp Duration to 0xF when
EarlyDqs is enabled

[Feature Description]
If EarlyDqs is enabled we see that senseamp does not cover the entire
read ad leads to training failures in unmatched write time centering.
To address this, Senseampduration should be increased to 0xF when
EarlyDqs is enabled.

This change is only for MTL-M/P B0 and MTL-S A0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016564723
Original commit date: Wed Jan 25 13:53:59 2023 -0800
Change-Id: I816360a65d2ad10fb5571140dbeeb845945e2e10
Original commit hash: 51e578cd3fd7d31992696651c5d082316552b3f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c

================================================================================ 
Commit: 61e841acfb90ca782bbecb32e04ab63318a5c6db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.12

Mon Jan 30 12:17:55 2023 -0800
Original commit date: Mon Jan 30 12:17:55 2023 -0800
Original commit hash: 7eada987a88c409a136696a878b912d2e973f8a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ec1f55fc2fc011a80dad4e453a76933783a9349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Increase Rxdqs sweep range in ReadMPR

[Feature Description]
For ReadMPR,, increase the sweep range from +-32, to +- 40.
This is needed to ensure we can see the full eye within ReadMPR and we
are not saturating any edge

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016530248
Original commit date: Wed Jan 18 14:48:20 2023 -0800
Change-Id: Ic0ffbe166c811fe587bdb2209cc4c404a01b7957
Original commit hash: fd0741ca524c1057b6133a083beaa9491715efec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h

================================================================================ 
Commit: 1fe88db23f82864b577f7d616e0794fbe59d7674 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.11

Mon Jan 30 12:16:56 2023 -0800
Original commit date: Mon Jan 30 12:16:56 2023 -0800
Original commit hash: c12babc52b6848c051546e86615903f18cd29507

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03d6e0c4a1828efe6dd8d2a8c7843e29da019ab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P| LP5] Initial TxVref / RdODT changes to support 7467

[Feature Description]
In order to support 7467, the following changes need to be made:
Initial TxVref should be updated to be -15 from Vddq/4 for CMOS driver,
and +15 for NMOS driver
RdODT for CMOS should be updated to 48 Ohms

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016527358
Original commit date: Wed Jan 18 07:48:00 2023 -0800
Change-Id: Ifc9da8f01ecf239d8c656f540490269682761b74
Original commit hash: 76fdc26e22559433e88300652ca395a58764a365

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 7843fb487feb8d8d1c202419036ed8c38234f4fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:11 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_80"

This reverts commit 7d9b1bc6a0255ec6e3b0c8d0e9adc92d60afea77.

Wed Feb 1 18:44:47 2023 +0530
Original commit date: Wed Feb 1 18:44:47 2023 +0530
Original commit hash: dece1e5b578f22d6a958bf2d1f452f7099b6b625

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8b6e4abefbc0d3e2705028222e01ffb41374f1fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_80

Hsd-es-id: N/A
Original commit date: Wed Feb 1 05:10:40 2023 -0800
Original commit hash: 7d9b1bc6a0255ec6e3b0c8d0e9adc92d60afea77

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aa49b48fc61b5a6d6adfd0f28d04b90fa05f3e8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:04 2023 +0530 
-------------------------------------------------------------------------------- 
"Minor Version revert in Program branch"

Original commit date: Wed Feb 1 18:27:37 2023 +0530
Change-Id: Id1e04f227be9717b74e62ad9d2b59371f504d7db
Original commit hash: 83ffe03b10d2f7dae6c578640e9436375e19ccdd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 951f225d77ac703d5cb323d098af4052a8bf5133 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:00 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3053_01

Hsd-es-id: N/A
Original commit date: Wed Feb 1 11:21:36 2023 +0000
Original commit hash: 70524b89c33edef5b7fbf56b14fe6e20cbda6e73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d056a5548599ef0ec7906f8d2ede0dc05d36cfca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:56 2023 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] [MTL-SOC-M] Update IOSState and IOSTerm for THC SPI GPIOs

[Feature Description]
Update IOSState and IOSTerm for THC SPI GPIOs to improve D3/S0ix
residency

IOSState set to LastValueLatched, IOSTerm set to Same for below signals:
- THC_SPI_CLK
- THC_SPI_IO_0
- THC_SPI_IO_1
- THC_SPI_IO_2
- THC_SPI_IO_3
- THC_SPI_CS
- THC_SPI_RST
- THC_SPI_INT

Package/Module:
GPIOV2

[Impacted Platform]
MTL-SOC-M

Hsd-es-id: 18026977101
Original commit date: Fri Jan 27 11:03:28 2023 +0100
Change-Id: I8b310ce226bd6e0c31ce6f8c5ffdd71ec5bce75f
Original commit hash: 6f17d153364d84ec3b6ebbaf03ab3c65344df423

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: 35acd65809d2bb31a5df9e06e58d0a70b4a55c1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:53 2023 +0530 
-------------------------------------------------------------------------------- 
Build Failure in RPMC

[Issue Description]
Release build is failing in RPMC

[Resolution]
Created new FDF for RPMC

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019358418
Original commit date: Wed Feb 1 10:35:24 2023 +0530
Change-Id: Ib98419c04396d74465c167bb75c6bdc4a34e0ce7
Original commit hash: 24c4a752d177e22cb75c6a47e7c477c47de913df

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: 587e7d5d7729dfccbe18ee33487f22f529b38857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:49 2023 +0530 
-------------------------------------------------------------------------------- 
Balance PSF Target Grant Count to reduce NoC-IoC back-pressure

[Feature Description]
Balance PSF Target Grant Count to reduce NoC-IoC back-pressure
(to meet PCIe BW targets for Gen3/Gen4/Gen5)

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL M/P

Hsd-es-id: 16019496338
Original commit date: Wed Feb 1 14:24:53 2023 +0530
Change-Id: Ia703630eac4e32d648010864730ad6eea32a7381
Original commit hash: 4f021fe2f926fc7d4bf567847ceca07b50be745a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: 179a0407c7c21b309a3a634fb87f7eab092eeff3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:45 2023 +0530 
-------------------------------------------------------------------------------- 
[VMD] BIOS should no longer program VMD DID14 on any MTL or ARL.

[Feature Description]
Remove DID14 programming based on DID0, because DID0 maynot have same
family ID as VMD DID14 across SKUs.
Default DID value will be used for VMD.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22015938499
Original commit date: Tue Jan 31 17:12:50 2023 -0800
Change-Id: Idb428c77b0d46d001944f18d9948ab55acf9920d
Original commit hash: ef8764f06ee21266a0f646f90cf2f47eaa64b1eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/VmdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf

================================================================================ 
Commit: 9d46a1ddc2dcc3dd9cdcfca0aad587e16bbb509f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enable CEP in Bios by default for IA and GT VR settings

[Feature Description]
Requesting to enable CEP for IA/GT VR settings by default in Bios menu.

Package/Module:
MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019588687
Original commit date: Wed Feb 1 12:25:28 2023 +0800
Change-Id: I3e1a36239da5dc33e93dc8ab2a72ec6091785632
Original commit hash: 7bb2f403367477f491639eb0f4d933937a357244

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 0879818caad6edc7f6558a81b8a66194aa033cac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:38 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3053_00

Hsd-es-id: N/A
Original commit date: Wed Feb 1 00:02:17 2023 -0800
Original commit hash: 156faac19cc03897089db101a63ff8ea34b77f3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3753698bc52b156efe037e5e92b68c5531d26a58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:34 2023 +0530 
-------------------------------------------------------------------------------- 
S0i2.1 Causing Unexpected C10 Wake From Espi/Csme

[Feature Description]
This change remove C10 wake from ESPI, which periodically
occure on S0i2.1 by disabling ESPI wake.

Package/Module:
PeiMtlSocInitLib

[Impacted Platform]
MTL

Hsd-es-id: 14017951438
Original commit date: Thu Jan 26 14:42:39 2023 +0100
Original commit hash: c046dc461f4cc14561d3742b31537a48b8ddba9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 4f5e2dc0efa8d8138173f95a93c1feeb5e3b5940 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:31 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3052_01

Hsd-es-id: N/A
Original commit date: Tue Jan 31 20:31:01 2023 -0800
Original commit hash: df317f88a72950bd90ccb50c36cf3e35a3ac2f16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 916a62d9c4c52969dbe002b70d418997ea339b63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:28 2023 +0530 
-------------------------------------------------------------------------------- 
Board support for MTLP GCS Fab2

[Feature Description]
Board support for MTLP GCS Fab2
Implement 2R memory SPD

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 14018566545
Original commit date: Mon Jan 30 16:28:17 2023 +0800
Change-Id: I0e82d627668dce9b049ff568b49fbb43871f4628
Original commit hash: f102d535e3ca747eb4ffd3ad9c191f42288aad43

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc

================================================================================ 
Commit: 54950f76b2e50f25c82b35a0f7e94660e0bd29f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update the camera related setup for GCS platform

[Feature Description]
Update the camera related setup for GCS platform

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 14018566524
Original commit date: Wed Jan 11 21:01:31 2023 +0800
Change-Id: Ic8f267bdcd8d4fdb049b442e9fd5c55e35ad022f
Original commit hash: a9aef6b6e5dbe8124411f75a5359a2ab18000c76

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 16fc35085d5a0a73a5ef951162507664a05b3724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:17 2023 +0530 
-------------------------------------------------------------------------------- 
Balance PSF Target Grant Count to reduce NoC-IoC back-pressure

[Feature Description]
Balance PSF Target Grant Count to reduce NoC-IoC back-pressure
(to meet PCIe BW targets for Gen3/Gen4/Gen5)

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL M/P

Hsd-es-id: 16019496338
Original commit date: Fri Jan 20 14:12:10 2023 +0530
Change-Id: Iecb313d829f3bca63bff9a9350521fcfc9bacb90
Original commit hash: 782c104aa4d12b9e56843e04f3a4c136215bb45f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuPsfInitFruLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h

================================================================================ 
Commit: 0837716e65c11955d15f39b3ac9cbc55e716b431 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add DC6 Latency WA setup option

[Feature Description]
Due to a late bug applicable to both SOC A*/B steppings, we need to
apply a PCODE WA that would limit CDIE CStates based on the TNTE/LTR
values from a USB device.

The code change adds a new SETUP option
"DC6 Latency WA" with disabled as default. When enabled, a mailbox
command is sent to PCODE.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012666637
Original commit date: Tue Jan 31 16:09:02 2023 +0800
Change-Id: Id10d09212fb8f3672fd58fd31f6e68dcb0b9dddf
Original commit hash: f601d29a1e2505e125bcfabbc02fd34609b86b09

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: e330840ebd3bc623640066b86428477feae2de8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:09 2023 +0530 
-------------------------------------------------------------------------------- 
[16019533639]BIOS to read full PD FW version in 8 bytes

[Feature Description]
Read PD version as 8 bytes
Tool use same EC CMD read

Package/Module: TcssCapsuleFeaturePkg, EcFeaturePkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTLP

Hsd-es-id: 16019533639
Original commit date: Mon Jan 30 19:15:30 2023 +0800
Change-Id: Ibc91fa2043240f5e2104216cd79ff37947193706
Original commit hash: 632ab9b9803a93527e3c2485ffb96490222d3763

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c

================================================================================ 
Commit: 211e0d936a167777cfd9baa177a063f01752c6c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:05 2023 +0530 
-------------------------------------------------------------------------------- 
Populate Tracehub related UPDs for MTL-P

[Issue Description]

TraceHub related UPDs are not part of MTL-P partial FSP headers. They
are needed to enable Tracehub.

Needed UPDs:
SocTraceHubMode
SocTraceHubMemReg0Size
SocTraceHubMemReg1Size

[Resolution]
Add UPDs to the partial header
Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL-P based chromebooks

Hsd-es-id: 14018459892
Original commit date: Wed Jan 18 17:07:00 2023 -0800
Original commit hash: a65ebbee98bb7419e845fae89c1f60743b74b703

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 8a2641a6690593c3586f8b0a0986b4a5b66f3c9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:02 2023 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
MTL-S PCH uses MTL-S SOC GPIO group to GPE mapping in ASL

[Resolution]

Add GEIX and GEDX variables in MtlPchNvs.asl
Update those with PCH mapping values in PchAcpi.c in MtlPch Fru
Add GEIX nad GEDX Names in _SB.PGPI and update them with values
from MtlPchNvs
Added GPIOV2_GROUP_PAD defines
Added missing GpioGroupToGpe mapping in toplogy for MTP-S

Package/Module:
GPIOV2,ACPI

[Impacted Platform]
MTL-PCH

Hsd-es-id: 18025865593
Original commit date: Fri Jan 27 15:19:20 2023 +0100
Change-Id: I8f9d245ee1f0e7ac1674da7996de161175ba577f
Original commit hash: 93ddec6d3062546cfc61271275fe33a1dbaa118c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioV2PinsMtlPchS.h
ClientOneSiliconPkg/Fru/MtlPch/Include/Register/GpioV2MtlPchSRegs.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/GpioV2MtlPchSTopology.c

================================================================================ 
Commit: fbd28e12555b5ea19bd1e816e01cc78acf76e7cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Disable ITBT and DMA controller in the MTL-M LP5x CONF1

[Feature Description]
Disable ITBT and DMA controller in the MTL-M LP5x CONF1

Package/Module:
MeteorLakeBoardPkg\MeteorLakeBoards

[Impacted Platform]
MTL

Hsd-es-id: 15012659716
Original commit date: Tue Jan 31 10:57:05 2023 +0800
Change-Id: I737a6c6afda351e2b7b2e89dfb7f02373d26a583
Original commit hash: 967ab2977c1a34622b96350728045c70a2b4d455

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c083575fedabdf37c7c96bc8a5a32cc3ad75daf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:54 2023 +0530 
-------------------------------------------------------------------------------- 
[Image] Add missing default mipicam setting for MTL-M.

[Issue Description]
Mipicam default setting for MTL-M not correct.

[Resolution]
Add correct default setting through patch table.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-M

Hsd-es-id: 22016538702
Original commit date: Mon Jan 30 18:16:54 2023 +0800
Change-Id: I0f5d9e1f8658060e142a8c94c0a2ec55532f6f7f
Original commit hash: 9c241c99710efac2fac70d445c4c7bda4245fd08

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 94d5ce208fef81a022ec5d7303a81b8049b2bfa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:51 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3052_00

Hsd-es-id: N/A
Original commit date: Tue Jan 31 04:31:01 2023 +0000
Original commit hash: 567454bd822e5d48778d3b667d21c1cf7e2c5031

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 640e6e1b4f4b5fdddd2938f116ee5e8b1c570382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL M AEP]Camera Changes

[Issue Description]

Camera I2c mapping changes for both MTL M AEP and MTL M PBS
and Reset GPIO Change

[Resolution]
I2c mapping changes

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-M

Hsd-es-id: 16019498245
Original commit date: Fri Jan 27 10:47:13 2023 +0530
Change-Id: I3f43197da082f9043ae684e1582f4513dcf3886e
Original commit hash: a8454939a7cc7e525b9b97f836c403fd589176bd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 29e9f317cb458f1505ad71be38f78b4acb46918f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Disable Audio SSP2 for CNVi CRF to enforce SSP2 pins at High-Z

[Feature Description]
BIOS to tri-state the I2S/CRF interface per integrated/discrete module
Disable Audio SSP2 for CNVi CRF to enforce SSP2 pins are at High-Z

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019546865
Original commit date: Fri Jan 27 18:01:56 2023 +0530
Change-Id: I46a2c1d2cb36062eaf6e21f83263d5ebe7c542c0
Original commit hash: 07608c59ffe0c9cdf9b3fbf6b49c9210bb8f7a92

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 15091be23a339d953440283520f7d94af147bc96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:34 2023 +0530 
-------------------------------------------------------------------------------- 
Remove SPS related BIOS policies.

[Feature Description]
SPS FW is discontinued.
Respective files shall be removed.
Remove Server PEI Config Block.
Remove SPS related polices from Server Dxe Config Block.
Remove PeiMeServerPreMemPolicyNullLib.
Remove PeiMeServerPreMemPolicyLib.

Package/Module:
MeteorLakeFspPkg
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18026302930
Original commit date: Fri Dec 30 14:43:26 2022 +0100
Change-Id: I9dcad298a126f759f352e1e836c7d48533cef115
Original commit hash: 42692aa0e67200de8c21f37e9700a366bae48741

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiMeServerPreMemPolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiSiPolicyUpdateLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: c937f0ed00776ddb28fd14b4735dc22b88c1fa39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:29 2023 +0530 
-------------------------------------------------------------------------------- 
Remove SPS support from MeTypeLib.

[Feature Description]
SPS FW is discontinued.
Respective files shall be removed.
Remove MeTypeIsSps() function.
Remove SPS related ME Type definitions.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18026168504
Original commit date: Mon Jan 9 11:50:02 2023 +0100
Change-Id: Ib5ed585a9760b17793b0ab1c8245fc2d97e769d5
Original commit hash: 4e307a9fe109beb20b78400049c4f509161810be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/Include/MeTypeDefs.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c

================================================================================ 
Commit: b35f042dd0ed0240a7c1048f78e3f5c84fa282e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:24 2023 +0530 
-------------------------------------------------------------------------------- 
Remove SPS support from MeUtilsLib.

[Feature Description]
SPS FW is discontinued.
Respective files shall be removed.
Remove MeSpsInRecovery() function.
Remove MeSpsIsReady() function.
Remove MeSkuIsSps() function.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18026168202
Original commit date: Mon Jan 9 11:44:39 2023 +0100
Change-Id: Ib99a6661ee62a882bb903e0029a258c73435459d
Original commit hash: daf9a0dd8bc29a5ff9f79cdddfe3be4ce212e681

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: 90dd48a993c37ca7bfe835e3e8e72c55629b71f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:20 2023 +0530 
-------------------------------------------------------------------------------- 
Remove checks for SPS FW type.

[Feature Description]
SPS FW is discontinued.
Respective files shall be removed.
Remove checks for MeTypeIsSps.
Remove checks for MeSpsInRecovery.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18026168282
Original commit date: Thu Jan 5 10:24:31 2023 +0100
Change-Id: Iba2445f148df11097e1fd62d0e99f4ff8a5b91cb
Original commit hash: e142147a3157e8fb5424764204625d102b665865

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: cfb7997f8972ca8d1f4b83189cbd9a556b4cf601 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:09 2023 +0530 
-------------------------------------------------------------------------------- 
[CNV] Replace the C1S direct dependency

[Feature Description]
for MTL family branch
CNVfeature pkg must leverage board pkg
to calculate WLAN Vsec header offset
instead of calling PcieHelperLib and PchPciBdfLib
which introduce extra C1S dependency.

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018746747
Original commit date: Mon Jan 30 14:02:43 2023 +0800
Change-Id: If631281f9940a17a9a56af9660435177dd300c31
Original commit hash: ef95eb9636b3a0a0128390850e6108e7f9f4d62c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf

================================================================================ 
Commit: 27313395b53e3800b933d3746f8c48f37af16da3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:05 2023 +0530 
-------------------------------------------------------------------------------- 
Yellow bang observed in device manager for CNVi WiFi at Sx cycles

[Issue Description]
Yellow bang observed for CNVi WiFi adaptor after Sx cycles.

[Resolution]
Disable SerialIoDebug logs for release version of BIOS.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 22016564868
Original commit date: Fri Jan 27 13:42:53 2023 +0100
Change-Id: Id14dccaa99d1041529c02b1b071f793036eda162
Original commit hash: 6272e597cd160309fd5f0f2ab7c4f8ed2ad40aca

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: a049928024c982911535d40ab52d38d530cea54a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:02 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3051_00

Hsd-es-id: N/A
Original commit date: Mon Jan 30 04:31:03 2023 +0000
Original commit hash: 94ef6da26ca7eeec11dda7ea485d27570eb64fc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5d4621a582dfd8d19a5ff51d9e833894f1b5a540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:58 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3047_00

Hsd-es-id: N/A
Original commit date: Sun Jan 29 04:31:09 2023 +0000
Original commit hash: 35e330fb5ed0ca484893adaeb2b032ed010acba9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6fbadfb9a8a3d6102125ca0ad055e19a7ea139ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:54 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3045_00

Hsd-es-id: N/A
Original commit date: Fri Jan 27 20:31:17 2023 -0800
Original commit hash: c8440360fa69ec7f39f8d0e58a8736396fe767c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a4cd7dd462102c4869ed504d996eb81ceb43b9aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P/M] S0ix not hitting 0.00%

[Issue Description]
S0ix not hitting 0.00%.

[Resolution]
FIA_CPCB programming not applicable for MTL
Revert "[MTL-S][A0][PO] FIA_CPCB BWG mismatch"
This reverts commit d8e5587a572c542bd9fc337da03fa53ea5c74d8a.

Package/Module: FiaSocLib

[Impacted Platform]
ALL

Hsd-es-id: 16019548568
Original commit date: Fri Jan 27 08:56:49 2023 -0800
Change-Id: I2a1a58c0a9f3cf9b4bf3e952d4d2105e3315495f
Original commit hash: ccac463b69b06d14744ff34d3491f211dd8b829c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFiaRegs.h

================================================================================ 
Commit: 2945d0a8fa0324dcd297e23e58d89c6bdb68b52e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:46 2023 +0530 
-------------------------------------------------------------------------------- 
To enable HidWovLed ingredient on MTL Setup option by default.

[Issue Description]
To enable HidWovLed ingredient on MTL Setup option by default

[Resolution]
added Default flag to the enable option text.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-P,MTL-M

Hsd-es-id: 16019441091
Original commit date: Tue Jan 24 10:53:48 2023 +0530
Change-Id: I0c7369cdc594fcf043db0ffe95aa5525e67903d0
Original commit hash: 71801474d02082962cfe13746d0d1a9cdf0b1afd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: c125cde0119fd8ccd94d08dd0e6105acee5acd9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:42 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3044_01

Hsd-es-id: N/A
Original commit date: Thu Jan 26 21:17:20 2023 -0800
Original commit hash: 38085cb98f49eb54de59d037a9bd4c8c851087bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8f988eb502c8ca7871070a770bc38a601b0f6585 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:38 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3044_00

Hsd-es-id: N/A
Original commit date: Thu Jan 26 20:31:02 2023 -0800
Original commit hash: f59abcfe7828c50eec10a1f7093789332fb06f8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9a86814b8e15c82da478997cde822c8c0e0d5ee7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:31 2023 +0530 
-------------------------------------------------------------------------------- 
Adding QOS_DMD BIOS log to help with validation

[Feature Description]
BIOS sets QOS_DMD during boot to disable waiting on response from SoC.
This setting resides in THC Private Configuration Space and is not
accessible later during boot.
Added debug logs that notify of disabling waiting for response along
with printing out of the register value after setting it to help with
requirement validation.

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib

[Impacted Platform]
MTL, LNL

Hsd-es-id: 18026682962
Original commit date: Tue Jan 17 09:17:00 2023 +0100
Original commit hash: c0c2349eda0e4542fc331ec53ddc7412b3ad481f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 193408523553dede1e61905f3e99e7faca6f34ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:27 2023 +0530 
-------------------------------------------------------------------------------- 
Disabling CDC power gating on timeout modification

[Issue Description]
On modification on SPI timeout values it's required to disable CDC
power gating and reenabling after their modification. Currently BIOS
doesn't disable CDC PG and is required to do so.

[Resolution]
This change adds disabling/enabling of CDC power gating when modifying
timeout values in SPI controller.

Package/Module:
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib

[Impacted Platform]
MTL, LNL

Hsd-es-id: 18026715036
Original commit date: Tue Jan 17 10:13:07 2023 +0100
Original commit hash: 8e38004416384559eb77755b043c62ba1468cf27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h

================================================================================ 
Commit: 2b05921f1233bda3f57ddc9ebb9420f5e74fdb79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:23 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3043_01

Hsd-es-id: N/A
Original commit date: Wed Jan 25 20:30:59 2023 -0800
Original commit hash: eba07d7aa523cbff930c4ad50d0ade90ae2797c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 97a3218138b0dee54c29ccee2b4fadb9748f9888 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:19 2023 +0530 
-------------------------------------------------------------------------------- 
Enable confidentiality and fix the issue with reclaim

[Feature Description]
Enable confidentiality in the .dsc files. Fix the issue with reclaim
asserting. Add support for specifying Encrypted variable list.
If specified, only those Protected variables in the list will be
encrypted/decrypted. All Protected variables will continue to be
part of the integrity check.

Package/Module: ProtectedVariablePkg,
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016535662
Original commit date: Mon Jan 23 13:20:31 2023 -0800
Change-Id: Id09bb2bb5eff928eb56afc09f264bc2868c19de2
Original commit hash: c11910b4921233b2e9971e5def8f94ea8c1789ac

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/DxeRuntimeProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/PeiProtectedVariable.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/PeiProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableCommon.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableInternal.h
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableSmmDxeCommon.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/SmmProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/ProtectedVariablePkg.dec
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/Reclaim.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/Variable.c
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 3efd24a1a8ccfc07b3f6951f7e8961e956a0113c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:15 2023 +0530 
-------------------------------------------------------------------------------- 
Memory must be allocated before the EndOfDxe Event for SMM driver.

[Issue Description]
Memory must be allocated before the EndOfDxe Event for SMM driver.

[Resolution]
Use constructor function to allocate memory buffer.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-all

Hsd-es-id: 16019381714
Original commit date: Fri Jan 13 14:16:43 2023 +0530
Change-Id: I2084ccb9cc200f9fab7c07a3276fa519470f7376
Original commit hash: 709ca6e525df46ad87e3fcadc54d7c0700987b9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/DxeTraceHubDebugSystLib.c

================================================================================ 
Commit: 5e2d8fb1b1673e83d183bff9c733a323048408ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] MKTME BIOS default set to off.

[Feature Description]
By default set MKTME to be disabled

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 14018520993
Original commit date: Wed Jan 25 12:46:37 2023 -0800
Change-Id: I4fb0e4eeda66457b778091be99f4b83bc96f3795
Original commit hash: 826edba99df588a637b0e938631fd3be2ad8fc9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 40035378eadef5502a5a13bdf3afe29b042a8322 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][A0][PO] FIA_CPCB BWG mismatch

[Issue Description]
FIA_CPCB BWG mismatch

[Resolution]
Program FIA_CPCB based on BWG

Package/Module: FiaSocLib

[Impacted Platform]
ALL

Hsd-es-id: 14018522548
Original commit date: Thu Jan 19 16:09:25 2023 -0800
Change-Id: I3b5798d32cf032b11410d0c8263864b59bf451d0
Original commit hash: 6eb82b839d2668d22caf3f4b4412a32b647f8ed4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFiaRegs.h

================================================================================ 
Commit: 02b80826fbf032605628a43c90d9a122d9d6c898 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.10

Hsd-es-id: N/A
Original commit date: Wed Jan 25 12:31:18 2023 -0800
Original commit hash: 3897c0aee76e8b0e7aecb21cb2e789ccd9fda5ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 607a5358fd2bf456254abe1f609a2815bc81aa17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] System hit into CATERR after
warm reset/S3

[Issue Description]
Rank_occupancy for unpopulated channel stays 0xFF and not cleared
to 0 due to Save/Restore is skipped on unpopulated channel

[Resolution]
Remove MrcChannelExist check and check with MrcControllerExist only

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018366487
Original commit date: Thu Jan 19 08:54:41 2023 +0800
Change-Id: I22fc662027345079236d6a686bd301c27ce35a42
Original commit hash: 0661105a0d323cfc33059fca799a19b9ca6ef9db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 62c6b3f6cab0ad578b86d249fbc6043330623e79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:58 2023 +0530 
-------------------------------------------------------------------------------- 
A CAT_ERR is thrown when testing Critical temperature shutdown.

[Issue Description]
The Critical trip point is set higher than TjMax in BIOS SETUP,
causing a CAT_ERR when the temperature exceeds TjMax.

[Resolution]
Change obsolete TjMax temperature from 119c to 110c.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 16019297686
Original commit date: Mon Jan 23 12:37:18 2023 -0800
Change-Id: Ib9e19f065d06e7e61516b1827a750b9b7f2df8d4
Original commit hash: b1a4b90e12465c1c4ff5de6554f9c6109c2d0bf1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 7ca03d73f531eada11fba779cbd9e777212cf83a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:54 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Minor Version revert in Program branch"

This reverts commit 95173ba3b96466e09144833c79047ebce8c5f02e.

Original commit date: Wed Feb 1 17:49:01 2023 +0530
Change-Id: I0b7e59c9ee22d49c96548982b16e4f0e69212fb0
Original commit hash: 63a0a129bd840f03b57227703192b3aed997b72c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 351e5efb4315df16a5fa5b75149fb0c236cffd8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:50 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3043_80"

This reverts commit 925b6e5d4c547f91bea83925f47cc54258ae0b3a.

Wed Feb 1 17:48:57 2023 +0530
Original commit date: Wed Feb 1 17:48:57 2023 +0530
Original commit hash: e6fd3811948e80c7917fa74de843d58fb4a4c262

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 785475cdda4ada4212a6ea19c62245a0ef7211b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:46 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL]Yellow bang observed in device manager for CNVi WiFi during Sx"

This reverts commit cc77d6b5f89d8b970dc44df83ecdd420f847a502.

Wed Feb 1 17:48:52 2023 +0530
Original commit date: Wed Feb 1 17:48:52 2023 +0530
Original commit hash: 42cf4180eda893061239ef4f6edaecefa83f5d9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchLpssUartLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fsp/Include/Library/FspLpssUartDebugHelperLib.h
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/LpssUartDebugPropertyPcdLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: 91a0ea2cc9b4844d89425615cc8fbd19e2e1039b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:42 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3043_81"

This reverts commit 80bd7ab2bb08d847e8ec54b4b990318395285cc5.

Wed Feb 1 17:48:47 2023 +0530
Original commit date: Wed Feb 1 17:48:47 2023 +0530
Original commit hash: 90cf64f7eb88f926bf84ff89e8ccc421bd662c91

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9396983137de47018f4ef561d4c1c845e5623460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:39 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3043_81

Hsd-es-id: N/A
Original commit date: Thu Jan 26 21:32:57 2023 -0800
Original commit hash: 80bd7ab2bb08d847e8ec54b4b990318395285cc5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e7809fe9bc379be5cb25652d68ce801ee5f47865 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Yellow bang observed in device manager for CNVi WiFi during Sx

[Issue Description]
Sporadically Yellow bang observed in device manager for CNVi WiFi adaptor
during Sx cycles (BIOS Regression).

[Resolution]
Revert 33792d2c71ab349f1cb2814b63ea692be791a8c9
Allow to print debug logs on LPSS uart

Package/Module:ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012588602
Original commit date: Fri Jan 27 09:45:03 2023 +0530
Change-Id: I312751816ef2f78098760e8b7a8377be50d4d4d1
Original commit hash: cc77d6b5f89d8b970dc44df83ecdd420f847a502

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchLpssUartLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fsp/Include/Library/FspLpssUartDebugHelperLib.h
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/LpssUartDebugPropertyPcdLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: 03200b8e0040e338324b77dcb7eb3d24be1c24d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:31 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3043_80

Hsd-es-id: N/A
Original commit date: Wed Jan 25 07:54:56 2023 -0800
Original commit hash: 925b6e5d4c547f91bea83925f47cc54258ae0b3a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 02c94c99fa46678256939341b6237a37e5934a4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:27 2023 +0530 
-------------------------------------------------------------------------------- 
Minor Version revert in Program branch

Original commit date: Wed Jan 25 19:09:38 2023 +0530
Change-Id: I02440e5c0e58debcd7f5a8c983a49bb9a3ffa0e7
Original commit hash: 95173ba3b96466e09144833c79047ebce8c5f02e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 12f586e7c3437114b02da3ac7397c9c5515fff65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:23 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3043_00

Hsd-es-id: N/A
Original commit date: Wed Jan 25 04:02:39 2023 -0800
Original commit hash: 153db8876b5fb08992cdd521ad5719f9d3ff3ea6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f21e88068900fe6e8fa489429f1be837969b1811 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL/LNL] NPHY update flow

[Feature Description]
Implementation of NPHY update.
If CSME and BIOS Nphy version doesn't match, BIOS will push
new version of Nphy to CSME

Package/Module:
ClientOneSiliconPkg
MeteorLakePlatSamplePkg
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 14017712543
Original commit date: Fri Jan 13 14:08:20 2023 +0100
Change-Id: I69d2a69ae93d7f77bcca8c79d90a3b88a0f5ce72
Original commit hash: fb15095961950607ac7079e8bf0119ed534b2738

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioConfig.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MchiMsgs.h
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: fb5328942b7ef03c3f066183fdfe1bd27db596ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL/LNL] Added PEI implementations of [Set/Commit]File

[Feature Description]
In order to sync NPHY binaries between BIOS<->CSME BIOS needs to
send Set/Commit File HECI messages. Added implementation of such
messages.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18026632505
Original commit date: Fri Jan 13 13:28:25 2023 +0100
Change-Id: Ia7b889cf70ae0f6c4e68e3a785e0a93330996146
Original commit hash: 83fda011bf2246873e394be4c287056d231c3458

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 5d0b88efffc6fac078a0b972d8b491ca2b9bd123 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] MBP update for NPHY update support

[Feature Description]
There are new items in MBP that BIOS should handle.
- Added definition of IPL group
- Added definitions of IPL items (ISI config, Sphy/Nphy data)

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18026631264
Original commit date: Fri Jan 13 12:22:31 2023 +0100
Change-Id: Iaafd0881eb40c484059bd41f1d10deba3a877b70
Original commit hash: f0af25a096b038061a4ac761918d7e9c9a050778

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c

================================================================================ 
Commit: 350982454ad33b116f305e72bd53d95bc1d9e16d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:06 2023 +0530 
-------------------------------------------------------------------------------- 
Multiple Port8xh Port get enabled causing Port8xh test to fail

[Issue Description]
Multiple Port8xh Port get enabled causing Port8xh test to fail

[Resolution]
Expected to program for only the rootport selected in the BIOS option
Needs to be enabled only 1 pcie rootport for the system

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012588933
Original commit date: Tue Jan 10 15:35:48 2023 +0530
Change-Id: Ie36cc2f5efccc64c6af1dbc98d39dccaa4753881
Original commit hash: 3eec9e31c7afa4634012e41c88c0e17d765fb2cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: 621d7383229b5638627bef82e9e62290b6532e85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enlarge TempRam and PeiStack size

[Issue Description]
SUT is hanginig at D87F Postcode with FSP API BIOS.
Create HOB fails due to memory shortage

[Resolution]
Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Package/Module: MeteorLakeBoardPkg, MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016540773, 16019412725
Original commit date: Wed Jan 25 11:36:12 2023 +0530
Change-Id: I9a3892bc32a06358dc1ff06d2eea99c0e6913392
Original commit hash: f4852549cfbfe6055a5bc1b2d04eb34a2b88f449

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fbd07592fd7e7e4620b2fb4f37fe1d67114e0bff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:56 2023 +0530 
-------------------------------------------------------------------------------- 
Some CPU need disable Camera related

[Issue Description]
BIOS not disabling Camera device with IPU
[Resolution]
Add condition with IPU support check, then Enable/disable the camera.

Package/Module:
Intel\MeteorLakePlatSamplePkg\Setup

[Impacted Platform]
MTL all

Hsd-es-id: 22016503404
Original commit date: Tue Jan 24 21:01:44 2023 +0800
Change-Id: I66f682993cf6871caa2eb2ac7621fb1401be1a6d
Original commit hash: bcd0fac94e51f078481e437c1032668c29fd5f52

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 7f946f4932e9336cfeaff2e14354eb4be2a2a990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]BIOS hangs after programming new RFI_EMI control register in Simics

[Issue Description]
BIOS hangs after programming new RFI_EMI control register in Simics.

[Resolution]
Since the current MTL Simics does not support programming new register -
RFI_EMI_CONTROL_0_0_0_MCHBAR(0x15A08), temporarily disable this feature
to skip the register programming in Simics environment, and this WA will
be removed when new MTL Simics is released.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016525136
Original commit date: Wed Jan 18 21:01:00 2023 +0800
Change-Id: Id649ea99eae928f397b4964255b4add0dfe619e5
Original commit hash: b062fec7eba51a8696375fa5aa028314522653ca

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h

================================================================================ 
Commit: 0ed8104609ce753dee6455864050280aa85e5fd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Global DLVR RFI Mitigation enable is not reflecting rightly in BIOS

[Issue Description]
Global DLVR RFI Mitigation enable is not reflecting rightly in BIOS.

[Resolution]
The offset of the RFI_EMI_CONTROL_0_0_0_MCHBAR register needs to be
update to "0x15A08".

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016525136
Original commit date: Sun Jan 15 17:48:11 2023 +0800
Change-Id: I0c93eae3c58d2dd961c5800f14db2f0da693da2d
Original commit hash: 4925450210155cd60074c9639756435843f064de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Include/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 9764c62bc1cf28272ffdf1d14a70dbf690ad8dd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:43 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg: Add Edk2Staging in PACKAGES_PATH

[Feature Description]

Add Edk2Staging in PACKAGES_PATH if it exists.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011169043
Original commit date: Fri Jan 20 14:03:04 2023 +0530
Change-Id: I62f8fe932253e90d5a528a2e2436fb06c46176f4
Original commit hash: fe8488797cd2cca483b558c927b746cb09c10a88

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: e9c555cc29ef9f17e8de5f2da211c0783bd4047b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Expose AOLD ACPI method to CNVi and CNVd discrete BT

[Feature Description]
expose AOLD ACPI method to CNVi and CNVd discrete BT

Package/Module:
ClientOneSiliconPkg,
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019385087
Original commit date: Tue Jan 24 16:11:41 2023 +0530
Change-Id: I6b10d8bddd7a7b0bc8c7093125dffadf11c844a1
Original commit hash: 0d67c43eaee09c4c51151a568c685150ba028c33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchCnvi.asl
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchCnviAcpi.c
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviAudio.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtAudioOffload.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvpBom2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5T4SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xBep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xT3Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1D01Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1DOC04Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU2D03Rvp.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: fa9c2b0a4a5889994fe2d31595dc0308b5eb7f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:35 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3042_02

Hsd-es-id: N/A
Original commit date: Tue Jan 24 20:31:07 2023 -0800
Original commit hash: f8a38f8c02307fee7dd2562b4cc0b0dbbb6573fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a989e9fc9bce5eee738c0a2147395ea3fc607326 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Change Power meter 1 address from 0x10 to 0x17

[Feature Description]
The original RVP layout has a conflict:
The I2C slave address of ANX7498QN conflicts PWR MON1.
RVP team change PWR MON1 to 0x17, BIOS needs corresponding changes.

Besides, OC RVP does not have power meter on board.
Remove S05 power meter reporting and the SSDT accordingly.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012629897
Original commit date: Tue Jan 17 19:35:15 2023 +0800
Change-Id: Ic3a40950e1ee8783bd4656859c09362f2814eb07
Original commit hash: 4cf958c6148442a1c668bba8f69a3a477a322b7c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: c0e5a03ca46002767416a0973db317448e76abfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S]PEP constraints not set correctly for PCH

[Issue Description]
PEP constraints not set correctly for PCH

[Resolution]
Adding pep.asl to _\SB.PC02

Package/Module: AcpiTables

[Impacted Platform]
S

Hsd-es-id: 16019364348
Original commit date: Tue Jan 10 11:36:18 2023 -0800
Change-Id: I61842168c5330673ca2cd71de9dd5c1c059870ce
Original commit hash: 499435be0a385a00f61a4a261f80cf82b1ceb8c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHeci.asl
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: fdd805929a1201a7ffad166f8a5eef72e1c1684b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:25 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3042_01

Hsd-es-id: N/A
Original commit date: Tue Jan 24 16:11:08 2023 -0800
Original commit hash: e27e0db032edc6d88dde3103221b2dfe04781715

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cad78182f4e670e6b623e1c8db8d077d930374f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update SPI GPIO to fix data mismatch.

[Issue Description]
SPI data mismatch is observed upon performing read/write operation.

[Resolution]
The SPI GPIOs' pmode was configured incorrectly.
Update SPI GPIOs configuration accordingly and it works.

Package/Module:SPI

[Impacted Platform]
MTL-S

Hsd-es-id: 15012676094
Original commit date: Tue Jan 17 10:57:45 2023 +0800
Change-Id: I3e61973252aa5787429ad8f968cbe9f37012c43e
Original commit hash: 861422e0f6b82f90016be0c73e8be99c1a196142

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c

================================================================================ 
Commit: 5a76382181d17408859ffa2e8fb35eda017058d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:18 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS]Support TCSS retimer capsule

[Issue Description]
Support retimer capsule and read version function

[Resolution]
Add mtls retimer setting numbers

Package/Module: BoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012451039
Original commit date: Wed Dec 14 13:04:46 2022 +0800
Change-Id: I7263d8440eaf213e3ff66a2343f107f2383c94e5
Original commit hash: d28a69fc2c69def2479364ec1d67d270d8aec56f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: e628b7de08e6bf8a180381237751d354e9e1204e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:15 2023 +0530 
-------------------------------------------------------------------------------- 
DXE_ASSERT while trying to go to Boot Maintenance Manager Menu

[Issue Description]
Observing DXE_ASSERT error while trying to go to Boot
Maintenance Manager Menu to Change Boot Order

[Resolution]
Temporary remove LpssUartDriver.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019473994
Original commit date: Fri Jan 20 15:17:06 2023 +0100
Change-Id: I099be03bf4a71985059ca8bebc9117d894337cdd
Original commit hash: a96e79d5256c1072d85c78fbd5483a0d14c125c0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 60c3b2713134ab9a85a4a96695bc03707c475bca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:12 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-S VpdPcdGpioGroupToGpeDw2 PCD fix

[Feature Description]
MTL-S VpdPcdGpioGroupToGpeDwX PCD for MTL-S platform and MTL-S simics
has been set because, by default PMC and GPIO GPE DwX values are no
matched to the same GPIO groups. After change both IP are set to
default GPIO GPE group.

Package/Module: MTL-S platform .dec/.dsc

[Impacted Platform]
MTL

Hsd-es-id: 16019068152
Original commit date: Mon Jan 23 15:15:40 2023 -0800
Change-Id: I663db6e728ed065f3066a9f80185f63cc30ac19f
Original commit hash: 07c30606c371b6d2a9a0c5d89f07f6f6ee14825c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc

================================================================================ 
Commit: df9599476ea9294f2325d0abcd962497a940f664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:08 2023 +0530 
-------------------------------------------------------------------------------- 
[PMC] RC default AdrHostPartitionReset should match knob default.

[Feature Description]
BIOS shall add Meteor lake specific policies into Policiy default check.

Package/Module:
ClientOneSiliconPkg/MtlPchPolicyLib
ClientOneSiliconPkg/MtlSocPolicyLib

[Impacted Platform]
MTL.

Hsd-es-id: 18026745185
Original commit date: Fri Jan 20 18:28:11 2023 +0100
Change-Id: Ied756acb19925743dcad5a86f784dbd8f35ec72a
Original commit hash: eca6f0f42f2b78c2704f84e320006bdd5487b3e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c

================================================================================ 
Commit: cf075b04715ce194d3cc37f5172e5e4f11c4c6cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:05 2023 +0530 
-------------------------------------------------------------------------------- 
Consider EDSR range while programming CMI Ranges when IBECC is enabled

[Feature Description]
When IBECC is enabled a chunk of memory is reserved as EDSR
stolen memory for IBECC and is removed from total memory space.
Also if both MCs are populated, IBECC can only be enabled when
both MCs are populated symmetrically.

Package/Module: NOC

[Impacted Platform]
ALL

Hsd-es-id: 16019428866
Original commit date: Tue Jan 17 15:36:41 2023 +0530
Change-Id: I99dafa41a8bb2de44b8f642efa957aaf8c251bbd
Original commit hash: ac08173568ccac4bfc91a619df1779adaa959e56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 0b651712416892317a7eb0dd223f8b44a15ee727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:02 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3042_00

Hsd-es-id: N/A
Original commit date: Tue Jan 24 04:31:21 2023 +0000
Original commit hash: 19317738959dc61ddb877b81f1de91b1deb47531

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 350bcb4de262a3cb30f7465ad0de645589128d96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL_S] :L2IDLE PG not achieved after mapping the PCIe RPs under VMD

[Issue Description]
Actual LTSSM state is always at L.2 for IOE and SOC PCIe controllers
when they are mapped under VMD. Expected LTSSM state is L2IDLEPG.

[Resolution]
Fixed ACPI Address Schema for VMD remapped devices.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019373612
Original commit date: Sun Jan 15 22:22:22 2023 -0800
Change-Id: I00d087a24e1e6aa2777815ef446c8e57a6f4ea0f
Original commit hash: 88e646a7e55486c28895e07b09cdaca68476b3c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl

================================================================================ 
Commit: 1931959643cb7ef4793981b7b0f6be9538d5e50c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][A0][PO] Device initiated wake is failing with PXPA x16 Slot

[Issue Description]
RTD3: endpoint initiated wake failed, RP not exit RTD3/L2 when unplug
SD card while using O2micro Bayhub 760

[Resolution]
Moved wake event handling from AL6E to AL6B since SOC and IOE CEM
slots wake GPIOs are coming from PCH which is tied PME wake

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14018405991
Original commit date: Wed Jan 11 21:53:32 2023 -0800
Change-Id: I54a46ce3da9c27abc67be29f3715c9f55ed82728
Original commit hash: 0d69f900574aa60cad47802f48a24db6fdb26493

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl

================================================================================ 
Commit: 5c9ef12954f40dc3339c5cda732a6629c274784e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS A0] Update SODIMM/OC RVP PCIE clock usage map

[Issue Description]
1. SOC CLKREQ 3 does not match board layout
2. FIA register programming is not expected.

[Resolution]
1. A quick fix on CLKREQ 3 pin to meet board layout
2. Follow UDIMM to add 1 for PCIE port number on usage map

Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012588602
Original commit date: Tue Jan 10 01:06:14 2023 +0800
Change-Id: I008865775564d80914f53b17abc0ba01b92af86d
Original commit hash: 73d28c646f4286c414e08ea84cafc1fe2003b095

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: f84479270395bfb8c64e762ae415badb85cf0613 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:49 2023 +0530 
-------------------------------------------------------------------------------- 
Fix ACPI related errors noticed with FWTS

[Issue Description]
Multiple failures observed after running FWTS all batch tests

[Resolution]
Added conditional reference checks before parsing the node elements.

Package/Module: ACPI

[Impacted Platform]
All

Hsd-es-id: 16019092426
Original commit date: Mon Jan 16 16:37:29 2023 +0530
Change-Id: I76aaf909cab3441aff47d71db9a0073b7edcdeeb
Original commit hash: 655c13a9775aa851bc2aee71211b46c6e792088d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocCommonSsdt.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Dptf.asl
MeteorLakePlatSamplePkg/Features/PlatformData/Acpi/PlatformData.asl

================================================================================ 
Commit: 0d0d5e6f3a1807248f423128c64cd457e61a676d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.9

Hsd-es-id: N/A
Original commit date: Mon Jan 23 11:55:08 2023 -0800
Original commit hash: 67cc04a9f3571a0942d80f3204465ebe7dde655a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74075b2e39a37588b0f88317a6e3c7aac9ef774b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:43 2023 +0530 
-------------------------------------------------------------------------------- 
OCR HTTP Basic Authentication failure

[Issue Description]
OCR HTTP Basic Authentication fails with code 401

[Resolution]
Fix copymem() parameters

Package/Module: MeteorLakePlatSamplePkg/Features/Amt

[Impacted Platform]
All

Hsd-es-id: 16019442267
Original commit date: Mon Jan 23 10:52:11 2023 -0800
Change-Id: I784c4578f58ff79f73c347a4665a2cbff2317cf1
Original commit hash: 8d3ec350c72c99ce4f146bcef871bb57bdfc29c5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: 1ce1bc25896c41932bc600421af89d3314b4ccc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.8

Hsd-es-id: N/A
Original commit date: Mon Jan 23 09:52:53 2023 -0800
Original commit hash: 2e28d3cce52d9377e1b62158309ece7dced7a82b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fed8ccab6882ce28f1fb6d96d7deb908e01352f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Bx Silicon Increase max speed to 6400

[Feature Description]
MRC must increase maximum LP5 frequency to 6400 for Bx silicon

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016531905
Original commit date: Wed Jan 18 18:42:01 2023 -0800
Change-Id: I49091deaf161179dea8496bb48a7dd498650d70d
Original commit hash: fb6baa9d3614d595c9f69fc04bc54545d434e6a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a6fdfcb3934b5cfa12828225373a39c368f7cbaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:33 2023 +0530 
-------------------------------------------------------------------------------- 
Support not change boot mode when memory not preserved in flash update

[Feature Description]
- Enable the SiSkipOverrideBootModeWhenFwUpdate policy.
- When policy is TRUE, prevent MRC override the boot mode
(BOOT_WITH_FULL_CONFIGURATION) when the memory is not preserved across
reset and boot on BOOT_ON_FLASH_UPDATE.

[Changes]
- Create a SI PreMem policy to conditionally skip boot mode override.
(Default is not skip.)
- Create a corresponding FSPM UPD.
(Default is not skip)
- Implemented the UEFI system boot mode logic within MemoryInit.

Package/Module: ClientOneSiliconPkg/MemoryInit
MeteorLakeFspPkg/PeiPolicyUpdatePreMemLib
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg/PeiSiPolicyUpdateLib

[Impacted Platform]
ALL.

Hsd-es-id: 15012561348
Original commit date: Thu Jan 5 19:25:57 2023 +0800
Change-Id: I69adac602d633b1c7518b692f9223d30696d529e
Original commit hash: 909946019665c9cda2bcee1a8835cd3bc220f98c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSiPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: a583784f4d3df15f293093a62ad4dc65a4517b3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:29 2023 +0530 
-------------------------------------------------------------------------------- 
Match silicon ISH Config Block defaults with PCH Setup defaults

[Feature Description]
After creating silicon Config Block, set its default values the same
as values from PchSetup.hfr
Since MTL silicon reference code contains SOC and PCH, then add MtlPch
and MtlSoc PeiIshPolicyLibs that fills config block defaults in FRU
- for SOC and for PCH. Platform code should call proper library
functions depend on platform configuration.
This change leaves PeiIshPolicyLib as is, so it will only affect
MTL project.
Add missing GPIO Enable options in PchSetup.hfr

Package/Module:
ClientOneSiliconPkg/Fru
ClientOneSiliconPkg/Product/MeteorLake
MeteorLakePlatSamplePkg/Library
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 15012081977
Original commit date: Fri Jan 20 00:59:02 2023 +0100
Original commit hash: 897a794d3d7eab8a8d6b4237ccc748084a68f9e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPeiIshPolicyLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPeiIshPolicyLib/MtlPchPeiIshPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPeiIshPolicyLib/MtlPchPeiIshPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPeiIshPolicyLib/MtlPchPeiIshPreMemPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocPeiIshPolicyLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPeiIshPolicyLib/MtlSocPeiIshPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPeiIshPolicyLib/MtlSocPeiIshPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPeiIshPolicyLib/MtlSocPeiIshPreMemPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchIshStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 6bd1c727428184526b9e0716b43a30627048c3d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:25 2023 +0530 
-------------------------------------------------------------------------------- 
Allow to print debug logs on LPSS uart.

[Issue Description]
Lpss Uart is initialized incorrectly.

[Resolution]
Unreset Lpss Uart before MMIO programming.

Package/Module:
C1S

[Impacted Platform]
MTL-S

Hsd-es-id: 16019210971
Original commit date: Tue Jan 17 14:09:19 2023 +0100
Change-Id: I27736646761faa7561f6560264ef2065c838208b
Original commit hash: 33792d2c71ab349f1cb2814b63ea692be791a8c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchLpssUartLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fsp/Include/Library/FspLpssUartDebugHelperLib.h
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/LpssUartDebugPropertyPcdLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: cfa373151b4db89df873b8ed28bce9621053f8c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:21 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3037_00

Hsd-es-id: N/A
Original commit date: Sun Jan 22 22:58:30 2023 -0800
Original commit hash: b548ae4d66801c94fefed1de7f6062bc0871ea5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fec1798606a4fd1e8cb3cfc3b5cdce151ab8f96f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:18 2023 +0530 
-------------------------------------------------------------------------------- 
Unable to Patch UPD updates using BCT Tool

[Issue Description]
Unable to Patch UPD updates using BCT Tool

[Resolution]
Updated the UPD signature

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL ALL

Hsd-es-id: 16019471662
Original commit date: Mon Jan 23 11:09:21 2023 +0530
Change-Id: I3d1c2d24620d4e1cb53d36e3a2b5952c73076ff0
Original commit hash: ea8a2cad109188acee54afa2154e821624ee1115

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: 3f8c005c0fce128d2f5a7ba6cb812e5367afa8a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:14 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3036_01

Hsd-es-id: N/A
Original commit date: Sat Jan 21 11:53:34 2023 +0000
Original commit hash: fde997a283b73ec22749767253d263503c3a5cbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 850baebc75b4222f5dee9dd7fbc387721cb9d7c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:11 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3036_00

Hsd-es-id: N/A
Original commit date: Sat Jan 21 03:25:45 2023 -0800
Original commit hash: 6707c17815c510086969c3b2a6824969ddb329e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e699061668d7ade30bfb348fd1f142ea7a18bc8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3035_00

Hsd-es-id: N/A
Original commit date: Fri Jan 20 18:54:09 2023 +0000
Original commit hash: a3851a0d065c1396f082d51b69502e2e2d4759fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 49b81846bbcc17737289586cfdfdfc150cba6956 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:04 2023 +0530 
-------------------------------------------------------------------------------- 
Align silicon code defaults with setup defaults - THC

[Feature Description]
This change adds FRU specific THC policy creation code
in order to handle default settings specific to particular FRUs.

Package/Module: ClientOneSiliconPkg/Fru/ThcPolicyLib

[Impacted Platform]
MTL

Hsd-es-id: 18026692595
Original commit date: Wed Jan 18 15:17:09 2023 +0100
Change-Id: Iad9cacc3a2ae776101aa86c2482ff8b2925ca3af
Original commit hash: 044a3a5c07d46da4562c115dd5dca962a1eaf279

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchThcPolicyLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLibMtl.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLibMtl.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocThcPolicyLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 7f9219d7775c41edbbeb102faaa1f73974538a9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:01 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Expose AOLD ACPI method to CNVi and CNVd discrete BT"

This reverts commit 1d4a7e8970875ee08e9e8702e29fadb465df7111.

Wed Jan 25 19:02:59 2023 +0530
Original commit date: Wed Jan 25 19:02:59 2023 +0530
Original commit hash: 41e44f3991ac71f066a6edad9e43375d3de0f20a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviAudio.asl

================================================================================ 
Commit: 6d3071572bd946061622a79047b238297ff4d0af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:58 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Minor Version revert in Program branch"

This reverts commit d76ab78ceb20174137722f289a6842ac331a581a.

Wed Jan 25 19:02:58 2023 +0530
Original commit date: Wed Jan 25 19:02:58 2023 +0530
Original commit hash: 9eae31ba2c8f2b09cae388a0c3582b3fc8563246

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4716e73d8f12be0b6aacaecfd29f6dec48572628 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:54 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Multiple Port8xh Port get enabled causing Port8xh test to fail"

This reverts commit 42130a9cf96dad20167d7fa1110bc69f6deb1694.

Wed Jan 25 19:02:57 2023 +0530
Original commit date: Wed Jan 25 19:02:57 2023 +0530
Original commit hash: 4b2db1c58b88175863da865b30bed6e34690b5e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: a64b6390230307f706a213c10da3293713ba7fb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:51 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3034_80"

This reverts commit 2ef80c7935385d1db622a0d35ea7b14ccef7d01d.

Wed Jan 25 19:02:55 2023 +0530
Original commit date: Wed Jan 25 19:02:55 2023 +0530
Original commit hash: 6833e048889c638b1b81f6b7c25c8be92e4a152c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d415a58f045c0242d174ee348cf74ee37433cbfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:47 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakeBoardPkg: Add Edk2Staging in PACKAGES_PATH"

This reverts commit 816e60d7bb93cb8eb54993f630811cc45a0d83b5.

Wed Jan 25 19:02:52 2023 +0530
Original commit date: Wed Jan 25 19:02:52 2023 +0530
Original commit hash: 4f52ea16753ce075365cbc1ca5afb1e609f560d3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: d39e8571250b0bbb63b8f86cef93724012c1613c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:44 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg: Add Edk2Staging in PACKAGES_PATH

[Feature Description]

Add Edk2Staging in PACKAGES_PATH if it exists.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011169043
Original commit date: Fri Jan 20 14:03:04 2023 +0530
Change-Id: I62f8fe932253e90d5a528a2e2436fb06c46176f4
Original commit hash: 816e60d7bb93cb8eb54993f630811cc45a0d83b5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: 4c6640eb7e732eaba7e12666f52f2a684ea94658 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3034_80

Hsd-es-id: N/A
Original commit date: Thu Jan 19 04:29:37 2023 -0800
Original commit hash: 2ef80c7935385d1db622a0d35ea7b14ccef7d01d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e247c99fa1080cf94eb8d42811fcf85c7455b046 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:38 2023 +0530 
-------------------------------------------------------------------------------- 
Multiple Port8xh Port get enabled causing Port8xh test to fail

[Issue Description]
Multiple Port8xh Port get enabled causing Port8xh test to fail

[Resolution]
Expected to program for only the rootport selected in the BIOS option.
Needs to be enabled only 1 pcie rootport for the system

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL ALL

Hsd-es-id: 15012588933
Original commit date: Tue Jan 10 15:35:48 2023 +0530
Change-Id: Ie36cc2f5efccc64c6af1dbc98d39dccaa4753881
Original commit hash: 42130a9cf96dad20167d7fa1110bc69f6deb1694

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: 15a6ac5b433fcbbceddacfbd63ecfd0f4e4f4523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:34 2023 +0530 
-------------------------------------------------------------------------------- 
Minor Version revert in Program branch

Original commit date: Thu Jan 19 17:42:44 2023 +0530
Change-Id: I3471149c5b743a62f221d723a37ad0b3dba4fd46
Original commit hash: d76ab78ceb20174137722f289a6842ac331a581a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e8e42ad65b09358ef3c005b9c08be3f1eed2f10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Expose AOLD ACPI method to CNVi and CNVd discrete BT

[Feature Description]
expose AOLD ACPI method to CNVi and CNVd discrete BT

Package/Module:
ClientOneSiliconPkg,
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019385087
Original commit date: Thu Jan 19 17:24:10 2023 +0530
Change-Id: If0eb8a6225988cb81cd343887af84c1eb2fc131e
Original commit hash: 1d4a7e8970875ee08e9e8702e29fadb465df7111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviAudio.asl

================================================================================ 
Commit: 543e810fce6d753640767b3c85e286182adf6ef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:28 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3034_01

Hsd-es-id: N/A
Original commit date: Thu Jan 19 01:40:45 2023 -0800
Original commit hash: 357ae3dca61151e5edd10e72707374bd89b1b1fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 119adee42f2c953e1f5727cd7cd1e281c8a879a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:22 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS to enable IOMT on client platform.

[Feature Description]
Set SOC/IOE Bits for IOMT tool using correct
P2SB access method.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14017937136
Original commit date: Fri Nov 4 08:52:39 2022 -0700
Change-Id: Ie0e8522d67171f24da613a0e9777c8a1c5141c96
Original commit hash: dcedc57d0320125d09018b99b363c54302592f75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsio.h

================================================================================ 
Commit: 8b063563c6fe98173f64cee79198b8738843a6b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:18 2023 +0530 
-------------------------------------------------------------------------------- 
Align silicon code defaults with setup defaults - Serial IO

[Feature Description]
This change adds FRU specific Serial IO policy creation code
in order to handle default settings specific to particular FRUs.

Package/Module: ClientOneSiliconPkg/Fru/SerialIoPolicyLib

[Impacted Platform]
MTL

Hsd-es-id: 18026692564
Original commit date: Wed Jan 18 11:08:28 2023 +0100
Change-Id: I20814ca86cd6c2e42e7f38e2b82aa3effb58bd45
Original commit hash: c701bcae6af44950556fdc91faf4427f228496e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoPolicyLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLibMtl.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocSerialIoPolicyLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf

================================================================================ 
Commit: f6c700e500fa58f64d6867beac4bb8633b3a5bb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] BIOS Support to Enable DP Retimer

[Feature Description]
Send I2c commands to configure DP Retimer according to BoardId

Package/Module: ClientOneSiliconPkg/MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012647257
Original commit date: Thu Jan 19 15:06:34 2023 +0800
Change-Id: I785e02663e3478220ede365e64305b665e3516c4
Original commit hash: 735b44d670bc61c1f0570d5cfdc57e1bf3e81c79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResourceHelpers.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: afc94cd33f58a7f137671a1fb7c0103ec78c6cf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:08 2023 +0530 
-------------------------------------------------------------------------------- 
WifiProfileSyncFeaturePkg: Support WPA3 Wifi profile sync

[Feature Description]
Support WPA3 Wifi profile sync:
1. Supports SAE and OWE.
2. Supports profile type PSK_PASS_PHRASE.
3. CSME store all the 1x profiles with the same authentication method
and do not care about specific AKM. In case of 1x profile,
WifiProfileSync should configure ALL the supported enterprise
AKM/Cipher. The driver will select one of them and configure
supplicant accordingly.

Package/Module:
WifiProfileSyncFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012144015
Original commit date: Wed Jan 18 14:27:32 2023 +0800
Change-Id: I1c6de115063f0237470018c85684e0f06ce1448e
Original commit hash: a3332847e5f2ab9bf213a961e49e659b198278cb

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/WifiProfileSyncFeaturePkg/Include/WifiProfileSyncConfigDxe.h
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncDxe/WifiProfileSyncDxe.c
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncDxe/WifiProfileSyncUtilsDxe.c

================================================================================ 
Commit: 04f124b8e03293266b258eb2bc1589969b63651b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL M] Disable GBE by default for MTL M BIOS as it's not a POR

[Feature Description]
No longer support GBE for MTL M SKUs. Disable GBE from BIOS setup

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL -M

Hsd-es-id: 16019418411
Original commit date: Mon Jan 16 14:36:05 2023 +0530
Change-Id: I31fd9d9c5272a6cd1f20d76471bbd8b2d96f5d07
Original commit hash: bf5353b39eac361a3b4ac5dbb4a358438738f3e5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 19a0ed1a8b35b0c267281157568a1724c2fe1e98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3034_00

Hsd-es-id: N/A
Original commit date: Thu Jan 19 00:34:54 2023 -0800
Original commit hash: c4ef6e93f132170f4079b436df1b5847e5779d5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f8af454f16eb1bc74eb1eba492e0cd2714b26c14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Refine Pcie clock usage map setting

[Issue Description]
FIA CLKREQ register on PXPB is incorrect
Current code to handle Pcie clock usage map is confusing.
e.g., DMI FIA_P5X16 P0, however DMI is not Pcie RP 0 in PCIE IP.

[Resolution]
VpdPcdPcieClkUsageMap does not have dedicated definition for DMI.
Set Clock 0 as FREE_RUNNING and specifically handle DMI case in
MtlSocInit and FiaSocLibMtl.c.
Also revert ClockNumber shifting in DisableClockBufferProgramming().

Package/Module:ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012588602
Original commit date: Wed Jan 18 19:26:34 2023 +0800
Change-Id: I0be3d15e29ee9bd3f3824af8dfddf8def91b3f00
Original commit hash: 9abc8eb3a5cfd1243dbc725ee283aad9c06cb003

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocDmi.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 0dc4019d74cc98c064d3da357eea7bd1506754fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:27 2023 +0530 
-------------------------------------------------------------------------------- 
[OC] Hide per-core HT Disable functionality as per the hyper threading
support for the core.

[Feature Description]
Detect if hyper threding is supported for the core and accordingly
either expose or hide the Per-Core HT disable control in overcloking
menu.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14018412122
Original commit date: Tue Jan 10 21:33:18 2023 -0800
Change-Id: If49380b88b3c794c7ac30d000df25bb64d389a43
Original commit hash: bbb8695c2630b05b14dea76d7bae18a5bc0a8902

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/IccSetup.hfr

================================================================================ 
Commit: d8618fa3043627524a94afc0df90b377693935a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL_S][PM][A1] Power button functionality is not working

[Issue Description]
Bios Program HostOwnership for GPIOV2_MTL_SOC_S_VGPIO_EC_SCI1 as
HostOwnAcpi in Post_Mem and it's reflected correctly while reading
in Post_Mem phase. but again in later stage in boot, it changes to
GpioV2HostOwnGpio.

[Resolution]
Temporaraly reprograming HostOwnership of GPIOV2_MTL_SOC_S_VGPIO_EC_SCI1
as GpioV2HostOwnAcpi in AdvancedAcpiDxe.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019315695
Original commit date: Wed Jan 4 15:31:09 2023 +0530
Change-Id: Iebd3c8c0df29318df9d1aab9085fe361fb398299
Original commit hash: 0488b682330c9e656bab5bcb886417411c3bb862

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: e69be30e6b0c676d345a6211abdd8d71483661e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL] Remove tag from ADBG in MTL source

[Feature Description]
Remove tag from ADBG in MTL source

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16019441505
Original commit date: Thu Jan 19 00:18:15 2023 +0530
Change-Id: Iae21cdcf4fed6292554e78901dd7935398476d27
Original commit hash: 9316d60b1e8a099f26c0441ff371912a1f2e70b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ZpoddDsmNative.asl

================================================================================ 
Commit: 2f01e3d9d91478d0aef9f799c3af469fa5280ce9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:16 2023 +0530 
-------------------------------------------------------------------------------- 
Add V/F legacy and selection mode support for NGU domain Pt.2

[Feature Description]
1. According to feedback in PR #26575, change
RequestedVfItem.VfSettings.MaxOcRatio to 0 for preventing issues.
2. Note comments as per HAS to be more clear.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016153234
Original commit date: Thu Jan 19 11:00:34 2023 +0800
Change-Id: I05dd321f9cb597f988f94c9fbf433cab6678da35
Original commit hash: 5945209b8d743bd1612c942430d4db19be110120

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 042d6d6764731e82998b602f79738ce09aa350e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL-S/SBGA]Create new BIOS knob otions for PD less Ps on support

[Issue Description]
Currently, TcssPdPsOnEnable only has disabled/enabled options, but
when BIOS support PD LESS PS_ON can't depends on the TcssPdPsOnEnable
will always call the ACPI method due to TcssPdPsOnEnable has no
option for PDless , that cause EC is abnormal.

[Resolution]
To create a new option with TcssPdPsOnEnable for PDless PS_ON.

Package/Module:
MeteorLakePlatSamplePkg
Features/Ec/EcFeaturePkg

[Impacted Platform]
MTL_S

Hsd-es-id: 15012611550
Original commit date: Mon Jan 9 00:52:46 2023 -0800
Change-Id: I07af66320baea26be936cfef2332e15334f129e6
Original commit hash: 31bdeea0bc05a332cd4a095c9bb8721713e8fd66

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: f739ae6d90a7f3bb070700a2e4fc464257079c34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][A0]Port remaining Safe Settings to main

[Feature Description]
Port remaining Safe Settings to main

Package/Module: MeteorLakeBoards

[Impacted Platform]
MTL-S

Hsd-es-id: 14018448067
Original commit date: Tue Jan 17 21:29:16 2023 -0800
Change-Id: Iee4b8b003bf69a6e970eb4a7c6b1631dc81ad3be
Original commit hash: 6156e5fd08ff2ce32574f219fd16674087c82e71

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: ff11f517bc835b2c32f6566f42ae4e26a8afb3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:28:57 2023 +0530 
-------------------------------------------------------------------------------- 
[Feature Description]
Adding board suppport for MTL-M config1 RVP BOM change

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 18026134374
Original commit date: Wed Dec 28 14:00:07 2022 +0530
Change-Id: I23a02498c04d0f449bfb3de629ff9fce2bb3147c
Original commit hash: 3f5a62c9ae5d8b0092c0622acfcc172a367e9f3a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlMRvpBom1Rtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1RvpBom1.asl
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc

================================================================================ 
Commit: a7ca2f0f3bedfe2903781ab09fc577873d5c56e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:28:54 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3033_03

Hsd-es-id: N/A
Original commit date: Wed Jan 18 20:30:57 2023 -0800
Original commit hash: 763407eaf1dff6b9c118d881e492809c40066b98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b98062ba8ed93043893816964f07bb7d796166ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:28:47 2023 +0530 
-------------------------------------------------------------------------------- 
Mono Capsule update failed when interrupted after 25%

[Issue Description]
- ESRT 0x1 (error Unsuccessful) Observed after performing
seamless Monolithic Capsules with BIOS when interrupted
after 25% of the Capsule update. (During CSME update)
- CSME would boot from ME Recovery mode and block the
ARBH SVN command.

[Resolution]
- ARBH SVN check had been checked when in the beginning of
the capsule update get started.
- If failed to get the ARBH SVN information and update in
progress, continue the unfinished update.

Package/Module:
CapsuleFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019272896
Original commit date: Tue Jan 17 16:51:17 2023 +0800
Change-Id: Idbb94d0ef68a4546e34e619d656f942984427a4e
Original commit hash: 7701417bbde3c6c61fae66683e9c8453ca33ef13

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.inf

================================================================================ 
Commit: e4d1dcaa3048348b72a83deac5aa3c7a87e609bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:28:14 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3033_02

Hsd-es-id: N/A
Original commit date: Wed Jan 18 12:29:09 2023 -0800
Original commit hash: 2614a5635a96639cad00d88affc4679ca3d990c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b04a2271e3eb6c7c4877770a9cbbf1eb3acb8b07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:56 2023 +0530 
-------------------------------------------------------------------------------- 
[CNV] BIOS to tri-state the I2S/CRF interface per integrated/discrete

[Feature Description]
Remove invalid GPIOs used for MTL-S

Package/Module: MeteorLakeBoards

[Impacted Platform]
MTL-S

Hsd-es-id: 14018447985
Original commit date: Tue Jan 17 20:30:34 2023 -0800
Change-Id: Icaa2a2469303d4a34666003157e4203f755ebf0c
Original commit hash: 2fd78656123cc32f05793fe1ac6e24806ce2a733

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: f29b122bf2c81346dfe16e41e2276bf52fd8d275 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:53 2023 +0530 
-------------------------------------------------------------------------------- 
[CNVd][GaP] BIOS should return GaP PLDR status to WiFi Driver

[Feature Description]
Return the PLDR status to Driver after completing as like CNVi PLDR
flow using DSM#2 CmdType=3. Last _PRR Status:

0: Non-PLDR executed [Default]
1: Core PLDR Completed successfully
2: Product PLDR Completed successfully

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019309952
Original commit date: Tue Jan 17 12:47:22 2023 +0530
Change-Id: Idc342b66a4b82240edda24f3552c4583afa74c14
Original commit hash: 4e82d06d8c269bba2f254d089416c2e554d3ae67

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl

================================================================================ 
Commit: f4091662fe307e791b7cf19e8b53018afa994114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:42 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3033_01

Hsd-es-id: N/A
Original commit date: Wed Jan 18 05:55:10 2023 -0800
Original commit hash: 21d56aa692293e3893de70cf4c867841478a69cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 24dab43a2cd7c2dc048de7d5e2236e6213cd43d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.7

Hsd-es-id: N/A
Original commit date: Wed Jan 18 05:15:59 2023 -0800
Original commit hash: fb20b7bf2f6dc3e69dcdc04396d352dad87fa6ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f227ac733fd81f0f7fcddd3f4ff5108ec90f255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Enable Foxville RTD3 support

[Feature Description]
Enable Foxville RTD3 support on S03 and S05 RVP.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15011969112
Original commit date: Fri Jan 6 05:32:06 2023 +0800
Change-Id: I90e357bc330c90818f4ef052a6c1d11110fa4ffb
Original commit hash: ad95deab5860bd540e248de5c390bd8a2f1a71a7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieRpObjCommonExternalInclude.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: b66268073df636139160a1bdcab6b2cfdd44b26d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:30 2023 +0530 
-------------------------------------------------------------------------------- 
MTL PSF powergating in C3 and deeper states

[Feature Description]
Bios to program the SoC PMC register
PSF powergating in C3 and deeper states.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 16019390033
Original commit date: Tue Jan 17 17:29:31 2023 +0530
Change-Id: I03922638f62009e248a8782289ac24692005cfb9
Original commit hash: 4fd74ac2603b756781c5a5ddd5b046d7d5a8a63d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: f404618fbe53dd9db3fd3015d28c78c8560e3763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:27 2023 +0530 
-------------------------------------------------------------------------------- 
Add RC_IOMMU_BYPASS_SAI into NPK IMR RAC/WAC for DMA0 access via RS0

[Feature Description]
Add RC_IOMMU_BYPASS_SAI into NPK IMR RAC/WAC.
Set MSURS according to VTD enable status. When VTD is enabled,
set MSURS to 3, otherwise set it to 0.

Package/Module:
ClientOneSiliconPkg/Fru/../LibraryPrivate/PeiTraceHub**Lib/
ClientOneSiliconPkg/IpBlock/TraceHub
ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 15012583769
Original commit date: Mon Jan 16 21:22:54 2023 +0800
Change-Id: I0fa4fa5f4a8da52733f9ed4e05b989699dc285b9
Original commit hash: 517deca3a4f9364ef6615cbc263a28da0247de34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiTraceHubPchLib/PeiTraceHubPchLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiTraceHubPchLib/PeiTraceHubPchLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiTraceHubSocLib/PeiTraceHubSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiTraceHubSocLib/PeiTraceHubSocLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/TraceHubHandle.h

================================================================================ 
Commit: 868372dc44c72e2eeb1d5328d5b91cd9e36bab05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:23 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3033_00

Hsd-es-id: N/A
Original commit date: Wed Jan 18 04:19:48 2023 -0800
Original commit hash: 642897ac0833305b2992676c0ac6d7935fe4f88e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7d42b34df7617c2b3e8131a78c8e925a11f318f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTP-S][GpioV2] Support USB OC virtual wires

[Issue Description]
GPIO overcurrent mode is not implemented for USB MTP-S virtual wires.

[Resolution]
New table with USB virtual GPIOs which consist overcurrent mode
has been created.
USB virtual GPIO pad is set to overcurrent mode by cycling
NAF_VWE bit (Dw0Reg).

Package/Module:
MtlPchGpioNativeLib
PeiMtlPchInitLib

[Impacted Platform]
MTL-S MTP-S

Hsd-es-id: 18026686779
Original commit date: Tue Jan 17 13:34:12 2023 +0100
Original commit hash: a2d1cf15aa543baa2f201618be52ba4efcfbbcad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c

================================================================================ 
Commit: c9443185f8e062573f19f30329000fe81edb7173 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:07 2023 +0530 
-------------------------------------------------------------------------------- 
[PCIe] BIOS to modify flow to add support for devices
not supporting CLK power management to achieve S0ix

[Feature Description]
Program DLSULDLSD irrispective of clockgating

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL ALL

Hsd-es-id: 16019359230
Original commit date: Mon Jan 9 16:50:31 2023 +0530
Change-Id: I3faffb0ff891a375a669533e87564984e5169c63
Original commit hash: bafeb10037c4131bced0816df2ea7cc27d02a12f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: d0f9e101f4a8e21f72b78aacbc177b7042754a0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:03 2023 +0530 
-------------------------------------------------------------------------------- 
Remove DDNS related fields from Mebx.

[Feature Description]
DDNS feature is deprecated.
Remove DDNS related code.
Update DDNS related AMTHI messages definitions.

Package/Module:
ClientOneSiliconPkg
Features/Manageability/MebxFeaturePkg/

[Impacted Platform]
ALL

Hsd-es-id: 18026300052
Original commit date: Wed Jan 4 11:43:04 2023 +0100
Change-Id: Ic04b8dc3d034f79b4223a032a6843ef651cb3bb4
Original commit hash: b0c0826b682b1a2b71147f9330e1fdfe7d30791b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AmthiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVariable.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni

================================================================================ 
Commit: 647290c54ff5aedd500b2d5a11effe1208200b7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] D3hot and D3cold of M.2 PCIe WWAN Modem

[Feature Description]
D3hot L1.2 only for 5G Product
BIOS shall support setup configuration to select between
D3hot and D3cold for M.2 PCIe WWAN Modem

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019362804
Original commit date: Wed Jan 18 16:29:07 2023 +0800
Change-Id: I4b5e974c328660b45ebbc0124eea232387ac2c70
Original commit hash: 034e22845be933c4c8c237d1da1d5233fc6bfaed

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: b77c372c40468faa74c6516e8144530bac7c8513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:26:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][GC/DC1][B0][BIOS]: Virtual Keyboard not responding with
BOM 6 THC

[Issue Description]
Incorrect Comparision between data types.

[Resolution]
Corrected comparision between data types.

Package/Module: ClientOneSiliconPkg/IpBlock/Thc

[Impacted Platform]
ALL

Hsd-es-id: 22016521188
Original commit date: Wed Jan 18 12:02:05 2023 +0530
Change-Id: I85bcb05405103a5af628a6b90e79a46ff3de069d
Original commit hash: 0902873ed8ed8f42e0ebfbe020692dc0c4fdc111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c

================================================================================ 
Commit: 5bb1b3fa7dc52efd0d0706b84431c94dd03f1834 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:26:31 2023 +0530 
-------------------------------------------------------------------------------- 
Add TSE Mock functionality.

[Feature Description]
Added support to TSE Mock functionality in order to allow test
the TSE engine at boot mode by using BlockIoCrypto protocol thru
BlockIo protocol.

Package/Module: LunarLakePlatSamplePkg, LunarLakeRestrictedPkg, TseFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 14018126771
Original commit date: Mon Oct 24 12:42:48 2022 +0200
Change-Id: Ib5e51e41692799673fba0e9b1f0d32672c62179c
Original commit hash: 6d003949915f580231bbadce69c1cc332deeb5a7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/TseFeaturePkg/TseFeaturePkg.dec
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpress.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDxe.inf

================================================================================ 
Commit: 4de50518fcc1a5b72b1b376ee4eaecf79296a0fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:26:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL] Disable FFU specific pcds

[Feature Description]
MTL is removed from Platform requirements, so disabling FFU specific
pcds to disable the FFU feature on MTL.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL/ARL platforms

Hsd-es-id: 16019437011
Original commit date: Thu Jan 12 18:01:01 2023 +0530
Change-Id: Iefdc46b85f89df30cb25f1922247dc19d1efc7e1
Original commit hash: 22167c722ced4158b9a848a824f96eaabdcd393f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: d5fbf4b50418ffd67f43f1e0c54dc0d1be223daf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:26:24 2023 +0530 
-------------------------------------------------------------------------------- 
[C1S/CpuUnitTest]Refine UnitTest code regarding Cpu PM feature

[Feature Description]
Refine UnitTest code regarding Cpu PM feature.
- init hob in the beginning due to hob initilization moved out
of reset Cpl.
- Add para for related function to be the same as current code.

Package/Module:
ClientOneSiliconPkg\IpBlock\CpuUnitTest

[Impacted Platform]
ALL

Hsd-es-id: 15012653584
Original commit date: Mon Jan 16 17:51:38 2023 +0800
Change-Id: If575a875ad95bbefe93b0c85e986e1c134d822a4
Original commit hash: 39d7f9dda6dbc2f6470a046b312a6b15708bb184

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h

================================================================================ 
Commit: afcfaf4e97e2892c3d92904a247c444ba82f2115 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:26:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Incompatible EFI_I2C_MASTER_PROTOCOL definition in PlatSamplePkg

[Issue Description]
EFI_I2C_MASTER_PROTOCOL protocol definition is carried by PlatSamplePkg
which is not in sync with EDK2.

[Resolution]
Removed EFI_I2C_MASTER_PROTOCOL definition. we shall use it from
EDK2 header file directly.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 18026633370
Original commit date: Wed Jan 18 00:36:55 2023 +0530
Change-Id: Ia9a97c92f22d97c37e5b2857e232284ea80e059a
Original commit hash: a28aabb1d81216b1b5c5f6b059f07130a9f77fe2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Protocol/I2cMaster.h

================================================================================ 
Commit: 3a6f574830ea5aaeea63912564515bb04c34dc95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:58 2023 +0530 
-------------------------------------------------------------------------------- 
Report GaP PLDR status to Wifi driver

[Feature Description]
Return PLDR status to Wifi driver after completing as like
CNVi PLDR flow using DSM function 2 CmdType=3.

0: Non-PLDR executed [Default]
1: Core PLDR Completed successfully
2: Product PLDR Completed successfully

Package/Module:
LunarLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 16019432528
Original commit date: Wed Jan 18 01:31:58 2023 +0800
Change-Id: Iea200e3ab61358da0aef62bc3156ed304e129ac7
Original commit hash: c12b58f4798e1f0f23bb3b02971909eb42595491

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/DiscreteWifiReset.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc2.asl

================================================================================ 
Commit: cc57a1d666103547d0209aa3f8b0635de9b81631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:52 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3032_00

Hsd-es-id: N/A
Original commit date: Tue Jan 17 20:31:11 2023 -0800
Original commit hash: b6e1739f3c6fab8ea5e48f307e5a84c5a47f908d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9a5a99a9508d4ada6a5b6569b31b26e27dddac17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:45 2023 +0530 
-------------------------------------------------------------------------------- 
Correct I2cSerialBus to I2cSerialBusV2

[Issue Description]
Change the ACPI ASL operator from I2CSerialBus to I2CSerialBusV2

[Resolution]
Correct to I2cSerialBusV2

Package/Module:
MeteorLakeBoardPkg/Acpi

[Impacted Platform]
MTL

Hsd-es-id: 15012613505
Original commit date: Mon Jan 16 15:26:47 2023 +0800
Change-Id: I7eb965821e887178b0f74a15da0f56f90e91f348
Original commit hash: 69f0bfd16356eac688e7bd59d0589a20b2b087ea

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl

================================================================================ 
Commit: e5f1ce617791c169fcda767c75773c37a3ae4bea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:41 2023 +0530 
-------------------------------------------------------------------------------- 
Add WifiProfileSync Advanced Feature Pkg

[Feature Description]
Adding the WiFi Profile Sync advanced feature package. This
supports One Click Recovery WLAN capability enabling WiFi recovery
flows for KVM as well. Using the EDK2 EfiWiFiProfileSyncProtocol for
operation with the WifiConnectionManager located in EDK2.

Package/Module:
Features/Manageability
MeteorLakePlatSamplePkg/OneClickRecovery

[Impacted Platform]
MTL-ALL

Hsd-es-id: 22014454800
Original commit date: Tue Jan 10 13:46:45 2023 -0800
Change-Id: Ic78e3d60b25210f6858153e94a79426276f36139
Original commit hash: 429e34fccf2cdc27d0b1749a5c219bcc121eed3b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/WifiProfileSyncFeaturePkg/Include/Dsc/WifiProfileSyncFeature.dsc
Features/Manageability/WifiProfileSyncFeaturePkg/Include/Fdf/WifiProfileSyncFeature.fdf
Features/Manageability/WifiProfileSyncFeaturePkg/Include/WifiProfileSyncConfigDxe.h
Features/Manageability/WifiProfileSyncFeaturePkg/Include/WifiProfileSyncDxe.h
Features/Manageability/WifiProfileSyncFeaturePkg/Include/WifiProfileSyncUtilsDxe.h
Features/Manageability/WifiProfileSyncFeaturePkg/ReadMe.md
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncDxe/WifiProfileSyncDxe.c
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncDxe/WifiProfileSyncDxe.inf
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncDxe/WifiProfileSyncUtilsDxe.c
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncFeaturePkg.dec
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncFeaturePkg.dsc
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 0d87c65593b1ce3dc2feb6c03126baf55d6e9270 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:16 2023 +0530 
-------------------------------------------------------------------------------- 
Initialize DmiInfo HOB with all 0's

[Issue Description]
Assertion of Variable Check handler fail is observed during boot.
Value of DpDmiInfoHob.CmGen3 is assigned to SetupData.DmiGen3RtcoCpre.
However the value is not initialized and might contain garbage.
So SetupData.DmiGen3RtcoCpre might fail Hii Variable check because
the value exceed the range claimed in corresponding numeric opcode.

[Resolution]
Initialized DmiInfo HOB with all 0's.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012602075
Original commit date: Wed Jan 11 18:07:31 2023 +0800
Change-Id: I905fd85497efe741d31ba707b81655c54f322f69
Original commit hash: c84210d452c38824fda0af88ea8b793bf1f1aa1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: e41ed7274ee8fd8ef305342b35394e219d7e2983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.6

Hsd-es-id: N/A
Original commit date: Fri Jan 13 15:11:36 2023 -0800
Change-Id: I46eef8dd3008e81dddf31228b4da78e642dcf04e
Original commit hash: a713a2dad75bda2eb7e4c43ea059989b251422aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c268a6ddd9d5e3d22b78cc34c073df3b01d6be8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Disable VI measurement

[Feature Description]
(1) MRC must disable the RMT Voltage and Current Measurement feature on
all MTL configurations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22016508291
Original commit date: Fri Jan 13 14:52:10 2023 -0800
Change-Id: I5e794ee73c0d036456e39b5daafd0646bfdd6abf
Original commit hash: f986fbc6c27c5349c796584185ada2a32032f632

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h

================================================================================ 
Commit: a0c3d9fa9fee8e2901c9f77db2b68f758c186835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.5

Hsd-es-id: N/A
Original commit date: Fri Jan 13 14:49:34 2023 -0800
Change-Id: I7b6f26a1a6e317934e7f79597f49c2fb1516c355
Original commit hash: ecc33b3c468980ab345721589b8d73fbbfa258cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00bde689cd370c413e663b39c85ce3e7bf5a2bbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Implement DllReset in RxDqsODT and CTLE
Power trainings

[Feature Description]
If 0 margins are found during RxDqsODT, CTLE training, or RcvEnx 1D
the DLL could have become unlocked. Therefore, issue a DLL Reset to
restore the DLL

Reorder Power trainings into this order:
RxDqsODT, RxCTLE, RxDqODT, RxEq

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016507898, 22016507900, 22016507904
Original commit date: Thu Jan 12 15:15:06 2023 -0800
Change-Id: I6fb88f5c40d23c1afd935b5a2ddf9330fd1d1e62
Original commit hash: 11758b4c0862525292c19200066599360322e7fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 0eaa47d0b60e40f26f976b7b7961ee129a49a145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.4

Hsd-es-id: N/A
Original commit date: Fri Jan 13 13:22:16 2023 -0800
Change-Id: Ia4f89a7021a0028fde25244d9796e5c144cb2c5e
Original commit hash: 69be80202ee73ceb4ce33b827eacebebbc71e6f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 20cbdb05ad40b946e0e7b2e9cf8117f35fe65a1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M | LP5] Disable Read DQS & CTLE Power Training

[Feature Description]
(1) MRC must disable Read DQS and CTLE Power Training by default on all
MTL-M/P configurations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016507299
Original commit date: Fri Jan 13 11:27:19 2023 -0800
Change-Id: If934fa0f9c76d43bbaa36828776d1e2d9c985833
Original commit hash: 6c96b8f5000506e0dc0695954acddd5282e34f32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 27722ea663c25e4e1997e6cf12e7633687cbe8bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.3

Hsd-es-id: N/A
Original commit date: Thu Jan 12 09:19:24 2023 -0800
Change-Id: I7b10525d741f300b3f885da60e9bd0d821f7ef1c
Original commit hash: f11d8d49402dde28b89fe58ba4b940f6a601ce54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd2607eefcdb7779f900792fcaa538b9f0a99d18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDRR5 LP5] Default Memory Data Rate Updates

[Feature Description]
[MTL-M MTL-P | LP5] B0 max Frequency to be updated to 5600 G4
(1) MRC must set the default LP5 data rate to 5600 on B0

[MTL-M MTL-P | DDR5 LP5] Limitation to top frequency bin for A* silicon
(1) MRC must set the default LP5 max data rate to 5600 MT/s on A0
(2) MRC must set the default DDR5 max data rate to 4800 MT/s on A0
(3) MRC must not change the max data rate based on rev check

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016496600, 22016496263
Original commit date: Wed Jan 11 16:41:22 2023 -0800
Change-Id: I8327351aedf58913137c6879c0b74f5c47663818
Original commit hash: d3ea19055c047cccfa1c6562ddce49d4c20ec5f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 295161fcc0905f1a9d72a9956a6fd60fc812efef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.2

Hsd-es-id: N/A
Original commit date: Wed Jan 11 17:31:50 2023 -0800
Change-Id: Ifa9aeb6fb8146da9a0bb72d0b0ff6684d23cf77c
Original commit hash: d654e46de354e42ef4282c820ea85a853a39abf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f64b85950ae84cf3028185a183187218d9a42638 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Safemode settings update

[Feature Description]
MRC must set the default McSafeMode to 0x7FF on all MTL-M/P
configurations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016495665
Original commit date: Wed Jan 11 15:40:51 2023 -0800
Change-Id: Ica2ce667d44800c3ba1023685144a929de9d6940
Original commit hash: 03beb3b38aa29332589a8df21d1dc904e1783603

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 2a38c96fb9b3162a5d508952449972439044ae6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.1

Hsd-es-id: N/A
Original commit date: Wed Jan 11 17:00:35 2023 -0800
Change-Id: I0192b5c9b1268ce960f6a451ca1623489651a7f4
Original commit hash: 5b3b1823cea2286796b2f6a52bd19f5a688065ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ad248f2aca75984a16e75df5d429cf58391f641 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Revert RefPi4Xover Change

[Feature Description]
Revert MRC commit 946b5f2fbbe6a9c66662c9723b95f15ec7d682ca
which changed the RefPi4XoverOffset from 32 to 64.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016495319
Original commit date: Wed Jan 11 14:49:06 2023 -0800
Change-Id: Icdbf9fd0a148a8ebcfa7689d650ac538977acf2c
Original commit hash: b4a7c0054e1ea5ebc114ed58fda00634c9ba66f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 7d87feb0599577bfdb98cdaa9928dc3f3b53f9da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.0

(cherry picked from commit e4e9bea7e45f749475aad4ada03304c5f4bd4737)

Mon Jan 9 13:03:13 2023 -0800
Original commit date: Mon Jan 9 13:03:13 2023 -0800
Original commit hash: 93a5627c258118d377cee146922c9d75c5db463b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43859a4a19a74e8f03e4b2c0b7b8657d23f9ac06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.32

Hsd-es-id: N/A
Original commit date: Fri Jan 6 11:42:51 2023 -0800
Original commit hash: 8d27a74522fe9d233da5f612402e8af551a2436a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00eb1d71c768f6f251ebbdb217af5d2075f52e62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Stay in Wck Safe Mode until after ReadMPR Training

[Feature Description]
Read Leveling and ReadMPR both need Wck to be always on, therefore
to simplify the flow, MRC should keep wck in safe mode(always on)
until after ReadMPR. After ReadMPR then the POR wck mode should be
set.

Certain CTE tests should be adjusted to run with wck in safe mode
and other trainings that come after ReadMPR should run with wck in
POR mode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016280929
Original commit date: Wed Dec 7 17:09:37 2022 -0800
Change-Id: If12659491357f9be501089e85efab3ccfd999793
Original commit hash: f54c2bd6923fc2ba79091536f10a2025c5106837

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 9e7f5f6e9e5a80d813ff9e6dc18b995c81b22730 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.31

Hsd-es-id: N/A
Original commit date: Fri Jan 6 10:07:32 2023 -0800
Original commit hash: dea74849403258ae01cfba97f44a21878dc498d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 19284d636c571d966c3fcc25326b79252c21e4b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:55 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5]Power Training with DqTcoCompBit needs
updating and moving

[Feature Description]
Update DqTcoCompBit to sweep full range (-32 to 31) with stepsize of 1
with a running 5 average. Move this function after DCC Functional Data
training step.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015783401
Original commit date: Mon Sep 19 11:28:27 2022 -0700
Change-Id: Ib3fa2f94d54434b076b016410be69171e356b2e3
Original commit hash: af1173855d8525fe1347fe9fb0de16a386baf566

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 51d4963ed25d2cff050f4f3a34ec3b83b170d372 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.30

Hsd-es-id: N/A
Original commit date: Fri Jan 6 09:33:12 2023 -0800
Original commit hash: fa4cbab3f3a049026996e6e779b4232af118dcc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b14364ad7dc9484666dcd5a5b73f31be7b874f38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Disable CMD Normalization

[Feature Description]
(1) MRC must disable CMD Normalization on all configurations.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018205151
Original commit date: Thu Jan 5 17:19:59 2023 -0800
Change-Id: I31158030431422bb9192c556ea1b99724b7a303b
Original commit hash: b9c1203ab8716740423e72ac7c6d7bcf7c49ccfb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d8674915d2a6a526c67007f8b6e8ca90e22cbe07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.29

Hsd-es-id: N/A
Original commit date: Fri Jan 6 09:00:44 2023 -0800
Original commit hash: 0d36c9533034ffd8836951e3ab69a30de6fa532d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05598842244c24547ec40ed0a3b63fd81e7b2430 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Data corruption at some PI codes due to
current refpi4xover offset for 6400

[Feature Description]
Configure RefPi4XoverOffset as follows,
If (datarate =3200 AND VccClkIogSafeMode)
RefPi4XoverOffset = 32
else
RefPi4XoverOffset = 64

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016290907
Original commit date: Wed Dec 14 17:30:51 2022 -0800
Change-Id: I1ee8b3b108e5ac4b2525dd50781f81b7bf1ebfce
Original commit hash: 76c43062a6ce8036555dc1db335588a043cd7592

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 8b2973913bb4778f8fa78fea3af5d2bbdd55d0b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.28

Hsd-es-id: N/A
Original commit date: Fri Jan 6 06:57:41 2023 -0800
Original commit hash: c6dbda480270027beef34adf754ac018636b8425

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4ba19173eca531e0b06179ab58f27a20bfe2bb8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Enable DLL Openloop for power trainings
that margin components of RcvEn logic

[Feature Description]
For Read Dqs ODT, Read Equalization, and DDR5 Read ODT Park power
training, The DLL needs to be put into Openloop. This is to prevent the
DLL from becoming unlocked due to margining components of the RcvEn
logic

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016450568
Original commit date: Tue Jan 3 14:42:07 2023 -0800
Change-Id: I8f982f46f03e56bef666b89de584a680c0ea298a
Original commit hash: 4804d5708e54ea3bf33263238b43b489f1623c4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: afe5fc18c781f81c536b6d926246ea9446ebabf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.27

Hsd-es-id: N/A
Original commit date: Fri Jan 6 04:44:28 2023 -0800
Original commit hash: de294d4668b3e6c926211f265a360120e03bb06f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed0636e6fd6e04fc41e8c27a2d73d7ce1d8e17bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 ] Fix divided by zero in MrcGetEffDimmWriteOdt

[Issue Description]
!!!! IA32 Exception Type - 0x00: #DE - Divide Error
At CS:EIP = 0x0008:0xFFE19A28 !!!!

for 2DPC 2R config: In MrcGetEffDimmWriteOdt
Rtt2 and Rtt3 are 0, thus divided by 0 when calculate RttNTDimm.

[Resolution]
set Rtt1 Rtt2 and Rtt3 to 0xFFFF when they are 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 14018346691
Original commit date: Thu Jan 5 08:56:56 2023 +0800
Change-Id: Idbd8db7ff4c9b60061dff0fcff7fe743f7cafdbf
Original commit hash: 4806884d576ccd7b96d64d3508fa38d65b1b2c6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 963fa375ab9856deeb22363c11ce1f336aff881f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.26

Hsd-es-id: N/A
Original commit date: Thu Jan 5 17:25:29 2023 -0800
Original commit hash: e441a9b289c771354642c3cb1f518ff5d94b3af0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82f9574928845253412d2a74184ef2c7d5e82720 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.25

Hsd-es-id: N/A
Original commit date: Thu Jan 5 14:49:40 2023 -0800
Original commit hash: f95b61fe4c7650652f1a27ccd6b2c74cd6a12a9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ad441f44e786bdf230cb10bab2fdec2d6ab3806 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Set 2tck Read Preamble for B0

[Feature Description]
MTL M/P B0 should only support a 2tck Read Preamble

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016464072
Original commit date: Wed Jan 4 16:15:02 2023 -0800
Change-Id: I7ae9db5fc7808a2f89612f724514c71c469b6e96
Original commit hash: a1e9e144387e97517dd91f1e4bfd77cdc6841cae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 62b5528c55fb3ed9fd0a804d35a13b948a2850c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.24

Hsd-es-id: N/A
Original commit date: Wed Jan 4 11:06:38 2023 -0800
Original commit hash: b1e83607f72c03ba57b95d14ca6bea4f44230bcc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f29484a5a6401b43dd8ae06f82d038f224799ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.23

Hsd-es-id: N/A
Original commit date: Wed Jan 4 07:50:39 2023 -0800
Original commit hash: 6ab20069da28a0ee827ee10d5aacfce1c2556657

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0f34a178b3994b41807db7b4e664e000a41abc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC VCCCLKFF Enabling & LVR Target Check
Removal

[Feature Description]
1. Leave VccClkFF training disabled by default
2. Allow MC0 and MC1 VccClk LVR Target to differ
3. Use only the VccClk LVR Target of a populated MC
4. Make averaging more granular
5. OEMx vref detection for P2P to the last vref that resulted in
matching count
6. Pick the FF Offset closest to 0 if multiple points' average matches
7. Move to the DRAM JEDEC Reset early in RxDrv flow
8. Disable LVR Voltage Sensor at the end of this
MrcVccClkFFOffsetCorrection
9. Typecast fix
10. Default VCCCLKFF turned off

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016084439
Original commit date: Wed Oct 26 13:56:46 2022 -0700
Change-Id: I59658fce14df661874926eb3682b05b051aec690
Original commit hash: 4b09e48d1568a750ba6a54053a21004335c056cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 1b8474c3bd97368b5a2789e2b6ba3284f3802f1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.22

Hsd-es-id: N/A
Original commit date: Fri Dec 30 14:26:29 2022 -0800
Original commit hash: b4584314fbd299d702f27cedda96b08e08a5cc1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a421484c5e6f818e074f518ecbd7f0fd8bb6ba3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] Add CTE WRT TxDqDelay sweep range knob

[Issue Description]
Adding a CTE knob to control the TxDqDelay sweep range for write
training.

[Resolution]
Add TxDqDelayRange to the MRC external inputs. Add the knob to the
CTE params.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
S, M, P

Hsd-es-id: 22015553719
Original commit date: Tue Oct 4 13:35:48 2022 -0700
Change-Id: If09314a9725b7411986e5e588edc1aad65ca98b9
Original commit hash: fa1d0b9a6ac330e59d73a654f6a5dd90dc515e43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 3fdbd89be27e531c1d7fe04464d005703b3eda13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:49 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.21

Hsd-es-id: N/A
Original commit date: Thu Dec 29 12:30:53 2022 -0800
Original commit hash: a79184b9066e3465b04196515eed0ae27e7bacd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9c67e786685a74dd8a221c5fb6dc9de1282f7896 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] CompDqsDelayControl.Override needs to be set to 1
when at low frequency

[Feature Description]
CompDqsDelayControl.Override needs to be set to 1 when at low frequency
to prevent the Comp Dqs delays from changing. The override field should
be restored to 0 when at high frequency.

The DLL should be reset after the PLL has locked to a new frequency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016408074
Original commit date: Tue Dec 20 12:41:50 2022 -0800
Change-Id: I91b06e98a509445d9d61eb67efc5e7a1ca507745
Original commit hash: c57486ae11188f58fb6d9bf2f3d35ff979d1d894

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 7cfabff77f6c033efad7980828f8400631e63a97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.20

Hsd-es-id: N/A
Original commit date: Thu Dec 29 12:11:54 2022 -0800
Original commit hash: 896df0fcc3efc3cf3686f174d68767eb48e31a44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b79e63997ff4916aec9833d84f6eae561076f01e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Signed Divide Round Formula is incorrect

[Issue Description]
Current signed divide round formula currently does not handle
mismatched signed values properly and does not handle a numerator of 0
when at least one of the inputs is an unsigned value. If the numerator
is 0 and both input values are signed, then there is no issue.

[Resolution]
Update the formula:
(((a < 0) != (b < 0)) ? ((a) - (b) / 2) / (b) : ((a) + (b) / 2) / (b))

Clean up DIVIDEROUND usages. Use UDIVIDEROUND when only dealing with unsigned
values

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016429389
Original commit date: Wed Dec 28 13:54:38 2022 -0800
Change-Id: I3d4fdb40a05b025e7f83353260c8ec5aefd0c53e
Original commit hash: 1a43cbc1237738117d6519a4521abd5e1f3a9b89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 6284a30eef8b67b1c696b07db320f47e6a4bca77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.19

Hsd-es-id: N/A
Original commit date: Wed Dec 28 22:28:00 2022 -0800
Original commit hash: bb04f9597135de9ee6dab1d00e6d7b6e90c94ed2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8645131abd74eafa215a25329cf15501e0b5e910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Support new fields of XMP 3.0 revision 1.2

[Feature Description]
XMP3.0 Revision 1.2 adds new fileds from byte 735~758.
MRC need support them.

Add Revision field and other new fields. Parse the data
from SPD file.
TCCD_L
TCCD_L_WR
TCCD_L_WR2 (ignored as current MRC doesn't use it)
TCCD_L_WTR
TCCD_S_WTR
TRRD_L
TRTP
TFAW

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15011698159
Original commit date: Wed Sep 7 16:06:20 2022 +0800
Change-Id: I57c273b2dc0b6dd9066269073a1762d6478f7cad
Original commit hash: 30ecc498f8a8a1f1d6738c1c632683b0c851959e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MemInfoHob.h
ClientOneSiliconPkg/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: ef04203176046b1574103f1be0e0ebf6291f4b09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.18

Hsd-es-id: N/A
Original commit date: Tue Dec 27 20:43:10 2022 -0800
Original commit hash: 17a068fcc8ea5dc771489c6d85f1b86e168311fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d1e98234abc7e2cd281a34c9422de98b8920640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:21 2023 +0530 
-------------------------------------------------------------------------------- 
Use 0xDF00 to indicate MRC task failure

[Feature Description]
Change MRC task failure code to use 0xDFxx

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
All

Hsd-es-id: 22015755926
Original commit date: Fri Sep 23 16:08:34 2022 -0700
Change-Id: I4db813e5340cb879cd6ae86d01137eb6f6fdfb0e
Original commit hash: ea4177102c8ec2a6b51116639f2c3a45700ed281

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 0fb0fb15b3d695472bd5e541330ae520969f84d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.17

Hsd-es-id: N/A
Original commit date: Wed Dec 21 18:14:24 2022 -0800
Original commit hash: 7b7ad804d916d2dd169e42f250a69cdc51f14d29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2847c85117954bdc075199646ec94a13edd132b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Dimm1 failed Early Command Training when SAGV enabled

[Issue Description]
Early Command Training (ECT) is passing on SAGV point 0 but
failing on point 1
Dimm1Enabled being cleared when switching SAGV point

[Resolution]
Save Dimm1Enabled and IsAny2Dpc in MrcSaveStaticSpdData and restore
in MrcRestoreStaticSpdData

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012526065
Original commit date: Tue Dec 20 17:15:05 2022 +0800
Change-Id: I2db783aabd5b31dbdc6b0dfbcb38630b856302bf
Original commit hash: 7fd76337f62a3c4cb03ea05c2a30819a238ab333

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: 873954acd81bd7dab3b43cb7037f9b8db900303a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.16

Hsd-es-id: N/A
Original commit date: Wed Dec 21 17:48:00 2022 -0800
Original commit hash: 4fbae529d4ac2a1cf6017c98cf7488639429bec6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a8100f31cf4e4ef23ae35032ecb6aedd65c5819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Defaulting NMode to 2N for Standard Profile

[Feature Description]
Defaulting NMode to 2N for Standard Profile

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012518529
Original commit date: Thu Dec 15 13:35:55 2022 +0800
Change-Id: Ia7fcda99fd9fa132647a69e34e379494a7af86ed
Original commit hash: 2a1c6f7cc3a72d4dec00332d6d94a3656c02c2db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 97d91519a35e6694c5b721cc5df54de288a24375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.15

Hsd-es-id: N/A
Original commit date: Wed Dec 21 09:53:18 2022 -0800
Original commit hash: 7b6eec4d6217e44e38170a31614f7b49141f6681

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3dddb6aa072af41b5ca93e135c0c6aee24f5312 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:02 2023 +0530 
-------------------------------------------------------------------------------- 
MTL MRC - Adding support for LPDDR5 2 static 4 toggle read preamble

[Feature Description]
Recent Circuit simulations show that the DQS RX is bandwidth limited and
that single-ended reciever is challenged with gain/bw at higher
frequency.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016060603
Original commit date: Fri Oct 28 14:40:55 2022 -0700
Change-Id: I6ce535dc002004a2f0bed7043b8eb5943dd73280
Original commit hash: 1f2d00e925aa793e1cfab31189d511b55035fbcc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 646a88c9f4abcfc0e0b3e24c2ade29c5e8081a12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.14

Hsd-es-id: N/A
Original commit date: Tue Dec 20 18:25:02 2022 -0800
Original commit hash: 7068c9bb7ede51a4ebabfcdbb2bdec84a231cac1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e74ebe1bd10cdeced604ac9c5fb5971350a4bd1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update RcvEnStart for MTL-S

[Feature Description]
Need to push out RcvEnStart by 6 to pass Read Leveling Training
Step 1 for MTL-S

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012517173
Original commit date: Mon Dec 19 14:58:34 2022 +0800
Change-Id: I835d212383ae832f1cecfa2ea58e8d1f7188d78b
Original commit hash: 4298a0ea95757a4b14527c3e09e542ffa419ae79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: bc916813d0453a868ea2d9bd326d54c85191934d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.13

Hsd-es-id: N/A
Original commit date: Tue Dec 20 15:09:57 2022 -0800
Original commit hash: 9f2ce4d91fb227029cfb5c90c68de5e346f09dcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b1d66bc4824e3d6cfed1cf6b0123d02376977386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] C0 ip-version check for Mobile

[Feature Description]
MRC Phy and MC ip check needs to account for MTL-M/P C0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M/P

Hsd-es-id: 13010295583
Original commit date: Thu Nov 10 10:55:47 2022 -0800
Change-Id: I45c18b02eaef2fd5e863d93ef7825aee148a23d0
Original commit hash: c73d3cec4d324e45b4b33bdc4b1b0e09cf208b81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c

================================================================================ 
Commit: c5c89fa07988f147d4c4cde6843bd0b40daea4f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.12

Hsd-es-id: N/A
Original commit date: Mon Dec 19 17:58:37 2022 -0800
Original commit hash: cb331f3132d71d402b1ace735144f160e5d75d17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aacc617f83c50d8cdd70dce361dd029c229ed068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enable Write Voltage Centering 2D Training
and change default frequency to 4000

[Feature Description]
1. Enable Write Voltage Centering 2D Training as part of
MRC Safe Mode Stage B enablement
2. Change the default frequency for MTL-S to 4000 G4

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012516963
Original commit date: Mon Dec 19 14:38:09 2022 +0800
Change-Id: I7a4ff62eebda0e31de82c32e618fc66c11833b09
Original commit hash: 0fe46f79b5a58e7b8c6b693a4f8e9bbe956d5239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 4aa55e285c411745d7eb640dffe453a0569bd669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:37 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.11

Hsd-es-id: N/A
Original commit date: Thu Dec 15 17:17:58 2022 -0800
Original commit hash: 3ee64ae6e89e7d77401ef988197c6d523cf324e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef5c80de8fc80c83e0c8bc2ad0c2179998abc5b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Early Command Training fails on CKD DIMM

[Issue Description]
CKD RW00 PLL Mode is not programmed causing ECT failed
on CKD DIMM

[Resolution]
Add MrcCalcCkdDimmPin to translate CkdDimm# based on Channel
and Rank

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012502121
Original commit date: Thu Dec 15 13:46:48 2022 +0800
Change-Id: Icd28566d00a82ae048a4ad683e012e35cc0abdc3
Original commit hash: 66d9d33463f976b9f88f05ed9bb7c0bafde45436

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: eb3b55c2fa2d57cd9ac0bb22a56b0395830a7ffe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.10

Hsd-es-id: N/A
Original commit date: Thu Dec 15 14:17:18 2022 -0800
Original commit hash: 1bc772b097af54f5dff91837d14b26ff0101cca1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24cf528810dae9e93b68aff42d1c80c3a56aa695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Reduce excessive IssueMPC printing in
MRC log

[Issue Description]
Outside of specific flows which are using IssueMPC for the first time
(MrcReset Task, ECT, etc), please remove the debug log printing of MPC
commands. It floods the BIOS log and reduces usability quality.

[Resolution]
Disable redundant IssueMpc cmds in the MrcPdaEnumeration function.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22016106600
Original commit date: Tue Nov 15 16:27:57 2022 -0700
Change-Id: I6d223bfde17ab0c4ec2f48c8acb39052e56a9224
Original commit hash: 304b67d6c9ecec3e666c9c7543eff34487ed9457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: bbe75026a6496b90366b1e2705595387df2a51a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.9

Hsd-es-id: N/A
Original commit date: Thu Dec 15 08:02:15 2022 -0800
Original commit hash: ee97088889efbeab58b444672452e6a46b3f4e63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4ef460e868535a81b38607f1a2b9df48f280b17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:20 2023 +0530 
-------------------------------------------------------------------------------- 
BDAT with 4 SAGV points + metadata from BDAT v4.0.9 spec for RMT+

[Feature Description]
Added gSsaBiosResults Guids for 4 SAGV points, and MRC to
execute BDAT training at each SAGV point.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL ALL

Hsd-es-id: 22016106845
Original commit date: Mon Oct 31 16:39:29 2022 -0700
Change-Id: I18fefe7e1949d48ab7a1cfb7739c7e09ffd461d7
Original commit hash: 14a7fc5aad389c78e0afb9159a3b7e2ef71ad1b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 960ffea63947c78df98e8ddbfb2dd6635b43bd8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.8

Hsd-es-id: N/A
Original commit date: Thu Dec 15 07:39:03 2022 -0800
Original commit hash: 1222a9396d2b4173504c706808b67669c9b0b650

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f1028c3896f7b53b9a719e19e0cf5e9adfa44915 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:13 2023 +0530 
-------------------------------------------------------------------------------- 
MTL MRC - DDR5PLL MiscControl Settings for CKD

[Issue Description]
MRC is only using bit 0 of DDRSCRAM_CR_DDRMiscControl0.Ddr5Pll
but it has been expanded to 2 bits.

[Resolution]
Program Ddr5Pll to 0x3

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016283623
Original commit date: Thu Dec 8 12:44:42 2022 -0800
Change-Id: I23405b834c615fafc7be8886cd8e565d3282ec9a
Original commit hash: dc621996d58061e92608b3990e552c5d18fd78d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f7ae1d022b629b2b89f966f5f5ab325a09980d67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.7

Hsd-es-id: N/A
Original commit date: Wed Dec 14 18:21:59 2022 -0800
Original commit hash: 60b0740a9a61ae4e0ec037aecec45c5d77812ecb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e5f8e1ceca4395e21e37f12f412d86f87f7eb533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Remove 2R Config WAs

[Feature Description]
Removal of these 3 changes for 2R WAs
1. tWRWRdg increased
2. ReadPreamble increased to 2S2T for 3200
3. RankMuxDelay settings cleared to zero

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5 M/P

Hsd-es-id: 22016310120
Original commit date: Tue Dec 13 15:35:40 2022 -0800
Change-Id: I7966c54d42e8fcbddf4c1cdd7ee0d106fc25b095
Original commit hash: 4a609d671a875126563b54964e77a37a4c0baf18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 33173d556025785fc520f4fa835c2587b65906b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.6

Hsd-es-id: N/A
Original commit date: Wed Dec 14 18:10:25 2022 -0800
Original commit hash: 24699500c2e8108083c0468f0d58050563dfba0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f131e8b81dbde4ff6534aff15183570708feef87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Set ForceRx=0 for 2R

[Feature Description]
Clear ForceRxOn for all DDR5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL DDR5

Hsd-es-id: 22016310132
Original commit date: Tue Dec 13 16:02:34 2022 -0800
Change-Id: I89287b19e00190194cda262721f50df88f3afd93
Original commit hash: bdc53cc190b760dd2fb69b613a5c93aa830d572f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4e1dcce9c6cb0c85c8ca3747a7649cdf8dd878da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.5

Hsd-es-id: N/A
Original commit date: Wed Dec 14 16:24:57 2022 -0800
Original commit hash: e2a246319373e1a21173e33120a4d5c9a75133af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c42e8f4795149cf76b29dac81a48b052634e183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CmdV margins are always zero

[Issue Description]
CmdV margins are always zero in Check Margin for Retrain (RMC)

[Resolution]
When doing margining for cmdV and cmdT its only done for the first
byte. But in RMC flow when getting margins for cmdV and cmdT, it
checks for all bytes. The fix is to only check the results for the
first byte for cmdV and cmdT param.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016038368
Original commit date: Thu Nov 10 13:40:22 2022 -0800
Change-Id: I533565f20dbf6e20d1b77b00c8c64f505e75765f
Original commit hash: e6c5494d8c3eb25272b41fef78853d5dbbb69109

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 413898ef33292bb3acb749b82e6b4a6da1527c95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:49 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.4

Hsd-es-id: N/A
Original commit date: Wed Dec 14 11:59:07 2022 -0800
Original commit hash: 6472a93a1aa730e9951bed4d38939a8bc32a3828

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a935b81d55c4a8c08bea41002f5cf29130f28fd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:46 2023 +0530 
-------------------------------------------------------------------------------- 
[DDR5 LP5] Write Retraining Failure with DDR5 on Close MMRs

[Feature Description]
Write training failures with DDR5 on close MMRs to the same channel
and different ranks. To correct the failure increase the RDRD_dr
by 8 TCK.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
S M P

Hsd-es-id: 14018146766
Original commit date: Wed Dec 7 15:15:12 2022 -0700
Change-Id: I4fab6d6bbbda51f369bb851f8460ef026084c836
Original commit hash: ecda4ef408cd80c11d6bb0f1abdb769be9667c39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: c5d9a50cdfc37ea680fa0ebdcb6cd77b95488695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.3

Hsd-es-id: N/A
Original commit date: Fri Dec 9 21:42:05 2022 -0800
Original commit hash: ecf1c1539cc7712ec4bce83e153b05aaa8ac34e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88336da9f501f7caaee1ac4295521d623a257846 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.2

Hsd-es-id: N/A
Original commit date: Fri Dec 9 19:30:48 2022 -0800
Original commit hash: 202c4689f2a6818103ddc66a54bd87aab69a422b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ded7eb9021e5ac25d0cbef8ff1d37cfa1fde41ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 998c66739dce3331c52b26399e7ada7d370695e3)

Fri Dec 9 19:41:17 2022 +0000
Original commit date: Fri Dec 9 19:41:17 2022 +0000
Original commit hash: e27b7a973a73a0a2fce74ddbd57b68850041c3e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27b6d630fc83ab54599ecd7632e9010a6c1a13ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:29 2023 +0530 
-------------------------------------------------------------------------------- 
CAC timing margining 1 tick less than max margin given.

[Issue Description]
CAC timing margining does not margin to the max margin given, but to 1
tick less. Thus, the max margin given to CAC timing needs to have +1
added relative to the data params.

[Resolution]
It was found that the conditionals for the left and right sweep were not
reaching the edges of the input given. The conditionals were changed to
allow the sweep to execute until the edges are reached.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All MTL

Hsd-es-id: 22016029330
Original commit date: Tue Dec 6 09:50:52 2022 -0700
Change-Id: I3a2dd95136657474003965f8c2e3e68da78a5b27
Original commit hash: 79bccc5a5985df13de013a05f0f800af31d1c9af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 6cb967ae71332ed2f90c926501ca3c98834e19f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:25 2023 +0530 
-------------------------------------------------------------------------------- 
Limit DQS ODT Park to 80 ohms to Prevent Random Failures in RcvEnable

[Feature Description]
[MTL-S MTL-M MTL-P | DDR5 LP5] Limit DQS ODT Park to 80 ohms to Prevent
Random Failures in RcvEnable Margining with BER

Package/Module: Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S M P

Hsd-es-id: 14018025122
Original commit date: Thu Dec 1 12:36:03 2022 -0700
Change-Id: Icf6aa7c04b9f88f67e70dfd60e40baba43eb09d7
Original commit hash: 3e259136731154e828e653b7317c1da2a81db0a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: a40a01c57ca077fb409bab9ee1cdfd00f8b43d05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.7.0

(cherry picked from commit 4bb081a5a5d4ce64de99773fd07f780a7ef23c31)

Fri Dec 9 03:35:04 2022 -0800
Original commit date: Fri Dec 9 03:35:04 2022 -0800
Original commit hash: ac6a22f1654af2a2e9b2c8a1f3cecdefa12a7c71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c01c04b2f0eade3fcca8fbd00cf36b6872388062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.6.0

(cherry picked from commit 433afd3d653d3c21d80a5885fe73b951e6ad58d0)

Fri Dec 9 03:32:59 2022 -0800
Original commit date: Fri Dec 9 03:32:59 2022 -0800
Original commit hash: a7d8ca71974e1183d55aac98db6d1ff7d2e4452f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 75e45b03c955a5884d4ed343080090c1a275dd33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 9e04547802a64ec95a3afdb0759080ede718ea4d)

Fri Dec 9 11:26:10 2022 +0000
Original commit date: Fri Dec 9 11:26:10 2022 +0000
Original commit hash: e60c5a257e67eeebff433cb060793f971ec1f3e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 156ccec68bc9ad326f90612a04718ce94b494685 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.26

(cherry picked from commit b31052f262b5819ac230836c6f67cfa225f6c6a7)

Fri Dec 9 01:33:29 2022 -0800
Original commit date: Fri Dec 9 01:33:29 2022 -0800
Original commit hash: 77a4c011c36796e7e8cc2f22b47a9c8142b75e96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 844de035e2e3b0f9ef1e8f84b9242d9077552437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.25

(cherry picked from commit 4da7d7a511d03485c2bad995550b1a555ec2d2f9)

Fri Dec 9 01:06:47 2022 -0800
Original commit date: Fri Dec 9 01:06:47 2022 -0800
Original commit hash: a7066a7d9a48f669ec0b2a70226a26d8c856ee0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92cd691e4b44b8824cd778f94eb885822b9e3f55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.24

(cherry picked from commit af51564a44bf52b279062aadcc2181afecf60baf)

Fri Dec 9 00:55:11 2022 -0800
Original commit date: Fri Dec 9 00:55:11 2022 -0800
Original commit hash: 3f2cfd99331b79b5158ba260e4d80caa210ae909

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38cd04ce8b7d5269ee8f7dd897bdbaddef4a357f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.23

(cherry picked from commit 03a1e3c7b6b8334847ab553a046cb717f4e0c6f3)

Fri Dec 9 00:52:18 2022 -0800
Original commit date: Fri Dec 9 00:52:18 2022 -0800
Original commit hash: 1ed484676e3d9d4991a3811fcf30fd2ccfab2be3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63b96ecc48d9eefcc884731b3ef7ad762aab41a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:57 2023 +0530 
-------------------------------------------------------------------------------- 
Revert hot fix [MTL-P | LP5] Remove G2 from LP5 SAGV WP Config

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Original commit date: Thu Dec 8 20:17:38 2022 -0800
Change-Id: I3b4970f285f7886072e494b8fa9b55471ad4c271
Original commit hash: 482434c57f2b77cd5c7d3c9377463d73785c0a97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: feea8b45b460c4e2277d0a59937bb6f5d151b119 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.22

(cherry picked from commit 98322f8c6c74b48995ed488fa372f5e8e5500297)

Fri Dec 9 00:50:41 2022 -0800
Original commit date: Fri Dec 9 00:50:41 2022 -0800
Original commit hash: 998197ddb6b0002681447e03b6623681a45c37ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c13875d98f8f732b1ad21f37d6d18a76cd86a80a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Remove G2 from LP5 SAGV WP Config

[Feature Description]
(1) MRC must configure the LP5 SAGV default work points to:
LP5 {WP0, WP1, WP2, WP3} = {3200-G4, 4267-G4, 4800-G4, 5600-G4}

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22016253794
Original commit date: Thu Dec 1 12:07:13 2022 -0800
Change-Id: Ia13ced24be6c8a5a5825af194479673c81e9d700
Original commit hash: 0a33f56d186d603510a6a681164962be93e0815d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: fe939845689c12defb0c2ce04a85fac548d3ded4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e0bba6049e37deef5e933f732a3ec10a68a9db8e)

Fri Dec 9 05:23:20 2022 +0000
Original commit date: Fri Dec 9 05:23:20 2022 +0000
Original commit hash: 8a1c64c8d7ffbb66814bef1c5d31f482e0384ef4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c824b7c3fd1a6d32ca99b314e577b2803fd0bf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0f4a3f514e91a6175fd121c50f1a2b84f914edce)

Fri Dec 9 04:57:12 2022 +0000
Original commit date: Fri Dec 9 04:57:12 2022 +0000
Original commit hash: 3492848f7651492b72ebb7d8d4ad31c8aab5dbf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4615d6ea8d1526571a9e0ef568181e6faf6c10df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Early ReadMPR Timing Centering 2D fail on Dimm1 config

[Issue Description]
DIMM1 Byte Level delay for Receive Enable does not get programmed
due to Rank loop of MAX_RANK_IN_DIMM (2)

[Resolution]
Change Rank loop from MAX_RANK_IN_DIMM (2) to MAX_RANK_IN_CHANNEL (4)

Package/Module: Intel\ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012459334
Original commit date: Wed Dec 7 18:04:24 2022 +0800
Change-Id: Ib6725ff90725cf601874090b72799b49cfc16d1a
Original commit hash: 3b67bf04339c86ede50181f6a2f62ad26759d4eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 95b6fd04330158bf38cf3d5a211cb9d24d031b94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2bc6e282e3b33cad005a8f7583fac28ed8d39188)

Fri Dec 9 03:28:13 2022 +0000
Original commit date: Fri Dec 9 03:28:13 2022 +0000
Original commit hash: 99ff975effe3d09da76b9838d5e9653365244707

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e601d7e222ea71738fc34edac34556448162118d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] DQ Swizzle Training Fails for 2R DIMM

[Issue Description]
DQ Swizzle failed due to missing of the OdtIndex in code
causing 1R OdtTable being selected instead of 2R,
and hence causing the incorrect RttPark.

[Resolution]
Added OdtIndex into Ddr5DqOdtTable1DpcDtHaloRf5200 array

Additional Changes:
Corrected array size of Ddr5OdtTable2Dpc and Ddr5CccOdtTable2Dpc
Defined magic number of OdtTable array size

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012430424
Original commit date: Sun Dec 4 17:45:27 2022 +0800
Change-Id: I332cdb94dcae3b760528dff93dfd6c9ad1ed2626
Original commit hash: 94cf5ac65a7575e8979198c213cc933f6208ba25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: beda6c9126ce1d80b3fbe900c6b66ce0c31adcca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5e4f53938970696f204a95f7c5ef2d9e633712a2)

Fri Dec 9 02:50:50 2022 +0000
Original commit date: Fri Dec 9 02:50:50 2022 +0000
Original commit hash: 21f9ea42a74b40b88763bdffbe72c08fae0c00ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48e7a1b5c5155ae485a27528bdf2a96b4a9da54f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LPDDR5] CLK/WCK TCO Comp training causes
catastrophic MRC failure at 5600/6400

[Feature Description]
If the CLK/WCK duty cycle is changed, either by TCO comp or DCC params,
it changes the CLK/WCK edge. A JEDEC reset needs to be run if this
happens. The MrcWckTcoCompTraining, MrcDccLpddr5Wck,
MrcClkTcoCompTraining, and MrcDccDdr5Clk training steps will need this.
Request to also add a param option flag to call MrcResetSequence for any
training parameter that will need a JEDEC reset.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 14018025167
Original commit date: Tue Nov 29 15:22:46 2022 -0700
Change-Id: I0b4418c66e46d948d103ee909c55b893bd682618
Original commit hash: a2ab082c3334830575f00505558aab18df35c16a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 48eedf72bb865095d7cb84a67e4d7ed60e13e5fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7c12304af90a2a8f0034094b61ba597be1ae1e34)

Fri Dec 9 02:33:40 2022 +0000
Original commit date: Fri Dec 9 02:33:40 2022 +0000
Original commit hash: 75ec694de8e2f97f5a5e6064e32e4b61a7f27c44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48fb44d509587227bdd097b8ffb5e2c918af76b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5e6f82611101fcd96d75f3ee5ce67970d1350174)

Fri Dec 9 02:03:56 2022 +0000
Original commit date: Fri Dec 9 02:03:56 2022 +0000
Original commit hash: a460a536a66816f27c7ca9d7dea50f9c144898ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac273e7432f39bd73fc70c2cb105a6724f8a14ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Reduce Jedec Reset Stack Usage on Cold
Boot

[Feature Description]
Reduce the MrcResetSequence function stack usage on cold boot allocating
Generic MRS FSM Save \ Restore buffers on Fast Boot only.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016283356
Original commit date: Thu Dec 8 09:07:11 2022 -0800
Change-Id: Ie50048637b9bb01698e1caa5b2881369ca012675
Original commit hash: 5c14f5156bc76debaa58186e92bc722cfce14940

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 2eb883748ef4ef3b9baf393b87b69989f497cecc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8d2cdf8c847a17b04168c05184b2a11a4db10d81)

Fri Dec 9 01:49:33 2022 +0000
Original commit date: Fri Dec 9 01:49:33 2022 +0000
Original commit hash: 992295c691401c2f7ad38362dd637c3e3eda5a40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 137d01b6616936e66841338db9a2e5ff24a1b18f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 99f93454bc24e308800c47c012edd52073499951)

Thu Dec 8 17:40:56 2022 +0000
Original commit date: Thu Dec 8 17:40:56 2022 +0000
Original commit hash: 88c1977e321b83d350678c6f987fa30695d2cfa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 11749dfc9fcb3ebbc900d09a5f5038c747bc49c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] RxVref Sweep Range Change

[Issue Description]
DDR5, mainly 1R, don't have enough rxvref sweep range in early 2D algos,
resulting in an MRC failure

[Resolution]
The sweep range for RxVref has been broadened from 2/3 to vddq to 1/3 to
vddq. Sweep range optimization can come later.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 22016260044
Original commit date: Fri Dec 2 10:07:30 2022 -0800
Change-Id: Iaeb8370d099abc454d7d394a8c6c6d13a668e43c
Original commit hash: a871016be215943924a1f79e0fb9cf0b26280b91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 33138ff45389f88fd8c5c76db565edee2424d4b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit bad25c98b8b6701fc3725d24d858cd97a54d69c5)

Thu Dec 8 05:01:36 2022 +0000
Original commit date: Thu Dec 8 05:01:36 2022 +0000
Original commit hash: 3ab9426b732525f5fee660b599cb24892a48ed24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aeca0c18faf298c5eea4358a42c237a8fc80f8e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Use PHY IP version for MTL Ax Mc Safe Mode
settings check

[Issue Description]
IsMcMbA0 input is not set when Mc Safe Mode Overrides are configured.

[Resolution]
Inputs IsMcMbA0 should change to use IsDdrIoMbA0 when checking for
IpVersion before setting McSafeMode values.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016280001
Original commit date: Wed Dec 7 14:10:04 2022 -0800
Change-Id: I681bfa24460c68a2c48d7341a21d4d2c742c0b5f
Original commit hash: 2fe42656c30c4217b2f4fc821978a328396eb569

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3d04329c867d77ffa155dfda856a872be7e5b2ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2f4d6bee27959dd77dea80bcff85c3e5835f69cf)

Thu Dec 8 01:27:33 2022 +0000
Original commit date: Thu Dec 8 01:27:33 2022 +0000
Original commit hash: 1fff5ce508a19b7031b8b4a0d5290711cac0e766

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7c07cca542c99bb86ac519706e6db8aa37f48819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Change datatrainfeedback requirement for LP5 G2
Ca Parity from 0 to <=1

[Feature Description]
Datatrainfeedback passing criteria for LP5 G2 Ca Parity needs to be
updated from 0 to <= 1. This is due to the fact that the MC/CPGC
schedules B2B commands during LP5 G2 Ca parity. Datatrainfeedback is
only expected to sample one command for every tADR by detecting only
1 toggle of CS. However, the MC is sending 2 toggles of CS during G2
resulting in datatrainfeedback always sampling a value of 1

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016280252
Original commit date: Wed Dec 7 14:01:38 2022 -0800
Change-Id: I013db766fc9a457284944ba93c3096eaa6487aa6
Original commit hash: 9b6c79b18881fa00da9744966eb819635355ed50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a9c151d37f8a598a1757aa4f0dd3235ac04d04b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c3377647e2da344c3a73121f071a7de5fec0be94)

Wed Dec 7 21:57:09 2022 +0000
Original commit date: Wed Dec 7 21:57:09 2022 +0000
Original commit hash: 317bde9dab5b5bdb464a339a657c03a82dc72a61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f02cf98b9c4d55c7085cebb9781d222625d39033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Correct the McChMask usage in
function Cpgc20UpdateBaseRepeatsForWholeRank and
MrcUpdateL2PAllsBanksMapping

[Feature Description]
This task is ported from RPL.
Correct the McChMask usage in function
Cpgc20UpdateBaseRepeatsForWholeRank and
MrcUpdateL2PAllsBanksMapping.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22016235460
Original commit date: Mon Dec 5 10:50:03 2022 -0800
Change-Id: I5ad6d3345a96350f41f41cfd8be5588a21b6b632
Original commit hash: 784407ec5a8d6409462623ae1db82f3b90770dcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h

================================================================================ 
Commit: 5ec3dcf7a38ad890e1e084871505b49c133de7e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 768f822ab6175eda5c02f3da90a1f82873e7b0bf)

Wed Dec 7 18:27:10 2022 +0000
Original commit date: Wed Dec 7 18:27:10 2022 +0000
Original commit hash: 1fa6138abf7e65db05203fa6d4fe86ec6e3eb14c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27f49c6b54b02313c149ae02c5cc2e89a8d4e2d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC LP5 needs to save/restore high
frequency qclk calibration value during frequency switch

[Feature Description]
Each LP5 high frequency point can have a unique qclk Calibration value
which is determined during switching the PLL. MRC needs to ensure to
save off each qclk calibration value per SAGV point and reuse that
value whenever switching the PLL.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016274590
Original commit date: Tue Dec 6 14:28:21 2022 -0800
Change-Id: I422dcef624aa947c2477a1ece32f41a57df2135e
Original commit hash: 2f439a85d9e24869c8a2e3fa6c2d1f0b96210174

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: ae61e0fe3f5a3ed913cc8720f46a9c5e879cc6cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit f7d7669cbc1347c2e78e399d6bb824c5baa169a7)

Wed Dec 7 17:15:49 2022 +0000
Original commit date: Wed Dec 7 17:15:49 2022 +0000
Original commit hash: b2f457d51f77e6f636a33c9845c5ed61337e1c28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cbf43a648f55f9dd938e91d024c7e7e78922e861 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Update Read Leveling values for LPDDR5 DIMMS

[Feature Description]
Change offset for LPDDR DIMMS from 12 tCL to 8 tCL

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P M

Hsd-es-id: 22016175299
Original commit date: Wed Nov 16 16:04:42 2022 -0700
Change-Id: I80702d115b3207e760de454b70e007b56f609bf2
Original commit hash: 1fd97be0b01fc51d1a64d8a3adc055fa7a113e58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 54e631b0260ec58ab51d8dfa01a2f947759725af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ee348389e57bd2a4be1da58c1a8dc70a1d4e3147)

Wed Dec 7 03:19:52 2022 +0000
Original commit date: Wed Dec 7 03:19:52 2022 +0000
Original commit hash: 5af5122bf413e164dc65c9c8627c57a59094ab5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82603bb685d18f1ed612e355230e959ebba5e940 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8d5b64a1522e7da887b03a4c24c1c759a77490c0)

Tue Dec 6 22:27:43 2022 +0000
Original commit date: Tue Dec 6 22:27:43 2022 +0000
Original commit hash: ff518d599a4512fc35a471ba2befe642a43d269f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f7d0acf918b484eac06248b7a7c25ae9948a12a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] PORT from ADL: Change PprEnable input
policy to only execute in MRC once when it is requested

[Feature Description]
- Adding dynamic setup option for PprEnable so that it is only run
once by MRC when the policy is requested by SaSetup.
- PprEnable input policy controls the execution of MRC's Memory
Testing and Post Package Repair sequence, but the PprEnable policy
should not be kept across multple boots.
- To reduce the impact of PprEnable on MRC execution, the Input
policy will only be used once when it is requested and on subsequent
boot flows, the PprEnable will not be set unless it is manually
requested again.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14017594923
Original commit date: Mon Sep 26 14:54:42 2022 -0700
Change-Id: Ic56c42a0204860ea217b66e74ab400045a5c116a
Original commit hash: b698290157882698a17220372719c605b5510db9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: b489834e546e162bed04e790d2b81fd20821b605 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit a445c2d21c19deae7c5ccd37e43dfa80f6ea4264)

Tue Dec 6 00:26:58 2022 +0000
Original commit date: Tue Dec 6 00:26:58 2022 +0000
Original commit hash: 36fdc94732569e4e81eb3e1c6a0a51db4664f061

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21ffc0b804eb662b8205f7bcdc4b1d88650ba216 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MIO] [RPL-S] [DDR5] [Specification Change] tWPRE (Write Preamble)
/tWPST (Write Postamble) update

[Issue Description]
Serial log at 5600 MT/s: 0x08 means 2 tCK on Wr preamble settings
and 0.5 tCK. tWpre (wr preamble) was hardcoded as 2 nCK via
MrcGetWpre () , not supported on 5200 and above speed.
tWPST: Write postamble default was set to 0, means 0.5 tCK,
not support on 5200 and above.

[Resolution]
Ported changes from LNL shown in HSD comments.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22016005940
Original commit date: Wed Nov 2 13:36:41 2022 -0700
Change-Id: I3a9279f6d27b8fb7d18ac1d2800326a9b334f03a
Original commit hash: ee405fdae4c367c0712bbe505bcf547c541297fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 8d5b75b823ed0f2fc2748fd2cd535ed370ccc4b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 06a7016b6a0d41503773a0b570c7021ef6c92147)

Mon Dec 5 20:53:31 2022 +0000
Original commit date: Mon Dec 5 20:53:31 2022 +0000
Original commit hash: 058e92362eb9f10cebecf544eac99086d060c1d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8242bc58648fddb28134ec57fe602b09b7283ed2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] MrcDccDdr5Clk and MrcClkTcoCompTraining
should be run before MrcCmdVoltageCentering

[Issue Description]
For DDR5 MrcDccDdr5Clk and MrcClkTcoCompTraining should be run
before MrcCmdVoltageCentering.

[Resolution]
Reorder training steps to run MrcClkTcoCompTraining and MrcDccDdr5Clk
steps before MrcCmdVoltageCentering.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 14018025197
Original commit date: Tue Nov 29 14:33:41 2022 -0700
Change-Id: If1328c33965f7d4e707230e06eebe6c9f69bb5d5
Original commit hash: 786eade7b83540f3f50542d94bb49a3961dd30bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: c11d4ec467b4cddd5d471d9e4c9661a4361bb2d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit cbd1f0248b917d2e007176daf36e0f5d494837f6)

Mon Dec 5 20:17:52 2022 +0000
Original commit date: Mon Dec 5 20:17:52 2022 +0000
Original commit hash: c8a049b1c48bdaee7fe69b7bdca2cddf10b30904

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff2ac460d6cce2cd58a8b6a4b8d4a52cd6c40b8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Read SPD byte 3 during fast boot

[Feature Description]
This task is ported from RPL.
Read SPD byte 3 during fast boot.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22016235450
Original commit date: Wed Nov 30 15:35:54 2022 -0800
Change-Id: I826eaa1b4d10d5a0be4935959a27f6654cf87e01
Original commit hash: b0e020a5896e01a49b127aa63c10746808014641

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: cf68c26f2ae67315012e0ea273cd4639cd936a70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2b2287125428ee7b622724bda6bf358ec004bded)

Mon Dec 5 19:03:12 2022 +0000
Original commit date: Mon Dec 5 19:03:12 2022 +0000
Original commit hash: f08e06f499b436114eaa6982c90a36a873b17c34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6cf2e7f2bbea8dda9dc31b9fe14b3e71096d80a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:34 2023 +0530 
-------------------------------------------------------------------------------- 
MTL MRC - Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean.

[Feature Description]
Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean. It's only
for Txt Clean flow.
Clear the sticky scratchpad bit SSKPD_PCU_SKPD_MRC_RUNNING to indicate
that MRC is finished, so that we can run Fast flow on the next boot

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016235444
Original commit date: Tue Nov 29 09:07:16 2022 -0800
Change-Id: Ie32872ed3146f13eb5bb867a01ec187643fd923c
Original commit hash: 35e273971ea3e0baf62aad64aecd6c23fbbf9610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 0c386670c738fd0aeba1f922aca5b4a11958fe58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:31 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5e7ee02f7d15af42620557cf8d4e724aef40090c)

Mon Dec 5 09:08:10 2022 +0000
Original commit date: Mon Dec 5 09:08:10 2022 +0000
Original commit hash: e7a0a49c6d69bc7adf1c18c309fbdfbd8c6e33bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f5343851d87aa3ce6da14c26a94140c75961c6a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7256f4320328549aa2d5afcfe785276a31b63f11)

Sun Dec 4 09:48:20 2022 +0000
Original commit date: Sun Dec 4 09:48:20 2022 +0000
Original commit hash: 94b05db81d2d1d221dd8cbc4edc2a60f247d3d46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22be9bf1e683d795984a00ee3b41c0c274622cba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Booting with ECC DIMM hit into
Early Read MPR Timing Centering 2D

[Issue Description]
ECC DIMM failing Early ReadMPR for MC0 due to incorrect
GaloisMprBitMask

[Resolution]
For MTL-S ECC Byte, map TestIdx 0-3 to bits 4-7 on the MC0 ECC byte
so that first 4 entries of GaloisMprBitMask are selected

Package/Module:
ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012392402
Original commit date: Mon Nov 28 13:43:08 2022 +0800
Change-Id: I9b9736907dfa699fb1a532c12a12d12dd750cb00
Original commit hash: df6949f7a8321cf39eecdd091975443990df707c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f483451d6027b3003ffce3509550ae9ff4fa5e5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.0

(cherry picked from commit ad68ce53e97499af6582bde026ddbcc44428e0da)

Sat Dec 3 12:37:38 2022 -0800
Original commit date: Sat Dec 3 12:37:38 2022 -0800
Original commit hash: df5bcbe7ff43862618e42b35fcd0d40557b19d39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1badc2351e4d783a2bd837189d35bab0c03eb66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.4.0

(cherry picked from commit da8055ad3077b4b54d17bafa163208e07bb572ff)

Sat Dec 3 12:34:13 2022 -0800
Original commit date: Sat Dec 3 12:34:13 2022 -0800
Original commit hash: 9540f560e78b2208264dc5f7356e86b82b2805bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef5096326294d02806f66a6d7acb8b5615c26654 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.3.6

(cherry picked from commit bd41138a99347d2d0b6a6219e28a2cb6872bf79e)

Fri Dec 2 17:10:17 2022 -0800
Original commit date: Fri Dec 2 17:10:17 2022 -0800
Original commit hash: f63327c83d5509f7f453bfe5a151cafc11104f5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c593dc16d8f3b9bd65eb8b36db39fca6522cc3cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8a5fbe8c12a54c3e6e093050a26d45bd65ea1476)

Fri Dec 2 19:14:33 2022 +0000
Original commit date: Fri Dec 2 19:14:33 2022 +0000
Original commit hash: 5f57423818ad3ba58b334eb9998b02417ef31ceb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3c7c625c901f4758618affd4c0d62ac5ad2f3038 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Lp5 CaParity tests need to check datatrainfeedback
before Exiting CBT mode

[Issue Description]
If CBT mode is exited before reading datatrainfeedback for test results,
then a IoReset which occurs as part of CBT exit flow will clear
datatrainfeedback, resulting in reading back all 0's which is a false
pass

[Resolution]
For CaParity mode tests, MRC should enter CBT Mode, run Ca Parity Point
test, read datatrainfeedback, then exit CBT Mode. This will require
restructuring of code flow within MrcLinear1DSweep, MrcCmdPointTest,
and MrcGetBERMargin.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016237982
Original commit date: Tue Nov 29 11:08:05 2022 -0800
Change-Id: Ida1efb44f79621de0584825cdcacf511b64a70e7
Original commit hash: 5971a0860af5db009a29a09f4cfcbd3018616192

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 18dc0a9bce979032efc9c7ea0a0ab9ed3920393d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:00 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 1e119ecc23022a4fcb0ac07066bb98586f1ab11a)

Fri Dec 2 17:59:48 2022 +0000
Original commit date: Fri Dec 2 17:59:48 2022 +0000
Original commit hash: be5e11b4404756649dc2cc9325ef9df600144c18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2cb72d6bbf7e4fe312e2dd8a4f80f7f339a4d604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 temperature derating max value should be raised
to 8 to support 8533 MT/s

[Feature Description]
MC register MC0_CH0_CR_TC_PRE_derating_ext max value should be
increased to support up to 8533 MT/s. Also the register should be
programmed in terms of Wck.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016243216
Original commit date: Tue Nov 29 16:18:15 2022 -0800
Change-Id: Iac95c0347f7fbcb85db1435fd2e7c3e429604a84
Original commit hash: d74be7f7dc23d27e05ef86bd5845b5317c64ed38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 4e14730a5d1c7be011f8487f114cb55825feff45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit b8a8d21484bece1b83b4794646a55ea05aa749b7)

Mon Nov 28 23:16:37 2022 +0000
Original commit date: Mon Nov 28 23:16:37 2022 +0000
Original commit hash: bb8cd454c53c4ca34945cc292f002bc4917d7a41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7bca05b16ef4569115b6143e63438f3c11a8cd4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 x16 Ca Parity needs to ignore upper byte
results

[Issue Description]
LP5 x16 Ca parity is not ignoring upper byte results in Linear1DSweep

[Resolution]
Add a check within MrcCaParityMcChBitErrorStatus() to only read
datatrainfeedback results for bytes that return CBT feedback. This will
exclude upper bytes on a LP5 x16 device

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016218460
Original commit date: Wed Nov 23 13:42:20 2022 -0800
Change-Id: I7ae9333ef1023c4fcda48534e2fe6b97c548856a
Original commit hash: 6ea1c838076cc55e8c0209fbb26ab7526a17f084

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 95531867d2f3b8d76fa79c005e70dee92dc15cc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit d6909db9733287a001d039e20b50e45376f879ec)

Mon Nov 28 15:32:37 2022 +0000
Original commit date: Mon Nov 28 15:32:37 2022 +0000
Original commit hash: 8665c683aa4378b68d3946b4a523dead430a44fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1573b74f225ba09f4d5066e4eaf4e76c70ebb0ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL MRC] Port CPGC IncRate Override value

[Issue Description]
Multi-rank CPGC test is not stressing all the participating ranks.
For example, RDVC with 2R-2R only runs stress on the first 2 ranks
instead of all 4. This causes wrong margin results and incorrect
centering.

[Resolution]
Ported changes to PatCtl.IncRate in MrcCommon.c

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22016134317
Original commit date: Wed Nov 23 09:26:40 2022 -0800
Change-Id: I192963e0afcb52c9c6c2e7b6e98a17585af8668b
Original commit hash: 236e7ef125875ccc31af6026d877fbe9e3bdec4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 2883aa00cb2f619f5ba8e60f40aa35f815e8093f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.3.1

Original commit date: Wed Nov 23 11:13:57 2022 -0800
Change-Id: I4c1e8ea1797ced6096adfffbe980199734ba5ce0
Original commit hash: 1921d6e570fd748bf7362b49a2c6ad5962882805

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af98b6a63085b70d6874233f02359c6838b2be96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M]BIOS log level input parameter not working

[Issue Description]
(1)Changing the BIOS debug message level impacts the MRC debug output.
(2)Changing MRC Serial Debug Message level knob has no impact
on MRC debug output.

[Resolution]
(1)Updated Print level severity in SaDebugPrint routine to highest.
(2)Added suppress settings based on Serial Debug Messages knob.
(3)Updated CMOS override for debug level.

Package/Module: MemoryInit

[Impacted Platform]
All

Hsd-es-id: 22015504757
Original commit date: Thu Sep 8 12:52:22 2022 +0530
Change-Id: Ida0ffb5bd161b50f3f74a61f57bc77b11811847c
Original commit hash: 01458705c309b3f0f8fc3d16ef940300877a8d9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
MeteorLakePlatSamplePkg/Setup/StatusCodeSetup.hfr

================================================================================ 
Commit: 829c6172c3c6f2ec92311f8ed9381cbaa88b8d72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.3.0

Original commit date: Tue Nov 22 20:52:24 2022 -0800
Change-Id: I19442a9ed8b82beb60d46e918119aafe656d26d1
Original commit hash: 94bc6ccb7a4f22a309be73762c8ac89059f15873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 75e36f029300bd22cfa755cdea2294d794edb344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:58 2023 +0530 
-------------------------------------------------------------------------------- 
Yellow bang observed in PCIe/USB4 after S4

[Issue Description]
BIOS access unreferenced ports in ACPI

[Resolution]
BIOS to add the reference check before access

Package/Module:
SocCommonSsdt

[Impacted Platform]
ALL

Hsd-es-id: 15012542790
Original commit date: Tue Jan 17 11:48:07 2023 +0530
Change-Id: I9a19c5b8a3d43ab83e14076cd1c927535f639963
Original commit hash: ed16db539e89bb447d79b48c5f7e04cc25014cab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocCommonSsdt.asl

================================================================================ 
Commit: c91a804cf21ebc1cbd204f042da89a402983de0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:55 2023 +0530 
-------------------------------------------------------------------------------- 
Align reference code defaults with setup menu - PCIe

[Feature Description]
This commit aligns silicon reference code default settings of PCIe
rootports with the setup default configuration.
Additionally, added COMPARE_AND_UPDATE_POLICY in missing places.

Package/Module: MeteorLakePlatSamplePkg/PeiPolicyUpdateLib

[Impacted Platform]
MTL

Hsd-es-id: 18026371913
Original commit date: Wed Jan 11 14:33:58 2023 +0100
Change-Id: I9af3b52db317d88afcd78a349c78af61bf19cd3e
Original commit hash: 23b38575f359ce0d149e7e63965739cef6a70fd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 28b61921502b5f12408f9038f2dff4bf393905b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:35 2023 +0530 
-------------------------------------------------------------------------------- 
Optimize code logic for thermal feature

[Feature Description]
Refine the code regarding to the feature that BIOS shall move
all CPU PM and VR related configuration to pre-MRC phase-III,
Optimize code logic for thermal feature.

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012653543
Original commit date: Mon Jan 16 15:52:22 2023 +0800
Change-Id: I088cdd349f3fa065ddf6f9c6da7098d7c4b55413
Original commit hash: cefb5e5fd93bfbf37461d38ed4948255961e9210

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c

================================================================================ 
Commit: 3daa2bb628c382b4b987e2ef1da5e51d6e04a1af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:31 2023 +0530 
-------------------------------------------------------------------------------- 
Move InitRatl/ConfigurePl4Boost to CpuPowerDeliveryInit.c

[Feature Description]
Refine the code regarding to the feature that BIOS shall move
all CPU PM and VR related configuration to pre-MRC phase-III,
Move InitRatl/ConfigurePl4Boost to CpuPowerDeliveryInit.c

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012653543
Original commit date: Mon Jan 16 11:35:23 2023 +0800
Change-Id: I076974bba08cebae5e747eb9a95c3c1a5c377a84
Original commit hash: 758f6e7bd05fd50eed985eff4d47df3345abc986

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c

================================================================================ 
Commit: 103fc94ec89225c7ff44b6b6056413cfa6f47121 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:28 2023 +0530 
-------------------------------------------------------------------------------- 
Gen 1 Short L0s hit into De-skew buffer full

[Issue Description]
SKPOS detected after EIOS on some lanes.

[Resolution]
Set these register to larger value

Package/Module: PCIe

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012595678
Original commit date: Fri Jan 6 18:49:29 2023 +0530
Change-Id: I69d86931c72889f31082b9f892b65b575f5fca1f
Original commit hash: 0a49ec0b3c1bfadcda6ee5a487955809786b3e96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 76abee56d5e5b1f4c190ece35074c4d9a7132160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:21 2023 +0530 
-------------------------------------------------------------------------------- 
Request to toggle LTRen in _OFF method for non LTR capable devices

[Feature Description]
BIOS to toggle LTREN based on LTR override

Package/Module:
IpBlock/PcieRp

[Impacted Platform]
LNL-M

Hsd-es-id: 16019375576
Original commit date: Tue Jan 10 11:52:14 2023 +0530
Change-Id: Ib5cd3a38b5cfb0e59e2149d016dea0168be2fdb4
Original commit hash: b0b2dcbea97e1e606159fc94c4e408661b20e983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PcieCommon.asl

================================================================================ 
Commit: 53b1d2eafda13461b31356c8c6b1bae0cb45934f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:18 2023 +0530 
-------------------------------------------------------------------------------- 
Add V/F legacy and selection (per points) mode support for NGU domain.

[Feature Description]
Add V/F legacy and selection (per points) mode support for NGU domain.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22016153234
Original commit date: Tue Jan 17 11:34:16 2023 +0800
Change-Id: I3ed09ebad2f4cd0df552084aa8a38e090310e07f
Original commit hash: 0030f3e65e0b92d20395f76a31217ceaa5bde2e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcPlatformLib.h
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/OverClockSetupCpuSelectionMode.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetupMemSSSelectionMode.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetupNguSelectionMode.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetupRingSelectionMode.hfr
MeteorLakePlatSamplePkg/Setup/OverClockStringPool.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 40b06b451e6c1eb8c49cc65f6d4835a2156e1701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Toggle LTRen in _OFF method in TcssItbtPcieRp.asl

[Feature Description]
Toggle LTRen in _OFF method in TcssItbtPcieRp.asl

Package/Module:
ClientOneSiliconPkg/IpBlock/Tcss

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012601284
Original commit date: Mon Jan 9 14:20:03 2023 +0800
Change-Id: Idd9c5623cae9b51321b1f10a7c9cc630b002a639
Original commit hash: 578243d5258f58572efd61adb8726dc070b28f6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: a8c8dee8b8d284a8874f5603b9d0263bb1c53d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:14:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3031_00

Hsd-es-id: N/A
Original commit date: Mon Jan 16 20:30:57 2023 -0800
Original commit hash: a84d0fda9dfba1e81dd347db098e8f84eb7111e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d28399b29614eb568687df98e8a740a2cd29a209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:14:51 2023 +0530 
-------------------------------------------------------------------------------- 
Add PCIe and PCH perf markers

[Feature Description]
Add additional performance markers to measure PCIe and PCH
responsiveness

Package/Module:
ClientOneSiliconPkg\Fru\MtlPch\LibraryPrivate\PeiMtlPchInitLib\
ClientOneSiliconPkg\IpBlock\PcieRp\LibraryPrivate\PeiPcieSipInitLib\

[Impacted Platform]
MTL

Hsd-es-id: 22016491636
Original commit date: Wed Jan 11 00:27:48 2023 -0800
Change-Id: I3dca0e8fdf0e4152eb89687b94f2e3d5bcda6887
Original commit hash: 5e11de590809b6772f1c7c29170eecdf352a17f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: 103d14b503fe0ae3379d39f0716cdc5bcbc4df6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:14:41 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS support for DLVR PG mode.

[Feature Description]
Support enabling DLVR PG mode.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22016238308
Original commit date: Mon Jan 16 17:58:25 2023 +0800
Change-Id: Ideb07f9d83b24abcd230a6d7fddac480a25bc43d
Original commit hash: d09284b5c4398e39a582d38f003b21b82f79c82c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 682701c9e918a9b4b615d4d425d41585a7af10c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:14:32 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Add I2C post code support for non-port80 use case"

This reverts commit 1758609327b3aafe01d1501411cb87c44d6be891.

Hsd-es-id: 1509151821
Original commit date: Thu Jan 12 22:28:56 2023 +0530
Change-Id: Iba8767b7eb29c2c59957509904f6b0cb3e9f81af
Original commit hash: 5cee13191e9601059367871777a51c9437eccdf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeFspPkg/FspPkgPcdShare.dsc
MeteorLakeFspPkg/FspPkgPcdUpdate.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: f5c64360b7b6533dc1247bdaea6a8abdcf68ee58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:06:09 2023 +0530 
-------------------------------------------------------------------------------- 
Removal of deadcode in Retrieve Mac address from PSS chip.

[Issue Description] or [Feature Description]
Dead code to be removed from
Intel/MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
under function WriteEepromImage.

[Resolution]
Dead code removed from
Intel/MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
under function WriteEepromImage.

Package/Module: Features/MacUpdate/GbeFwUpdateHw

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Mon Jan 16 12:52:47 2023 +0530
Change-Id: I56e967fdbef36fb31d77ab2f9bf9cd57fa1037c5
Original commit hash: aa8272d5e56106f33b8693f9a23e4d823a380b12

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c

================================================================================ 
Commit: 00589cb00201c97f9189a163d8eb520f22a589a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:06:06 2023 +0530 
-------------------------------------------------------------------------------- 
Wake from DeepS4 via RTC win
API (uses WADT in platform)is failing

[Issue Description]
1.Pch Wadt En bit was not programmed.
2.And Timer was getting programmed in
SOC WADT timers(AC/DC).

[Resolution]
1.Pch wadt en bit is set in boot time.
2.Timers are offloaded under pch scope for
Desktop platforms.

Package/Module:BoardPkg

[Impacted Platform]
S

Hsd-es-id: 16019318764
Original commit date: Fri Jan 13 11:08:37 2023 +0530
Change-Id: Ief5bfb81b67ac968dceb81dba9e8bbaf8c66264d
Original commit hash: e14c90f66e8dfbb35ee2af5abfa5c7749908db81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Pch/PchGpeSsdt.asl
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: 7233cfbb4fa63d8a86dc6c86ce7a004383e4e700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:05:34 2023 +0530 
-------------------------------------------------------------------------------- 
Fix PEI enumerator legacy devices resources

[Issue Description]
PEI PCIe enumerator code is not assigning resources to integrated
devices that are legacy PCI devices.

[Resolution]
Redone statement that is checking against device type to not skip
legacy devices in enumeration process.

Package/Module: ClientOneSiliconPkg/PcieRp

[Impacted Platform]
MTL-S

Hsd-es-id: 18026613392
Original commit date: Fri Jan 13 12:17:52 2023 +0100
Change-Id: I93bcdb82b2f14cfb4ae56f51ff00f1639d44fcb4
Original commit hash: 30374554d568d531482e57b053c48652a2cf4d36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c

================================================================================ 
Commit: 5a03fe1a2ea52a2f6ad1ebfe24838f525432420f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:05:22 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3027_00

Hsd-es-id: N/A
Original commit date: Sun Jan 15 20:33:09 2023 -0800
Original commit hash: 0da3bd78740da3d2571b18a19d0be29bee64b28f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9e888573a00969e78b5544e4769938062ac89d0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:05:19 2023 +0530 
-------------------------------------------------------------------------------- 
fix code quality issues

[Issue Description]
code quality issues

[Resolution].
fixing code quality issues

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019287754
Original commit date: Tue Jan 10 16:05:01 2023 +0530
Change-Id: I42d2f0f3c52630fce31a7a7feedcaddb73bf1036
Original commit hash: de1d6c32be00029145a197dcefd71021cf5fdc46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c

================================================================================ 
Commit: 9b596e93e078a6e3016886bd39788bc9a8d3403b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:04:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3026_00

Hsd-es-id: N/A
Original commit date: Sat Jan 14 20:31:08 2023 -0800
Original commit hash: d9fa71aa129f249b2cf213e468723bc580122672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4783fd6a163bb78d8b73362ab8ccb706bd4f132d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:04:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3025_01

Hsd-es-id: N/A
Original commit date: Fri Jan 13 20:31:20 2023 -0800
Original commit hash: 9a9f848ba14125465eed980525723a4abfa51a40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 053310181e4270f3d534fc9c398b53ba397dfe44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:04:32 2023 +0530 
-------------------------------------------------------------------------------- 
Publish ACM version through FVI

[Feature Description]
With the introduction of Acm Version Information table, ACM version is
not reported as part of Acm Info table. Instead ACM version is reported
as part of new Acm Version Info table.

Package/Module: TxtPeiLib

[Impacted Platform]
ALL

Hsd-es-id: 14018133006
Original commit date: Wed Dec 21 20:43:37 2022 -0800
Change-Id: I10c70d0e540392894ada2445085fcc43054404ec
Original commit hash: bd01373463668c972d465945d02c503b99d0aca1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Txt/IncludePrivate/Library/TxtPeiLib.h
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPeiLib.c

================================================================================ 
Commit: 630583aadfaf31e82181c7b3f01d832620a82028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:00:10 2023 +0530 
-------------------------------------------------------------------------------- 
MTL S UDIMM 1DPC RVP - Support new FAB IDs

[Feature Description]
Add FAB2 (FabId=1) to MTL S UDIMM 1DPC RVP SKUID list

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL S

Hsd-es-id: 16018684691
Original commit date: Thu Jan 12 17:47:27 2023 -0800
Change-Id: I9d859e711731e57e070ef3a183e652c9fbce572f
Original commit hash: b3b6e9a7f87957dbd5ab78edda1df5fd0f66e420

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 12081070fe144e410304b1d53ea9d356b13e8da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:59 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3025_00

Hsd-es-id: N/A
Original commit date: Fri Jan 13 09:56:19 2023 -0800
Original commit hash: b2e2489ba3148a7a52e34cef7a2c9adb271a9f95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 34f9fcbcd180402b3a2d3ca10036f13d56f26c16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:41 2023 +0530 
-------------------------------------------------------------------------------- 
MTL PCH PCIe BWG mismatches

[Issue Description]
There are several programming mismatches in PCH PCIe RPs according
to PCIe BWG.

[Resolution]
Fixed mismatches. Added fields to PCIe config to control certain
functionallities from FRU layer.

Package/Module: ClientOneSiliconPkg/PcieRp

[Impacted Platform]
MTL-S

Hsd-es-id: 15012607317
Original commit date: Thu Jan 12 14:23:02 2023 +0100
Change-Id: I8601ef6b26f1217f3bd902d93064261af7d40ee6
Original commit hash: ab2618c9100f11c559189e5a8d50b53d291ba5df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c8a5f213315deb4231475d967bc8c00109c5c6a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:33 2023 +0530 
-------------------------------------------------------------------------------- 
Bios shall update postcode according actual usage

[Feature Description]
Current usage of PostCode shall be updated as actual utilization.
Since several CPU PM related functions moved to PreMem, it should
also update Md/header file which records PostCode.

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
MTL/LNL

Hsd-es-id: 15012628717
Original commit date: Thu Jan 12 17:14:29 2023 +0800
Change-Id: Ic1a18e490fc86f2ef3379655ce1cbc1465496c25
Original commit hash: 083387a71d0e7e9d296d05dfd103f8d56c998706

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c

================================================================================ 
Commit: 6a0ddbf8b7def76993f7f0bc76e77befd91d1edd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:31 2023 +0530 
-------------------------------------------------------------------------------- 
Clean up debug domain unused code/feature

[Feature Description]
Remove below functions which are obsolete.
1. PmcConfigS0ixPolicies ()
2. Is2wireDciOobConnected (), Is4wireDciOobConnected ()
3. IsDciKeepEarlyTraceSupported ()
4. Gpio2WireDciOobSetting ()

Package/Module:
ClientOneSiliconPkg/

[Impacted Platform]
ALL

Hsd-es-id: 16019117565
Original commit date: Fri Jan 13 15:20:10 2023 +0800
Change-Id: I8dfd252171885c703c9495d6d1bf47b489b2fcc1
Original commit hash: 61e01b510f06a0fc5b4196fe3b2959724b71f9e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDciSocLib/PeiDciSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiDciSocLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/DciPrivateLib.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: f9465c0ea400c90976100de96f12d9e7247b2741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:20 2023 +0530 
-------------------------------------------------------------------------------- 
Refine the code regarding to moving CpuPM Phase-III

[Feature Description]
Refine the code regarding to the feature that BIOS shall move
all CPU PM and VR related configuration to pre-MRC phase-III,
it will deprecated Fru APIs used for CpuPowerDeliveryConfig,
which includes Print Policy/Config Block and so on.

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012627246
Original commit date: Thu Jan 12 12:34:54 2023 +0800
Change-Id: I076974bba08cebae5e747eb9a95c3c1a5c377a84
Original commit hash: 8be80434ef219269930a0bf4b0645f5e331a6d5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementPolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 91b654a84d9dc03aa031e12ea04fe68d8e9b45c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:17 2023 +0530 
-------------------------------------------------------------------------------- 
BWG mismatches found between PCIe config utility.

[Issue Description]
These issues were found by PCIe config utility tool.

[Resolution]
RW/O bit was getting written twice, hence it was not getting updated.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22016475022
Original commit date: Fri Jan 13 10:41:42 2023 +0530
Change-Id: Ia6cbcc51437095d63c5b6780004b2a3bb84b64b0
Original commit hash: 05ede66afcbc02927cd66622e311cf92bf7e22f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 208c5e8dc987aa5f337cd0cf4c300da7dd171525 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:44 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS shall configure the VR parameters as per VR Spec

[Feature Description]
BIOS code update for VR spec update in WW01'23

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 16016575099
Original commit date: Wed Jan 4 14:41:21 2023 +0530
Change-Id: I1a30a07c437d2778c3409a331918bbfacd67e1c7
Original commit hash: 59435d8d569aec5c77074ad23ff8c946e2dacd69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPowerMgmt.h

================================================================================ 
Commit: 27abf6e22351c6d88aa20c3dc389bf3479a0076d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:34 2023 +0530 
-------------------------------------------------------------------------------- 
[PCIe] Implement BWG Version 2.11 & 2.12

[Feature Description]
Implement BWG Version 2.11 & 2.12 for PCIe

Package/Module:
PCIe

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15012595693
Original commit date: Thu Dec 15 12:35:33 2022 +0530
Change-Id: I2f777720afc8f62b99da03a304664ea6858894f4
Original commit hash: 19c88524cd445a009029d003590b85872a817333

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c307dd08066b7f951cbe74cd07f9a675b8fc91fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:30 2023 +0530 
-------------------------------------------------------------------------------- 
[DMI]Implement BWG Version 2.11 & 2.12

[Feature Description]
Implement BWG changes for DMI as per 2.11 & 2.12

Package/Module:
DMI

[Impacted Platform]
MTL-S

Hsd-es-id: 16019335341
Original commit date: Wed Jan 4 18:22:58 2023 +0530
Change-Id: I40e4cc8d88e21e4a064ed67bbbd04ba5e6d65b90
Original commit hash: a3f32671ea7ed93ca359a45139bf84b2d130f006

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr

================================================================================ 
Commit: a707d6430c2f08656fe4209139d55b2ff751397c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:21 2023 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2][PART 1] Remove GpioLib (GpioV1) dependency
from LibraryPrivate files

[Issue Description]
Some parts of the code base still depends on GpioLib.
GpioLib (GpioV1) is deprecated and longer supported.

[Resolution]
Remove any dependency on GpioLib
- Added missing GPE to Gpio Group mapping values for GPIO
and PMC module.
- Added missing GPIOV2_PAD_GROUP defines in LNL gpio
topology.
- Added GetGlobalGroupIndex to GpioV2Services

Package/Module:
GPIOV2, GpioLib

[Impacted Platform]
LNL

Hsd-es-id: 18025654625
Original commit date: Thu Dec 1 09:07:38 2022 +0100
Change-Id: I551cd5216012f16879dd5c1371141aaa166d2b9c
Original commit hash: fa82d31edee5257ad2485a41bae139b4acf28ca5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: a66e4ea5ba549c7976fe5dc52d57979b365bd0b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:15 2023 +0530 
-------------------------------------------------------------------------------- 
Gen 3 fail on PXPB (only trained to Gen1)

[Issue Description]
Specific port registers are not programming

[Resolution]
Update port registers programming flow

Package/Module:
IpBlock/PcieRp

[Impacted Platform]
MTL

Hsd-es-id: 15012623742
Original commit date: Thu Jan 12 15:36:48 2023 +0530
Change-Id: I43b52d0981e07536f8c22cb2df5da18fcd734669
Original commit hash: 725850f5b2be7427ec0b0b83153ccb30cba9d387

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 53e408f4d9503c3ef1ff9a171bf40a5ffc807dcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:06 2023 +0530 
-------------------------------------------------------------------------------- 
Separate Build for RPMC

[Issue Description]
There is no Separate Build for RPMC

[Resolution]
Created Separate Build for RPMC

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019358418
Original commit date: Mon Jan 9 15:02:36 2023 +0530
Change-Id: I127bab23cea81cce649f1ab2bca817531fdf4656
Original commit hash: 82dad818366a4660d67580ab53afa87be19af20d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: e662c223c6a801b5653efc2179224e3510b40319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][CSLP2] Update WW50.2 GC (Intel BIOS version 2473)
cause Lan Device name been changed

[Issue Description] or [Feature Description]
The TouchScreen on I2C0 project board will stop
working once GbeFwUpdateDxe driver has accessed PSS chip.
a mechanism to enhance to skip GbeFwUpdateDxe
driver from build time.

[Resolution]
A Pcd option to enable/disable function supporting.
PcdGbeFwUpdateEnable is defined to control the
GbeFwUpdateSupport.

Package/Module: Features/MacUpdate/GbeFwUpdate

[Impacted Platform]
MTL

Hsd-es-id: 15012596133
Original commit date: Thu Jan 12 18:33:55 2023 +0530
Change-Id: I781a7f7c27c688d0e99bbd4dd4fe8bef624e29c7
Original commit hash: fe1d7bcb36a72fe27a7520c0584df5fa6310daa8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdate.inf

================================================================================ 
Commit: 36f031e99add96075e6e3187509d7f59d2626907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:57 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3024_02

Hsd-es-id: N/A
Original commit date: Thu Jan 12 20:31:38 2023 -0800
Original commit hash: ce131352a7143c432bd52f4d066c7d7ecd8ae5de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d1ffb52f258be99a4bccc0f8be44245a8379c887 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:40 2023 +0530 
-------------------------------------------------------------------------------- 
[OC] Hide per-core HT Disable functionality as per the hyper threading
support for the core.

[Feature Description]
Detect if hyper threding is supported for the core and accordingly
either expose or hide the Per-Core HT disable control in overcloking
menu.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 22016448566
Original commit date: Tue Jan 10 21:33:18 2023 -0800
Change-Id: I72965a11d49a8068ee0ff8276a63229610de7f8f
Original commit hash: 0aabd5b7a605b18618e6aa7810caac130d353bcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf

================================================================================ 
Commit: 6b3dce3c75359e3db61b6bdaaa8bb8314631f55d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:34 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Skip some PMC commands not supported in emulated platform."

[Issue Description]
There is a WA will skip two PMC commands and wrong added in LNL
This reverts commit 279e9f067221aeaf7949a27690981a9d8eed43b1.

[Resolution]
Remove this WA in LNL

Package/Module: ClientOneSiliconPkg/IpBlock/Pmc/

[Impacted Platform]
LNL-M

Hsd-es-id: 15012635314
Original commit date: Wed Jan 11 16:08:56 2023 +0800
Change-Id: I9cd97ef5deea082b0dc5e5cfda818afe365321ab
Original commit hash: fa7a6367217284707bf6d49294793946e6caf60b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 6f4def049c82d7b0d7dbc6b9f505ee8575e1f4ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:31 2023 +0530 
-------------------------------------------------------------------------------- 
[EC] Fix incorrect data transfer of EcTcssLib APIs

[Issue Description]
UsbcRetimerCompliancePDMessage would transfer 1 byte
data with 0x1F command to EC FW. The API doesn't
transfer the data correct.

[Resolution]
Initialize the Data8 buffer with Data pointer.

Package/Module:
EcFeaturePkg/BaseEcTcssLib

[Impacted Platform]
ALL.

Hsd-es-id: 15012625620
Original commit date: Wed Jan 11 14:09:48 2023 +0800
Change-Id: Idcf2ce11b6de2ccbc5ad47ca8a8ea82c83280896
Original commit hash: b6f4df07ce92055a8fd1efe0aac8ffcd308a2a4a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c

================================================================================ 
Commit: 6cea67571025c6bdc07cc0bd8bcc00a194f383aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:27 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3024_01

Hsd-es-id: N/A
Original commit date: Thu Jan 12 16:26:29 2023 -0800
Original commit hash: c2c0a43467612f749dbbff7e1e4f399f0fba8056

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5fb4506a7133e9df6e11a98b6a8f436870836511 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:22 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-S]:BIOS Settings are back to default after reset

[Issue Description]
BIOS Settings are back to default after reset

[Resolution]
Simics/PMC is not supporting PWRMBASE

Package/Module: PeiDxeSmmPmcPrivateLib

[Impacted Platform]
S

Hsd-es-id: 16019394912
Original commit date: Thu Jan 12 08:54:59 2023 -0800
Change-Id: I4853a727ab05b84e26fae768d420a7d93f10fae9
Original commit hash: 54438b4c6c162349a78ed4eb0dc69ff2f5992162

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 438ee158cc52d1d2cf6fdc6ae5279d37739eb53b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:08 2023 +0530 
-------------------------------------------------------------------------------- 
Enable PS_ON support on supported platform

[Issue Description]
ATX Shutdown (PS_ON) option is not present for supported platforms.

[Resolution]
Enable PS_ON support for supported platforms.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019316201
Original commit date: Mon Jan 9 11:32:59 2023 +0530
Change-Id: I05a60e6e5912d2fc2ab7ac88eb5e89c59e166c7d
Original commit hash: dd6ab6e83f6ecaecbf21f2802a13f7c36f3c3958

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c

================================================================================ 
Commit: 68480ad75e85eb89ed38fa07dae80070da4852c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:59 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-P: PXPB not responding to resetprep message

[Feature Description]
resetprep programming should be done for disable rootports also.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL all

Hsd-es-id: 16019354671
Original commit date: Mon Jan 9 17:23:16 2023 +0530
Change-Id: I3426567e77c75fd973ccbcdb84799f20b41935ad
Original commit hash: c369908277aef0c56603386e4ac61f356ae8a9c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: ba813185bf7d7a4b01b33aa03af47ada8c655dd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:43 2023 +0530 
-------------------------------------------------------------------------------- 
Fixing invalid access to eSPI PCI Config space

[Issue Description]
During SEC phase when there is call to PchCycleDecodingLib to set IO
Enables it's also checking eSPI devices for their decoding enables.
In SEC those registers access is outside of available CF8 access which
only supports up to 0x100 offsets. This results in ASSERT being thrown
even before UART gets initialized which looks like platform hang.

[Resolution]
Change API calls to PchCycleDecodingLib to only modify eSPI CS0 register
of IO Decode Enable and not check other eSPI devices.
This limits access to supported max offset of 0x100 during early boot.

Package/Module:
LunarLakeBoardPkg/SiliconInitLib
LunarLakeBoardPkg/BasePlatformHookLib
ClientOneSiliconPkg/Fsp/SecSerialPortInitLib
Features/SecFspWrapperPlatformSecLib

[Impacted Platform]
LNL

Hsd-es-id: 15012408801
Original commit date: Tue Jan 10 17:32:54 2023 +0100
Original commit hash: 74f9d85886eb7333fd45a9a67706c5894842257c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLib.c

================================================================================ 
Commit: 480a5b19dd35d9eea5e2f8f0abc6e713af435a69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:36 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_01"

This reverts commit 6b1c90c454e5b961045dc507e0218a7fa932bfa0.

Original commit date: Thu Jan 19 14:59:53 2023 +0530
Change-Id: Iafd9372a538e9e5c519a70833a54e4e442f7fab0
Original commit hash: e05856ebd1ea416ac5d9555ab19de9b942935f0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 87388a2a20942c443953337ff99e338665fdf3ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:33 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_01

Hsd-es-id: N/A
Original commit date: Thu Jan 19 00:40:37 2023 -0800
Original commit hash: 6b1c90c454e5b961045dc507e0218a7fa932bfa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 34701190f2f0b76ad0bba8aa4428db53001baaca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:30 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Minor version revert in program branch."

This reverts commit 28e541f3e04a098b4cdc41fdd2b095255c122023.

Wed Jan 18 18:07:15 2023 +0530
Original commit date: Wed Jan 18 18:07:15 2023 +0530
Original commit hash: 9bde9a1c023dad584c4be42d3f5a29719c8e7d1d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: caeeffdfc5f81c2f98ec3bb9ed89d4c19703f8b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:27 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Add I2C post code support for non-port80 use case""

This reverts commit 564a16ebe59afa9f6e5948f03da7072f60d5a0b5.

Wed Jan 18 18:07:11 2023 +0530
Original commit date: Wed Jan 18 18:07:11 2023 +0530
Original commit hash: 40fa5cd42ec098f146c06d2637653b46b70c3332

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeFspPkg/FspPkgPcdShare.dsc
MeteorLakeFspPkg/FspPkgPcdUpdate.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 309a5f49b550fbabe565dc61a8522f1d6ac9e8ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:24 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MTL-P: PXPB not responding to resetprep message"

This reverts commit 6a91993a2d61e7cae73d560153a38a9bb81db190.

Wed Jan 18 18:07:06 2023 +0530
Original commit date: Wed Jan 18 18:07:06 2023 +0530
Original commit hash: fb7cc5154dc9dd19ae43e4a480aeb78dd7829474

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 1e7c9e6604c9117edf9f9fe46aa5548a8b1fcdc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:21 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_80"

This reverts commit a574d1a20806bc6f04926574d6ca4857faace411.

Wed Jan 18 18:07:01 2023 +0530
Original commit date: Wed Jan 18 18:07:01 2023 +0530
Original commit hash: e9070c859b3bf23d19fc5611063e6f1e4ae15d9c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 738d047407e0f8378d635dae00acadf23f734030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:18 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Separate Build for RPMC"

This reverts commit 1db2a3d6f3e4ae7794fa6c0611173af68e3f5497.

Wed Jan 18 18:06:57 2023 +0530
Original commit date: Wed Jan 18 18:06:57 2023 +0530
Original commit hash: 6579d9195acb3e2e68838adf1027ec8750fb77e5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: c3dd1c800406944290b246c744d11b23d047b552 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:15 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_81"

This reverts commit 08d77983c6217cab9ff6511fe428679eba9b7905.

Wed Jan 18 18:06:49 2023 +0530
Original commit date: Wed Jan 18 18:06:49 2023 +0530
Original commit hash: 3b66ac6f7f25adc404a89aeff58bc359bc0ca490

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8e9c4e8c8d5194b86d5a1fa160e85cf0549af044 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:12 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_81

Hsd-es-id: N/A
Original commit date: Fri Jan 13 01:30:14 2023 -0800
Original commit hash: 08d77983c6217cab9ff6511fe428679eba9b7905

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 88cd2458af8cf48ec7fc98b939718d6496fec98c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:09 2023 +0530 
-------------------------------------------------------------------------------- 
Separate Build for RPMC

[Issue Description]
There is no Separate Build for RPMC

[Resolution]
Created Separate Build for RPMC

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019358418
Original commit date: Mon Jan 9 15:02:36 2023 +0530
Change-Id: I127bab23cea81cce649f1ab2bca817531fdf4656
Original commit hash: 1db2a3d6f3e4ae7794fa6c0611173af68e3f5497

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: d1e4f68900f185ec3b984de82b34a1be0ee51fa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:24:03 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_80

Hsd-es-id: N/A
Original commit date: Thu Jan 12 10:23:05 2023 -0800
Original commit hash: a574d1a20806bc6f04926574d6ca4857faace411

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: 32df4ce0ebd25e9096697f4f4469db785984a7f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 14:17:55 2023 +0530 
-------------------------------------------------------------------------------- 
Added LICENSE.txt file

-------------------------------------------------------------------------------- 
[Changed Files]
LICENSE.txt

================================================================================ 
Commit: f30dd161c0d7d68e438c9d1da0028b3a13c999ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 14:16:20 2023 +0530 
-------------------------------------------------------------------------------- 
Code clean up.
Added SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/PrintService.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLibPreMem.c
ClientOneSiliconPkg/SiPkg.dec
Features/Manageability/TdsFeaturePkg/Include/Dsc/TrustedDeviceSetupFeature.dsc
Features/Manageability/TdsFeaturePkg/Include/Fdf/TrustedDeviceSetupFeaturePostMem.fdf
Features/Manageability/TdsFeaturePkg/Include/Protocol/TdsControlProtocol.h
Features/Manageability/TdsFeaturePkg/Include/Protocol/TrustedDeviceSetupExtensionProtocol.h
Features/Manageability/TdsFeaturePkg/Include/Protocol/TrustedDeviceSetupMainProtocol.h
Features/Manageability/TdsFeaturePkg/Include/TrustedDeviceSetup.h
Features/Manageability/TdsFeaturePkg/Readme.md
Features/Manageability/TdsFeaturePkg/TdsFeaturePkg.ci.yaml
Features/Manageability/TdsFeaturePkg/TdsFeaturePkg.dec
Features/Manageability/TdsFeaturePkg/TdsFeaturePkg.dsc
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/OemTrustedDeviceSetupDxe.c
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/TrustedDeviceSetupDxe.c
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/TrustedDeviceSetupDxe.inf
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/TrustedDeviceSetupHandlerDxe.c

================================================================================ 
Commit: 50c20ed11840739a9b2f4bfb8d5bfc36ea64d8b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:07:23 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_80

Hsd-es-id: N/A
Original commit date: Thu Jan 12 10:23:05 2023 -0800
Original commit hash: a574d1a20806bc6f04926574d6ca4857faace411

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 15fab652a5e750d25bcefa68d6c0bb15da73c443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:07:20 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-P: PXPB not responding to resetprep message

[Feature Description]
resetprep programming should be done for disable rootports also.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL all

Hsd-es-id: 16019354671
Original commit date: Mon Jan 9 17:23:16 2023 +0530
Change-Id: I3426567e77c75fd973ccbcdb84799f20b41935ad
Original commit hash: 6a91993a2d61e7cae73d560153a38a9bb81db190

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 046e78a13cd0bfa8b077b4eadb2e9e7f60fe31aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:07:17 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Add I2C post code support for non-port80 use case"

This reverts commit 0e6528efcdeab99e9bd180a0abd3ad6821902b13.

Thu Jan 12 22:41:24 2023 +0530
Original commit date: Thu Jan 12 22:41:24 2023 +0530
Original commit hash: 564a16ebe59afa9f6e5948f03da7072f60d5a0b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeFspPkg/FspPkgPcdShare.dsc
MeteorLakeFspPkg/FspPkgPcdUpdate.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 9407e479f09e068db8e212c86c491c81b2a30a18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:07:13 2023 +0530 
-------------------------------------------------------------------------------- 
Minor version revert in program branch.

Original commit date: Thu Jan 12 19:27:29 2023 +0530
Change-Id: I83860ee12572e5f22e3de5d8c19ad7926bf661b3
Original commit hash: 28e541f3e04a098b4cdc41fdd2b095255c122023

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dc459682e9f447669b2ceb81e2c3c632f96a159b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:07:10 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3024_00

Hsd-es-id: N/A
Original commit date: Thu Jan 12 05:16:03 2023 -0800
Original commit hash: dff5238e6c5b140d4a69dae404107503762616b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f38ff2bbcf2cab9b0fef82e3a7ceb6101374782e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:06:55 2023 +0530 
-------------------------------------------------------------------------------- 
Remove Trusted Device Setup (TDS) feature

[Feature Description]
Trusted Device Setup (TDS) feature (also referred as Drop ship feature)
is one of the vPRO Manageability feature enabled only on vPRO Corp SKUs.
Staring from MTL onwards this feature is not going to be supported.
Feature to be removed from Platform and C1S code base.

Package/Module: MeteorLakePlatSamplePkg, MeteorLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019035685
Original commit date: Tue Jan 10 15:48:22 2023 +0530
Change-Id: Ic4e213c0967f70f4877a0ecdfe4a1fe672eda4f0
Original commit hash: fbd4f88f4df30632a8928265c8b7b78ce9d99a0d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/OemTrustedDeviceSetup.c
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.inf
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetupExtensionProtocol.h
MeteorLakePlatSamplePkg/Include/Protocol/TrustedDeviceSetupMainProtocol.h
MeteorLakePlatSamplePkg/Include/TrustedDeviceSetup.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 5c3ba8f788f2308b3f1afa5f2a12d330299d4c4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:06:50 2023 +0530 
-------------------------------------------------------------------------------- 
Change NVStorage as write-protect.

[Feature Description]
Change NVStorage as write-protect.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16016378553
Original commit date: Fri Jan 6 20:44:00 2023 +0800
Change-Id: I4b5cc7bc4de648f35c6c86bc952bcfd3c9d5e904
Original commit hash: 803765359c8fc5c65a59dcb4d685c9d9cf717752

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/MultiIbbFeaturePkg/Library/PeiNemConfigMtrrLib/PeiNemConfigMtrrLib.c
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
MeteorLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf

================================================================================ 
Commit: 8689d95569e8216b3b04d1502ac35a4bf8e8e2ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:06:38 2023 +0530 
-------------------------------------------------------------------------------- 
Handle HAE bit default cases in SMBUS IP block

[Feature Description]
Current code always assumes HAE bit default as zero,
modify the code to handle the case where HAE bit is
set (1) by default.

Package/Module: ClientOneSiliconPkg/IpBlock/Smbus

[Impacted Platform]
ALL

Hsd-es-id: 16019391027
Original commit date: Thu Jan 12 12:00:07 2023 +0530
Change-Id: I3a502fad7a3540e6fda709d395ae315741098329
Original commit hash: f5ad43b063e50feaff8fee5c0ffa02616672da47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: f161ae499071f67b84a1a71baca3515e225a39ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:06:32 2023 +0530 
-------------------------------------------------------------------------------- 
[CNV] SAR - Increased Power Mode

[Feature Description]
Created a Revision 1 of the BRDS object to support
Bluetooth Increased Power Mode SAR Limitation feature.
Two more fields are added in Rev 1.

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011814093, 15012598027
Original commit date: Thu Jan 12 10:21:48 2023 +0800
Change-Id: I998221cb5498d12ed69a798bbd4dbbb1e2144fb3
Original commit hash: 525eb563d255a946d7db1f1d241ec37e08a25379

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer2.c
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesBt.h

================================================================================ 
Commit: 16829ac5c2fcd1796ec7db6f6ad325b93dd4f0fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:06:11 2023 +0530 
-------------------------------------------------------------------------------- 
Add I2C post code support for non-port80 use case

[Feature Description]
Enable a PCD controlled option to control postcode for MAX device
via serial IO's I2C instead of default port80 option. Tested working
on MTL-P with port80 when PCD is default off, and working on MTL-PS
with MAX device when PCD is turned on.

Package/Module: postcode

[Impacted Platform]
RPL, MTL

Hsd-es-id: 1509151828
Original commit date: Mon Sep 5 12:25:28 2022 +0800
Change-Id: I302bd4192e4d6bf1f0b0020215fd0c63dbd67b1c
Original commit hash: 0e6528efcdeab99e9bd180a0abd3ad6821902b13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeFspPkg/FspPkgPcdShare.dsc
MeteorLakeFspPkg/FspPkgPcdUpdate.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 285862b9a011be6bfd108786cbbc7e3fed00ac31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:06:07 2023 +0530 
-------------------------------------------------------------------------------- 
EC Dedicated SCI vGPIO Pin assignment

[Feature Description]
This is to assign the EC dedicated vGPIO for SCI generation.

Package/Module: Ec, MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14016498038
Original commit date: Fri Jan 6 17:49:06 2023 +0800
Change-Id: I6e9f90b791aef8b8dabea4a0e21c5200cc899180
Original commit hash: 3b90f5e18f02593bdf373d88a49cdb2c8241f49b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioV2PinsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcNvs.asl
Features/Ec/EcFeaturePkg/Include/EcNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c

================================================================================ 
Commit: 31f855a37d504908c24e3963bd8e1fdd1e1d9ad6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:06:03 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-S SOC SMBUS BWG Update.

[Feature Description]
1. Program the PCI Configuration and Private Control Registers
as usual. Before function disabling the controller in General
Control register. Assumption is to use the same SMBus Controller
BIOS programming as in other projects at the beginning.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL-S

Hsd-es-id: 16019374690
Original commit date: Wed Jan 11 11:32:42 2023 +0530
Change-Id: I22afbde6461d8ee8c886f4107ac36aa6c44c0d58
Original commit hash: c464a7b6e37987ea6dd09d7beda2c822adcdae74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c

================================================================================ 
Commit: e926e6097560bb1828f0f1257cd19a9544588fa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:05:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][PCIe] Lane Margining Parameters configuration is broken

[Issue Description]
Fix RXMC1 and RXMC2 register program.

[Resolution]
Fix RXMC1 and RXMC2 register program.

Package/Module:
IpBlock\Pcie

[Impacted Platform]
MTL M,P

Hsd-es-id: 14018211411
Original commit date: Fri Jan 6 16:31:20 2023 +0530
Change-Id: Iaecbd7e21d0b90e24227518524262bc12acdbbb1
Original commit hash: 919a0c81acc902d6bc1170452003b3b1c062695a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 8403cf10ac30b45e4ce6e942b4c7dc917639b09d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:05:47 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3023_01

Hsd-es-id: N/A
Original commit date: Wed Jan 11 20:31:16 2023 -0800
Original commit hash: 6f6996fa8eaf99618f18b55865d2275a476274eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d73939893a34b888a142c44f17b0bf04f5e94f51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:05:41 2023 +0530 
-------------------------------------------------------------------------------- 
Changing USB3DBCEN bit triggers global reset

[Feature Description]
PMC samples USB3DBCEN bit prior to BIOS,
and the bit will then pass to IOM to determine dbc2/3 mode.
After BIOS configures USB3DBCEN and tells bit change from
previous boot, it shall issue a global reset for PMC to
re-sample USB3DBCEN bit to latest value.
Thus changing USB3DBCEN bit triggers from warm reset to
global reset in this code change.

Package/Module:
Intel/ClientOneSiliconPkg/IpBlock/Dci/

[Impacted Platform]
MTL, LNL, ARL

Hsd-es-id: 15012581781
Original commit date: Mon Jan 9 16:08:52 2023 +0800
Change-Id: I549b60b8b6b52aae46068218a650707c0eb22d9e
Original commit hash: 83e6c603397bed924780cad78646711d11ab7d1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c

================================================================================ 
Commit: 8136b7642adf2f066975b77a69440d499f451d34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:05:38 2023 +0530 
-------------------------------------------------------------------------------- 
Improve ME code quality

[Issue Description]
1.Missing break for case ME_INITIALIZING and ME_NOT_READY
2.need to free bootoption after fail to expand partitions DevPath

[Resolution]
1. Add a break for case ME_INITIALIZING and ME_NOT_READY
2. Free bootoption after fail to expand partitions DevPath

Package/Module:ClientOneSiliconPkg, Features

[Impacted Platform]
ALL.

Hsd-es-id: 15012626990
Original commit date: Wed Jan 11 15:18:46 2023 +0800
Change-Id: Ibac5e586606e9dbca2afb1e0e348a7696a7a5e2d
Original commit hash: e15fbdbe396ea6ea82b12c96589de6478cbcb21c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlert.c

================================================================================ 
Commit: 1ef565d02badb19c3328e116fcc52faf6a2bbf61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:05:31 2023 +0530 
-------------------------------------------------------------------------------- 
Add V/F legacy mode support for MemSS domain

[Feature Description]
Add V/F legacy mode support for MemSS domain

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22016153227
Original commit date: Wed Jan 11 17:28:42 2023 +0800
Change-Id: Ib4e1894f729cb875113d7b12a37ed0a1fad1cd98
Original commit hash: d2d6b65a597b191307711b72a6e0a714455034d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: c95bfea32e03155b006fff65704399001c1dbfd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:05:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Enable desktop PECI setting

[Issue Description]
PECI setting is not enabled on desktop.

[Resolution]
Enable PECI setting for all.

Package/Module:
MeteorLakeBoardPkg/PeiBoardConfigLib

[Impacted Platform]
MTL-S.

Hsd-es-id: 15012500882
Original commit date: Wed Jan 11 13:21:08 2023 +0800
Change-Id: I30c58ac77b8658a6299b1be8996272562e75ed71
Original commit hash: 4559bc8dd8ddfee26de94194872d756ed5ea3629

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: aceb7318b687a374b2630bc020ad5588510970de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:05:16 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3023_00

Hsd-es-id: N/A
Original commit date: Wed Jan 11 22:08:10 2023 +0000
Original commit hash: 453c2c7f2bc61aeebf00b64552e69a0a01f25941

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b23ed5a871bc0061fcd7bd6cdb5ce686b61b7abc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:05:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] MTP PCH - GPE event aggregation - use of PME instead of eSPI_SCI

[Feature Description]
Added Alternate _L6B to handle 2-tier RTD3 GPE events for delta RVP
configs

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 22016246288
Original commit date: Wed Jan 4 20:41:44 2023 -0800
Change-Id: I67c76539ac0d19fc59721f395740aef45d07b2b2
Original commit hash: e0598a3cfa6229a55349e9494c21678eba91bf69

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieRpObjCommonExternalInclude.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl

================================================================================ 
Commit: 401b6cc9c9a4f9eabc7457f43f6ddf2df694a25d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:04:46 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS does not programm Max LTR Value for PCIe Endpoints.

[Issue Description]
PCH Max LTR value not programmed as per BWG.

[Resolution]
LTR config values are invalid during DownstreamPmConfiguration ()
Added PCIERP_HOB entries for PCH rootports to use config block values in
DXE phase.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 15012491862
Original commit date: Fri Dec 30 11:30:28 2022 +0530
Change-Id: Idee51fef72ea7947a82fbd30df5e589a744299a4
Original commit hash: 38c749e32376b5b36d8f18318f0d9bc246dde7a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/MtlPchPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/MtlSocPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c

================================================================================ 
Commit: eebd83035c3df0d2b741cb31991afa6e5080e68a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:04:42 2023 +0530 
-------------------------------------------------------------------------------- 
UFS: UFS controller is not going into D3

[Issue Description]
Current BIOS code have PEP constraint for UFS in DEVY structure but
ACPI device instance for UFS Device is missing and hence PCH UFS
controller PEP constraint is not available for PEP driver.

[Resolution]
Added dummy _PS0 and _PS3 methods in PC00.PUF0 scope
Set D3HEN to 1
Set DEVIDLEN to 1

Package/Module:
FRU\MtlSoc

[Impacted Platform]
MTL M

Hsd-es-id: 15012596707
Original commit date: Tue Dec 20 14:48:41 2022 +0530
Change-Id: Ib330434609b5d27e34dbbe6978dba7c9a2b81f5f
Original commit hash: b4fed1906d80dbbded862c3681f3095bf13885ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PchFru.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/ScsUfsMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocScs.c

================================================================================ 
Commit: 1695de0ffac45b4a2e5d4e2278840fd098fb0709 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:04:29 2023 +0530 
-------------------------------------------------------------------------------- 
Correct PCH base address for RTC

[Issue Description]
For RTC case still using SOC base address.

[Resolution]
Handle appropriate PCH base address for RTC, remove unnecessary flag.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S and MTL-Z0

Hsd-es-id: 16018152412
Original commit date: Mon Jan 9 14:12:29 2023 +0530
Change-Id: I8c20815b4408350286cf33c17554d06e372dc46c
Original commit hash: c7c792b9d3334494f1bb74ef011a5ce94af6870c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: ff0472443fcfbccb53af6a3b0e9eabfb0b80676e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:04:26 2023 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MtlPch: Implement UART in hidden/com mode

[Feature Description]
Add device description for UART in hidden/com mode suitable for MTL-S
PCH. Deleted the common hidden UART device and moved its definitions
into respective UART device in com/hidden mode.

Package/Module: ClientOneSiliconPkg/MtlPch

[Impacted Platform]
MTL-S

Hsd-es-id: 15012185125
Original commit date: Wed Nov 16 14:56:59 2022 +0100
Original commit hash: ab7fcbfd424fe9a5c48341f13db18b62966e300b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/SerialIoUartMtlPch.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartHiddenDevice.asl

================================================================================ 
Commit: dd63981214e068a3c2d15247eae289e76c8c278d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:04:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS to tri-state the I2S/CRF interface per integrated/discrete-2

[Feature Description]
If Discrete Audio Offload is Enabled and CRF Device is not Present,
Program High-Z to the GPP_F_4 (CRF_RESET) and GPP_F_5 (CRF_CLKQ).
When Discrete Audio Offload is Disabled,
Program High-Z on I2S signal GPP_D_15 (I2S2SFRM) and GPP_D_16 (I2S_TX).

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018782127
Original commit date: Tue Jan 10 11:45:02 2023 +0530
Change-Id: I781769d583896572d6d873f4ced7a8ad572329b3
Original commit hash: 5e5f7b5370817bb2def9c48be2aaf3e49cc88e92

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 29aa5f06e8563943d73be1efc210195f910e1049 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:03:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add SXI1 from USB Device 1 for VTIO in ACPI XHCI

[Feature Description]
Add SXI1 (SDEV xHCI Interface Number for device 1)
from USB Device 1 for VTIO instead of SXI2 in ACPI XHCI

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb

[Impacted Platform]
ALL

Hsd-es-id: 16019358055
Original commit date: Mon Jan 9 16:00:56 2023 +0530
Change-Id: I00c4767c0f347ee92735cb3c615b87b98de1d861
Original commit hash: fc76673b0a3091e108fcb200f272bd424e9caf41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/AcpiTables/PchXhci.asl

================================================================================ 
Commit: 6bf4932c4d7ccb3c8e2df106f066f50d05c99552 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:03:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3022_01

Hsd-es-id: N/A
Original commit date: Tue Jan 10 20:31:07 2023 -0800
Original commit hash: bb421a25ec2028fdf00a1393f6b669efeeb3b444

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fdf229f85f71d0309a32762e5e455c11a930578f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:03:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update Cvf specific setup config when Cvf is enabled

[Feature Description]
Update Cvf specific setup config when Cvf is enabled

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-P/M if Cvf is enabled

Hsd-es-id: 16019355740
Original commit date: Thu Dec 22 01:24:59 2022 +0530
Change-Id: I42ec7c71fb235f6afcfdb40f4a665d5cd5a75f13
Original commit hash: 62180532745687200dfd056e8ec02e77f60ce10c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: f5c744fadfce3c2eedac0c1fbe13971b52e974a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:03:15 2023 +0530 
-------------------------------------------------------------------------------- 
FIA_D Power Programming

[Issue Description]
Incorrect FIA_D Clock Gating Registers Programming

[Resolution]
Program FIA_D Clock Gating Registers

Package/Module: FiaSocLib

[Impacted Platform]
MTL-S

Hsd-es-id: 14018373303
Original commit date: Thu Jan 5 10:30:52 2023 -0800
Change-Id: If05743874c5e655a89e75dac7b9ec42a61a32bb9
Original commit hash: 9eda155b95982e09ecf3b0f943dfc597cdcb4653

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c

================================================================================ 
Commit: 59be72fc9ec5c36eaf98a47f6da0f04c24a51b79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:03:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3022_00

Hsd-es-id: N/A
Original commit date: Tue Jan 10 11:47:18 2023 -0800
Original commit hash: aaf8fd1ac859ae24f7a79bef7298005691177123

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ba6112471e440e0c9ef6cbf3b3756db75246b22a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:02:50 2023 +0530 
-------------------------------------------------------------------------------- 
Add BIOS debug log for dumped FIA register of DRCRMn

[Feature Description]
Print FIA PID

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 14017879807
Original commit date: Mon Jan 9 18:05:43 2023 -0800
Change-Id: Iadd2f97b50d39b86851736af6d15210e5f48e7a5
Original commit hash: f2a405172958e2c01a7673a5c598b1f6236278e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFia19.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c

================================================================================ 
Commit: 98cf7dc63fdf066feea0455ed0ab6c8cfdd20c15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:02:21 2023 +0530 
-------------------------------------------------------------------------------- 
Product file changes for desktop build

[Feature Description]
changes to the product folder for desktop build

Package/Module:
C1S/Product folder

[Impacted Platform]
New platforms

Hsd-es-id: 22016426188
Original commit date: Mon Jan 9 22:25:10 2023 -0800
Change-Id: I53527ab9159abf76f6d9cb6a973e70bfdf3c3b65
Original commit hash: 2459681dd7ba89d3e3b573699d460361daaf989d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioV2ChipsetId.h

================================================================================ 
Commit: 0126f997a8ef7f6cb62fda94ac5842bab8df80d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:02:03 2023 +0530 
-------------------------------------------------------------------------------- 
MTL SOC GPIO lock enable

[Feature Description]
This change enables GPIO lock on MTL SOC-M/S in dispatch mode.

Package/Module:
MTL

[Impacted Platform]
MTL-S, MTL-M

Hsd-es-id: 18025418931
Original commit date: Tue Jan 10 09:51:25 2023 +0100
Original commit hash: 02f7aae17aa788b6362b020b3aaf149fc51b30f5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 136ba5e2ad8d4b58f022c763d6c3d8ad609a6dcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:01:59 2023 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2][MTL-SOC] Move gpio lock to platform code

[Feature Description]
GPIOs lock procedure is done properly only in
Dispatch mode. It also needs to work properly
in FSP API mode.
GpioLock procedure has to be moved to platform code due to
necessity of retreiving GpioUnlockAll flag from Setup
in FSP API mode. To achieve this library needs access
to PcdFspModeSelection and PcdFspsUpdDataAddress64 so it
has to include IntelFsp2WrapperPkg/IntelFsp2WrapperPkg.dec.

Note: using IntelFsp2WrapperPkg/IntelFsp2WrapperPkg.dec in any
library in ClientOneSiliconPkg directory is forbidden.

Package/Module:
PlatformInitAdvancedPostMem
GpioV2ControllerPei
PeiMtlSocInitLib
PeiMtlSocInitLibFsp

[Impacted Platform]
MTL

Hsd-es-id: 18025418931
Original commit date: Wed Dec 21 10:26:28 2022 +0100
Original commit hash: 282164e50df0a3af463eb672ceca21949c976e72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf

================================================================================ 
Commit: 20572411a7fba326ffe03f49365261f6aa74098a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:01:50 2023 +0530 
-------------------------------------------------------------------------------- 
Setting RTCE to route RTC cycles to PCH

[Feature Description]
There is a new requirement for BIOS to set RTCE bit in eSPI controller
IO decode to route RTC cycles from SoC to PCH.

Package/Module:
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BasePlatformHookLib
MeteorLakeBoardPkg/SiliconInitLib
MeteorLakePlatSamplePkg/SerialPortInit

[Impacted Platform]
MTL-S

Hsd-es-id: 16018780098
Original commit date: Tue Dec 13 15:01:01 2022 +0100
Original commit hash: cc954d90bceaccec7658e3f2048c24b8b8668b4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/EspiRegs.h
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
MeteorLakeBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c
MeteorLakeOpenBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
MeteorLakePlatSamplePkg/Library/PlatformInitLib/SerialPortInit.c

================================================================================ 
Commit: a6eaec76d9d9da179a8872f5a5629817ac250ac7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:01:47 2023 +0530 
-------------------------------------------------------------------------------- 
Configuration methodology that allows set once read anywhere approach.

[Feature Description]
Any time we have a setup variable field
(or other configuration source,
such as a platform PCD) driving silicon
policy config blocks in one
phase and also driving silicon-related code
in other phases without
using the config block, we have a potential configuration gap.
In the Intel Codebase, the SetupVariable
(or sometimes a PCD) is used as a mechanism to plug this gap.

Package/Module: PlatformPkg

[Impacted Platform]
LNL

Hsd-es-id: 18025643170
Original commit date: Tue Dec 20 12:26:23 2022 +0100
Change-Id: I41c6b11f9f5005c8568c7c373e1f1ba2589e4e80
Original commit hash: 3bacd5c29a3e3e9da2e8b23b06e33bfe8a745106

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/PchInfoHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h

================================================================================ 
Commit: b4b4821bb27d298197cb361c585b793465a1d077 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:01:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL M/P] S3 and cold boot time increased 30-100ms

[Issue Description]
- S3 and cold boot time increased 30-100ms
- Incorrect number of UART devices during Policy Update

[Resolution]
- Added back CheckBox_Default flag to SerialIoDebugInterface
- Setting the number of UART devices correctly during
Policy update for MTL M/P

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL M/P

Hsd-es-id: 16019264625
Original commit date: Mon Jan 9 19:04:03 2023 +0530
Change-Id: I512b037649163d11943e33a643806c8920d765a5
Original commit hash: 2dffb6b438720ce527f383fc047cb4e7316eb8a4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/StatusCodeSetup.hfr

================================================================================ 
Commit: 07b4b3d29953aa53d0fc6ee51f5d7f6b66f24cf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:01:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P AEP] I2C Touchscreen support

[Feature Description]
Enable Touch in MTL P AEP

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL -P

Hsd-es-id: 16019333565
Original commit date: Fri Jan 6 11:48:50 2023 +0530
Change-Id: I187c4278bf6f2ffd09e475ad14d8de94fdc816ab
Original commit hash: 8b0ba1e8ae6cc189564df6ded8a44123edf2e62c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc

================================================================================ 
Commit: 0753656dbd5ed5f69205af984944033b3a0cf767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:01:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][CSLP2] Update WW50.2 GC (Intel BIOS version 2473)
cause Lan Device name been changed

[Issue Description] or [Feature Description]
Since OEM project doesnt use PSS chip as RVP, and not
sure why SerialIoI2cWrite() doesnt return error status
when PSS chip is not exist, the GbeFwUpdate() just overwrites
GbE NVM to all FF and then makes GbE device ID
from 550A(i219-LM) to 15FC(i219-V) due to cant get valid NVM.

[Resolution]
PssDetect() is included to check the presence of PssChip
on the RVP boards. If Pss Chip is detected it checks
if the Gbe setup option is enabled.
If Both true then PssReadData is executed, else return.

Package/Module: Features/MacUpdate/GbeFwUpdateInit

[Impacted Platform]
MTL

Hsd-es-id: 15012596133
Original commit date: Mon Jan 9 13:34:40 2023 +0530
Change-Id: Ife828ca71289ed80208938bd63e10b203ad15e58
Original commit hash: e8de8b2c1db4799ad963e6b3572283446c11b4db

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c

================================================================================ 
Commit: 96646236a14f346868dcc9740b5da938704dd3ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:01:14 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3021_00

Hsd-es-id: N/A
Original commit date: Mon Jan 9 20:31:16 2023 -0800
Original commit hash: 5c0d3b16813c688f1e0b943c86333a9ed2b7d15b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1815a538ab70f83a64f5c60960a5ad2da27d7f26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:01:01 2023 +0530 
-------------------------------------------------------------------------------- 
Cleanup of current cov. logic errors in MTL and LNL

[Feature Description]
This commit is to address 19 cov. errors found in MTL and LNL

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg,
LunarLakePlatSamplePkg

[Impacted Platform]
S, M, P

Hsd-es-id: 16018012204
Original commit date: Thu Jan 5 17:24:59 2023 +0800
Change-Id: I8a3d2882a06d87e82fe499d0121b1799468a4dda
Original commit hash: 2c36858d49ad082ea88e3ec03c3dbbf328a40ec6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 5b96ca6be92fd03886831a6b8c3f9d7c88e483fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 13:00:10 2023 +0530 
-------------------------------------------------------------------------------- 
Add new fabid to support MTL-M Config1 PPV board

[Feature Description]
Add new fabid to PPV Skuid

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg

[Impacted Platform]
MTL-M

Hsd-es-id: 16019251214
Original commit date: Thu Jan 5 14:17:10 2023 -0800
Change-Id: I025d4d73f9ee2a42b19767a68f31e2df01441ad7
Original commit hash: 044dbca344bd8b8d1c57d45fc2b3d8e42d50efb5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc

================================================================================ 
Commit: 6ac2f0e52406b76b3a4ccfcee8968016906f95e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:59:49 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-S VpdPcdGpioGroupToGpeDwX PCD fix

[Feature Description]
MTL-S VpdPcdGpioGroupToGpeDwX PCD for MTL-S platform and MTL-S simics
has been set because, by default PMC and GPIO GPE DwX values are no
matched to the same GPIO groups. After change both IP are set to
default GPIO GPE group.

Package/Module: MTL-S platform .dec/.dsc

[Impacted Platform]
MTL

Hsd-es-id: 16019068152
Original commit date: Tue Dec 13 09:55:37 2022 +0100
Original commit hash: 9cecab509a5034e3aa1846ea2a206c9493cc8d4e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 5e5fb197cd33376fed707a236d35d80919fe7120 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:59:45 2023 +0530 
-------------------------------------------------------------------------------- 
MTL PcdGpioGroupToGpeDwX check fix

[Feature Description]
Check for PcdGpioGroupToGpeDw0 equal 0 was incorrect,
platform might use GPIO group for GPE with value 0.
Instead check for PCD uniqueness has been added.

Package/Module:
PeiBoardConfigLib

[Impacted Platform]
MTL

Hsd-es-id: 16019068152
Original commit date: Tue Dec 20 12:11:05 2022 +0100
Original commit hash: 4b38678fe4bc61021757c7a14252043d496cbb08

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 65f7f72ab4c5696eb67ef723eb1f0c6ed1072eda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:59:42 2023 +0530 
-------------------------------------------------------------------------------- 
PMC dependency removal from GpioV2Services protocol

[Feature Description]
After this change function GetGpeNumber() and GetGroupToGpeMapping()
retrieve information based on GPIO MISC register.

Package/Module:
GpioV2ServicesCommonLib

[Impacted Platform]
ALL

Hsd-es-id: 16019068152
Original commit date: Fri Dec 9 11:01:29 2022 +0100
Original commit hash: 4ca73dd67dbeeefb169f447f6ceca3b2fede814d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
MeteorLakeBoardPkg/Include/Library/GpioV2WrapperLib.h
MeteorLakeBoardPkg/Library/PeiDxeGpioV2WrapperLib/PeiDxeGpioV2WrapperLib.c
MeteorLakeBoardPkg/Library/SmmGpioV2WrapperLib/SmmGpioV2WrapperLib.c

================================================================================ 
Commit: 30020931b5bcbf1cc12d42417540f076d454ded8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:59:23 2023 +0530 
-------------------------------------------------------------------------------- 
Require to send IPC1 0xA5 to both PCH.PMC and SOC PMC
for TCSS PM interaction.

[Feature Description]
Need to Send BIOS_INIT_DONE command to both PCH PMC and SOC PMC
for TCSS PM interaction.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019246537
Original commit date: Thu Dec 1 00:05:59 2022 -0800
Change-Id: Ida7d2b513560d13d1770394104ea844554f438d2
Original commit hash: a2f404c5b3d88d8b52f193d6e5010dacc2c818a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/TcssPmcSocLib/TcssPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/TcssPmcSocLib/TcssPmcSocLib.inf

================================================================================ 
Commit: e39b9e7f6cd7571f7812142d3c35659993983b3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:59:19 2023 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] Change definition GPIOV2_INTERFACE_XXX
to GPIOV2_PERIPHERAL_INTERFACE_XXX in GpioV2NativePads.h

[Feature Description]
In GpioV2NativePads.h file change definition GPIOV2_INTERFACE_XXX
to GPIOV2_PERIPHERAL_INTERFACE_XXX to avoid confusion with
GPIOV2_INTERFACE struct definition in
GpioV2ControllerInterface.h file

Package/Module:
GPIOV2

[Impacted Platform]
ALL

Hsd-es-id: 18025654556
Original commit date: Mon Dec 12 14:13:39 2022 +0100
Change-Id: Ief18eff62952a2cf04f4a07c58a5a5d1bc246db5
Original commit hash: 471f5db300254832123c039cac6e736118bda70d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2Signals.h

================================================================================ 
Commit: 30c870d3cf319ce468b7015ded04fc7cf8001580 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:59:16 2023 +0530 
-------------------------------------------------------------------------------- 
Remove EnableDmaBuffer from VTd Config Block

[Feature Description]
Config blocks in general are expected to be data inputs that platform
code passes to FSP.
Remove EnableDmaBuffer from VTd Config Block.
Move VtdEnableDmaBufferPpi define to ClientOneSiliconPkg.
SiInit locates VtdEnableDmaBufferPpi directly when enable DMA buffer.

Package/Module: ClientOneSiliconPkg/VTd

[Impacted Platform]
ALL.

Hsd-es-id: 14017935952
Original commit date: Tue Dec 6 16:11:51 2022 +0800
Change-Id: Iad6ec6752bf68ae45832eb783fce67e21bcd8d60
Original commit hash: 32d5d56cdf87e27bdc122a0bc49a14494c172a09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/Include/Ppi/VtdEnableDmaBufferPpi.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.c
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 87b763eee78a785b0f7fb07995b9695a37e36094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:58:58 2023 +0530 
-------------------------------------------------------------------------------- 
GPIO ASSERT during Boot.

[Issue Description]
GPIO is not owned by BIOS, Ownership value read from register
is not matching PAD_OWN enum.

[Resolution]
Modified read value from Pad Own register to match PAD_OWN enum.

Package/Module: ClientOneSiliconPkg/Fru and
ClientOneSiliconPkg/IpBlock/GpioV2

[Impacted Platform]
P

Hsd-es-id: 16019342652
Original commit date: Fri Jan 6 20:02:06 2023 +0530
Change-Id: Id859d70bca4845ea112756841c03c85bd6bea0cf
Original commit hash: cc9fdcde265b4a92cccf5fb0eac15845df754c33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 3d15232ae3cd0fffc33bfb26fc7b2b15c88f0e4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:58:42 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3017_00

Hsd-es-id: N/A
Original commit date: Sun Jan 8 20:31:05 2023 -0800
Original commit hash: 731f912e8632c9b29d7bce137892f0c39573c183

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d05d89993859418237723b79006b381d1a90fb50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:58:33 2023 +0530 
-------------------------------------------------------------------------------- 
Statically link libraries to the Variable Protection feature

[Feature Description]
Staticlly link libraries for Variable Protection feature
to support memory FreePool() functionality in PEI phase.

Package/Module: ProtectedVariableFeaturePkg, ProtectedVariablePkg

[Impacted Platform]
MTL

Hsd-es-id: 14018346001
Original commit date: Fri Jan 6 11:51:24 2023 -0800
Change-Id: Ibb89b5cff2ae6fbd097411a3f3525192dccf9c12
Original commit hash: c4fe816adf9d2843e28705b7caec498da68fd0d6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/ProtectedVariableFeaturePkg/Include/ProtectedVariableFeature.dsc
Features/Security/ProtectedVariablePkg/Library/PeiMemoryAllocationLibProtectedVariable/PeiMemoryAllocationLibProtectedVariable.c
Features/Security/ProtectedVariablePkg/Library/PeiMemoryAllocationLibProtectedVariable/PeiMemoryAllocationLibProtectedVariable.inf
Features/Security/ProtectedVariablePkg/Library/PeiMemoryAllocationLibProtectedVariable/PeiMemoryAllocationLibProtectedVariable.uni

================================================================================ 
Commit: 2bca9029f7cd57cd6fe0c69611091643a533d581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:58:15 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3016_00

Hsd-es-id: N/A
Original commit date: Sat Jan 7 20:31:04 2023 -0800
Original commit hash: 607bdc5dc3b95c9a72295c3f4cd83cd7c41bb90c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8351a051a1997cc47ee0e87ee5924d0c570aecbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:58:03 2023 +0530 
-------------------------------------------------------------------------------- 
[CNV] BIOS to tri-state the I2S/CRF interface per integrated/discrete

[Feature Description]
During Pre MEM GPIO Init,
When Discrete Audio Offload is Enabled,
Program High-Z to the GPP_F_4 (CRF_RESET) and GPP_F_5 (CRF_CLKQ).
When Discrete Audio Offload is Disabled,
Program High-Z on I2S signal GPP_D_15 (I2S2SFRM) and GPP_D_16 (I2S_TX).

Package/Module: GPIO

[Impacted Platform]
MTL

Hsd-es-id: 16018782127
Original commit date: Tue Jan 3 22:37:06 2023 +0530
Change-Id: I1faa1eba465ff438cd95a1da0ce1cf6ef32716f6
Original commit hash: f138524fd1154f86b82c6cc2d39ef3eeb98afb63

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 3ab283c32227b77f023f87304289699ee37df762 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:57:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3015_00

Hsd-es-id: N/A
Original commit date: Fri Jan 6 20:31:00 2023 -0800
Original commit hash: aa134ce217a507d9d3e66342feb632c64454159c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 907cb043829937ab95bf20f56c26e632f850f183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:57:49 2023 +0530 
-------------------------------------------------------------------------------- 
Move PciHostBridgeLibIoc to Fru.

[Issue Description]
PciHostBridgeLibIoc in IPBlock has dependency with MtlSocInfoLib.

[Resolution]
Move PciHostBridgeLibIoc to Fru.

Package/Module:
C1S/IOC

[Impacted Platform]
Mtl

Hsd-es-id: 22016469243
Original commit date: Thu Jan 5 11:00:31 2023 -0800
Change-Id: Id758ab83789577f0069e3a046e84d39fbc8c19bb
Original commit hash: 8c62234004c969c9fb2f138e6de60d70abb1d8c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.inf
MeteorLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 5a5db2c7db6ed7e1fc39f91a08bff9877770bb06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:57:21 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Enable IPC Command 0xD0

[Issue Description]
BIOS is not invoking IPC1 0xD0

[Resolution]
Revert previous WA since PMC FW supports D0 command now.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012598785
Original commit date: Fri Jan 6 05:44:27 2023 +0800
Change-Id: I9e86a29d3cb1d749475e39fad85769e59e2af748
Original commit hash: 2840413101b838697e8d1bee62c79a0270c6c97e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInit.c

================================================================================ 
Commit: 46ffc04704f3bca4c2f6e477deaa510fcb32e810 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:56:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL OpenBoard Bios] ACPI_BIOS_ERROR observed while booting

[Issue Description]
BSOD ACPI_BIOS_ERROR observed while booting to OS

[Resolution]
ACPI_BIOS_ERROR observed as SCI_EN never becomes set
in PM1 Control Register. Registered EnableAcpiCallback()
to set SCI_EN bit after ExitBootServices.

Package/Module: MeteorLakeOpenBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018905489
Original commit date: Thu Dec 15 00:26:56 2022 +0530
Change-Id: I853432dfcc316630ec5b19ccca5fd4c99deb2b45
Original commit hash: b8bc5e112dc57c92033eeca51f9d51e607b468b9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc

================================================================================ 
Commit: 76e29eec8eaf6f1d1b0c1f5d6aec6deab9da8e1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:56:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update RPE Password after reset

[Issue Description]
Password got from MeshCommander will disappear after reset.

[Resolution]
After reset, we will send the command to get the password before
erasing the hard drive

Package/Module:Features/Rpe

[Impacted Platform]
ALL.

Hsd-es-id: 22016038820
Original commit date: Thu Dec 22 14:46:05 2022 +0800
Change-Id: I9278c12d98ead70f855d75dc95535e33b5ccc2c3
Original commit hash: dffd7ce5fb58d9ffcd5ca0fca93240c7ed3691af

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 1df26cb5194802ec3b38737b98abda7a2f9a0a63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:56:38 2023 +0530 
-------------------------------------------------------------------------------- 
Sort out some battery-related ASL code

[Issue Description]
The battery charge % shows discrepancy in power and sleep settings

[Resolution]
Sort out some battery-related ASL code

Package/Module:
EcFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019083570
Original commit date: Fri Dec 30 15:55:15 2022 +0800
Change-Id: I778675424921a6da001c2cff0a0e8cec1dac481f
Original commit hash: d740043c0c4fb0cd4f6eed120360dc9b767188cf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Bat1Real.asl

================================================================================ 
Commit: cc1505509219dc158410808b627bea9ebb436609 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:56:29 2023 +0530 
-------------------------------------------------------------------------------- 
PeiReportFvLib is doing FreeMemory based on Wrong status check

[Issue Description]
FreePool done immediately after registering GUID
(gEdkiiPeiFirmwareVolumeInfoStoredHashFvPpiGuid) into the PEI
Foundation.As of now there are no boot impact as there are
no Free Pool service in PEI phase.

[Resolution]
Removed FreePool check after installing PPI

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012593099
Original commit date: Thu Jan 5 13:00:22 2023 +0530
Change-Id: I2818ac8802c570f3df0d4e16d87abb46b644d843
Original commit hash: c2cbb7a9709362c21ffa5b4622facdf42f042d4d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: c0a165595ca379ae2043131ce8d775db2bc06413 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:56:25 2023 +0530 
-------------------------------------------------------------------------------- 
Fixed Static Code Analysis Errors 2533_00

[Issue Description]
Errors under 2533_00

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.

Package/Module: MTL

[Impacted Platform]
MTL

Hsd-es-id: 22015617723
Original commit date: Thu Dec 29 15:33:36 2022 +0530
Change-Id: Iebfa36e8f694b7ab6b68e7cde0e06e7c8543a87d
Original commit hash: 1f0737a8fce70585b1a28afd34e72ab87bab09bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/FitAccess.c
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: da0318d442baaf055b02c1b47e322aa0f5fcadd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:56:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P/M] SUT is not booting to OS and Observing BSOD

[Issue Description]
Wrong absolute path GBES variable is used while accessing GBES variable.

[Resolution]
Corrected the absolute path of GBES variable.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-P/M

Hsd-es-id: 16019329753
Original commit date: Thu Jan 5 10:14:08 2023 -0800
Change-Id: I0013b7453623602be89c66b8eff5b271b5864f44
Original commit hash: 7423fc0aa729fcedf70149fe21520ad5dfbd02c4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlMRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPDDR5dTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPRvpRtd3Ddr5Bom2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl

================================================================================ 
Commit: 19ab8574c0651f33a08469a025acedc82abc6d03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:56:18 2023 +0530 
-------------------------------------------------------------------------------- 
Disabled USB3 U1 U2 for typeC ports with retimer

[Feature Description]
TypeC ports with retimer should *not* enter USB3 U1/U2 link state.
The retimer adds a delay which violates the U1 exit delay
requirements.
Use USB _DSM to report disable U1 U2 feature for typeC port
with reimter.

Package/Module:ClientOneSiliconPkg/Tcss

[Impacted Platform]
ALL

Hsd-es-id: 15012528598, 15012528635, 15012528617
Original commit date: Wed Dec 21 16:44:16 2022 +0800
Change-Id: Ifd351f6d4c4088bad59e28228b487e30a3c2ffbd
Original commit hash: d41d261804e92e27b6bef85f851e0700bc4079f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/AcpiTables/SaNvs.asl
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/DxeTcssInitFruLib/DxeTcssInitFruLib.c
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/TcssNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 8251c2af00d2aa3bb4fb17fb462b75aaf5956a2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:56:09 2023 +0530 
-------------------------------------------------------------------------------- 
Add Battery Status Changed Notify

[Issue Description]
The battery charge % shows discrepancy in power and sleep settings

[Resolution]
Add Battery Status Changed Notify

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16019083570
Original commit date: Fri Dec 30 15:55:15 2022 +0800
Change-Id: I778675424921a6da001c2cff0a0e8cec1dac481f
Original commit hash: bd9ba9c994fb3dce178ea79c4aee451a36dbb9cb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformEcMethods.asl

================================================================================ 
Commit: 22ddcbfb8144664ef6279e15d9cb7f3ee14781dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:56:02 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3014_00

Hsd-es-id: N/A
Original commit date: Thu Jan 5 20:31:08 2023 -0800
Original commit hash: bf295484e77dcf97bfaf8f038765f947abfdbd11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5164fe2a48e2fcb8fb1df70a1a6ec6abfe51f9ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:55:53 2023 +0530 
-------------------------------------------------------------------------------- 
CapsuleUpdate: Add check if this is first boot after capsule update

[Issue Description]
- After capsule update, BootState would be clear.
- It is hard to identify if this is the fresh first boot.
- Unexpected backup OBB operation would be executed after BIOS
resiliency restore/backup.

[Resolution]
- "InitSetupVariable" would not clear after capsule update
- Check if the "InitSetupVariable" get set or not
- If variable is exists, then consider it is not fresh first boot

Package/Module: MeteorLakeBoardPkg/PlatformDxeBootStateHookLib

[Impacted Platform]
ALL

Hsd-es-id: 16019314039
Original commit date: Wed Jan 4 20:50:23 2023 +0800
Change-Id: I3793d49869f2bcbd0a95e1a999aa5c06dc438480
Original commit hash: d9adc28e6353fc3f09c0a625dad4a7bc6281eb14

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformDxeBootStateHookLib/PlatformDxeBootStateHookLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformDxeBootStateHookLib/PlatformDxeBootStateHookLib.inf

================================================================================ 
Commit: 4adb209cbc553eff536dc2aad4011dec10131415 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:55:44 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github_binwang_test_crj14061 Daily Updating Version/ID: MeteorLake_3015_00

Hsd-es-id: N/A
Original commit date: Fri Jan 6 01:44:15 2023 +0000
Original commit hash: 380b9c5382f09fcbf08dcbb76c83ac054e232bc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: db018cec61976861a8400835de9183db40d14468 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:55:38 2023 +0530 
-------------------------------------------------------------------------------- 
Add support of XmlCli in VTIO

[Feature Description]
XmlCli was not able to parse VTIO BIOS menu. Added support in VTIO BIOS
driver to be accessible through XmlCli

Package/Module: VtioFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 14018132196
Original commit date: Thu Dec 15 15:23:00 2022 -0800
Change-Id: I6ebe8e9ee1acf9d7ac1967333ede324f23d14749
Original commit hash: bc23dc4beb7e3cec4dc5739c7f3c93138bf1d3c0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/Include/VtioSetup.h
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.c
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupVfr.vfr

================================================================================ 
Commit: 92c8d723fbe06ef8627977a902a5adf69322f1a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:55:23 2023 +0530 
-------------------------------------------------------------------------------- 
GFX Hold the PAVP Register defaults

[Issue Description]
BIOS should not clear the PAVP Register, it should read and modify the
required bit within the PAVP Register

[Resolution]
BIOS should not clear the PAVP Register, it should read and modify the
required bit within the PAVP Register

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16019306704
Original commit date: Thu Jan 5 22:31:30 2023 +0530
Change-Id: Ifb9e299fe7c6e00eb0a3eb7476d9d98ca99f6fd6
Original commit hash: a71443f79da620aa91df5aad9c07728fd8469edd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c

================================================================================ 
Commit: 00b5ed29a106d422734ea72caabe542e3697ac91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:55:16 2023 +0530 
-------------------------------------------------------------------------------- 
preset-coeff mapping for Gen3 Gen4 and Gen5

[Issue Description]
Preset 7 Pre-shoot failing for Gen4 and Gen3
Preset equalizations P7 and P10 failing for Gen5

[Resolution]
preset-coeff mapping updated

Package/Module:MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 16019267558,16019267574
Original commit date: Thu Dec 15 00:45:41 2022 +0530
Change-Id: I711f05e646aeb037443a99edf33271d8fd14427a
Original commit hash: 7dfdf6f894ef5d172e432da6123d2d8d5a11a670

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: 98f49e9c47090f346a356bcb7b22ef352bb0472b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:55:10 2023 +0530 
-------------------------------------------------------------------------------- 
Move collision files of Pch to Product layer

[Feature Description]
In order to resolve collision filenames in Fru,
Move those headers to Product layter and direct to right path.

Package/Module:
ClientOneSiliconPkg/Fru

[Impacted Platform]
New platform

Hsd-es-id: 18025421390
Original commit date: Wed Jan 4 11:24:54 2023 -0800
Change-Id: Ic5e755e50c7580f31feb92ca8ec59d9496b90145
Original commit hash: 8a47a17a830e0f209f6f3b90a65a19bf21b87cc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPmcPchLib/MtlPmcPchLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPmcPolicyLib/MtlPchPeiPmcPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPmcPolicyLib/MtlPchPeiPmcPolicyLib.inf

================================================================================ 
Commit: be04cacf5f6154e8370b78a5d27b3c8f937650c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:55:00 2023 +0530 
-------------------------------------------------------------------------------- 
Unable to publish SNDW SSDT due to mismatch in HDA classcode.

[Issue Description]
Class Code for DSP enabled and UUA mode is not
added to supported Class Code list.

[Resolution]
Add 040380 to supported class code version.

Package/Module:
SndwDeviceTopologyFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16019327845
Original commit date: Thu Jan 5 09:44:43 2023 +0100
Change-Id: I4339940fd6547133f80ccfe19842d203fae37680
Original commit hash: e6301b6930bf31deef2ca7c2b026abbc9bc83dfe

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/SndwInstallDevTopology/SndwInstallDevTopology.c

================================================================================ 
Commit: ec5fe72411a91568f0f933507973265c7c71cab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:54 2023 +0530 
-------------------------------------------------------------------------------- 
Address not mapped after enabling xDCI

[Issue Description]
After enabling xDCI support in Setup menu after reset and during boot
Simics sim hangs on an access to unmapped address. Debug has shown that
this is due to the fact that during xDCI init BIOS doesn't clear
assigned memory resources and then the next IP that tries to use same
memory address to enable MMIO access leads to this error.

[Resolution]
Clear MSE bit and BAR assignment after xDCI initialization is done

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb/UsbDeviceControllerInitLib

[Impacted Platform]
LNL

Hsd-es-id: 15012486551
Original commit date: Wed Dec 14 18:50:12 2022 +0100
Original commit hash: 26fa1b02f152b594f46222a046ba3b58b596bdbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: fc7485f8c5d3e4a1e25dad0397ce9e7434a9bf68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:41 2023 +0530 
-------------------------------------------------------------------------------- 
Bug Fix: Retrieve Mac addres from PSS chip

[Issue Description]
PSS base address to be added with pss chip mac offset

[Resolution]
Adding PSS base address to the pss chip mac offset

Package/Module: Features/MacUpdate/GbeFwUpdateInit

[Impacted Platform]
MTL

Hsd-es-id: 15011172467
Original commit date: Wed Jan 4 17:04:14 2023 +0530
Change-Id: I08f5b14e25f9cf772f81f1fa94bdc672ffa70882
Original commit hash: 1ba0d4c9ee8b7e5f8668a38929eb96b4412a8bde

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c

================================================================================ 
Commit: c9425be786e8cde4d1daff2170e1b2bfee7a762d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:38 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Request to add new ACPI HWID for HID Event Filter driver on ARL

[Feature Description]
Adding a new ACPI HWID for the HID event filter on ARL.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 15012538601
Original commit date: Wed Jan 4 17:54:30 2023 +0800
Change-Id: I74d487cb0903919aa92097232bf84d300aa0230c
Original commit hash: fb9cffadeb62ac1a262af1292324454d95fa75cb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidPlatformEventDev.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 4501f5e967cfa73e6a03ccb0c19ede35b90ae178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:34 2023 +0530 
-------------------------------------------------------------------------------- 
[ME] Fix for CSE_SAI not set in ESE POG_RAC CP register

[Issue Description]
BIOS should add CSE_SAI to ESE POG_RAC CP register before
IMR configuration, but currently CSE_SAI bit is not set.

[Resolution]
Added ESE_PBA PID definition and used it instead of CSME17 PID
during ESE POG_RAC CP register programming.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
M/P

Hsd-es-id: 18026273759
Original commit date: Wed Jan 4 11:58:19 2023 +0100
Change-Id: I98e3b819f3fc507698cc86db4c285bc8bf2b50cf
Original commit hash: d3848b94fc5c6390011613c66ed024315e48a254

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEse.c

================================================================================ 
Commit: 92af9764eeb711359bc1f63680bf78b11b958e52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:31 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Thu Jan 12 04:23:43 2023 -0800
Original commit date: Thu Jan 12 04:23:43 2023 -0800
Original commit hash: 2f7451b3f3868cc7183ead8f082b62bae7fc5ebb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: e7aa686db7eeefe5859312322d6dedb051fdfba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:27 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3014_82

Hsd-es-id: N/A
Original commit date: Sat Jan 7 21:21:50 2023 -0800
Original commit hash: 077683941ed09ee1ee0c5e433372e3ee27a2e95b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f928ff437443bf88b53891fdb948c71600e19d2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:23 2023 +0530 
-------------------------------------------------------------------------------- 
[CNV] BIOS to tri-state the I2S/CRF interface per integrated/discrete

[Feature Description]
During Pre MEM GPIO Init,
When Discrete Audio Offload is Enabled,
Program High-Z to the GPP_F_4 (CRF_RESET) and GPP_F_5 (CRF_CLKQ).
When Discrete Audio Offload is Disabled,
Program High-Z on I2S signal GPP_D_15 (I2S2SFRM) and GPP_D_16 (I2S_TX).

Package/Module: GPIO

[Impacted Platform]
MTL

Hsd-es-id: 16018782127
Original commit date: Tue Jan 3 22:37:06 2023 +0530
Change-Id: I1faa1eba465ff438cd95a1da0ce1cf6ef32716f6
Original commit hash: 15e53c4bc479df2e8a2c7a6c440450c249a26bc9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: b00124b7991b590b8d4e38c0baa467c0d5eebc27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][T4_LP5][B0]PC:"0000" blank screen observed while booting to OS

[Issue Description]
PC:"0000" blank screen observed while booting to OS with BIOS 3014_81.

[Resolution]
Revert back MRC Fast boot safe safe setting as disabled.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016472195
Original commit date: Sun Jan 8 09:54:18 2023 +0530
Change-Id: Ifb76573c68dc8a64db6408361386af5c53de4372
Original commit hash: 0472a905bdf9dadb6c2c1afea6c478eada6cc011

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: e4a977541556b72c1761249912ce6916da538690 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:16 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3014_81

Hsd-es-id: N/A
Original commit date: Thu Jan 5 10:22:29 2023 -0800
Original commit hash: d16274692104f7360e198ce73254ee622c8c29be

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 23441bfa657d9bb2b84728c83f053ab5619aa349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:12 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3014_80

Hsd-es-id: N/A
Original commit date: Thu Jan 5 09:45:07 2023 -0800
Original commit hash: 59b4a825dd74c664743f60d79b2c9c2319377b28

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2be337e040070d7cb3267507638861b323df9e55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:09 2023 +0530 
-------------------------------------------------------------------------------- 
MTL BIOS ID update for program branch

[Feature Description]
MTL BIOS ID update override for program branch

Package/Module:BIOSID

[Impacted Platform]
MTL

Hsd-es-id: N/A
Original commit date: Thu Jan 5 20:12:12 2023 +0530
Change-Id: I96b52b75e1d623097f6e2f6c664cac4b669cad91
Original commit hash: 62f4d2e730fe5c5418d8ff0da5ae69b713f8bfb4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b5f1d7b28fd2f083caa3a1e47ad6093744f555ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:06 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3014_00

Hsd-es-id: N/A
Original commit date: Thu Jan 5 05:04:56 2023 -0800
Original commit hash: 139924c50c23da09aed32066e6cd05eb40b02f90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cdaaf5787fc530cb091a1694d5b8fe6af2578030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:54:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL P/M] Observed BSOD and SUT is not booting to OS

[Issue Description]
GBES variable referred in code was not existing in MTL P/M repo.
GBES is a NVS variables outside PC00 scope.
But in code it is referred as _SB.PC00.GBES which was giving
runtime error

[Resolution]
For MTL M/P platform refered GBES without PC00 scope,
as it is outside PC00 scope

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL P/M

Hsd-es-id: 16019329753
Original commit date: Thu Jan 5 16:34:50 2023 +0530
Change-Id: I8dedaa9114464a33040fe1784acd5f840045724e
Original commit hash: e099dd682fc8960141d3562e8bf6c2dcb6545a9b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: ece458eb82e304e0b4d60057066a76a756ecf425 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:50 2023 +0530 
-------------------------------------------------------------------------------- 
Init CpuPowerDelivery at earlier phase-part4

[Feature Description]
BIOS shall move CpuPowerDelivery configuration to pre-MRC phase
- Initialize thermal features at earlier phase
- Remove global variable PpmTmFlag and gCpuPowerDeliveryConfig
Early Phase:
- LNL:PreMem
- Other Products: Earlier than before at PostMem

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012404228
Original commit date: Thu Dec 29 20:04:11 2022 +0800
Change-Id: Ibb67749bf4b601b1961f1423a0190a0c7c960336
Original commit hash: 50acd817d2aa34d645edba63a81abf307d02fe3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c

================================================================================ 
Commit: b03fc31e15b9d5138af655e191cbc20b8cc7125f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:47 2023 +0530 
-------------------------------------------------------------------------------- 
Init CpuPowerDelivery at earlier phase-part3

[Feature Description]
BIOS shall move CpuPowerDelivery configuration to pre-MRC phase
- Initialize Config TDP at earlier phase
- Program Miscellaneous Power Management at earlier phase
- Initialize CPU Ctdp and transfer data to hob at earlier phase
- Use MACRO instead of hardcode
- Prevent duplicate invoking Fru via passing PowerDeliveryConfig
as a parameter
Early Phase:
- LNL:PreMem
- Other Products: Earlier than before at PostMem

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012404228
Original commit date: Thu Dec 29 18:31:19 2022 +0800
Change-Id: I5fbaf9ca5c2921e8707e30a1c6b578058727ed81
Original commit hash: fc245650c497271d69831f5401b5950243725767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/CpuPowerManagementPrivateDataHob.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h

================================================================================ 
Commit: 7364ed44bd0d0bb049606c95f0e935cdc1664c24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:44 2023 +0530 
-------------------------------------------------------------------------------- 
Init CpuPowerDelivery at earlier phase-part2

[Feature Description]
BIOS shall move CpuPowerDelivery configuration to pre-MRC phase
- Separate CpuNvsDataHob into two parts, one for Ctdp variables,
the other one for remain variables

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012404228
Original commit date: Thu Dec 29 14:30:44 2022 +0800
Change-Id: I42754d55b407294971dc739c4134d624f423e10c
Original commit hash: d95d9bb8f0a1d1081b1383d03a3a1e96ae474d3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h

================================================================================ 
Commit: 7d6cf8ea8998fd12377cf4382ae7e5c30c66814e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:40 2023 +0530 
-------------------------------------------------------------------------------- 
Init CpuPowerDelivery at earlier phase-part1

[Feature Description]
BIOS shall move CpuPowerDelivery configuration to pre-MRC phase
- Program RATL at earlier phase
- Configure PL4 Boost at earlier phase
Early Phase:
- LNL:PreMem
- Other Products: Earlier than before at PostMem

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012404228
Original commit date: Wed Dec 28 18:40:56 2022 +0800
Change-Id: I5fbaf9ca5c2921e8707e30a1c6b578058727ed81
Original commit hash: 6dba54d82519ff30a1eb9249cc408bcaf5e8c2f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c

================================================================================ 
Commit: 79c40cfc4e0822fbd2b2e19091eac71e389cfc56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:37 2023 +0530 
-------------------------------------------------------------------------------- 
Init CpuPowerDelivery at earlier phase

[Feature Description]
BIOS shall move CpuPowerDelivery configuration to pre-MRC phase
- Remove global variable gCpuPowerMgmtPrivateDataHob
- Init CpuPowerDelivery at earlier phase
- Init CpuPowerMgmtPrivateDataHob at earlier phase
Early Phase:
- LNL:PreMem
- Other Products: Earlier than before at PostMem

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012404228
Original commit date: Wed Dec 28 15:32:23 2022 +0800
Change-Id: I23f0bb21cc7a3056584abe71cc8650d19fef93f9
Original commit hash: 6ab509f17c79b8a6102ad992e7740707580b83a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerMgmtInit.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 27ee354506bb174b0247482127b54e9ae6662008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:33 2023 +0530 
-------------------------------------------------------------------------------- 
[LNL] Move CpuPowerDeliveryConfig to PreMem

[Feature Description]
BIOS shall move CpuPowerDelivery configuration to pre-MRC phase
- Move CpuPowerDeliveryConfig to PreMem in LNL
- Distinguish products via Fru in order to avoid influence

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012404228
Original commit date: Tue Dec 27 15:06:53 2022 +0800
Change-Id: I729cb1ed863896e0c9c5988e488a8555351fe42f
Original commit hash: 89daeeade0d6fe9e437a2497920ba35261df3b65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementPolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c

================================================================================ 
Commit: 76c75425eb86e48d566879ed03aa249576437c6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:30 2023 +0530 
-------------------------------------------------------------------------------- 
Make Early PM Configuration done independent

[Feature Description]
BIOS shall move CpuPowerDelivery configuration to pre-MRC phase
- Make Early PM Configuration done through mailbox independent

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012404228
Original commit date: Fri Dec 23 09:43:04 2022 +0800
Change-Id: I9befc4afa767e5d203c51ad760c949cc4e0f6fe3
Original commit hash: 35b46b0acbf79b90e732c0d4a594e9905a6ef7f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 42528d9d1ff457a178c769fa855e8bd27b1b8e46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:26 2023 +0530 
-------------------------------------------------------------------------------- 
Replace gCpuPowerMgmtVrConfig with CpuPowerMgmtVrConfig

[Feature Description]
BIOS shall move CpuPowerDelivery configuration to pre-MRC phase
- Replace gCpuPowerMgmtVrConfig with CpuPowerMgmtVrConfig

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012404228
Original commit date: Thu Dec 22 18:15:10 2022 +0800
Change-Id: If83ea73be93e85197ea985d38aeadcf431f174d9
Original commit hash: 701f7ba644ca53b8d8fa43c635725501cfbcae56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h

================================================================================ 
Commit: a9f433ce166261715f83f519ac1bf5e093785ab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:23 2023 +0530 
-------------------------------------------------------------------------------- 
WiFi Product Reset fails to complete when BT ON/OFF Control is enabled

[Issue Description]
GaP WiFi Product Reset fails to complete when BT ON/OFF Control is
enabled

[Resolution]
The value of BRMT (BT Reset Method) variable and RDLY (Reset Delay) was
initially set in BT scope and was accessed from WiFi scope. However the
value of these variables were always seen to be 0 in the Wi-Fi scope.
Hence they had to be moved to a global scope such that the value set in
BT scope would reflect in Wi-Fi scope as well.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019310025
Original commit date: Mon Jan 2 20:48:44 2023 +0530
Change-Id: I15e9bfe8d9dac39ec3620d146e0883f7347e7552
Original commit hash: 14955372ced2e9feff8c207a09f2ed0e1c1bb43d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 76ce335978b8d70a123f228bb97db4fc3a3f0c3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] WWAN _DSW WakeEnable change

[Feature Description]
To fix the unexpected modem D3/L3 transition in connected standby 5G:
1. Set WKEN to 0 at the end of _OFF instead of setting WKEN to 0 in _DSW
2. Remove MOL3, FLGF, FLGW and FLGN flags.
3. Replace FLGN with WOFF in 4G _ON and PON methods.
4. Replace FLGF and FLGW with WKEN in 4G _OFF method.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22014271733
Original commit date: Wed Jan 4 17:50:16 2023 +0800
Change-Id: I65f6adec6816487e4cbc408906f7af0ee7217227
Original commit hash: 3164e3deb297d2a68631407d5157882341de3b26

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl

================================================================================ 
Commit: 8b027b11e4a07c7d30234e7e700006aebe13477a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:10 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Enlarge TempRam and PeiStack size"

[Issue Description]
MTL Hang Observed in Fsp bios boot flow using API debug bios

[Resolution]
This reverts commit 9eb1c1f5a2979409f97b1ac8eff23eec4143f88b

Package/Module: MeteorLakeBoardPkg, MeteorLakeFspPkg

[Impacted Platform]
MTL all

Hsd-es-id: 16019263186
Original commit date: Wed Jan 4 16:35:47 2023 +0800
Change-Id: I2322a072c985457057d0cf2e31c11763adbbd09d
Original commit hash: e769466451cc30eecba29e825af25786c7c1a726

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 70f52ec73e94ac62ebd6f7f991c73794cf9a5c3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:53:07 2023 +0530 
-------------------------------------------------------------------------------- 
Fix Backup/Restore Extended BIOS pop-out on unsupported BIOS

[Issue Description]
- BIOS resiliency would try to backup/restore the BIOS for extended
region no matter it is supported or not.
- This would cause the UI output the error message.

[Resolution]
- Add the FixedPcd (PcdBiosExtenedRegionEnable) within CapsuleFeaturePkg
- PCD manage the capsule update support on extended BIOS
- Default value of this PCD should be disabled
- Initial the PCD value within BoardPkgPcdInit.dsc
- Mark the extended related code under macro define

Package/Module: CapsuleFeaturePkg/BiosResiliencyDxe,
CapsuleFeaturePkg/Include,
CapsuleFeaturePkg/BiosUpdateHelpersLib,
CapsuleFeaturePkg/SeamlessRecoverySupportLib

[Impacted Platform]
ALL

Hsd-es-id: 16019307977
Original commit date: Tue Jan 3 16:25:53 2023 +0800
Change-Id: Iad4b30738563831e525652cd4cfec8fc173adc88
Original commit hash: e3e4e3b39ddf99eaad9901838e43db11be189fcc

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/BiosResiliencyDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/BiosResiliencyDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/Include/PostMemory.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 115106a43007bbd72269f6d9ebe4724f64e255eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:52:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] SUT assert at PC 004F with FSP API debug BIOS boot flow

[Issue Description]
SUT hang at PC 004F with FSP API BIOS boot flow
AllocatePages failed as No 0x1400 Pages is available.

[Resolution]
Increase PcdPeiMinMemSize to 64 MB (Total 64MB (Current 56 + 8 MB))
to allocate page table with FSP API BIOS boot flow.

Package/Module:PeiSaPolicyUpdatePreMem

[Impacted Platform]
MTL

Hsd-es-id: 16019263186
Original commit date: Thu Jan 5 12:58:25 2023 +0530
Change-Id: I98171a05d4964eaf348ec2849541b60a1870085b
Original commit hash: aee29bd3c19068b43dc5ffaa4fbdda19fe329bcf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: ec8cf77cdf827a768e6c5abc18af1c7795aac0f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:52:45 2023 +0530 
-------------------------------------------------------------------------------- 
Enhance delay for graphic T12 timing requirement.

[Feature Description]
Enhanced delay for graphic T12 timing requirement.

Package/Module: Graphics

[Impacted Platform]
MTL

Hsd-es-id: 16019223812
Original commit date: Tue Dec 27 20:23:03 2022 +0530
Change-Id: I0aabdec7c5fedbc8d294109ec26446b13c0a7b1f
Original commit hash: 8ddb7b23d344707794b50ef8c9bb54e8d077e5ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 17cdb2f856c4419a7ddbfc281969e96088681089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:52:42 2023 +0530 
-------------------------------------------------------------------------------- 
[LNL] Remove BRDS/AOLD/ECKV/GPC method from SystemScope ACPI log

[Issue Description]
BRDS/AOLD/ECKV/GPC need to be removed from ACPI log

[Resolution]
Add PCD to restrict asl only valid when ACPI table is used
and move AOLD in CnviCommon.asl code to MTL's CNVi code.

Package/Module:
CnvFeaturePkg, ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 15012491963
Original commit date: Wed Jan 4 16:04:04 2023 +0800
Change-Id: I11c706a30ddacf010339dad59ec81e718f052b67
Original commit hash: 871fcb8717732aff8fc0c3fbd8808174a62d8e24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchCnvi.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocCnvi.asl
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviAudio.asl
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviCommon.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/UartBt.asl

================================================================================ 
Commit: 704387ce2d635da1d84187e1724a1a8d69af91db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:52:38 2023 +0530 
-------------------------------------------------------------------------------- 
Enable VTd Abort DMA mode on MTL-S

[Issue Description]
VTd Abort DMA mode is disabled on MTL-S

[Resolution]
Do not clear PCD PcdVTdSupportAbortDmaMode for MTL-S

Package/Module: MeteorLakePlatSamplePkg/PlatformVTdSamplePei

[Impacted Platform]
S

Hsd-es-id: 15012588627
Original commit date: Thu Jan 5 10:13:57 2023 +0800
Change-Id: I15f7ba2c7a00b95b6e135b440e223ea862b186a0
Original commit hash: 0be0318983ca02243356666e921bcbe964abcdbd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.c

================================================================================ 
Commit: 7f05dda8c1aa24ba335cc6b80b5a1d658c97f56a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:52:32 2023 +0530 
-------------------------------------------------------------------------------- 
PTM Response from Controller doesn't have timing information

[Issue Description]
BIOS programming of PTMECFG.IOSFMADP is done incorrectly.

[Resolution]
BWG default value should be 0x2

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15012578663
Original commit date: Tue Jan 3 09:23:49 2023 +0530
Change-Id: Icb5e635edd67cab664ef390d8b4e2e912f631202
Original commit hash: ebd871325505d748a54f9b052cb9b59ebc79c675

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c

================================================================================ 
Commit: dcee34fe84f79c363b0436d4603506fdc4a8c015 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:52:29 2023 +0530 
-------------------------------------------------------------------------------- 
L0s bug fix enabling

[Issue Description]
To enable the L0s bug fix,
we need to set the offset 0xC84 AECR2G3[30:8] to 0x2

[Resolution]
Set AECR2G3[30:8] to 0x2

Package/Module:
PCIe

[Impacted Platform]
MTL

Hsd-es-id: 16019193107
Original commit date: Wed Nov 23 12:33:10 2022 +0530
Change-Id: Iaf7d58cd8ca9e55b9c83df984656ec4920124b08
Original commit hash: 6133d3cc784c38c02ad2fe816e7655d7a3a74a70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: a9d6244b43836d435abb62f6473a686925681318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:52:16 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3013_02

Hsd-es-id: N/A
Original commit date: Wed Jan 4 20:31:12 2023 -0800
Original commit hash: 0fcb16918b4a8c2f4acdcb5c3344213f5148c258

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2724770b1fd1b35230c226bac7e69c8ee6a3ef72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:52:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Request to update SAGV WP and Mc Safe Mode settings
for B0 BIOS

[Issue Description]
During PO, Changed below setting for B0 BIOS,
EnableCrashLog=0
ThreeStrikeCounter=0
PlatformDebugOption=4

[Resolution]
Removed above mentioned safe setting for B0 BIOS

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019324906
Original commit date: Wed Jan 4 16:00:16 2023 +0530
Change-Id: I224ef5868b27aef4341239686246acd2730ada68
Original commit hash: 65a266c9bfac6769b146452e567b0712cd45f6e0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 6355b3e5b04b760895080349d5daac511ad42a6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:52:06 2023 +0530 
-------------------------------------------------------------------------------- 
Support normal BIOS boot in the emulation system Part 2

[Feature Description]
Support normal BIOS boot in the emulation system

Package/Module:
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
ALL

Hsd-es-id: 15012489676
Original commit date: Thu Dec 15 21:11:57 2022 +0800
Change-Id: Ifcbe36c9912222c6817ccc6299ad75f0dc9c327b
Original commit hash: 495029a1b08ad4161c3d718a0b4b69f6d1d07170

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPreMem.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c

================================================================================ 
Commit: 5dd239858efd764a893389f88bc344b85ccf2d11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:51:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL_S][A0][PM] L6E interrupt storm seen on Hibernate entry

[Issue Description]
L6E Interrupt Storm seen on Hibernate entry.

[Resolution]
Removed _L6E ACPI method.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14018258884
Original commit date: Thu Dec 22 15:06:03 2022 -0800
Change-Id: I569d4785aea5c655bd2fe791dff2ce268130ffae
Original commit hash: 788cf1ac185c7dc2603aa9537e106b01cfca900d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl

================================================================================ 
Commit: f6c6926faa8021360329b3392b53344e8cf6c9c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:51:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S PO]NVMe connected to PCIe expansion slot via AIC is not in D3hot

[Issue Description]
RTD3Hot not working for PCIe expansion slot when NVME is connected
via AIC

[Resolution]
Added Storage ACPI hook to PCIe bridge.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019212230
Original commit date: Wed Dec 21 13:35:54 2022 -0800
Change-Id: I4000417e01d7327fa82d82569827f4534fa97239
Original commit hash: faa1e7994df464c9fcf1a27df698040b8452ed2b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 92235616a920a0c2616835b7d09bb6f8ff416907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:51:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL_S][A0][PM] PEP Constraint are not exposed for PC02.GLAN

[Issue Description]
PEP Constraint PCH GLAN is not getting exposed in BIOS

[Resolution]
Added missing PCH GLAN pep Constraint

Package/Module:MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14018258952
Original commit date: Thu Dec 29 17:33:58 2022 -0800
Change-Id: I83780b38325689f2ecadbbee6c5a0b7886631113
Original commit hash: b487901d28a98bdb4ca5c8a6ec85976c2ca2f8d9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlMRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPDDR5dTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPRvpRtd3Ddr5Bom2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 413994e466119a1fa13cbb40a8bbc21da3693b4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:51:46 2023 +0530 
-------------------------------------------------------------------------------- 
Add new fabid support for MTL-P PPV DDR5 SBS RVP board

[Feature Description]
Add new fabid01 to PPV Skuid

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 16018455018
Original commit date: Wed Jan 4 11:29:23 2023 -0800
Change-Id: I662398ddb257af49fabdef2de4152cbb106f7cb8
Original commit hash: 4da319e74a61bbbc6fcc8bcc4c71cc5a9a72de7a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: ab71a74fa6514c928a3dab76bda5ef560ba5b6e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:51:37 2023 +0530 
-------------------------------------------------------------------------------- 
Board support for MTL S with SODIMM 2DPC RVP board

[Feature Description]
Board support for MTL S with SODIMM 2DPC RVP board

Package/Module:
Board pkg

[Impacted Platform]
S

Hsd-es-id: 15012525276
Original commit date: Tue Dec 13 15:04:08 2022 -0800
Change-Id: I851147bd1f1beaa95b03a0599edd695c54540c56
Original commit hash: a8458eb3093b680ae054c93b7f3a198ee626acf5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 28b4d8203ce6b39cc7e2614a561bc6af661f7232 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:51:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] - Add support for SATA ZPODD

[Feature Description]
Add SATA ZPODD support

Package/Module:ClientOneSiliconPkg, MeteorLakeBoardPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14018330117
Original commit date: Thu Dec 15 13:15:03 2022 -0800
Change-Id: Ib57065ffb6fbe651920e5352df1b5330b51cbe15
Original commit hash: d96e6eee36a26cf7e00f4ef4e323dd52b8781a4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ZpoddDsmNative.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: fc5eb2e1d43740fe013f6f598194fed6e06d6934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:51:05 2023 +0530 
-------------------------------------------------------------------------------- 
GetPadAndSmiRegs application in MTL PCH

[Feature Description]
Because MTL cloned SMM folder it's possible
(and should be done)to use GPIOV2 Protocol. This change
is a GpioGetPadAndSmiRegs => GetPadAndSmiRegs function
change in registration/unregistration of PCH SMIs.

Package/Module:
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm

[Impacted Platform]
MTL

Hsd-es-id: 18025072950
Original commit date: Wed Nov 23 16:58:30 2022 +0100
Original commit hash: d4ff8d8c0dec054f3c1034b31af82ceb712839ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmiDispatcher.inf
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmGpi.c

================================================================================ 
Commit: 128f9114f36bd1b2bdfb036acd27943941a14bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:51:02 2023 +0530 
-------------------------------------------------------------------------------- 
GetPadAndSmiRegs function addition

[Feature Description]
Function GetSmiGpiNum() rename to GetGpiSmiNumFromPad().
Function GetPadAndSmiRegs was previously used in GPIOV1 library
to register/unregister SMIs. This change is a refactor of that
function, which uses GPIOV2 protocol and is a preparation for
later SMI code change. GetPadFromGpiNum function has been made
to obtain GPIOV2_PAD from GpiNum (based on GetSmiGpiNum).
Currently SMM code is generic and GPIOV2 protocol is based on
dedicated HID, UID numbers different for each platform.

Package/Module:
ClientOneSiliconPkg/Include/GpioV2Services

[Impacted Platform]
ALL

Hsd-es-id: 18025072950
Original commit date: Tue Nov 8 16:46:03 2022 +0100
Original commit hash: 936a933516199da36c68c14f45fd0f3b0e1ae18c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
MeteorLakeBoardPkg/Include/Library/GpioV2WrapperLib.h
MeteorLakeBoardPkg/Library/PeiDxeGpioV2WrapperLib/PeiDxeGpioV2WrapperLib.c
MeteorLakeBoardPkg/Library/SmmGpioV2WrapperLib/SmmGpioV2WrapperLib.c

================================================================================ 
Commit: 999345ee96c5b192fb6d33056e8a98b5aeee6489 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:50:58 2023 +0530 
-------------------------------------------------------------------------------- 
GetSmiGpiNum fix

[Feature Description]
Before this change Gpi Smi number was calculated incorrectly -
- loops ommits last community.
For example for input GPIOV2_PAD, which correspond to Com0, Grp2
function would return GpiNum equal PadIndex, without going into loops.

Package/Module:
GpioV2ServicesCommonLib

[Impacted Platform]
ALL

Hsd-es-id: 18025072950
Original commit date: Mon Dec 19 11:25:50 2022 +0100
Original commit hash: 26283235b3ec1bf09cde4c87110139703c256dda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 2a8ce9e82454af4e3f31c4a1e650b24cc6cdd506 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:50:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] VCCSA slew rate option is no longer supported in BIOS

[Issue Description]
VCCSA slew rate option is no longer supported in BIOS.

[Resolution]
Remove VCCSA slew rate option in BIOS, since VCCSA slew rate option in
all the platforms from CML was removed.

Package/Module:
ClientOneSiliconPkg, LunarLakePlatSamplePkg, MeteorLakePlatSamplePkg

[Impacted Platform]
LNL, MTL, PNL

Hsd-es-id: 15012452204
Original commit date: Tue Dec 13 23:07:21 2022 +0800
Change-Id: I96668a9198e6fee9be749057c8313a821c9c03d8
Original commit hash: aa2ef934d31647a477c94631be56d72c582c7356

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 5f0d997fa44ad93de129b1765db5798905470ec4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:50:42 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3013_01

Hsd-es-id: N/A
Original commit date: Wed Jan 4 04:45:15 2023 -0800
Original commit hash: 719af469baf94a51a102deabf167d6b384e26775

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e0c4ec05b2ba5ada256a2d9c569075d14cf40144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:50:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][P680]: Disabling Processor Thermal Device doesn't reflect in DM

[Issue Description]
After disabling Processor Thermal Device in Bios Page,
Intel(R) Innovation Platform Framework Processor Participant is
enumerating under System Device in Device manager

[Resolution]
Updated the Policy Update logic to disable the device when the Thermal
Device is disabled in BIOS Page.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019300499
Original commit date: Tue Jan 3 19:16:24 2023 +0530
Change-Id: Ia5a18116b2d60c0da1dea4d570a3a1e8dff86681
Original commit hash: 9e83f0605c58d3e7ccfa6c2ac0958842731e38fa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 1b96ea4bf713baf798df47b681daebdd4a3a7b86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:50:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Request to update SAGV WP and Mc Safe Mode settings
for B0 BIOS

[Issue Description]
During PO, Disabled MRC Fast boot Safe setting for B0 BIOS.

[Resolution]
Removed MRC Fast boot safe safe setting.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019324035
Original commit date: Wed Jan 4 15:39:27 2023 +0530
Change-Id: I3ba789089ea01f1ef2fabb151412c7360eda899b
Original commit hash: 1a1f02eed809eef6b8891249ff2d9596469404b0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 340d0644ad3f2b41fb1af709fa7c1a5be5487d75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:50:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL OpenBoard BIOS] Disbaling PcdVmdEnable in MTL OpenBoard BIOS

[Issue Description]
Facing DXE_ASSERT! during Initialize VMD Nvs Area Operation region

[Resolution]
- Set gSiPkgTokenSpaceGuid.PcdVmdEnable to FALSE in MTL OpenBoard BIOS
- Adding DxeVmdInitFruLibNull Library

Package/Module: ClientOneSiliconPkg, MeteorLakeOpenBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018905489
Original commit date: Tue Dec 20 15:30:01 2022 +0530
Change-Id: I60c157c169d9ac4941d09b72b519ea7d91515b77
Original commit hash: b4edf588e4c4ceb8bbb9a2fbce7369d6912dac06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLibNull.c
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLibNull.inf
MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc

================================================================================ 
Commit: 5abfc05bb9514be2dde1cf9a261b8e2aa70f5e54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:50:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL OpenBoard BIOS] SUT is not booting and hang at PC 0055

[Issue Description]
Observed hang at PC 0055 during booting due to invalid CPU max number
of logical processors enabled.

[Resolution]
Setting below PCD value correctly.
-PcdCpuMaxLogicalProcessorNumber

Package/Module: MeteorLakeOpenBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018905489
Original commit date: Tue Dec 20 12:00:23 2022 +0530
Change-Id: I21982a5174a8e10e8adfee45779dee6dcde3cafc
Original commit hash: 2bf19b0ced2c4b24189bfae938cffd5cc8302683

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c

================================================================================ 
Commit: 787319d24dedead0cde825880c64799c0c08472a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:50:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL OpenBoard BIOS] Creating FSP_INFO_HOB in MTL OpenBoardPkg BIOS

[Issue Description]
Facing ASSERT [FspDebugServicePei] FSP_INFO_HOB is not found in
FSP DISPATCH MODE!!

[Resolution]
- Creating FSP_INFO_HOB in MTL OpenBoardPkg BIOS

Package/Module: MeteorLakeOpenBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018905489
Original commit date: Mon Jan 2 20:50:21 2023 +0530
Change-Id: Ib884defc909ee156b18d16d0ce6309389544d39d
Original commit hash: d1270acebf71de58121db1ba7f0757040f6d7911

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiInitPreMemLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 9085ed33793ee5af7951ec72603d10c77d0eb55e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:50:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL OpenBoard BIOS] SUT is not booting with MTL OpenBoardPkg BIOS

[Issue Description]
FSP-T UPD header revision of FSPT_UPD_CORE_DATA used in
MinPlatformPkg\FspWrapper\Library\SecFspWrapperPlatformSecLib\
SecRamInitData.c is too old and it results in failing to update
PCIe base address in SecHostBridgeInit.

[Resolution]
- Added SecFspWrapperPlatformSecLib in MTL OpenBoardPkg

Package/Module: MeteorLakeOpenBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018905489
Original commit date: Mon Jan 2 19:23:14 2023 +0530
Change-Id: I2acbf85e42e57f86021ea82420f9667ec2de3fed
Original commit hash: c0ad6a276a0329edd817b0a5961609b033eb8da3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FsptCoreUpd.h
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/Fsp.h
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/PeiCoreEntry.nasm
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.nasm
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/Stack.nasm
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/PlatformInit.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecGetPerformance.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecPlatformInformation.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc

================================================================================ 
Commit: 076ca100621f4f6ac9b79d0e49db1d30c3cee6f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:50:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Setup defaults do not match silicon reference code defaults

[Feature Description]
Adding MTL specific policies into Policy default check for PCH DT

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019019778
Original commit date: Thu Dec 1 18:00:11 2022 +0530
Change-Id: I7791dd067e85414c49be8f20c6be61d3790ee238
Original commit hash: da6c5edee1af331c678d4d1385c02a3a2e742e7a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: d07549c4521247db2b96eaba5101304c546a2d81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:50:00 2023 +0530 
-------------------------------------------------------------------------------- 
HID WoV LED Slave Device not Getting Recognized in MTL M.

[Issue Description]
Slave address was not getting recognized.

[Resolution]
Resolved with slave address addition.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-M

Hsd-es-id: 15012539729
Original commit date: Tue Jan 3 10:18:47 2023 +0530
Change-Id: Ia540c97c175342cc127add0381a98b3fcf699e24
Original commit hash: f949af1e2dc5eab84970daf113184a69c0639e6a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc

================================================================================ 
Commit: 82905ccdf6240bd18dd51dc6fa2dfdcd54c87a95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:49:57 2023 +0530 
-------------------------------------------------------------------------------- 
[LNL] Change BluetoothSar Setup Knob variable to Manual input
from Drop down

[Issue Description]
Change BluetoothSar Setup Knob variable to Manual input
from Drop down

[Resolution]
Changed BluetoothSar Setup Knob variable to Manual input

Package/Module: Features/Connectivity

[Impacted Platform]
LNL

Hsd-es-id: 15012555716
Original commit date: Mon Dec 26 14:21:23 2022 +0800
Change-Id: Ia0df030a69623138e8440db4346d39e52082f072
Original commit hash: 4cd670c2b2588bfd3c058c873018736e8631d3dc

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuVfr.vfr

================================================================================ 
Commit: 720ae4e3412a05c0c3850cbb446568640f282b9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:49:41 2023 +0530 
-------------------------------------------------------------------------------- 
Add support for new Pad Ownership register rev.

[Feature Description]
In older revision of PAD_OWN Register Pad Ownership field
was Two bits wide and one PAD_OWN register used to host at
least Four GPIOs. With Rev1 of PAD_OWN register each GPIO
Pad has a separate PAD_OWN register and Pad Ownership field
is Three bits wide with other bits reserved.

Package/Module: ClientOneSiliconPkg/Fru/ and
ClientOneSiliconPkg/IpBlock/GpioV2

[Impacted Platform]
P

Hsd-es-id: 16018557315
Original commit date: Wed Dec 21 16:06:07 2022 +0530
Change-Id: I2ef2a6048d7d8d311cd6554bebe19cf77b85822d
Original commit hash: bd59917edf28c066a4edbcf7ec549e2a12b067e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Include/GpioV2Pad.h
ClientOneSiliconPkg/IncludePrivate/GpioV2ControllerInterface.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 1f2ec4e80bc90c3c3b57dea6cd54a8ab2dff0a15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:49:38 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3013_00

Hsd-es-id: N/A
Original commit date: Wed Jan 4 04:31:17 2023 +0000
Original commit hash: 984463ac0c44bf02bb888ef6b41b45b22879b5b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 402d2182de8f1e1b6c26ee65d2a3d56c526effe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:48:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][HSTI] New TCSS Lock bits tests

[Feature Description]
New TCSS Lock bits tests have been implemented
in HSTI tnterface to align with MTL FAS.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22016446779
Original commit date: Tue Jan 3 03:54:36 2023 -0800
Change-Id: I9d95b1beb3633f343b093126e4b0639479ec6fd0
Original commit hash: 73b5ba9b28f3a41c38de800e89fdfef8e734ab1a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 4668ed104c36446562d58cfcbe8c5fbd70be6385 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:48:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][A0] Fix SoC DPDMI pipe registers programming.

[Issue Description]
Fix SoC DPDMI pipe registers and PHYPG Reg programming.

[Resolution]
Fix SoC DPDMI pipe registers and PHYPG Reg programming.

Package/Module:
IpBlock\Dmi

[Impacted Platform]
MTLS

Hsd-es-id: 15012519680, 15012519672
Original commit date: Tue Dec 27 22:17:35 2022 +0530
Change-Id: Ia01d439f35b4be27563a7dfba80e0d041a95b75e
Original commit hash: 30d23403da454e043431d64ee4db694a373ec10d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: ddf0f502929506c6337517c3d54b6d80885d10aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:48:39 2023 +0530 
-------------------------------------------------------------------------------- 
Rename DMI UPDs in partial headers list

[Issue Description]
Few DMI UPDs are renamed in DSC file because of that partial header
generation is failing.

[Resolution]
Rename DMI UPDs in partial headers List to fix partial header generation

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019005769
Original commit date: Tue Dec 13 17:43:21 2022 +0530
Change-Id: Ib51d19d3bd049eb6510cf4ff3c91d177e9ef7ce2
Original commit hash: d7f7cee89aa6f6755c9e20a6c99956907d0157d6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: b2e2905a0603460c5334ac7a9138f23b5db16880 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:48:29 2023 +0530 
-------------------------------------------------------------------------------- 
MTL: Remove IGD RMRR from DMAR ACPI table

[Feature Description]
From MTL IGPU doesn't need RMRR for stolen memory any longer. BIOS FW
should stop publishing RMRR for IGD as a part of DMAR ACPI table.

1. Removed a definition of RMRR from DmarTable defined in DmarVer2.aslc.
2. Removed a code in DxeVtdInitLibVer2 responsible for updating RMRR
entry during boot.

Package/Module:
C1S/DmarVer2
C1S/DxeVtdInitLibVer2

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18026065602
Original commit date: Tue Dec 6 11:26:48 2022 +0100
Original commit hash: ce4c64995c4018c2c856e4505fb100ac5bdc1845

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c

================================================================================ 
Commit: 7bc45f8d6dda54d04e01c09ebd61b3cf4fb89799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:48:20 2023 +0530 
-------------------------------------------------------------------------------- 
Unifying AMT support between client and server

[Feature Description]
AMT Support for server is outdated when compared to client code.
Unused functions were removed.
The two implementations were aligned.

Package/Module:
ServerPlatformPkg/PlatformBootManagerLib

[Impacted Platform]
ALL

Hsd-es-id: 18024332103
Original commit date: Tue Oct 25 14:54:49 2022 -0700
Change-Id: I8440c72eca6fe0761d5e537e0c673e53a31079f8
Original commit hash: 65f7f631a2041e934d5a7bd002351aa28929db45

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: c3429be7215be98c25deca331e6e15ec9a53f125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:48:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Intel(R) Arc(TM) Graphics YB in Device Manager

[Issue Description]
Intel(R) Arc(TM) Graphics Yellow Bang is observed in Device Manager
with BIOS 2536_00 .
S0ix is not hitting.

[Resolution]
Programmed the GT MMIO PAVPC Mirror register at the end of PavpInit

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019306704
Original commit date: Mon Jan 2 18:02:53 2023 +0530
Change-Id: Iad2def286bc0596f6aa75d85312ae0b4c42de84c
Original commit hash: 80cdcac2d0136b043d6463d2db5ab2ccb116cdc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c

================================================================================ 
Commit: 72ef0de9659da3a3a3874fdfdf86c9383343398e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:47:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][B0][A6] Randomly Gfx driver disappeared in Device Manager

[Issue Description]
Randomly Gfx driver disappeared in Device Manager

[Resolution]
Added missing _DSD method for setting Fundamental
DeviceResetTriggeredOnD3ToD0 for RootPort

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL-P, MTL-M, MTL-S

Hsd-es-id: 22016337899
Original commit date: Thu Dec 29 18:42:18 2022 -0800
Change-Id: Ic824170e55f2df8fa10d26aeb9e811ef83f555c6
Original commit hash: 04edfbb797596e5ea3719cd24933a33d22493429

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PcieCommon.asl

================================================================================ 
Commit: 529d5c97a8868a48a34f938d1160af2dd7f7f699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:47:42 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3012_00

Hsd-es-id: N/A
Original commit date: Tue Jan 3 04:31:23 2023 +0000
Original commit hash: 51786e4da4c7cd3e7fc28f422ed4491a8b5275cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e403a0a869cdca48c6983047e76b65cf4f6459b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:47:24 2023 +0530 
-------------------------------------------------------------------------------- 
Replace Manufacturing Mode with SPI
Protection Mode in PHAT

[Issue Description]
According to CSME Spec 18.0, the definition
of HFSTS1 bit 4 is changed.

Manufacturing Mode is replaced by SPI
Protection Mode.

[Resolution]
To align with CSME Spec, it should replace
Manufacturing Mode with SPI Protection Mode in
PHAT.

The revision of CSME health data structure
is changed to 0x02.

Package/Module:
CsmeHealthDxe/CsmeHealthDxe.c

[Impacted Platform]
MTL
ARL

Hsd-es-id: 16017939037
Original commit date: Tue Dec 20 14:43:12 2022 +0800
Change-Id: I4459458fe0c93b60f24fa1d9e6c4cf1fb7408234
Original commit hash: 044058590454e69c6ae81131f96eecfb8be8b527

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.c
MeteorLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.h
MeteorLakePlatSamplePkg/Telemetry/Include/Protocol/TelemetryAdapterInformation.h

================================================================================ 
Commit: 43227405f0780ad91c2216435c7bc5b7a5def803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:47:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Write-0 Disabling for WiFi Interference

[Feature Description]
Write-0 Disabling for WiFi Interference

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019122465
Original commit date: Thu Dec 29 17:16:34 2022 +0530
Change-Id: I1c89f7667708ad64a2e9fcb2b771f39d9bf562e7
Original commit hash: 98fad01512fd757ebbb1470748a9390ba8457d22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: b405c7ae1be13770ee4262a209e57f34aa90e57f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:46:58 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3011_00

Hsd-es-id: N/A
Original commit date: Mon Jan 2 04:31:10 2023 +0000
Original commit hash: bfa9e79e819b37679129e72f5f6ae3ea435ba010

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c6b19bd034afd019c4a6e20fc880a74258330c2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:46:46 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2536_00

Hsd-es-id: N/A
Original commit date: Sat Dec 31 20:30:57 2022 -0800
Original commit hash: 750f72761ce2881f620b6bd556cb4a3f025cd969

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9f01be27f7b9bbe12bd2dcb29e2c6da1b3f2160f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:46:34 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2535_00

Hsd-es-id: N/A
Original commit date: Fri Dec 30 20:30:57 2022 -0800
Original commit hash: 70e9d04013e1e941a72237ccae2baf7bf798b0fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 871c5ff30af6f0220ca9025ed3c2b0649ef3ddd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:46:21 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Memory Diagnostic Test for TSEG Region

[Feature Description]
Increasing Memory Diagnostic Test coverage for TSEG Region
in case of Failure as requested by Customer.

Package/Module: ClientOneSiliconPkg, MeteorLakePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012305749
Original commit date: Tue Dec 27 19:46:07 2022 +0530
Change-Id: Ia20d42aa2c59771036c423b6fecd570d270798d9
Original commit hash: a51c4ae06002e0805ab464c6e0edaa5d6ce67a4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Features/CmosFeaturePkg/Include/CmosMap.h
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Features/MemoryDiagnosticTest/Include/TishDataHob.h
MeteorLakeBoardPkg/Features/MemoryDiagnosticTest/PeiMemoryDiagnosticTest/PeiMemoryDiagnosticTest.c
MeteorLakeBoardPkg/Features/MemoryDiagnosticTest/PeiMemoryDiagnosticTest/PeiMemoryDiagnosticTest.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 3ab9955ff9ecf668528ab0b0bae80629788abd88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:46:12 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS does not programming Max LTR Value for PCIe Endpoints

[Issue Description]
The BIOS does not assign correct PCIe endpoint Max LTR value.
Max LTR Value recommendation 0x100f100f

[Resolution]
Changed Max LTR Value as per recommendation

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 14018278587
Original commit date: Thu Dec 29 13:46:51 2022 +0530
Change-Id: I094040b5e5bb904ab3e81b445f8f4837c6fd9065
Original commit hash: 45fdd522ab2b0ac92fba1d5fc6a9bcf4bba7e33a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c

================================================================================ 
Commit: a3c8c78adc65d7c1940b0d95b29356fda8b30543 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:44:52 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2534_00

Hsd-es-id: N/A
Original commit date: Thu Dec 29 20:30:57 2022 -0800
Original commit hash: cd282ebca860284a15f88ba486ff03259bf36ff9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5a5fc2fa8eac306a5cd07b73f7c69abf695590e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:44:46 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS Settings Update for GCS Platform

[Issue Description]
A few setup menu settings default are incorrect

[Resolution]
Update the setup menu settings for B0

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P GCS

Hsd-es-id: 15012561912
Original commit date: Tue Dec 27 17:20:44 2022 +0800
Change-Id: Id8c2549b16d774b5e353f21ce9a196f5af74d2df
Original commit hash: 10e5057781f43ac535bf65f4a05fa308d3a7a7d3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: e1cd01bbe19c988b43831fae404af73066a7fe76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:44:28 2023 +0530 
-------------------------------------------------------------------------------- 
Refactor UEFI Variable Protection code into Intel/Features folder

[Feature Description]
Refactor Variable Protection feature code and place it in the
Intel/Features/ folder. The feature was made more specific
to Intel platforms. The feature only supports AES-256 encryption.
The feature supports only 2 RPMC counters. The SALT for key
generation is now random and obtained from CSME. The code
flow behavior now matches the legacy Variable driver.

Package/Module: ProtectedVariableFeaturePkg,
ProtectedVariablePkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 14018255200
Original commit date: Wed Dec 21 14:36:52 2022 -0800
Change-Id: I414dd26d0dbd435e296f7cd993505cd57d7af8f8
Original commit hash: 5e479ff87627718fa395b97a3a83c98215a2cd28

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/ProtectedVariableFeaturePkg/Include/KeyService.h
Features/Security/ProtectedVariableFeaturePkg/Include/Ppi/KeyServicePpi.h
Features/Security/ProtectedVariableFeaturePkg/Include/ProtectedVariableFeature.dsc
Features/Security/ProtectedVariableFeaturePkg/Include/ProtectedVariableFeaturePreMem.fdf
Features/Security/ProtectedVariableFeaturePkg/KeyService/Pei/KeyServicePei.c
Features/Security/ProtectedVariableFeaturePkg/KeyService/Pei/KeyServicePei.inf
Features/Security/ProtectedVariableFeaturePkg/Library/PeiProtectedVariableKeyLib/PeiProtectedVariableKeyLib.c
Features/Security/ProtectedVariableFeaturePkg/Library/PeiProtectedVariableKeyLib/PeiProtectedVariableKeyLib.inf
Features/Security/ProtectedVariableFeaturePkg/Library/PeiRpmcLib/PeiRpmcLib.c
Features/Security/ProtectedVariableFeaturePkg/Library/PeiRpmcLib/PeiRpmcLib.inf
Features/Security/ProtectedVariableFeaturePkg/Library/SmmRpmcLib/SmmRpmcLib.c
Features/Security/ProtectedVariableFeaturePkg/Library/SmmRpmcLib/SmmRpmcLib.inf
Features/Security/ProtectedVariableFeaturePkg/ProtectedVariableFeaturePkg.dec
Features/Security/ProtectedVariableFeaturePkg/ProtectedVariableFeaturePkg.dsc
Features/Security/ProtectedVariableFeaturePkg/ProtectedVariableRecovery/Pei/PeiProtectedVariableRecovery.c
Features/Security/ProtectedVariableFeaturePkg/ProtectedVariableRecovery/Pei/PeiProtectedVariableRecovery.inf
Features/Security/ProtectedVariableFeaturePkg/Readme.md
Features/Security/ProtectedVariablePkg/Include/Library/ProtectedVariableKeyLib.h
Features/Security/ProtectedVariablePkg/Include/Library/ProtectedVariableRpmcLib.h
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableKeyLibNull/ProtectedVariableKeyLibNull.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableKeyLibNull/ProtectedVariableKeyLibNull.inf
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/DxeRuntimeProtectedVariable.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/DxeRuntimeProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/PeiProtectedVariable.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/PeiProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableCommon.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableEncryption.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableEncryption.h
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableInternal.h
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableSmmDxeCommon.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/SmmProtectedVariable.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/SmmProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableRpmcLibNull/ProtectedVariableRpmcLibNull.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableRpmcLibNull/ProtectedVariableRpmcLibNull.inf
Features/Security/ProtectedVariablePkg/PrivateInclude/Library/ProtectedVariableLib.h
Features/Security/ProtectedVariablePkg/ProtectedVariablePkg.dec
Features/Security/ProtectedVariablePkg/ProtectedVariablePkg.dsc
Features/Security/ProtectedVariablePkg/ProtectedVariablePkg.uni
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/Pei/PeiVariable.uni
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/Pei/PeiVariableExtra.uni
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/Pei/Variable.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/Pei/Variable.h
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/Pei/VariableParsing.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/Pei/VariableParsing.h
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/Pei/VariablePei.inf
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/Pei/VariableStore.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/Pei/VariableStore.h
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/Measurement.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/PrivilegePolymorphic.h
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/Reclaim.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/SpeculationBarrierSmm.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/TcgMorLockSmm.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VarCheck.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/Variable.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/Variable.h
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableExLib.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableLockRequestToLock.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableNonVolatile.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableNonVolatile.h
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableParsing.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableParsing.h
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariablePolicySmmDxe.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableRuntimeCache.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableRuntimeCache.h
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableRuntimeDxe.uni
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableRuntimeDxeExtra.uni
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableSmm.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableSmm.inf
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableSmm.uni
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableSmmExtra.uni
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableSmmRuntimeDxe.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableSmmRuntimeDxe.inf
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableSmmRuntimeDxe.uni
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableSmmRuntimeDxeExtra.uni
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/VariableTraditionalMm.c
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
MeteorLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
MeteorLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc
MeteorLakeBoardPkg/Include/Fdf/CoreOsBootInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/CorePreMemoryInclude.fdf

================================================================================ 
Commit: 2b46ddabbcefa2988e4be49136fd34c7a2c67dbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:43:54 2023 +0530 
-------------------------------------------------------------------------------- 
Add jmp $ to prevent unnecessary execution

[Issue Description]
in some cases, the unnecessary code is still executed
after reset is triggered if reset flow takes time.

[Resolution]
Add jmp $ to prevent unnecessary execution after reset is triggered.

Package/Module:
ClientOneSiliconPkg
Features/FspWrapperFeaturePkg
LunarLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 13010504412
Original commit date: Thu Dec 29 09:26:17 2022 +0800
Change-Id: I8965f4da9141b714844003bb67da9bb88f969342
Original commit hash: 59af31f7ae4559da525fb00ae09ccd2caaa27491

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.nasm
ClientOneSiliconPkg/Library/PlatformSecLib/X64/Long64.nasm

================================================================================ 
Commit: febac61a97694f028e533228f88bc69e49280e9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:43:51 2023 +0530 
-------------------------------------------------------------------------------- 
Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/Setup

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.

Package/Module:ClientOneSiliconPkg, Features, MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018012204
Original commit date: Wed Dec 28 18:05:12 2022 +0530
Change-Id: If54a4f54ec4795833808a828fb3c6ed75e6cf0a0
Original commit hash: eaa3b06564da7369eb24362f3cefdb84465716b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Bdat/Dxe/BdatFactory.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLib.c
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenuHiiConfigAccess.c
Features/Tcss/DTbtFeaturePkg/Driver/Dxe/DTbtDxe.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicLib/DTbtCommonPublicLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 29a1a7bdeec50b16adf954fe0e80b19771594655 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:43:31 2023 +0530 
-------------------------------------------------------------------------------- 
Clean up platform tags which already branched out or released.

[Feature Description]
Clean up platform tags which already branched out or released.

Package/Module:
ClientOneSiliconPkg/MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012536032
Original commit date: Wed Dec 28 14:29:47 2022 +0800
Change-Id: I51ed2cdd17a490954ac88b5075a78cea5a0b2cb2
Original commit hash: 5edee74ec9163051aa31fa6fd37b4353623c5a6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 8cb654e1ce73554e2ce2ddbb34899a69a523f563 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:43:27 2023 +0530 
-------------------------------------------------------------------------------- 
Clean up platform tags which already branched out or released.

[Feature Description]
Clean up platform tags which already branched out or released.

Package/Module:
ClientOneSiliconPkg/MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012536032
Original commit date: Mon Dec 26 15:46:03 2022 +0800
Change-Id: I84d4080aa8d7c5ea11a1106236a1a6a9c560a1c6
Original commit hash: 156c355527bc4701b6ae22e2cbbeb0af7c742b25

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiDxeGpioV2WrapperLib/PeiDxeGpioV2WrapperLib.c
MeteorLakeBoardPkg/Library/SmmGpioV2WrapperLib/SmmGpioV2WrapperLib.c

================================================================================ 
Commit: f4e83767bc52ac9519e109c0ea80b48765d21202 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:43:21 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2533_00

Hsd-es-id: N/A
Original commit date: Wed Dec 28 20:30:56 2022 -0800
Original commit hash: dbcaf516cf27c18049493586984b63ab8f5f6f3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d2750aae35a377273ebbff812061ce448dec6604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:42:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][P680]: Yellow bang observed when UART controller is enabled
in BIOS page

[Issue Description]
UART2 has to be disabled when CNVi is present - {F0-F3} pins
are occupied by CNVi RF signals. Bios was skipping the code to
disable UART2 due to MtlSocIsPchAttached() getting FALSE.

[Resolution]
Disable UART2 when CNVi is present.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTLP

Hsd-es-id: 16019260777
Original commit date: Wed Dec 28 18:23:07 2022 +0530
Change-Id: Icaf59e1ac52dad5346eda01c5e5eac13e30feebb
Original commit hash: 7be86e3df9ccd37993ac7029912bff741f6937a6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 5e77976cfb01bbc5261c543b2713434d08803cb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:42:47 2023 +0530 
-------------------------------------------------------------------------------- 
PSR shows Event Source:Remote Erase instead of Local Erase in Event
Ledger while triggering CSME Unconfigure flow from LPE

[Issue Description]
PSR shows Event Source:Remote Erase instead of Local Erase in Event
Ledger while triggering CSME Unconfigure flow from LPE

[Resolution]
Update EraseSource for CSMEUnconfigure

Package/Module:
PlatSamplePkg/Features/Rpe

[Impacted Platform]
MTL

Hsd-es-id: 16019267258
Original commit date: Tue Dec 27 15:58:17 2022 +0530
Change-Id: Ia8242911563604edcae85d59e0ba03af74e665c6
Original commit hash: 2dd2feae92620a9969ff33fe609731fcdaf1225a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 462d4d91f276033493361c1ac55562ec0116511b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:42:44 2023 +0530 
-------------------------------------------------------------------------------- 
Verify storage erase event is logged into PSR event log even when
Storage erase verification is disabled in both LPE and RPE.

[Issue Description] Verify storage erase event is logged into PSR event
log even when Storage erase verification is disabled in both LPE and RPE

[Resolution] mask the RPE_STORAGE_ERASE_VERIFY bit according to the
BiosRpeBootparameter for EraseActions and EraseActionsstatus before
sending to PSR log

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16019151332
Original commit date: Mon Dec 19 18:30:43 2022 +0530
Change-Id: I9db6880b6a2aa6e4629892edefe773591b80f118
Original commit hash: 87fbbc1c3c613d4b40accd23e5b034665959cdea

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: ba244e991c8ff58dceff038ba189bb7754286319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:42:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] ACPI BIOS ERROR BSOD observed with Bios_v2517_00

[Issue Description] or [Feature Description]
Lpss Uart assigned with wrong PCIE_BASE address.

[Resolution]
Update uart PCIE_BASE address based on Debug Serial Port.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019210971
Original commit date: Tue Dec 27 20:09:50 2022 +0530
Change-Id: I2a24eba9a30aca218af4bd9704a159da3fad89d5
Original commit hash: 88b956757d1fac9585767bf750817d50c94a7a40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c

================================================================================ 
Commit: 48e3d3fdb208f3f9527e0bd99c65352fcc30590e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:42:25 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL S] Fix Payload configuraton for PXPF port.

[Issue Description]
Fix Payload configuraton for PXPF port.

[Resolution]
Fix Payload configuraton for PXPF port.

Package/Module:
ClientOneSiliconPkg\IpBlock\PcieRp

[Impacted Platform]
MTLS

Hsd-es-id: 22016281753
Original commit date: Thu Dec 15 11:36:37 2022 +0530
Change-Id: Ic69b435e58987ffc01fb20fa498cccca9b058db7
Original commit hash: d78d8f3ec1ff7aec60f7d65601c1110aefef707f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: bfd287b735f26c59daa08b856724ce9806a69aa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:42:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Skip AC/DC power check on desktop platform in Capsule update

[Issue Description]
Error: 0x7 (Power Event Battery) is observed in ESRT Log after
triggering Standalone Capsules (BIOS, EC, ISH)

[Resolution]
There is no battery on desktop platform for power check.
Skip power check in this case.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 16019188052
Original commit date: Tue Dec 20 14:54:05 2022 +0800
Change-Id: Iaa61751af09677b1347e440e6c7b0e165d2461d4
Original commit hash: 671c92ec8f85a294c87f8f2531bfc7c4ef6a8648

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c32e087a426caa8aa37b1b6d43f8622ed09bf905 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:42:13 2023 +0530 
-------------------------------------------------------------------------------- 
Clean up platform tag for ARL

[Feature Description]
Clean up platform tag for ARL

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16019260958
Original commit date: Tue Dec 27 01:16:04 2022 +0800
Change-Id: Ifc68beaaf92ab5d36aedd6383ec6d4991e432bdd
Original commit hash: 9dcd92bed28f07bec033bdb929b238756496e864

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: f334e1cf276d79598cf975e2ff7e2c8bd1c2c3df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:42:10 2023 +0530 
-------------------------------------------------------------------------------- 
[LNL] VtioSupport Setup Knob variable should be read by using
mVtioFormSetGuid from GetVariable in AcpiPlatform file

[Issue Description]
VtioSupport Setup Knob variable's value is always 0 when we reading
VTIOS setup knob by using gSetupVariableGuid from GetVariable
in AcpiPlatform file.

[Resolution]
Added changes to read VtioSupport Setup Knob variable
by using mVtioFormSetGuid from GetVariable in AcpiPlatform file
to get actual VtioSupport Setup Knob data.

Package/Module: LunarLakeBoardPkg

[Impacted Platform]
LNL

Hsd-es-id: 16019077753
Original commit date: Thu Dec 22 13:22:55 2022 +0800
Change-Id: Ic352c586af4e3e9824aaebecd01347c67ea6c6ab
Original commit hash: ccb9345096d2bc7083366b6193217c21e660c8c8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.c

================================================================================ 
Commit: 89d02b778b2972fef44d3e9722bdbea6ad023f1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:42:04 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2532_00

Hsd-es-id: N/A
Original commit date: Tue Dec 27 20:31:06 2022 -0800
Original commit hash: eee0cc540ed6ff17b22075c9bb6deff347129c05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f2a86fe114807170890d43ac6d46b9a65e2137fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:41:37 2023 +0530 
-------------------------------------------------------------------------------- 
Add CpuPageTableLib required by MpInitLib.

[Feature Description]
Add CpuPageTableLib required by MpInitLib in OvmfPkg.

Package/Module:Ovmfpkg

[Impacted Platform]
ALL

Hsd-es-id: 15012557321
Original commit date: Tue Dec 27 13:57:43 2022 +0800
Change-Id: Ia0c0b46b3ba19daff401f8c80d94cc424a1b45f7
Original commit hash: 71d1303cc0392c70cf85cb3c7711b721eddc8a0a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 1c90fe197f53e17efe4c1c9bffca9f5f70bf90f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:41:34 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Remove unnecessary ARL from SA related changes

[Issue Description]
ARL unnecessary Tag is not needed for SA related changes

[Resolution]
Remove unnecessary ARL Tag from SA related changes

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 16019045992
Original commit date: Mon Nov 21 15:42:56 2022 +0530
Change-Id: Iab34601c21e343909066130a5baad58cf5db2fb0
Original commit hash: e52d0c2af60919377d0e9295254bd5cbc4709bf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 5ef5001b050db814a2578d19a5226b950b4eafbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:41:30 2023 +0530 
-------------------------------------------------------------------------------- 
Bios capsule update support with >16M BIOS

[Feature Description]
1.When bios>16MB, we can update extended bios by new
instance (FmpDeviceLibExtendedBios).
2.Enable PcdExtendedBiosRegionSupport and PcdResiliencyEnable
then build the test BIOS with image size > 16MB.

Package/Module:
Features/CapsuleFeaturePkg
LunarLakeBoardPkg

[Impacted Platform]
LNL

Hsd-es-id: 15012550113
Original commit date: Thu Dec 22 17:31:52 2022 +0800
Change-Id: Ia60e8b09ee86d6c4aaf331456586e71bdc4fc98c
Original commit hash: 6e3914d5263bb8cdc6115e69cc05a2ae5a070b49

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/BiosResiliencyDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/BiosResiliencyDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/Include/CapsuleFeature.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/FmpPlatformExtendedBios.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Guid/SysFwUpdateProgress.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/BiosUpdateHelpersLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/SeamlessRecoverySupportLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/PostMemory.fdf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibExtendedBios/FmpDeviceLibExtendedBios.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibExtendedBios/FmpDeviceLibExtendedBios.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Readme.md

================================================================================ 
Commit: abf7f283044004ba588c17c9bd43a3a3397b5a2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:41:27 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL]:Remove PcdArlSupport and arl Build flag

[Issue Description]
PcdArlSupport is not required as MTL P/M and ARL-P/H share single binary

[Resolution]
1. Removed unused PcdArlSupport, Build flags and unnecessary ARL Tags
2. Add PcdIsArlMobile to indetify ARL P/H

Package/Module:
MeteorLakePlatSamplePkg
MeteorLakeBoardPkg
ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 16019058756
Original commit date: Thu Dec 8 15:40:58 2022 +0530
Change-Id: I5a49960dac743ef12e902f2e84d1e000e88fc51a
Original commit hash: a0f314b00498e57e0d11095edb1da86ac6496731

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakePBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/prep.bat
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 45f1454e14dd07050a8428af79936d9573e285d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:41:21 2023 +0530 
-------------------------------------------------------------------------------- 
Fixed BIOS assertion observed on OC RVP

[Issue Description]
BIOS Assertion are observed on OC RVP with A0 PO debug BIOS 2501_06

[Resolution]
Corrected GPIO pads used in mMtlSocSDdpInterfacePins

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012497223
Original commit date: Tue Dec 20 13:02:19 2022 +0800
Change-Id: I9a9f5c9334623bf28508b2863bbbaa2a3e511efd
Original commit hash: f3069c5867a3edc8adbe7ab2fe4f6174f55e265a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: f8eea690fe560b9875a4405da93b3cf9fed691fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:41:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL P BEP] Add RTD3 support for MTL- P BEP

[Feature Description]
Add RTD3, UsbPortXhci and ConfigPatchStruct support for MTL- P BEP

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 16019029930
Original commit date: Tue Dec 6 12:41:13 2022 +0530
Change-Id: Icf2c858f64f1b8a4fc59e924f03de1d06ba902eb
Original commit hash: bd52c1e978af7965debfc5c55dc6017cb03cab2c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPLp5BepRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xBep.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xBep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 96a15e5f38f088368a8a9b7bb85a822727c1695f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:41:10 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Remove unnecessary ARL tags

[Issue Description]
ARL intenal only Tag is not needed

[Resolution]
Remove ARL unnecessary Tag from CPU related changes

Package/Module:
ClientOneSiliconPkg
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ARL

Hsd-es-id: 16019045992
Original commit date: Fri Nov 18 17:19:25 2022 +0530
Change-Id: I2f709c04e9433d659d00a7bd67a0f3c5569d8c8e
Original commit hash: a4de3ef34604673304c974aa5040e116234c1081

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 658aece48164198c0fb7abd23d5041b3ffb88c04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:41:07 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2531_00

Hsd-es-id: N/A
Original commit date: Mon Dec 26 20:31:04 2022 -0800
Original commit hash: db2d211442859668f8814addff9f77d20d2d64a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1690e2de4991461f926e1c88005eaa802dabb267 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:40:34 2023 +0530 
-------------------------------------------------------------------------------- 
Addressed code static errors.

[Issue Description]
Pciresources.c : Pointer 'FirstResource'returned from call
to function 'BridgeGetFirstResourceNode' at line 258 may be NULL and
may be dereferenced at line 269. Also there is one similar error on
line 288.
Pointer 'Aperture' returned from call to function 'AllocateZeroPool'
at line 259 may be NULL and may be dereferenced at line 264. Also there
is one similar error on line 283.

PlatformFirmwareVersionDxe.c :
Pointer 'GopTelemetryVersionData' returned from call 'AllocateZeroPool'
at line 258 may be NULL and will be dereferenced at line 259.

Pointer 'UndiTelemetryVersionData' returned from call to function
'AllocateZeroPool' at line 405 may be NULL and will be dereferenced
at line 406.

[Resolution]
Added NULL check to resolve the issues.

Package/Module: Pci, Telemetry

[Impacted Platform]
MTL

Hsd-es-id: 22015617723
Original commit date: Wed Dec 21 13:16:57 2022 +0530
Change-Id: I950d7505ae44549bc3587ba1197604bae0bac938
Original commit hash: 714adac92f11e29f6458a6aa3a93ff5c9bdb8dad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c
MeteorLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c

================================================================================ 
Commit: 995d28db08013fa869ffe99bf4eef80d8047ccce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:40:17 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2527_00

Hsd-es-id: N/A
Original commit date: Sun Dec 25 20:31:01 2022 -0800
Original commit hash: f58d8bcf62e031986b85081591b1d329cbb3a97c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 58a2fb6a98db68e3ca14543c7766db22796d7094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:40:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][OC] Add Per Core Max OC Ratio

[Feature Description]
Add PerCore and PerAtomCluster Max OC Ratio support

Package/Module:
MTL/C1S/Overclocking

[Impacted Platform]
MTL

Hsd-es-id: 22016245351
Original commit date: Fri Nov 25 18:52:24 2022 +0800
Change-Id: If0295a7828857c34a1201376db4f6bec02245dd9
Original commit hash: e2560faba2969cbe7bfcf21c9772ca7d31f848b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/OverClockStringPool.hfr

================================================================================ 
Commit: 62a80a405d376e9726a0b5d371e05847fad7a957 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:39:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2526_00

Hsd-es-id: N/A
Original commit date: Sat Dec 24 20:31:06 2022 -0800
Original commit hash: 4d977946dbcdf1955381ee04849cbdc85ad0a585

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4cab1d24c3f2a1d1c1ed3c4d9ca290dcf6d19708 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:39:49 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2525_00

Hsd-es-id: N/A
Original commit date: Fri Dec 23 20:31:06 2022 -0800
Original commit hash: 61d9d024823d01996c9ca0a66b2e56f6e84a7562

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 22037a7ec255c1d44c1845d14b9ddca1f115b13d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:39:38 2023 +0530 
-------------------------------------------------------------------------------- 
Provide support for header less Bios Guard modules in Simics

[Issue Description]
Simics is expected to provide support for header less BiG
modules which are compiled intentionally for debug support
with trace capabilities. These modules might not have size
at definied offset, so size check with header will then
fail.

[Resolution]
BiG ACM size check from header is only performed in silicon
environment, whereas in Simics the check is ommited.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18025931856
Original commit date: Mon Dec 12 04:43:24 2022 -0800
Change-Id: If57b107082e79c774478674ae1fb796ef56ca8e7
Original commit hash: 1fb0a3eed5b98316c3193d930b40d68878473367

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c

================================================================================ 
Commit: e22970a2f1df789ddf25ca8b8d113dcc7907baf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:39:29 2023 +0530 
-------------------------------------------------------------------------------- 
[LNL] Check reliability of PpmOverrideTable

[Feature Description]
Check whether PpmOverrideTable is reliable before utilizing
this table

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
LNL

Hsd-es-id: 15012550997
Original commit date: Thu Dec 22 15:05:14 2022 +0800
Change-Id: If83ea73be93e85197ea985d38aeadcf431f174d9
Original commit hash: fc59b1dca94fb6689556833630d7896542196b14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c

================================================================================ 
Commit: 1f11382c533382b78721f0804cc1af5853d6faae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:39:23 2023 +0530 
-------------------------------------------------------------------------------- 
Fix NVMe-Recovery Enabled BIOS would do the backup in each reset/boot

[Issue Description]
- Invert logic is not modified correctly within the NVMe Recovery flow.
- It would cause SUT would always backup when NVMe Recovery feature
enabled.

[Resolution]
- Correct the IsFirstBoot () comment description.
- Fix NVMe Recovery condition to check if this is first boot.

Package/Module: CaspuleFeaturePkg/NvmeBasedRecovery
CaspuleFeaturePkg/Include
CaspuleFeaturePkg/PlatformDxeBootStateHookLib

[Impacted Platform]
ALL

Hsd-es-id: 16019187209
Original commit date: Fri Dec 23 16:08:44 2022 +0800
Change-Id: I1f7e483168ab47369283aaa969204202cb16077d
Original commit hash: d9d411b41c67dd997b2d0305753c1aa19d816105

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformBootStateHookLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformDxeBootStateHookLibNull/PlatformDxeBootStateHookLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformDxeBootStateHookLib/PlatformDxeBootStateHookLib.c

================================================================================ 
Commit: d7b2a0946184f5cf55156e65f01a513cf5c7d7ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:39:17 2023 +0530 
-------------------------------------------------------------------------------- 
LNL Resolve IPSD config space mismatches.

[Issue Description]
LNL Resolve IPSD config space mismatches.

[Resolution]
LNL Resolve IPSD config space mismatches.

Package/Module:
IpBlock/IpPcieSip17

[Impacted Platform]
LNL

Hsd-es-id: 16019175006
Original commit date: Mon Nov 7 10:44:47 2022 +0530
Change-Id: I4cd9dbf0ea925e44b637cd4c40658074f46917f9
Original commit hash: 8523d194b7c7c47f4e505a3fe3e6b86e46e60167

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 06173598d2a810f6c196ede4eff1b186a9155c60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:39:00 2023 +0530 
-------------------------------------------------------------------------------- 
[C1S/VrLib] Simplify ConfigureSvidVrs function

[Feature Description]
ConfigureSvidVrs is a long function which has high code complexity.
Simplify it to let it easy to read and understand

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012509670
Original commit date: Fri Dec 16 15:36:18 2022 +0800
Change-Id: I1124df8a6b39f744bbcf45bf163112396446fac9
Original commit hash: 27368c7b03c62e6844a8a671ac830c1532d3f1db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: f3433fbc4bf0e2802cfa84c2881859c723504b72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:38:33 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2524_00

Hsd-es-id: N/A
Original commit date: Thu Dec 22 20:31:02 2022 -0800
Original commit hash: 226d6a5e3ebebe49b2e9017792831dd45b16d50e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 91683d453c50258afc69d56f659d2548dbf20146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:38:30 2023 +0530 
-------------------------------------------------------------------------------- 
Cleanup of various cov. errors in MTL and LNL files

[Feature Description]
This commit is to address cov. errors found in MTL and LNL

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg,
MeteorLakeSvRestrictedPkg, MeteorLakeRestrictedPkg, LunarLakeBoardPkg
LunarLakePlatSamplePkg

[Impacted Platform]
S, M, P

Hsd-es-id: 16018012204
Original commit date: Mon Dec 5 13:52:22 2022 -0800
Change-Id: I4c754ca77efddd5f8ddbfda7605f862b1bd23655
Original commit hash: 8d672e8a0b32d5e6827c80f0ec65eddbe848873e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiReportFvLib/FitAccess.c
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
MeteorLakePlatSamplePkg/Setup/EcVoltage.c
MeteorLakePlatSamplePkg/Setup/HiiConfigAccess.c
MeteorLakePlatSamplePkg/Setup/IccSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: ef121a3de7b19d14563cb7834a7ea8f4a62de52f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:37:48 2023 +0530 
-------------------------------------------------------------------------------- 
Add new fabid2 to support MTL-M Config1 PPV RVP

[Feature Description]
Add new fabid to PPV Skuid

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-M

Hsd-es-id: 16019251214
Original commit date: Thu Dec 22 10:40:32 2022 -0800
Change-Id: I60a138d3e291a31d359625936f3139f6946575c5
Original commit hash: 0802d1c83029ca5fe7d9f8029f228c6e0b9f4a9a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 528985001a3145e5517c4e912d3d9154b512eda4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:37:29 2023 +0530 
-------------------------------------------------------------------------------- 
Audio DSP BIOS to support discrete BT offload

[Feature Description]
WHILE Booting, BIOS shall present an option to enable discrete BT
offload and BT offload mode on Gale Peak.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 18024566721
Original commit date: Mon Nov 7 12:21:24 2022 +0100
Change-Id: I14ea5c13369ecafd1174295a1ba04a481e121ad3
Original commit hash: b0c9f7d784618f70f8fe0aa6f16231cb29b716fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIda.asl
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeOpenBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 75dc9f4fc25934f4dc48c1153c09c0a0c70e35c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:37:11 2023 +0530 
-------------------------------------------------------------------------------- 
Make I2C resistant to buffer overflow/underflow.

[Feature Description]
Make I2C resistant to buffer overflow/underflow by adding
by adding Maximum buffer reach and size should not be
less that zero checks.

Package/Module: ClientOneSiliconPkg/IpBlock and
Features/I2cFeaturePkg

[Impacted Platform]
Default ALL.

Hsd-es-id: 16019180840
Original commit date: Thu Dec 15 11:32:41 2022 +0530
Change-Id: Ib8b555a3480ef2e92e10e630787ae3695b76a580
Original commit hash: 451694efa0dfb620f2af4d6ac43dc00a353c600f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c

================================================================================ 
Commit: bc7f70eec5181b9b25261b7e6ac7d13de62f8228 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:36:02 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Jan 4 01:25:14 2023 -0800
Original commit date: Wed Jan 4 01:25:14 2023 -0800
Original commit hash: 590b3e4898355882764019777c45f9d2c15ba648

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: abb7519eccd1f4c7bab36295d47687b5866548e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 4 12:35:07 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2523_80

Hsd-es-id: N/A
Original commit date: Wed Dec 21 22:01:34 2022 -0800
Original commit hash: 25fd841e9c19e39f495186ba7cf11fc996daf3de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: f4c9bb3249963d0600a53a311658e4765f797d39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 15:09:27 2023 +0530 
-------------------------------------------------------------------------------- 
Added files ClientOneSiliconPkg/SiPkg.dec and LICENSE.txt
Code clean up.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/BaseTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/BaseTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeCoreTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeCoreTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeSmmTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeSmmTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/PeiTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/PeiTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLibPreMem.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubPolicyLib/PeiTraceHubPolicyLib.c
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba4c6b890e14fc7390da37535732f32fae580fac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:25 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2523_03

Hsd-es-id: N/A
Original commit date: Wed Dec 21 20:52:24 2022 -0800
Original commit hash: 15069e0982cabd477ef2ce80c151afd5631bc11c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fef7a74f6458221a2af54cb6b9747fac00787688 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.6

(cherry picked from commit 5cf6e7a55b3c12f256c73ffaa6695d0c6f195490)

Wed Dec 21 11:50:39 2022 -0800
Original commit date: Wed Dec 21 11:50:39 2022 -0800
Original commit hash: 70c279c749aa26b8669ac7f694f9adf9fa4b9ccb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 78433f480dda2f39a0d6928b9037feada830ac89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Down-bin LP5 from 6400g4 to 5600g4

[Feature Description]
LP5 freq. limit to 5600 to override the existing SAGV table.
User can restore existing SAGV table by increasing LP5 Freq. Limit to
desired max(freq).

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016388553
Original commit date: Wed Dec 21 11:47:49 2022 -0800
Change-Id: I598829d6f3a1bb91e89ed65b042a59b0dd07b3db
Original commit hash: 255aa8a97f83dcc918dc896b95d7f1209f5e0143

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 7da59009c31f35a1cdcdfc50d83b61d879026092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.5

(cherry picked from commit 1925108a15e5da8db35c6dc0115d65a9837ada3b)

Wed Dec 21 11:44:28 2022 -0800
Original commit date: Wed Dec 21 11:44:28 2022 -0800
Original commit hash: cda0066feb2c4a115a0b41ed746f49a5aa6b4826

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f42aa8ef5fabc77f1ef7cef82bbaf1021d5a079 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Update MRC Input Structures For Policy
Check

[Feature Description]
(1) MRC must meet the input structure natural alignment requirements
enforced by the External Policy Check build.
(2) Change MEMORY_CONFIGURATION_REVISION macro to use a literal value
instead of included MRC_EXT_INPUTS_REVISION macro to avoid
limitation in the External Policy Check build.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016387518
Original commit date: Wed Dec 21 11:40:51 2022 -0800
Change-Id: If262a9e566f461d3a9c2c91aa397bf1d6cdfb52b
Original commit hash: 28a9dc4e7041a61e73ff01d0e489ea867e3c31a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 7ed611f557a86bcdd3dcae8851b125b1ad920bcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.4

(cherry picked from commit dd1c3a04a9cb7c1f4844fbe12f048662bdbc74a3)

Wed Dec 21 11:15:49 2022 -0800
Original commit date: Wed Dec 21 11:15:49 2022 -0800
Original commit hash: 2d906f829ba095e88bebdce650d41949766a6747

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 597757f1d7b7a3b46cfd31fc1b49c73958a5a0fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Down-bin DDR5 from 5600g4 to 4800g4

[Feature Description]
(1) MRC must limit the the max DDR5 data rate on MTL-P to 4800 MT/s

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22016374582
Original commit date: Fri Dec 16 01:22:26 2022 -0800
Change-Id: I4607ba4304cfcf486241325bb7d82fb59f1e26b1
Original commit hash: 80b4549685b9a591fa9d844b80d82f1eeba3fb2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 44967af05da3f202ea2a1da3445c1742ade2c5bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.3

(cherry picked from commit 3df0ac485e3d324bbbf11be964d270e3a12296a9)

Tue Dec 20 17:05:17 2022 -0800
Original commit date: Tue Dec 20 17:05:17 2022 -0800
Original commit hash: 0bb88f6b8089b7d534957fb72c83326905037ab2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb64db79e591edca013134fa18a424930bca0721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Set Safe Memory Frequency Limit to 4800 on B0

Revert B0 safe frequency change from commit:
f7d9d42c2f3e200b0dc263b660f2117ecf99cca9

B0 LP5{WP0, WP1, WP2, WP3} = {3200-G4, 3200-G4, 4267-G4, 4267-G4}
and FreqMax from hot-fix:
[MTL-M MTL-P | LP5] Request to update SAGV WP and Mc Safe Mode settings
for B0 BIOS

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016271320
Original commit date: Fri Dec 9 01:28:13 2022 -0800
Change-Id: I75814d3a83ef27b0b93990b572ffd38ce6302e9e
Original commit hash: 16119228028036a1404737706d7c6b0f7f4a8a2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: ab8ae6d6e9cc0b7fe81e0b5a5da6010fff8ef46f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.2

(cherry picked from commit 7b2ad660b885131f39c7383b4dd5f42d13222daa)

Fri Dec 16 00:06:12 2022 -0800
Original commit date: Fri Dec 16 00:06:12 2022 -0800
Original commit hash: 9bf30d52d535f476a6d0e9da2f21d2a471e6d6bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c8e78905c9fdf6e7e7c79cc49389127104ebc8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Limit DDR5 max frequency for MTL-A0 parts

[Feature Description]
If SOC-M north is MTL-Ax and CAPID0_A_0_0_0_PCI.Spare_0 is set to 1 then
limit frequency to 4800-G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016295589
Original commit date: Fri Dec 9 02:08:19 2022 -0800
Change-Id: I4607ba4304cfcf486241325bb7d82fb59f1e26b1
Original commit hash: 6daef7b246579399575d6107deee26afb61baa98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 194e15eb229811bace3a0201ca315f6df0272ddc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.1

(cherry picked from commit 5ad24949178e78e1efa382d4d4535f30aa821b5d)

Thu Dec 15 23:57:18 2022 -0800
Original commit date: Thu Dec 15 23:57:18 2022 -0800
Original commit hash: 201dd9be5747d04a6c1b6c9086b15ce60829d69c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 929a00afca9a92f3a8372585cf85dd05cba040b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Remove LP5 2Rx8 frequency limit of 5600g4 to match
other ranks & widths

[Feature Description]
(1) Remove LP5 2Rx8 frequency limit of 5600-G4
(2) LP5 (2Rx8) {3200-G4, 4267-G4, 5600-G4, 4267-G2}

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22016283555
Original commit date: Wed Dec 7 23:43:01 2022 -0800
Change-Id: Ib436bed3ae92b9af143c6582198304d002f252a3
Original commit hash: 167ba7bfaf2a3fc2d6bcc25fed514280e7d4f275

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 8e39f08573e488c9d66cf97f8368a6f0fb9850e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.0

(cherry picked from commit 83e1144900b72f7eab52a64e694e943feb63fe71)

Tue Nov 22 20:50:24 2022 -0800
Original commit date: Tue Nov 22 20:50:24 2022 -0800
Original commit hash: 38549fd9e78f309615e48ef0da17426d813e4cd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: beb4176585298a9c6e51211c4dc49824f1728453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.1.19

Original commit date: Tue Nov 22 19:59:14 2022 -0800
Change-Id: I59171a4e1fbef0df133887e67aadd9f8a04c3f7c
Original commit hash: 9f6ca3d535878babc728186094a2ced5c8f710a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df24e18f6935e8e8d3391f168a0e7efc20486479 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Qclk DCC Offset Enabling

[Feature Description]
Enable QCLK DCC training to be enabled by default

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
Y, U

Hsd-es-id: 22016183433
Original commit date: Wed Nov 16 16:38:34 2022 -0800
Change-Id: I22065376f645a44432b8787cd263e33b41cbc3ef
Original commit hash: 86766cbd5e4b3de17eea6848313fe36d0f245d94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 5459cafde8b9be469bb3055633999863f4a53326 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.1.18

(cherry picked from commit 7e885de56e016fe4efaa3bafddb549d91bc43034)

Tue Nov 22 19:48:13 2022 -0800
Original commit date: Tue Nov 22 19:48:13 2022 -0800
Original commit hash: 6b0a996de890822e9adcefe5fc4fabe7c8883069

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 206470e5027ede3299ba509336213f29915c8d41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Add option in BIOS to Enable/Disable
Memory OppSR

[Feature Description]
(1) BIOS must provide a setup menu option to Enable/Disable
Opportunistic Self Refresh
(2) Opportunistic Self Refresh must be disabled by default
(3) When the BIOS setup menu Opportunistic Self Refresh is option is
disabled, BIOS must set POWER_CTL.SAPM_IMC_C2_POLICY = 0
(4) When the BIOS setup menu Opportunistic Self Refresh is option is
enabled, BIOS must set POWER_CTL.SAPM_IMC_C2_POLICY = 1
(5) POWER_CTL.SAPM_IMC_C2_POLICY must be configured after
MEM_CONFIG_DONE is set and before BIOS_RESET_CPL is set.

Additional Changes:
- Removed MRC register writes to MC PM_OPP_SREF_ENABLE.Opp_SREF_Enable.
The state of this CR is controlled by PUNIT during normal operation.
- Removed unused MEMORY_CONFIGURATION SocStepping field.
- Changed runtime MRC input struct size and offset checks to compile
time asserts.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015434513
Original commit date: Sat Nov 12 10:03:37 2022 -0800
Change-Id: I00cedf1200a77c936d3662ae7cb32b17820c94f0
Original commit hash: bf5514cdbe254805732af6ebc2fc887acdb0bbfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: cfe4117ec64954a9a6d32166fe110df78d68f80b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c0e0e7d4636b8f3eb6db7a46cf681ef1bafcfb17)

Wed Nov 23 03:00:07 2022 +0000
Original commit date: Wed Nov 23 03:00:07 2022 +0000
Original commit hash: 64b00902f33089bb2f59b231997be0666199a253

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d672178c51f0718aee1ade151449803d318a7f1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.1.16

(cherry picked from commit ac90fd8238d288d2d59b8247745c0a8cc78e7d07)

Tue Nov 22 18:44:24 2022 -0800
Original commit date: Tue Nov 22 18:44:24 2022 -0800
Original commit hash: deafd4e7de786f6e14f1ee151691d9c18aa82e19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6afcc49c699d40c4ffdcee3758eb15d56858ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DCC readouts are not 50% for some lanes
and wck

[Feature Description]
Additional DCC Comp cycles are needed at the end of Dcc Final to get
correct 50%

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016206039
Original commit date: Thu Nov 17 15:58:11 2022 -0800
Change-Id: Ia8a4dca97a09b3663e0e96fb5e3e3f0fd9f502ea
Original commit hash: ca9845995a47f05857339541909b6219eaea0bb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: ff6b81251f7b7af56cc18ad6c40bce9c7b7faa7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 73861862a8b104771d032099bcbe16a59861dcbf)

Wed Nov 23 02:27:14 2022 +0000
Original commit date: Wed Nov 23 02:27:14 2022 +0000
Original commit hash: f823cb005b2b859e173608818930f2551582d3d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b54b39b364129295dfe05fd5de97a5c7dfb4f81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CMD 1D Vref Training Failure in G2

[Feature Description]
MTL P B0 and MTL S need to enable CMDV by default for G2 as the
related PHY issue have been resolved.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018024710
Original commit date: Mon Nov 21 14:10:14 2022 -0700
Change-Id: Ibb8ca29fffed73fa60f4a1d38d421a065be2904c
Original commit hash: 1b1d065ae313fa106c33131c366b013674e3a051

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: b7a3a945c76d2b91a5d299097d54a5c7835eba36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 6f4bd0959a1864f4020e7b72c6d08c8fdad11ca6)

Wed Nov 23 02:03:38 2022 +0000
Original commit date: Wed Nov 23 02:03:38 2022 +0000
Original commit hash: ba1a8a0478b23ef64ac839f11be856b6ff18c33b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5919e1e1091c7ab6000375ead4efab5ef4f4d19c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] RcvEnable RxDqs duty cycle is too low

[Feature Description]
(1) MRC must use a Read Leveling Training step size of 2 PI ticks for
all configurations.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016211169
Original commit date: Tue Nov 22 15:21:09 2022 -0800
Change-Id: Ide9407014d7db62e9c9b908ffa4a455bc92c9152
Original commit hash: 506e50f73b03b9747b811969a927e8256ca9188c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 3d9312d9e93e860242354de13e96fbf531b70551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit feb7498704a8724b5eb754c0e4616ea842e32867)

Wed Nov 23 01:28:55 2022 +0000
Original commit date: Wed Nov 23 01:28:55 2022 +0000
Original commit hash: 5a043f10c3319824b92aa38b432797f0a3253462

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f96124d985c02d1b76b35dc00036fd48d949357 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Update SAGV Table to per-Config Frequencies: to
remove LP5 2667

[Feature Description]
Changed the minimum SAGV data rate for LP5 1Rx16 and 2Rx16 configs from
2667 to 3200.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016211712
Original commit date: Tue Nov 22 15:45:56 2022 -0800
Change-Id: I77d70055a9eb3fd5dcc7b4a24399be1990dae707
Original commit hash: 5103f4e85fa48a1b012f16e79c467a52c6f93975

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 98b2b394eab16a34c4b9aa09ed5f044edb85113b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8b0db98f7f8ce08e3b24f37d332773c95952a861)

Wed Nov 23 00:42:48 2022 +0000
Original commit date: Wed Nov 23 00:42:48 2022 +0000
Original commit hash: a059d71b5425e5738e54507cced7a9d8bf89ec28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47c23b815e28829fea6a07e2ee2d36bb90b5f4ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:55 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] CKD Buffer Init

[Feature Description]
1. Read SPD byte 242 to detect CKD Device
2. Add MrcDdr5CkdConfig to Call Table to
Program CKD Control Word
3. Program PHY registers if CKD is supported
4. Skip functional DCC training on xxCLK when CKD is present
5. Enable xxCLK Comp DCC at the end of MRC
6. Create GetSet Enum for Control Word Field
7. Create GetSet function to support CKD Buffer Read/Write
8. Create MrcFlushCkdBuffer function to program CKD Buffer to
DIMM Control Word

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 14015413340
Original commit date: Tue Sep 20 09:15:49 2022 +0800
Change-Id: I981af94eef4e5c558667f8a4e56858efbd494c7e
Original commit hash: 82e06bffc86e404c050987c5c3ed55e86eab0076

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCkdOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCkdOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Ckd.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: 72ed60cbb6eada14d150f6647774cb507422def9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e1ae530c13c27596f532e4f8b2c85e1d4796c55e)

Wed Nov 23 00:18:14 2022 +0000
Original commit date: Wed Nov 23 00:18:14 2022 +0000
Original commit hash: d6e00b3e5e86f45a2a47cb65a96da672c8b68664

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1b9cdfed01fb8184e7b703bf678a86e8204d4f67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Tx/Rx Rank-to-rank training steps cause margin
fallout and instability in some configs

[Feature Description]
Disable TXRK2RK and RXRK2RK training for DDR5 by default

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
Y, U

Hsd-es-id: 22016206045
Original commit date: Tue Nov 22 09:48:23 2022 -0800
Change-Id: Iea3b1d506de6d1d3157663b80ecf8750a8e7624c
Original commit hash: f37981ef2c7a0e3df42f1461e11c02f555a8f92f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 69095687ce250f03dc14208079590f60a9cfef83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 9f0294a8bd82ebdb5ee62b79440f105789423491)

Tue Nov 22 23:00:34 2022 +0000
Original commit date: Tue Nov 22 23:00:34 2022 +0000
Original commit hash: 0d0e4d590e585301973b05442aa99b140a168367

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d16eb9db0acc86bb8ce35246fdcfe661af99d5b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Lp5 2133 CMDV needs to not do a freq switch

[Issue Description]
LP5 2133 should not impliment frequency switching since its already
at the low frequency

[Resolution]
Add a check around the Frequency swtich in CmdV centering to only
issue a frequency switch if we are already not at the low frequnecy

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 14018024576
Original commit date: Tue Nov 22 07:53:36 2022 -0800
Change-Id: I15a30fbf791208b2f6b79c3579629ffdc5359130
Original commit hash: f5e6dbec3a7259947465ee248589f2859dee8daf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ec94241b07ebe76a625593fd2f344b03997a6910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 621dfc1208fefc94519112787a6749536229d769)

Tue Nov 22 22:44:13 2022 +0000
Original commit date: Tue Nov 22 22:44:13 2022 +0000
Original commit hash: 5dea504f5484e50125734a9bde877177871931a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0053708f6325293bc47892865cdb48cc4cc8b17d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5] LP5 Ca Parity Test should not be testing
odd parity

[Issue Description]
LP5 Ca Parity test is using both even and odd parity, but orignal
design of Ca Parity for LP5 only supports even parity

[Resolution]
Only use odd parity for DDR5, and LP5 should only use even parity

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016209422
Original commit date: Tue Nov 22 07:43:44 2022 -0800
Change-Id: Ib721cc65236c6233531634157b2eade8ca8dc73c
Original commit hash: ac1beb1b009e51b58fe97e043a4ba87b7a78a010

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 6c587f1039a677eaf9571bf6172743616753c676 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit f4b42d88b21e0be7d185def887e150e4cd91ae3f)

Tue Nov 22 17:44:20 2022 +0000
Original commit date: Tue Nov 22 17:44:20 2022 +0000
Original commit hash: ad0fa5532fb73d12a260e481297190fc528f1046

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6311ef6fa864ebd6e4a2139e6d2fd05a1b4f5711 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] MRC needs to add ip version for MTL-S B0 Check

[Feature Description]
MRC Phy and MC ip check needs to account for MTL-S B0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22015964271
Original commit date: Thu Oct 27 08:03:45 2022 -0700
Change-Id: I6dcc8910356637c6a34d3bba7f889f82f159847e
Original commit hash: 9664ba7fb0c1c3cc30c730799bdf70c7754e9e9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c

================================================================================ 
Commit: bafa9e7d69725d896b325d38828d27f9713fea88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c578affc24a89f38539b297130df3af934a58d38)

Tue Nov 22 15:17:08 2022 +0000
Original commit date: Tue Nov 22 15:17:08 2022 +0000
Original commit hash: ef66f5a22c60008f2c54345d24b607dfb3ab8411

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f04f35ef22ec3b1df9baef4bd0c2bf634c21dd30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:25 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Implement MC population access checker

[Feature Description]
If a memory controller is not present/populated, then the registers
on that MC should not be accessed.
Implement a local stub checker to ensure non populated controllers
are not accessed.
Create spd configurations for MC1 only to have more test coverage
Fix local stub UT to support MC1 only config

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016128267
Original commit date: Wed Nov 2 12:31:57 2022 -0700
Change-Id: I3e35a2fbe9e6fee9904d7e610061979930812241
Original commit hash: a69ebf3411cf833e9efccb6c17aed7b6485ad6d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a6a4b4aaf6f40b6a1178113868dba505fd3ad030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e210872dba0eeab2f28fbeeb6b8fd2723b14b2b9)

Tue Nov 22 13:58:50 2022 +0000
Original commit date: Tue Nov 22 13:58:50 2022 +0000
Original commit hash: 4ee20bb41c93b315fc1b9e2c9be78c17cd0773fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22c86a2f7ca2fada5640b69613b0c32e9d2515d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Remove warning checks for RefPi
Calibration

[Feature Description]
Currently there is no solid recommended range for delta of difference
between piclk and refpi. Remove the warning checks until we get a
confirmed range.
RefPi4Xover is 5 bits width field, cast RefPiData->RefPi4Xover to
UINT16
Change XoverRefPiDelta to INT since both RefPi is faster than Pi or
Pi is faster than RefPi are acceptable.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15012141710
Original commit date: Fri Oct 14 15:56:17 2022 +0800
Change-Id: I311b483f7040f94adb265787d0242032960f111a
Original commit hash: 4781ea9d48880d76506eb36adf69340fa8a833ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 38a8dcbd3250de413de925ffbd760ed19b8ba9f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 4e57ca660527eeed9daeaa48b1e2d4950fd1fe8d)

Tue Nov 22 07:42:04 2022 +0000
Original commit date: Tue Nov 22 07:42:04 2022 +0000
Original commit hash: 32963502b19a46fdf0d2c3e2057f8278a3f70988

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f0a8ca5b6b1a685cf1a56811c3a3ee068919bc23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Expose Vdd2Mv by BIOS knob

[Feature Description]
Add a BIOS knob to expose Vdd2Mv.

At very high-freq OC, Vdd2Mv need be close to VDD2 voltage.
Otherwise, RxVref margin is small as its right edge is near
the highest voltage.

Package/Module: MRC

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15012366829
Original commit date: Tue Nov 22 12:03:42 2022 +0800
Change-Id: I871d1be85d4a6e9f30fee9f2d79db637b4502ae4
Original commit hash: 5dfd3c551d71ba63d8574396226e12e4000c8380

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 2a74d899c3fb59873fc02044090295c9d9d9d7b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c92ac1cee8ed9c93b16bb0b8ba66e27b01e7411d)

Tue Nov 22 01:14:22 2022 +0000
Original commit date: Tue Nov 22 01:14:22 2022 +0000
Original commit hash: 370ac3b26b6e5d30a719ec974b9fe1c42afc8690

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f8798b1db7596335b4cec5443b8b7edd294d38c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] SenseAmp training overwriting PHY init
values - ODTSingleSegEn

[Issue Description]
Sense Amp Offset Training teardown routine overwrites the PHY Init value
of ODTSingleSegEn.

[Resolution]
Removed GetSet write to GsmIocDataODTSingleSegEn which overwrites the
restored PHY Init value.

Additional Changes:
Enabled GsmIocForceOdtOn (OdtForceQDrvEn) during Sense Amp Offset
training based on design recommendation and pre-silicon testing.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016202616
Original commit date: Sat Nov 19 21:30:56 2022 -0800
Change-Id: If4d8f17742d6873efbf5c180a6d5dd838424a0c9
Original commit hash: dd3f0fe676a2c1636a4056cbd27961c9caf75f8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: da0d557f775656dd22169c5f9dcae53c86d6efa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 73fc1a983da4417f1ec12307a23580ff91c4c763)

Tue Nov 22 00:48:57 2022 +0000
Original commit date: Tue Nov 22 00:48:57 2022 +0000
Original commit hash: 40ce782438ecd0ea3043b68a8f77dab119939673

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 17407705c9da2dc1c1f85cb699e6ca875562887a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Global driver missing proper
controller exist check

[Issue Description]
MC register (GsmMccSchedGlbDrvGraceCnt) is trying to be accesed from an
unpoluated MC, however unpopulated MCs are power gated and should not
be accessed

[Resolution]
Add a check to see if MC exists before writing to register

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016207576
Original commit date: Mon Nov 21 14:55:25 2022 -0800
Change-Id: I61f840cd07f10ce932f10143c4f5f8ca1489534b
Original commit hash: c31983c0613b604e781aa6ec9eb5a8bb21978145

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: d1514f36263fdb74c3dc7acc202e310a7fa469a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c8d15389ffb11e6c6b083fb8e87d4c3f1517ff5b)

Mon Nov 21 19:51:55 2022 +0000
Original commit date: Mon Nov 21 19:51:55 2022 +0000
Original commit hash: d97f006aaad44c252b4cda71d6bd1f20b3613bfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3e4ff09cba43db69a6bab599f40af3d5dba1386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MBSS Phase 3

[Feature Description]
MBSS Phase 3 implementation

1. Refactor MrcInput to consume a pointer to MRC_EXT_INPUTS_TYPE so that
the Input data is not duplicated on the stack in the BIOS environment.
2. Refactor MemoryConfig.h to consume the MrcExtInputs.h (where MRC owns
the struct definition of Memory Configuration) and remove the duplicate
definitions between MEMORY_CONFIGURATION and MRC_EXT_INPUTS_TYPE.
3. Move MrcInputBlock to PeiMemPolicyLib, have BIOS and MiniBios code
path for policy initialization get aligned (InitExternalInputsDefault).

Additional Changes:
- Remove SaMemCfgAddress and SaMemCfgSize in MrcInput.
- Add SaMemCfgCrc in MrcInput to save MEMORY_CONFIGURAITON CRC at the
beginning of MRC.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15011898849
Original commit date: Wed Aug 17 18:09:34 2022 +0800
Change-Id: I3d339dc05ba8e997b6c594eb1e6966ceaac71405
Original commit hash: 036bd23d57b8584a7512f6b0ef10fef85062d3a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: e110d29bf7f16dc7e1f81a4fa8af7b83e51606ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit d4b7577a02cf79b1a8a3f7782946ebcb623f86c2)

Mon Nov 21 19:00:20 2022 +0000
Original commit date: Mon Nov 21 19:00:20 2022 +0000
Original commit hash: 33fe183cf7ea0448294e7b42f199aafc02e24dba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3e9fe7f0f9ae1055bb237eff94f133171a6b060 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Change Refresh Panic based on A0 and
LP5 Density

[Feature Description]
The PanicWm knob needs to be tuned separately for MTL-M/P A0 or when
LP5 has a density greater than 16GB versus every other config. It should
be seven in the former and eight in the later.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-M/P/S

Hsd-es-id: 22016083358
Original commit date: Wed Oct 26 15:13:10 2022 -0700
Change-Id: Ic14a4f4277c2801fb0cfb96199624d74f27bb816
Original commit hash: 3cc997e7449e588ac5fd1869fc12e0872a3a0d5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.h

================================================================================ 
Commit: 36f7c6a88d99e6dd1a347c3d65c2971faad1b3a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:44 2023 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.7.1.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Fri Nov 18 18:10:24 2022 -0800
Original commit hash: a24101a8ce48172fa55dad934aa753c0e083ea78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 730a8c09b8ac6718417f2b9745166dd27b6a4b02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:42 2023 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.7.0.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Fri Nov 18 18:07:01 2022 -0800
Original commit hash: 6c7354ef73d227a310ef97db7ed530994f6de9f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f97b07cae9c43518cf16b1c429ff1248857d297 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.25.14

(cherry picked from commit 0b908fe4c56a55d6d6afa37463fa139e66801106)

Fri Nov 18 18:03:23 2022 -0800
Original commit date: Fri Nov 18 18:03:23 2022 -0800
Original commit hash: d9b4d7fbf9f1d5ce7893554daf59bcc90fa5278d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dabe15bcb186db41069820ade5f32faa7ba58eb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Set Safe Memory Frequency Limit to 4800 on B0

[Feature Description]
(1) MRC must set the safe memory frequency limit to 4800 on B0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016201109
Original commit date: Fri Nov 18 17:30:11 2022 -0800
Change-Id: I31620b4f28bca9d16f5e78966fc49cd28abd438d
Original commit hash: 0fb4e80d90bf40d62c5f372e31353c2337430c57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 63cae10044f3b6a3ffaac62c3b37ee87b6b5700b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.25.13

(cherry picked from commit 9b36c777316209d2f41dab9c91360d6b4e2b0c28)

Fri Nov 18 17:52:17 2022 -0800
Original commit date: Fri Nov 18 17:52:17 2022 -0800
Original commit hash: d751fe2497afd96d3d53c6386157d770b9192a85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a49cedc078222c80b0747f74f173d27982f0e73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CS per pin normalization should be
done before voltage margining.

[Issue Description]
CS per pin normalization should be done before voltage margining.
Not restoring timing could impact voltage margining.

[Resolution]
CS per pin normalization has been movedbefore voltage margining.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22016029326
Original commit date: Tue Nov 1 13:11:58 2022 -0500
Change-Id: I1644cbb72a555e413753d31223efccd696171883
Original commit hash: f42921a492c677455e196ce95b5e29bc2a226d00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 07732ffdf656d5e452d68acc9275774b20d778f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.25.12

(cherry picked from commit 3f40ec9f344115d8302fc3b47a8c43390e924b61)

Fri Nov 18 17:48:32 2022 -0800
Original commit date: Fri Nov 18 17:48:32 2022 -0800
Original commit hash: deee219ce4fcb31acbfa59e8d722a96de5c8f9b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cf70b1ab0f3a29ab77364ae855a4518e30110da1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Clk and Cmd Channels are missing in Training Dump after ECT

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Issue Description]
Odd channels are missing for CmdGrpPi in DDR5 and LP5;
and ClkGrpPi for LP5

[Root Cause]
MC Odd Channel skipping logic was improperly added to DDRIO CR's

[Resolution]
Remove IS_MC_SUB_CH check from GroupScopePerCccNoRank
and GroupScopePerDdrioCmdGroup categories.

[Impacted Platform]
All

Hsd-es-id: 14018012392
Original commit date: Thu Nov 17 23:14:36 2022 -0800
Change-Id: Ic2d3cbeb4e5f42716ed423d6d25a428686336518
Original commit hash: e9721236d66054af7f8a483605e352e8be24ad95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0b35cbf4dec1933a399a0783c683b7f79cf8a451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.25.11

(cherry picked from commit 33b7627803b63803bc90cd4b0f7db53d51ec6b0f)

Fri Nov 18 17:45:54 2022 -0800
Original commit date: Fri Nov 18 17:45:54 2022 -0800
Original commit hash: 089baff06a006aa4c8c375c4d8c04f556deb72af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 475a3027864327c6cd0d5aad18f7b83a39dfeb90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:18 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DDR5 PDA with scrambling causing
txcmdtype_fifo to grab wrong cmdtype info

[Feature Description]
Implement a IOTRAIN Reset after training. This Iotrain reset is needed
before exit Normal mode.

Package/Module:ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016193956
Original commit date: Fri Nov 18 14:13:45 2022 -0800
Change-Id: Ia708d8730cf79bc19bf665c9120e15d994c19afb
Original commit hash: cc52caeac6806c0378c07ee437f56442661f660a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 497e2fc9b8171c901fcde7a6c62ffef487a990f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.25.10

(cherry picked from commit 3d8a0ea671d7981f9052f692610a83dea1d57f5c)

Fri Nov 18 17:43:47 2022 -0800
Original commit date: Fri Nov 18 17:43:47 2022 -0800
Original commit hash: e5b60ae19905ec314fbb441b648ebfc3815cab3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a3b581f61ef4e96ff67237a128ddf76de28e886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Update SAGV Table to per-Config Frequencies:
LP5 6400, DDR5 5600

[Feature Description]
Configured the following per memory technology and config SAGV workpoint
data rates:
Technology (Config) {WP0, WP1, WP2, WP3, No SAGV}:
MTL-M
LP5 {2667-G4, 4267-G4, 6000g4, 6400-G4, 6400-G4}

MTL-P
LP5 (2Rx8) {3200-G4, 4267-G4, 5600-G4, 4267-G2, 5600-G4}
LP5 {2667-G4, 6000-G4, 6400-G4, 4267-G2, 6400-G4}
DDR5 {3200-G4, 4800-G4, 5600-G4, 4400-G2, 5600-G4}

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016200710
Original commit date: Fri Nov 18 15:11:31 2022 -0800
Change-Id: I004ab5bb4439e272655d05a9da150cd380cfc60a
Original commit hash: c301d4f97c66337a45f653151c992e7268e39ac1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: b878ffce8bd4a18caeed80a2d8fd31e695297311 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0065355ab8f395a15ea370d1955eca093a7a849e)

Sat Nov 19 01:21:32 2022 +0000
Original commit date: Sat Nov 19 01:21:32 2022 +0000
Original commit hash: e3808284f85c165e9870659657a893d6134e9ca1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12a50b66939642cb5345b20e98aef65cfc3721a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] CmdV centering failing on certain 2 rank x8
DDR5 stations

[Feature Description]
MRC should issue a JEDEC reset after each valid rank is trained for
CmdV centering.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018022946
Original commit date: Fri Nov 18 16:48:31 2022 -0700
Change-Id: Ic9bf926dd2d2ba47326086379eef2c49b9d5916a
Original commit hash: 9ef586a5cbc3ee46e9badb3c8ff27c6d6a3e12c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0134be5cf9c763739dda190597a85bf844989d22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 9cccf101356b0cfae43bea72be97af9a6a1c278d)

Sat Nov 19 00:47:23 2022 +0000
Original commit date: Sat Nov 19 00:47:23 2022 +0000
Original commit hash: b3be595eb093106ddcb29ea92064c05d962f0e1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 01ed120dd20d357d4bf658b7c04f30141f8073ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Limit LPDDR5 max frequency for MTL-A0 parts

[Feature Description]
If SOC-M north is MTL-Ax and CAPID0_A_0_0_0_PCI.Spare_0 is set to 1 then
limit frequency to 5600-G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016106559
Original commit date: Thu Nov 3 01:06:41 2022 -0700
Change-Id: I824d7220b52c19582b25b0707fd8c949bde7e6f7
Original commit hash: da1e672dcd794771d1c8fb7a86f1cf304a1cfd02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 81ffb35cac8fa5ad452e9adec36427e15204f1be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit edb2136b8ed0aeca57627297f59fdfd19a10073c)

Sat Nov 19 00:26:26 2022 +0000
Original commit date: Sat Nov 19 00:26:26 2022 +0000
Original commit hash: fe007b88f33cfeab33eb1f4010acc1e1890a8322

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 02e052178cc56c8d4ec871726deaec6ebf63ed4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] SenseAmp training overwriting PHY init
values

[Feature Description]
(1) MRC must calculate the default DDR5 RX VREF using the default
impedance (ODT) lookup tables during PHY Init.
(2) MRC must calculate the default DDR5 RX VREF using the last impedance
(ODT) value programmed to the DRAM mode register (MR).
(3) MRC must restore the register field PHY Init values in the following
registers before exiting Sense Amp Offset Training:
- DATAxCHx_CR_DDRCRDATACONTROL0.DisableOdtStatic
(do not restore on DDR5)
- DATAxCHx_CR_DDRCRDATACONTROL2.DisableDqsOdtStatic
- DATAxCHx_CR_DDRCRDATACONTROL5.ODTSingleSegEn

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016030768
Original commit date: Sun Nov 13 05:38:51 2022 -0800
Change-Id: I09287749b40fce9ed8871e51fcd1d306658b8147
Original commit hash: 5a52ffa70599584255481247dce5b6f62241dca9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 755de61b008ef96360e13ddc4c6d4aac1aafb52a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 6be343655d3df75af3457a5ba599614b3af00a4b)

Fri Nov 18 18:26:57 2022 +0000
Original commit date: Fri Nov 18 18:26:57 2022 +0000
Original commit hash: 21afd5b34f811ac98bf3a50bf4f623fb66aadd8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f6357211b7181c5bedaf5a181e8ae6d6233854f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:47 2023 +0530 
-------------------------------------------------------------------------------- 
Enable Per-Bit RxVref Training

[Feature Description]
Enable per-bit RxVref Training

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015872267
Original commit date: Wed Nov 9 08:08:21 2022 -0700
Change-Id: I877402ec89fef913a722244c4de04d344262c978
Original commit hash: 4869accc7e459567f5af047070539c9459d3161c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3de82815a690b12e2f76d29b03e99541d49b532d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 3a20d03a0f90372ccd27b68fdfb8e5b7c8b5a0f4)

Fri Nov 18 17:29:23 2022 +0000
Original commit date: Fri Nov 18 17:29:23 2022 +0000
Original commit hash: 0f5434cfa90cfb3e56aa44c56e408f80a71fd08d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8200d9ddebbcd5f559fdd65ced5c9773df97d8aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] LP5 Read Dqs limits should be
calculated per rank

[Issue Description]
MrcCalcMaxRxMargin() expects a RankMask as an input not a 0-based
value. When passing in a 0-based input the limit check for Rank1 is
not properly calculated. This can lead to Read Centering failures

[Resolution]
Pass in a rank mask into MrcCalcMaxRxMargin() when determing RdDqs
limits

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016192256
Original commit date: Thu Nov 17 12:11:55 2022 -0800
Change-Id: I7dfbbf2c22dbccfda15672048349add7077e7013
Original commit hash: 34108e883c453a01bb227196609d4b78776d6d02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ef1e9405c75220e4e1f4eea3da20f2679fa836b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 283c38afbb217dfded505469d93e427b35661898)

Fri Nov 18 00:41:37 2022 +0000
Original commit date: Fri Nov 18 00:41:37 2022 +0000
Original commit hash: 9780288cff3193d846315b0ff3cbc7fa7f32cb97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd5508c66d65f8700f0d9866d6b59f4b6afbe148 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Enable Advanced RDQS Training Mode for Rd Preamble

[Feature Description]
Since our read preamble has 4 high points instead of 2. This meant that
when we tried to backtrace to the first 0 after finding a high point,
we were not guranteed to find a static low. Enabling advanced RDQS
training mode will guarantee us this low for LP5.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M/P

Hsd-es-id: 22016172046
Original commit date: Tue Nov 15 11:52:49 2022 -0800
Change-Id: I6586536ed77eb8a9101a755eed5c2c5bfc7b4195
Original commit hash: b7ef252b3b8ba1a9e6242e0852a237649199a45e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e880238bb2bd0603c28bafdade28f073aa19dfb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ab263bddf2603635716ca41207220c78a1e8311a)

Thu Nov 17 22:16:18 2022 +0000
Original commit date: Thu Nov 17 22:16:18 2022 +0000
Original commit hash: aa6583f16b4648f87e788b44680d68db6fa2b21d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 343457ca3aeb9e0ad0c8957f2ddf0f8f6c98330e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] BGF Pointer seperation needs to be
written in Mc Init for SafeMode

[Feature Description]
The application of the MC2PHY_BGF_CTRL.PtrSep_ospid and
MC2PHY_BGF_CTRL.PtrSep_ispid safe mode values must occur before the
first call to MrcRoundTripMatch in McInit

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016186364
Original commit date: Thu Nov 17 09:29:34 2022 -0800
Change-Id: I5853e110e3011c768c7183431c47e1280905047f
Original commit hash: 63a9f9e4eb3c611285725969a65e3b443480cd49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: d070bee623cbe43816244f79a53316607001523c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2f153fccb581422ee4c0d93a6936f38b40b2d557)

Thu Nov 17 21:32:51 2022 +0000
Original commit date: Thu Nov 17 21:32:51 2022 +0000
Original commit hash: 2e13b62c67846bec0aab18cf708c8beb01dac771

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 761e7eb0d5642baea42e912eb079a4306ff89393 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] RstNumPre calculation needs to be
updated to support 4UI preamble

[Feature Description]
RstNumPre equation needs to be updated to correctly support locking
to 4UI in unmatched rx calibration

RstNumPre = Min((RdToggleLow + RdToggleT +2+(IsGear4 ?2 :0))>>Gear4, 7)
Remove CTE override value

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016134193
Original commit date: Fri Nov 4 09:39:18 2022 -0700
Change-Id: I6c8ea7ff9dd937debeaa2321e004eb6e3ba00be9
Original commit hash: 0633301118f571df53ed3037dbf0a49171a9b696

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 2e11bb023dbbfa99e69144aab68c6ea532b0ed63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 175f25a274bbc0a180774c0a2d6bdcb66d272fd0)

Thu Nov 17 20:25:17 2022 +0000
Original commit date: Thu Nov 17 20:25:17 2022 +0000
Original commit hash: 1b040895b8d05ed86cc061a91f020d1d29c43630

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2efceecdf08e59ce6b3449de68d12c7567c94ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Convert all MC registers that are part
of MrcProbelessConfig to GetSet

[Issue Description] or [Feature Description]
All register accesses within MrcProbelessConfig
(MrcProbelessConfig()) should be done using GetSet. Find the
registers that are being directly written to within
MrcProbelessConfig and convert them to GetSet. Appropriately
name each MC register field being converted to GetSet. Be aware
if a MC register is Per MC or Per MC/CH, and call the
appropriate GetSet function. Rework MrcProbelessConfig so
that there are no GetSets that use multicast parameters
(MAX_CONTROLLER, MAX_CHANNEL). Instead of using Multicast
parameters, place the Get Sets within appropriate scoped
for() statements. This will help improve runtime and clean
up code.

[Resolution]
Replaced all MRC Writes and Reads in MrcProbelessConfig
with GetSet calls.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22015845996
Original commit date: Thu Nov 17 10:58:14 2022 -0800
Change-Id: I772b6006a93bc3f70e59bd921663254a372b1657
Original commit hash: 8e1156e9f0c0a3af5cb01225799ebb85082bc015

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 78f2efc1a9719534763bbea15c33eea989659974 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:43:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 4wCK toggle preamble needs to enable EnDqsNRcven

[Feature Description]
When running 4WCK toggle preamble, EnDqsNRcven needs to be set to 1
otherwise we read .5 QCLK to early.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 13010295579
Original commit date: Mon Nov 14 09:16:09 2022 -0800
Change-Id: Icb477cf0ead7f7f211d0a1ac6c15871a4aa1344e
Original commit hash: 069689ce585665d01c1eeab6cfb8bbd709f91af1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: af4596331073c2f302f08f259611ae3b8ed77bf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:43:42 2023 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/mtl: Update MrcVersion.h and ReleaseNotes to 0.6.25.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Wed Nov 16 14:53:50 2022 -0800
Change-Id: Id884ded5fdc6340324e04332eb8241b0c0905edb
Original commit hash: 5c1c29d95e493bcb0ac58b58ca98f746364dcabb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 765b31eede4633fe57f5b8fe223eafc73a69ea23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:43:34 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2523_02

Hsd-es-id: N/A
Original commit date: Wed Dec 21 20:31:04 2022 -0800
Original commit hash: 06413efee5a7ca472d8ab6ad0fedc56bf52dbb82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 64b42e87af1c161cc41ce92456141b62cbfd0f7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:43:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][A0][IOE] IOE PXPF Link drops due to incorrect FIA_P

[Issue Description]
IOE PXPF Link drops due to incorrect FIA_P programming
using Release BIOS

[Resolution]
Initialize array

Package/Module: FiaSocLib

[Impacted Platform]
MTL-S

Hsd-es-id: 14018254620
Original commit date: Wed Dec 21 13:45:51 2022 -0800
Change-Id: I6cfa620ce81b024f077ace71eefe62db03907469
Original commit hash: 29ac35153ec6db2fe8143415ab67ade244e93784

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c

================================================================================ 
Commit: 57f4a5ceafc2ad0daf95670a944112909577e84c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:42:44 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2523_01

Hsd-es-id: N/A
Original commit date: Wed Dec 21 09:38:59 2022 -0800
Original commit hash: 66d3c941411134edbb28d8661bfa1479d1801843

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 675a4b5b61943a8c3a5b40a4bdafade0fb0b0727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:42:41 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH PM] Setup.hfr defaults do not match silicon reference code defaults

[Feature Description]
Change the Policy Defaults to match the Setup

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
Mtl

Hsd-es-id: 16019237263
Original commit date: Tue Dec 20 18:13:56 2022 +0530
Change-Id: Id5db60944a915deb39f3eb3b1036323252ba78bf
Original commit hash: 04d3c7b969097b3c3f251fae753e24148e452169

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPmcPolicyLib/MtlPchPeiPmcPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: ae2a2c192bb2a48aa68721cfeb0995a0a3d735c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:42:38 2023 +0530 
-------------------------------------------------------------------------------- 
[Feature Description]
Adding board suppport for MTL-P T4 RVP Rev1 change

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 15012533155
Original commit date: Wed Dec 21 20:00:55 2022 +0530
Change-Id: Ifbdd3e979c05ff4f2d331557d3f2ba79af2e9b35
Original commit hash: c4e975ce959615f7f840918bad4d307ce8300e0b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 339f14d63c65da4a41d5067ebcf8d611e66046d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:42:15 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Dec 21 20:57:48 2022 -0800
Original commit date: Wed Dec 21 20:57:48 2022 -0800
Original commit hash: cb147ef5ad5bcd4fdb80b90d41e6542db2ff9fa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h

================================================================================ 
Commit: af49e101d3ca7e16177546373c408febeb8daad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:41:08 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Adding PchInfo Support"

This reverts commit 3d68fc86b699662d5604c85d2b73d3f1dd2adcfe.

Wed Dec 21 17:38:40 2022 +0530
Original commit date: Wed Dec 21 17:38:40 2022 +0530
Original commit hash: a67b207c60935494b3c4e2bdec8c2527e94a1ba1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h

================================================================================ 
Commit: a8a4440f4f27f1564220c54533f3b45a39e4a16e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:40:18 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "BIOS ASSERTs if GPIO Pad is not owned by HOST."

This reverts commit 1d8782b6ab82b94e7c38df5e812884f42a8383e5.

Wed Dec 21 17:38:20 2022 +0530
Original commit date: Wed Dec 21 17:38:20 2022 +0530
Original commit hash: 4e7ce419beb8dc847a078daf24a480faa7e9af8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 8bc9295df36f89815d6231a588e84202a81b08ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:39:15 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS ASSERTs if GPIO Pad is not owned by HOST.

[Issue Description]
BIOS ASSERTs if GPIO Pad is not owned by HOST.
If not HOST owned it should return EFI_ACCESS_DENIED and
continue execution. It should print GPP#X is not owned
by HOST.

[Resolution]
If Pad is no HOST owned it returns EFI_ACCESS_DENIED and
prints message GPP#X is not owned by HOST.
Changes:
1. Updated function headers with new status value.
2. Corrected identation issues in current header.

Package/Module: ClientOneSiliconPkg/IpBlock/GpioV2

[Impacted Platform]
ALL

Hsd-es-id: 15012525947
Original commit date: Wed Dec 21 13:43:40 2022 +0530
Change-Id: Ia7acbc76185fb29dab7a44ac4ec84ab1b5afd20b
Original commit hash: 1d8782b6ab82b94e7c38df5e812884f42a8383e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: ffca0dd399d0101ac1d5379782ee49c372ad0076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:38:19 2023 +0530 
-------------------------------------------------------------------------------- 
Adding PchInfo Support

[Feature Description]
Adding device IDs

Package/Module:ClientOneSiliconPkg/Fru

[Impacted Platform]
P

Hsd-es-id: 16019063452
Original commit date: Wed Dec 21 11:37:08 2022 +0530
Change-Id: I6c795cdca1225b3d53da81550608de8738c06095
Original commit hash: 3d68fc86b699662d5604c85d2b73d3f1dd2adcfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h

================================================================================ 
Commit: 15d0b84865374f5e99e1753bc70809bab565123f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:37:25 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2523_00

Hsd-es-id: N/A
Original commit date: Wed Dec 21 06:14:32 2022 +0000
Original commit hash: 4fc9769f43af9dd48f43ab827f742ff459dcaeb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ef9b169e71bb5fbabf4a8c30af59870f014f539d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:36:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Increase FSP size for MTLS GCC build

[Issue Description]
MTLS FSPM is running out of space in MTLS GCC API external build

[Resolution]
Add 4K for FSP GCC release build and 8K for debug build

Package/Module: MeteorLakeFspPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012529191
Original commit date: Wed Dec 21 11:57:38 2022 +0800
Change-Id: Ie0c16527f4c1bc3bf9c924328df1936d60bc78db
Original commit hash: 169181f15565a20a968c9b718da818529aeb3ff7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: b0a9a4a75ea1b8c9d64a9f6f5f65170872b8ead2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:36:32 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2522_02

Hsd-es-id: N/A
Original commit date: Tue Dec 20 22:03:16 2022 -0800
Original commit hash: 1fe4b28f5592fa72b395cbce281ef737f75bc0f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5fa4000c6e8a1d3fe7a48229b9ac07277663bb55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:35:51 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2522_01

Hsd-es-id: N/A
Original commit date: Tue Dec 20 21:38:02 2022 -0800
Original commit hash: 03acc296955f68d981d853fc78fbbe0d88be5004

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f783e911948a1e3ce3e9405e62b98d2c0c5e7e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:35:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][A0][IOE] Wrong FIA_P programming causes PXPF Link drop

[Issue Description]
Wrong FIA_P programming causes PXPF Link drop

[Resolution]
Update PXPF port number

Package/Module: FiaSocLib

[Impacted Platform]
S

Hsd-es-id: 15012471607
Original commit date: Thu Dec 15 11:35:19 2022 -0800
Change-Id: I48eca83ef286a7a96e609aad39ec0acdb4bcd684
Original commit hash: c747ad1d878cf23db26958ba44b38babe77735ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c

================================================================================ 
Commit: 08055fd6da2e721d0561cfa4297a5439ef41f2f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:34:51 2023 +0530 
-------------------------------------------------------------------------------- 
SOC-S ModPhy Power Gating

[Feature Description]
Update PID for SoC-s MpdPhy Power Gating

Package/Module: HsioSocLib

[Impacted Platform]
S

Hsd-es-id: 22012132192
Original commit date: Mon Dec 12 15:28:30 2022 -0800
Change-Id: I2687859237007dfd6a8682f2f9ccc230b682393a
Original commit hash: 020cf3d11fb424a34ea8007282da655fd439f418

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.c

================================================================================ 
Commit: 820d23773dff5252342dfb64ac859476c23349f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:34:17 2023 +0530 
-------------------------------------------------------------------------------- 
LNL TBT PCIe: FPB register update.

[Feature Description]
Updating the iTBT PCIE RP Config Space register
newly updated address in H and ASL files.

Package/Module: TCSS

[Impacted Platform]
All.

Hsd-es-id: 22016242136
Original commit date: Wed Dec 14 00:13:35 2022 +0530
Change-Id: I39d92872551527cece469e874650d67413643b36
Original commit hash: 1fc7a7270ecfdbd0a68f80344bf0b6e816f66140

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: 2a73e4e8b19e127b9d9ae583966083480474ed61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:33:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] PCH BIOS Trace in PEI phase are missing

[Issue Description]
PCH BIOS Trace in PEI phase are missing

[Resolution]
1. Configure PCH TraceHub FW base in SEC to allow PCH BIOS trace as
early as possible
2. Set BIOS trace default to SOC TraceHub as policy default
3. For MTLS BIOS trace sends to PCH TraceHub by default.
4. Add FwBase as input when first build TraceHubData HOB
5. Move AET and BIOS trace options out of PDC override

Package/Module:
ClientOneSiliconPkg/IpBlock/TraceHub

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012465178
Original commit date: Mon Dec 12 13:55:43 2022 +0800
Change-Id: Ifd914d59fe3e9699c836ba34de6f503c2900856f
Original commit hash: 4f1867405a6e0392e8ee4ebf9e39bf3e54f8e541

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchBdfAssignment.h
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Include/Library/TraceHubHookLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiTraceHubInitLib.h
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/BaseTraceHubHookLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/BaseTraceHubHookLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/DxeCoreTraceHubHookLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/DxeCoreTraceHubHookLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/DxeSmmTraceHubHookLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/DxeSmmTraceHubHookLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/PeiTraceHubHookLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/PeiTraceHubHookLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakePlatSamplePkg/Setup/DebugSetup.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: db51155c132539982694687d9d2ce98b02f12b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:33:05 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2522_00

Hsd-es-id: N/A
Original commit date: Tue Dec 20 15:19:29 2022 -0800
Original commit hash: cbcdd1ebbc0441e7866463ab23ac14f7135fcd4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7ee943e7684c5ea5c78ababe0088827d8f6a31e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:32:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S]GPIOs not set up correctly for SODIMM 1DPC

[Feature Description]
fixing GPIOs for MTL S SODIMM 1DPC RVP board

Package/Module:
Board pkg

[Impacted Platform]
S

Hsd-es-id: 14018226341
Original commit date: Tue Dec 13 16:21:41 2022 -0800
Change-Id: I7f1ae8f481afbea7802130d1953ef701a1ca5dbe
Original commit hash: 7a359a4e9d2be5dfd7968ea316938fa5f9b0829b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 8f7c35e6954e5bffe20305a2d3bf30bcf00dfe16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:32:01 2023 +0530 
-------------------------------------------------------------------------------- 
Add new fabid2 support for PPV DDR5 SBS RVP board

[Feature Description]
Add new fabid to PPV Skuid

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 16018455018
Original commit date: Thu Dec 15 13:33:04 2022 -0800
Change-Id: Ie95ab1604444942821b5d525cd608eaf545b7de8
Original commit hash: 76242fc90d7f0d24d4894965d482a1c0554e964c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: 0c290c6c3d37ca28af3ae76085f8ec662741b26b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:31:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] S0ix SLP-S0 residency is hitting Zero Percentage

[Issue Description]
1. S0ix SLP-S0 residency is hitting zero percentage in MTL-P
2. Debug boot is very slow in MTL-S

[Resolution]
1. Setting Legacy UART option as default in Kernel Debug Serial Port
for MTL-P/MTL-S
2. Disable debug logs over Lpss Uart only for MTL-S.

Package/Module:
MeteorLakeBoardPkg
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-P, MTL-S

Hsd-es-id: 16019217941
Original commit date: Tue Dec 20 18:25:20 2022 +0530
Change-Id: Ie13d16bc3add0e51e43323268ead89503bb5ab1c
Original commit hash: 584ff4b2a3ac6ecae9ad6b52c45daa33c31374d5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/StatusCodeSetup.hfr

================================================================================ 
Commit: 247b52a786a8fd2429f93b0e9fc93ff23a4c8591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:31:29 2023 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] Rename GpioNativePads.h and GpioV2NativePads.h

[Feature Description]
Rename:

1. GpioV2NativePads.h -> GpioV2Signals.h

2. GpioNativePads.h -> GpioV2Functionalities.h

Change EOL symbols from LF to CRLF in GpioV2LnlSocMPadData.c

Package/Module: ClientOneSiliconPkg/GpioV2

[Impacted Platform]
MTL, LNL, OEM.

Hsd-es-id: 18025654800
Original commit date: Wed Dec 7 21:04:30 2022 +0100
Change-Id: I43ae0ca602cbb04465ac73b4df7cfd7cf8f8c45d
Original commit hash: 7c63d12926acad59795ae9059a9e5e98c550c669

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/GpioV2MtlPchSNativeSignals.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSataInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocScs.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocTsn.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/DxeThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Include/Library/GpioLib.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioNames.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2Functionalities.h
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2Signals.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 6026c9e9382aeff36546cf43aeabe623474d3fe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:31:05 2023 +0530 
-------------------------------------------------------------------------------- 
Dynamic Link Throttling programming update.

[Feature Description]
In accordance with BWG, TNPT should not be programmed on
MTL-S PCH.
This is accompanying change of:
Ia979b97bec67702bcce5b3c00c2de5d08b2378c3
and adds a way to change this across projects.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 13010466081
Original commit date: Tue Dec 6 16:13:36 2022 +0100
Change-Id: I4ff6752ff59c11a7db7312bbaaa0206558f5366b
Original commit hash: 0bdfa25fbe6f1154413fc33ea3203f477aba4963

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 2af95cad6913e3afec03d4b54bf98ee6e384093f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:30:50 2023 +0530 
-------------------------------------------------------------------------------- 
Setup defaults not matching with silicon default

[Issue Description]
Setup.hfr defaults do not match silicon reference code defaults

[Resolution]
Added defaults values to silicon codes
VMDports are exceptional case, values are loaded dynamically

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018437698
Original commit date: Mon Dec 12 14:54:39 2022 +0530
Change-Id: I5836570f0fd4314531f651b52d4213199982f5ce
Original commit hash: 1ce8ca3cbb631d1a51d8facee0dcc319ab7a88d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 207d38da379dfc1cfc8ec6e1cdcf386b10f60094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:30:07 2023 +0530 
-------------------------------------------------------------------------------- 
Fixed MeExtmeasurement not retrieve complete ERLogs in ME Disabled Mode

[Issue Description]
MeExtmeasurement not retrieved complete ERLogs in ME Disabled Mode

[Resolution]
Fixed MeExtmeasurement to retrieve complete ERLogs in ME Disabled Mode

Package/Module: MeExtMeasurement

[Impacted Platform]
MTL

Hsd-es-id: 16019228758
Original commit date: Tue Dec 20 10:16:15 2022 +0530
Change-Id: I723c76e9937ca970088c58f4c587daffc6c838e8
Original commit hash: 6a1479b19709ab0acd2caa377d88dabc6b4b5c7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h

================================================================================ 
Commit: fd24feb8d1b40addae1650388a8650cbf3376ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:29:50 2023 +0530 
-------------------------------------------------------------------------------- 
FRU implementation for new program.

[Feature Description]
BIOS implementation of CPU FRU for new program

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15012476634
Original commit date: Tue Dec 20 14:07:05 2022 +0530
Change-Id: I67f36dc1e46e4d149b3dc4e8482f5a09faaf5219
Original commit hash: ba3fc52007e9300e3df55bdfa1c8160512ab50ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h

================================================================================ 
Commit: efe5ed27e86de1b69e796288be67955f9cefdb9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:29:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update Description for UfsEnable and UfsInlineEncryption UPDs

[Issue Description]
FSP code implementation of UfsEnable and UfsInlineEncryption
are arrays as per maximum capability of SOC, but help text
is not clearly explaining about controller enablement.

[Resolution]
Update UPD help text for UfsEnable and UfsInlineEncryption
for clear understanding

Package/Module:
FspPkg/Upd

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16019074231
Original commit date: Wed Dec 14 02:44:52 2022 +0530
Change-Id: I5d56e005c02aa86522df47dda8ced1b11886ba47
Original commit hash: a0c4a1877f7e552d2be1eaae756de748ce40c9fd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 84288bcececd408db1b2a2f47c6d5384c24a19d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:29:20 2023 +0530 
-------------------------------------------------------------------------------- 
DMI3 power gating is not happening
blocking SoC/PCH S0ix.

[Issue Description]
Incorrect programming caused DMI power gating to not happen.

[Resolution]
During debug, it was determined, that DmiPowerReduction policy
does not get initialized correcty, with respect to required
project configuration.
This change corrects policy initialization.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18026066715
Original commit date: Mon Dec 19 11:05:32 2022 +0100
Change-Id: I48f5bf4f6910176cf7dde2674ea4ca1f3cdaf9a5
Original commit hash: 4c0b766b2e7ee8bfdfda50ac8231b860cb76ea85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c

================================================================================ 
Commit: e816dad09154d3f3734610534f0637ae30957da0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:28:36 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS to update Device ID for newly added DG2 Mobile WS

[Feature Description]
Updated Device ID for newly added DG2 Mobile WS

Package/Module:
DashG

[Impacted Platform]
MTL

Hsd-es-id: 16019041759
Original commit date: Fri Dec 16 15:55:19 2022 +0530
Change-Id: Ibb9e08f991e7c4a415161ecb7ada553cf24a4ce1
Original commit hash: 6766b2249e0ee8dc1cc8237b122fadc7a17ddf04

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/DashG/DgOpRegion.h
MeteorLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c

================================================================================ 
Commit: a1106657e74ba7978b361a3b3e000fb0c0257421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:28:12 2023 +0530 
-------------------------------------------------------------------------------- 
Configure TC/VC mapping for MTL-S

[Issue Description]
There is no TC/VC programming performed for UP-DMI.

[Resolution]
Added flow that is programming common TC/VC settings between DP and UP
DMI.

Package/Module: ClientOneSiliconPkg/Dmi

[Impacted Platform]
MTL-S

Hsd-es-id: 15012415432
Original commit date: Mon Dec 12 16:08:19 2022 +0100
Change-Id: I6301b4c1a440450d54658a65718124a3e0f3b0c0
Original commit hash: 0af3eb23d0e42155fc86dab6a736507d8a2d3172

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 067949af832eab71e360c1d41226daa59457e457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:27:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update CPPM_CG_POL*A registers to use ASLT instead of PLT

[Feature Description]
BIOS should set static register CPPM_CG_POL*A register as per
recommendations defined in PMC programming Guide
Clear bit 29 during writes to CPPM_CG_POL*A registers

Package/Module:
ClientOneSiliconPkg/PMC

[Impacted Platform]
MTL-P/M MTP-S

Hsd-es-id: 16018784885
Original commit date: Wed Dec 14 04:42:44 2022 +0530
Change-Id: Icb68d3cad89f6fae90e8f8177a65e689f75a74d1
Original commit hash: 64e272692a9d50a25afb3050e32a536ed2e7b316

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 9092c442b874fc0561884434b7fd37c01afabc4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:27:21 2023 +0530 
-------------------------------------------------------------------------------- 
Clear PAM_W CP and WAC in IOC registers

[Feature Description]
HOSTIA_POSTBOOT_SAI cleared from PAM_W CP&WAC

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL,LNL

Hsd-es-id: 15012403206
Original commit date: Tue Nov 29 11:42:02 2022 +0530
Change-Id: I4dea00bd13a9a32e3b3430a3196f88000336b4bf
Original commit hash: e63d7416e966b41fda466fbcb5db230ae87ecde8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/PeiHostBridgeIpStatusLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/HostBridge/IocMchBarSai.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaInitFruLib/DxeSaInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: a8cf4be32a9136893746ca338b9282cd938b0202 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:26:55 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS Change for NVME recovery code adaptation

[Feature Description]
BIOS Change for remove Platform code and code adaptation

Package/Module: MeteorLakeBoardPkg/NvmeRecovery
MeteorLakeBoardPkg/BoardInitLib
MeteorLakePlatSamplePkg/DxePlatformBootManagerLib
MeteorLakePlatSamplePkg/PeiPolicyUpdateLib
MeteorLakePlatSamplePkg/PlatformInitAdvanced
MeteorLakeBoardPkg//BoardVpdPcdsInit
Features/CapsuleFeaturePkg/

[Impacted Platform]
ALL

Hsd-es-id: 15012393091
Original commit date: Wed Nov 30 22:30:29 2022 +0800
Change-Id: Iaae2189cfad89b2563b3088ede67cc04c8bc027a
Original commit hash: 8edd82379bb3a1a62bcc24278e7a17d2c5078727

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Include/PostMemory.fdf
Features/FirmwareGuard/CapsuleFeaturePkg/Include/PreMemory.fdf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformMeFwUpdateLib/PlatformMeFwUpdateLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/NvmeRecovery/Nvme14.h
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.c
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.h
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.c
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.h
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.inf
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeSecure.c
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeSecure.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 2913f60a3c1204b07591dfc1d7d7936575393037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:26:18 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2521_00

Hsd-es-id: N/A
Original commit date: Mon Dec 19 20:31:12 2022 -0800
Original commit hash: 9eb228b7ed6d9c1f0d283ae1f4ea334bc2f3a8d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 25c9df53147f46329aa1c593cedaa4cba9549716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:25:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] NVMe detect fail observed in boot manager menu after S4/S5 cycle

[Issue Description]
VMD dummy device ACPI OFF method was getting triggered without VMD OFF
method getting triggered in S4 entry which is toggling PERST and PWREN
GPIOs of that RootPort. These GPIO pins are shared pins between
VMD endpoint device and VMD dummy device.

[Resolution]
Corrected the bit logic to skip the VMD dummy function ACPI OFF flow
to avoid the unnecessary toggling of PWREN and PERST GPIO pins of the
VMD Endpoint device during S4 entry.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-P, MTL-M

Hsd-es-id: 22016330891
Original commit date: Thu Dec 15 20:23:41 2022 -0800
Change-Id: Ic37249b6419f95e486e0585c58300d2a85026320
Original commit hash: e1d588bb04d0b18380cb9755c199e175886a5c3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl

================================================================================ 
Commit: b4c58301702cc17f09bc9a36b45c4605d2be2df6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:25:00 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.24.7

(cherry picked from commit 6e7329c9534aa9fb1cd2eb1adefea0e35f433c6b)

Mon Dec 19 14:56:42 2022 -0800
Original commit date: Mon Dec 19 14:56:42 2022 -0800
Original commit hash: c4a6b4f9881d378afa9c2c0b08e4d3bca9b28bbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9588fc21a9b54304fbfcf88595c0d29cf01df2f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:24:47 2023 +0530 
-------------------------------------------------------------------------------- 
MTL MRC - Display register programming to always program
the 32 bit wide channel count for DDR5, 16 bit wide for LPDDR5

[Issue Description]
The number of populated channels is being incorrectly reported
for Display Register programming

[Resolution]
The number of populated channels is calculated in two locations
each serving a different purpose. The one being reported for
Display programming was not the correct one to be used for
DDR5 as it was using the value that would be use for SMBIOS
tables.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018210162
Original commit date: Fri Dec 16 10:02:21 2022 -0800
Change-Id: I63c41f737f62803502e7719f9c035b164dbb7cee
Original commit hash: 873ce432b89fb2806959911f2c4698106e744d30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9d549d26bb5ea9c6cd7f7ea4493ab1cec343774d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:23:12 2023 +0530 
-------------------------------------------------------------------------------- 
Graphics PEIM Init With FSP Multiphase Init flow

[Feature Description]
Graphics PEIM Init With FSP Multiphase Init flow

Package/Module: FSP

[Impacted Platform]
ALL

Hsd-es-id: 16019205935
Original commit date: Sun Dec 18 21:43:00 2022 +0530
Change-Id: I0702d7173692cd603592cabbb002a1cc2066fef9
Original commit hash: eef2a6b31b996eb198318b3dad7b005343895610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h

================================================================================ 
Commit: 6fcb7c385c9c0c14e995a7afa26f49efe10c3ff7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:23:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enlarge TempRam and PeiStack size

[Issue Description]
BIOS reset is failing with GCC IFWI.
Create HOB fails due to memory shortage.

[Resolution]
Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Package/Module: MeteorLakeBoardPkg, MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018654854
Original commit date: Mon Oct 31 19:46:43 2022 +0800
Change-Id: Ia0b6d7471873c2abe44fc170ac2a752f8fef97a6
Original commit hash: 5619a3fafb5f54ecd066431089b13cab8b2bf13f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 71368afbb1ef43d84ec2c41d27fe3669451810f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:22:12 2023 +0530 
-------------------------------------------------------------------------------- 
set FSP's SMBIOS Type 17 strings

[Feature Description]
create policy to set value to Serial Number

Package/Module:SMBIOS

[Impacted Platform]
MTL,LNL

Hsd-es-id: 16019066830
Original commit date: Mon Nov 28 18:04:14 2022 +0530
Change-Id: I5c86c04d93baae32cb272634e6a7b518cfa6948e
Original commit hash: d42ed01bd9d581643f719d7e00df61ec0fc43a68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/DxeSmbiosMemoryLib.inf
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 5e3a464178db90cf2c89e9fb3ef198b63a824420 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:21:19 2023 +0530 
-------------------------------------------------------------------------------- 
Add Is Pad Owned by BIOS check for GPIOV2 services.

[Feature Description]
Add Is Pad Owned by BIOS check for GPIOV2 services.
To make sure BIOS doesn't override pad configured by other
entities.

Package/Module: ClientOneSiliconPkg/IpBlock/GpioV2

[Impacted Platform]
ALL

Hsd-es-id: 16019138081
Original commit date: Wed Dec 14 09:32:52 2022 +0530
Change-Id: Id38373b7dd36ddf8d24adabca943e5de987e7908
Original commit hash: 267fa5cffa43e17dab2e2ee9eb56186a34bf099f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 69db53b9412436799692c67aa57f075c910cbbed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:21:00 2023 +0530 
-------------------------------------------------------------------------------- 
Match MTL-P GC for MIPI and reduce patchtable

[Issue Description]
[MTL][A2][IPU]The Sasetup option of MIPI
camera which mismacth the golden config,
and xmlcli can't update default option value.

[Resolution]
1. SaSetup match the MTL-P golden config
2. Remove MTL-P patch table
3. Reduce duplicate MTL-M patch between Sasetup
4. Modify controllogic and camera disable with S/M
5. Fix the input clock value was incorrect

Package/Module:
MeteorLakeBoardPkg\Include
MeteorLakePlatSamplePkg\Setup

[Impacted Platform]
MTL-S/M/P

Hsd-es-id: 15012505661
Original commit date: Mon Dec 19 14:06:47 2022 +0800
Change-Id: If0bd3e503cd70329534165fb6ba6a3d329aa7603
Original commit hash: 7eff01d1b8a13d227e8e30031f0267b3eb65a56c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: f91d110445aa3f02e8e7756ae4f9d84bc1da4f70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:20:52 2023 +0530 
-------------------------------------------------------------------------------- 
[Unit Test]TCSS Capsule FMP code clean

[Feature Description]
Code clean for Support unit test in TCSS FMP capsule

Package/Module: TcssCapsuleFeaturePkg

[Impacted Platform]
MTL,LNL

Hsd-es-id: 15012454080
Original commit date: Mon Dec 19 13:39:43 2022 +0800
Change-Id: Iae9f36a61e2db191e69bf8e64fad633b4015fc80
Original commit hash: 1ce52df8ab7c9e5a85ca9f873dafb2c4e7b58363

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerCommon.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec

================================================================================ 
Commit: 744cb7189fc7bcd1b68cfc81b257c9310b25d210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:19:45 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2517_00

Hsd-es-id: N/A
Original commit date: Sun Dec 18 20:31:31 2022 -0800
Original commit hash: 9bba99dfb0f88cad8b212c69fef28cad06bedc01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0b5c699f98ed8f7c53cdad757f4e500f53a256a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:19:31 2023 +0530 
-------------------------------------------------------------------------------- 
Enable PcdDeprecatedCryptoRemove in BIOS

[Feature Description]
Enable PcdDeprecatedCryptoRemove to allow reallocation
when detects unsupported algorithm in PCR banks.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL S

Hsd-es-id: 15011969102
Original commit date: Thu Oct 6 23:28:10 2022 +0800
Change-Id: I408c7495a5b457eef29469ac349faafe9728a609
Original commit hash: 311b96e71f02e585fd6c622534618c9e7ee7c21c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: f73f17b05d47b5c672f1f25f670dc27399e2cd62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:19:19 2023 +0530 
-------------------------------------------------------------------------------- 
Fix the Resiliency BIOS would do the backup in each reset/boot

[Issue Description]
- When boot state is presented means it is not first boot.
- In PlatformDxeBootStateHookLib miss to invert the logic, this cause
every boot/reset would consider as first boot and do force backup
operation.

[Resolution]
- Invert the result get from IsBootStatePresent ()

Package/Module: MeteorLakeBoardPkg/CapsuleUpdate

[Impacted Platform]
ALL

Hsd-es-id: 16019187209
Original commit date: Fri Dec 16 17:13:02 2022 +0800
Change-Id: I0f92326f718af8067723a47138677266ec3f1b48
Original commit hash: 51074e19f6fef9cddde95d13b84f5538878f502a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformBootStateHookLib.h
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformDxeBootStateHookLib/PlatformDxeBootStateHookLib.c

================================================================================ 
Commit: 924199c6b2b7c0083458538005aa624ff1c9da24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:18:16 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2516_01

Hsd-es-id: N/A
Original commit date: Sat Dec 17 20:30:52 2022 -0800
Original commit hash: 08e41e91f02a621bee975420a2c56786c8cf7aad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3f66059bce2951beeb076552c158990389447a30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:17:38 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2516_00

Hsd-es-id: N/A
Original commit date: Sat Dec 17 04:31:05 2022 +0000
Original commit hash: 9c9ceea9f747451ec961eb3de4544234ea818f0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f64d0337d01d017d272034fcb7c1f886e2ee35a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:16:47 2023 +0530 
-------------------------------------------------------------------------------- 
TCSS BIOS Policy settings doesn't align on LP5 T3 and DDR5 HSIO RVP

[Issue Description]
TCSS BIOS Policy settings doesn't align on DDR5 HSIO RVP with LP5 T3

[Resolution]
Add a config patch table to disable TCSS TBT Pcie ports and DMA regions

Package/Module:
MeteorLakeBoards

[Impacted Platform]
MTL-P

Hsd-es-id: 15012284341
Original commit date: Wed Nov 16 16:14:07 2022 -0800
Change-Id: I619762d549650b17d11478dc2f7fb5e88d2a7b9a
Original commit hash: c7707cbe69f9dcae9a714b71b64afadb1ffbe9a2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 4655838d0be2439cbd0d298ab4117f4f85b4ab86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:15:41 2023 +0530 
-------------------------------------------------------------------------------- 
Adding baseline code changes for a new program

[Feature Description]
Added base packages needed to support the build activities of new
platform.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018861827
Original commit date: Fri Dec 16 13:15:29 2022 +0530
Change-Id: I66609f5159a79fbd41d8824eac81599bd38a520c
Original commit hash: 2aeb01187225f36b2dcbc008cbaf6c00d35285be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/Include/Register/GpioV2ChipsetId.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: 7b1ed97d1034de090fbfb048438f446ec1e853aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:15:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTP-S][A0][PO][LPSS] Com port observed yellow bang in Windows.

[Issue Description]
Lpss Uart is initialized in hidden/com mode incorrectly.

[Resolution]
Create IpBlock for LPSS UART.
Fix multiple initialization flow issues.
Allow to program Uart in Hidden/Com mode.

Package/Module:
LpssUart
MtlPch Fru
C1S

[Impacted Platform]
C1S/MTL

Hsd-es-id: 18025692507
Original commit date: Thu Nov 10 09:21:28 2022 +0100
Original commit hash: 82620afd31d35196ddd63703713423751c70396f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.h
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchLpssUartDxe.c
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchLpssUartLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPeiSerialIoLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchLpssUartLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSerialIoDeviceIds.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSerialIoUartSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchLpssUartSmm.c
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/IpBlock/LpssUart/Include/LpssUart.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/LpssUartDebugPropertyPcdLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/LpssUartPrivateLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/PeiLpssUartInitLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/LpssUartCtrl.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/LpssUartDriver.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/LpssUartPriv.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Register/LpssUartRegs.h
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartPrivateLib/LpssUartPrivateLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartPrivateLib/LpssUartPrivateLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/ComponentName.c
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/LpssUartDriver.c
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/LpssUartDriver.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesSerialIoUart.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevicesLpssUart.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxe.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: 717cd7e36dd0beb9cdf17bc9e22a4fdd92f3f850 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:06:39 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS shall update MMIO Back to Back Write Restriction and Handling

[Feature Description]
BIOS shall update MMIO Back to Back Write Restriction and Handling
when use P2SB.

Make calls to P2SbProgramPostedWriteMask from FRU.
Move P2SbPostedWritesEndpoints tables to P2SB file.

Package/Module:
ClientSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18025212856
Original commit date: Wed Dec 7 17:18:11 2022 +0100
Original commit hash: 7b96d318d1d45918d4da206ba1bde854fc841191

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/P2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: 882a53c1a5064c9a93eab5fd8059626fd78c8c09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:06:07 2023 +0530 
-------------------------------------------------------------------------------- 
FSP-T PcdSerialIoI2c UPD settings is not reflected.

[Issue Description]
FSP-T PcdSerialIoI2c UPD settings is not reflected after
modifying in dsc file.

[Resolution]
FSP mode should use Upds.
Non FSP should use PCDs from Si Pkg.

Package/Module: FspWrapper

[Impacted Platform]
ALL

Hsd-es-id: 15012308594
Original commit date: Tue Dec 13 14:28:35 2022 +0530
Change-Id: Ic21add345c0747b3ef7d04d8844c25b9cd9f5bed
Original commit hash: da633ca6f25f585a02cd61b513077ae3fa89d539

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: 7842d7f6106769ef06f6eaf6791d3496eeaa231d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:05:38 2023 +0530 
-------------------------------------------------------------------------------- 
Skip to do the ARBH SVN check when FDO get set

[Issue Description]
- When FDO get set then CSME HECI is not supported, it would failed to
get GetArbhSvnInfo () via HECI command.
- With this unsupported condition, capsule update would get aborted.

[Resolution]
- Add inner-function to examine if meet one of condition to skip ARBH
SVN check
(1) Execute within Simics environment
(2) BootGuard is not enabled
(3) Flash Descriptor Override(FDO) get set
- Execute the check function within VerifySvn (), if stands return
EFI_SUCCESS directly

Package/Module: CapsuleFeaturePkg/CbntSvnCheckLib

[Impacted Platform]
ALL.

Hsd-es-id: 16019047388
Original commit date: Wed Dec 14 00:15:49 2022 +0800
Change-Id: I8f4f383a73f4e5341a911f1d124acffdc12b9fbc
Original commit hash: 833a3cfed1bf36c32098f8301b0b3c51b057974f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.inf

================================================================================ 
Commit: ed4ccf170558a59768b369375dc88960f458d4e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:05:11 2023 +0530 
-------------------------------------------------------------------------------- 
Boot time regression of ~150ms observed between FSP v2404 and FSP v2431
during FspMultiPhaseSiInit

[Issue Description]
The time increases on Get Image FW version command in PEI phase
in FSP API binary.

[Resolution]
Core boot doesn't support FVI, so move the command to DXE phase
and update SMBIOS ME FVI table.

Package/Module:
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib

[Impacted Platform]
ALL

Hsd-es-id: 16019148143
Original commit date: Thu Dec 15 12:26:04 2022 +0800
Change-Id: Ic7b392eddbfe513b4cbde2ca148234b262f4eb31
Original commit hash: b017762f5e39bb1e818e957b961c834b1e9ee202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFviInitLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFviInitLib.inf

================================================================================ 
Commit: b5dd45ab656a1829410ba32c542c336e28a2b700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:05:03 2023 +0530 
-------------------------------------------------------------------------------- 
Reallocate the FlashMap on BKC/Resiliency BIOS

[Feature Description]
- To support the single binary feature, FlashMap had been reallocated.
- uCode slot size had been set to 0x37000, Microcode FV can reduce 2
blocks (128K)
- For Resiliency BIOS, only support MSVC build align the FSP MSVC
build flashmap
- Rename the flashmap file for S platform

Package/Module: BoardPkg/Include

[Impacted Platform]
ALL

Hsd-es-id: 15012482308
Original commit date: Mon Dec 12 14:41:13 2022 +0800
Change-Id: If2342aa5fca417a8d8672742627c0f6ed3b804e7
Original commit hash: 30474b448a633c60a7c92351eb02552f4e9df1b3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 784c05a402db706558e5aa24888b69d1981fe021 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:04:36 2023 +0530 
-------------------------------------------------------------------------------- 
[CNVi] Setup.hfr defaults do not match silicon reference code defaults

[Feature Description]
Update Bluetooth Audio Offload UPD and policy default value to enable

Package/Module:
ClientOneSiliconPkg/IpBlock/Cnvi
FspPkg/Upd

[Impacted Platform]
ALL

Hsd-es-id: 15012495386
Original commit date: Wed Dec 14 15:35:15 2022 +0800
Change-Id: I113a14b8b3854d4ac773e602a1eca84be9751e2d
Original commit hash: e95a21ba1b07e0cf85e5bfbbcc5ad0ac824a17de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Cnvi/CnviConfig.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 527c679b25ae225745f2d517eac87f877a170291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:04:05 2023 +0530 
-------------------------------------------------------------------------------- 
PlatformErase: dis wdt to avoid reboot during platform erase.

[Issue Description]
SUT reboot during platform erase, result the erase failure

[Resolution]
When erase and verification spend long time,
Watch dog trigger the SUT reboot.
So disable watchdog before platform erase

Package/Module: MeteorLakePlatSamplePkg/PlatformErase

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018987138
Original commit date: Fri Dec 9 13:41:57 2022 +0800
Change-Id: I4a38dd7d3f35f48e6d22a6fb7173ab4d8be7847b
Original commit hash: 0e431970c5d8105da4cfabcffaba3826052b540e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: bf9ae2effa5d821d963a5c46fe45369adda74f34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:51 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MTL BISO ID update for program branch"

This reverts commit 897e42cceba0ae69c99a0465626216365401420d.

Original commit date: Wed Dec 21 16:41:00 2022 +0530
Change-Id: I8270b51c19be6336788db9fbc1746c69be7cd2d3
Original commit hash: acf19d40ca18f1c30450cffa28a5a3871dafaf77

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 993c7b0d389316ef5c28559fc5a7ce053c7be044 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:45 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2514_80"

This reverts commit c90ec1d072a6d9dc0c42a7acc54b0d1477085c5c.

Wed Dec 21 16:40:51 2022 +0530
Original commit date: Wed Dec 21 16:40:51 2022 +0530
Original commit hash: 9ef7b74dd3c2a97c66eb1d21eb617f274548a746

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 10c6624c2ddc3203284d997d6018a7f162fe3283 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:40 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2514_80

Hsd-es-id: N/A
Original commit date: Thu Dec 15 23:35:55 2022 -0800
Original commit hash: c90ec1d072a6d9dc0c42a7acc54b0d1477085c5c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5b1e460b4c7ca41377776be6cd5bf6f2e041451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:34 2023 +0530 
-------------------------------------------------------------------------------- 
MTL BISO ID update for program branch

[Feature Description]
MTL BISO ID update override for program branch

Package/Module:BIOSID

[Impacted Platform]
MTL

Hsd-es-id: N/A
Original commit date: Fri Dec 16 12:49:43 2022 +0530
Change-Id: I8217bfbb841ec38b5811e18775b5a81093b21799
Original commit hash: 897e42cceba0ae69c99a0465626216365401420d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e8db3ca67d61b87d3471ac386975ddb5b3d7e07f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:27 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2514_02

Hsd-es-id: N/A
Original commit date: Thu Dec 15 20:31:11 2022 -0800
Original commit hash: 907a95c992b37b7c272a80ed0af28021b547e732

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a1ee5635308bb9c6d94361eda61b551c30f345ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:13 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2514_01

Hsd-es-id: N/A
Original commit date: Thu Dec 15 20:07:47 2022 -0800
Original commit hash: 88c5efea94d170b8496c8fa0783bdc19ce63d139

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 22735f09f1563140724b312a286d39fad383a03b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:04 2023 +0530 
-------------------------------------------------------------------------------- 
Enabling PCIe PowerGating and ClockGating for External MTL BIOS

[Issue Description]
External BIOS built does not enable PCIe
PowerGating and ClockGating.

[Resolution]
Enabled PCIe PowerGating and ClockGating in External BIOS by
updating LoadPcieRpConfigDefault

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012455971
Original commit date: Fri Dec 9 14:03:22 2022 +0530
Change-Id: Ia9e5b3f3ff0c6356bbacf0bcc7fb04247bb50830
Original commit hash: 373c834331d6b66305ddcb6d07f84e8d54b39998

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: a51b2d5706b573815e88ba4e45d9b09504f6e567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:02:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] PDRCRE/PDRCRM should not programmed for non-used clock in Ioe

[Issue Description]
PDRCRE/PDRCRM should no need to be programmed for
NotUsed (0xFF) or Unspecified (0x80) clock in IOE die.

[Resolution]
Skip non-assigned clocks

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012497372
Original commit date: Wed Dec 14 12:40:52 2022 -0800
Change-Id: Ic210b8d22032ffb82993bfac17bfb463580ca045
Original commit hash: d279f75271a60ffd2096ec327faada2df3776a3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c

================================================================================ 
Commit: cb388a729e28df0de9fc6c4d81f9cb577f6b9f19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:02:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][SoC][IOEP]: PCIe Configuration Retry Status (CRS) settings
not matching BWG

[Issue Description]
txcrstoctl.crs_to_dis is not enabled for multi ports controller

[Resolution]
txcrstoctl.crs_to_dis programs based on ports instead of controller

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL MTL

Hsd-es-id: 14017804415
Original commit date: Wed Dec 14 12:27:58 2022 +0530
Change-Id: I5660b20559d98096f31e8e2a4475549070fac8c1
Original commit hash: 22acb2869256c4a4e638d2604fc7f92fa600bd6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: b6640b7b328bfb7ed067ac5ceac07542a2622c6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:02:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.24.6

Wed Dec 14 01:22:06 2022 -0800
Original commit date: Wed Dec 14 01:22:06 2022 -0800
Original commit hash: c607d43de817cfa6be29de96630c8d13d7643786

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c15d88e6c7d52350f15e27d6ff302784304953c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:02:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] R2RDelayForRcvEn Needs to be 0 for all
MTL Configs

[Feature Description]
R2RDelayForRcvEn should be set to 0 for all MTL family and should not
be trained during R2R Training.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016296406
Original commit date: Fri Dec 9 10:31:40 2022 -0800
Change-Id: I3436707c1cd9f608670ef7306bdec5275b60ff80
Original commit hash: ec1fd118662be8d737b4b986b5525a7248e5b40a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 7308ce389229ff9122eb197421de9eec686a668d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:01:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.24.5

Wed Dec 14 01:13:29 2022 -0800
Original commit date: Wed Dec 14 01:13:29 2022 -0800
Original commit hash: a60aac9a526fa37b93da9990321b249329f14548

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f71955744376f3a994a918c427eae8305fb2e940 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:01:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 Low Frequency RefPi and Cmd/Ctl values need
to be saved per sagv point

[Issue Description]
In order to support multiple SAGV points which may have different
gears and vccsa values, LP5 low frequency values for RefPi,Cmd/Ctl, and
Qclk Cal Offset need to be saved per sagv point. can.

[Resolution]
The data structures that hold the low frequency value for refpi and
cmd/ctl pi codes should be extended to support all sagv points. When LP5
ECT is determining whether it needs to train low frequency, the current
sagv point should be taken into account. If the current gv point for
low frequency cmd/ctl values are not already saved, then
run low frequency during ECT.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016249471
Original commit date: Wed Nov 30 19:49:37 2022 -0800
Change-Id: I414988161848878e1e0790695aa565c0896de7f8
Original commit hash: ccb486c933c62ca0b818ae6f224e491b55a27d17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 09af2c8436c800db82ce49a2c0c8112e14d9f713 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:01:40 2023 +0530 
-------------------------------------------------------------------------------- 
[LPE] Erase Actions are greyed out when Erase All is in Enabled state

[Issue Description]
Erase Actions are greyed out when Erase All is in Enabled state
and Erase Actions are in selected state when Erase All is disabled

[Resolution]
Automatically update "Erase All" when erase actions are
enabled/disabled.

Package/Module:
PlatSamplePkg/Features/PlatformErase

[Impacted Platform]
ALL

Hsd-es-id: 16019020955
Original commit date: Tue Dec 13 15:39:14 2022 +0800
Change-Id: I52a887f4f34b33395caf94b985a57dfada12c43a
Original commit hash: 58fb33eb6e340c42a92021d030958dbc316e76c3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/PlatformOpalProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/SetupForm.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.uni
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr

================================================================================ 
Commit: 7d72f45de762224ae1ed19244cc9f1e7e6e679cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:01:33 2023 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiCpuInitLib: Improve the debug message of second microcode load

[Issue Description]
"Second patch load success" debug message displays even "LoadMicrocode"
is not called.

[Resolution]
Update the logic to show the debug message only when "LoadMicrocode" is
called and 2nd microcode load is successful at the same time.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 14018166786
Original commit date: Thu Dec 15 18:28:43 2022 +0800
Change-Id: I904ca29a6ccf99425ff7644e4c0a90e59b79d305
Original commit hash: a95828294d1dc2ee7ae7087c9f788a2223df1a1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c

================================================================================ 
Commit: 6c1656c3b3473d5f04648951de85ef9cd9c9561b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:01:21 2023 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiCpuInitLib: Fix second microcode patch load fails in FSP API mode

[Issue Description]
Second microcode patch load fails in FSP API mode.

[Resolution]
In FSP API mode, UEFI will use "AllocateCopyPool" function to allocate
memory for microcode patch, but the size of microcode patch exceeds the
maximum size(64KB) that the "AllocateCopyPool" function can handle, so
memory allocation failed. New UEFI will use "AllocatePages" to allocate
memory instead of "AllocateCopyPool".

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 14018166786
Original commit date: Wed Dec 14 16:02:22 2022 +0800
Change-Id: I8fdbe60f755972fe37ebfd0a184da509db80848f
Original commit hash: 9f3ff8f2ba77e12a4e35aad9cfa55b4b96a67b9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c

================================================================================ 
Commit: b8c887e1f8233738a652375848354fa8f226d558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:00:44 2023 +0530 
-------------------------------------------------------------------------------- 
Add Power Floor Control Options in BIOS for Survivability.

[Feature Description]
BIOS to provide two control knobs to enable/disable SOC power floor
management.
SoC Power Floor Management: This option disables SoC aggressive
throttling to manage SoC floor power (minimum power consumption)
Display Disconnect for Floor Power Management: This option is
applicable only if SoC Floor Power Management is enabled.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg,
MeteorLakeFspPkg, LunarLakePlatSamplePkg, LunarLakeFspPkg

[Impacted Platform]
MTL All SKUs, LNL-M

Hsd-es-id: 14017940426, 14018158815
Original commit date: Tue Dec 6 10:34:35 2022 -0800
Change-Id: Idd39668f2a07c4051dbb4e66b5cde12baff229c3
Original commit hash: a982f53046a960c4b33e51690f76f247034016b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 73fcb3bf195176d03425ff68176e8b106e8b923c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:59:32 2023 +0530 
-------------------------------------------------------------------------------- 
Cleanup of cov. errors in MTL PeiSaPolicyUpdatePreMem

[Feature Description]
This commit is to address cov. errors found in the current MTL
repository in the PeiSaPolicyUpdatePreMem source file

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S, M, P

Hsd-es-id: 16018012204
Original commit date: Wed Nov 30 09:49:07 2022 -0800
Change-Id: Ifbd3ec275fdeb83cc7614d8fa53757195526e6a0
Original commit hash: cf73bf6915f83e9567946d81fa8211c49cf68c1c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 1b72cabdb665753dead30171a1bef97d92dfe143 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:58:56 2023 +0530 
-------------------------------------------------------------------------------- 
Enabling new program builds from the code base

[Feature Description]
Enabling new program builds from the code base

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018861827
Original commit date: Wed Dec 14 20:43:04 2022 +0530
Change-Id: I6ddf6ede863f97f5ca43ceafc7c8c8909cc72689
Original commit hash: 10b71832c82fde3c76f893751822b4354327ff61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a8e8dd894d3f5903e53e086374a3f44bd0df3af5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:57:33 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2514_00

Hsd-es-id: N/A
Original commit date: Thu Dec 15 08:43:07 2022 +0000
Original commit hash: daea570335d1e51f75ed58ac46109dcdee128b4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7a8428c0bb511757d33d8add769286a22eeac10e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:57:19 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2513_02

Hsd-es-id: N/A
Original commit date: Wed Dec 14 23:55:58 2022 -0800
Original commit hash: 4b52d5164e197793003777973429dcbc1baf7b0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: aaa793165b0cb99a094b82f5f30d829df2bd98cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:57:01 2023 +0530 
-------------------------------------------------------------------------------- 
FspInfoHeader details not loading correctly with FSPScope Tool 2.7.5

[Issue Description] or [Feature Description]
HeaderRevision not updated as per FSP 2.4 specification.

[Resolution]
HeaderRevision value updated in component description file.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL ALL.

Hsd-es-id: 15012406987
Original commit date: Mon Dec 5 17:28:32 2022 +0530
Change-Id: Ie0287fa54e63a1fcc3298191b614e51d2f167438
Original commit hash: 3503269b7c5adc27d40ac5f946a00c8c83033fe9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/MeteorLakeFspPkg.dec

================================================================================ 
Commit: 527ba6d84c21aefe37c6bd18c3e09ce7569fdc6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:56:53 2023 +0530 
-------------------------------------------------------------------------------- 
Enable using VTd Abort DMA Mode

[Feature Description]
VTd Abort DMA Mode is used to block all DMA access.
Enable using VTd Abort DMA Mode by set
PcdVTdSupportAbortDmaMode to TRUE.

Package/Module: MeteorLakeBoardPkg/BoardPkgPcdInit

[Impacted Platform]
MTL

Hsd-es-id: 15012486237
Original commit date: Fri Dec 9 09:29:34 2022 +0800
Change-Id: I76643257d0933a83875ba9805dc8a822bfba38c7
Original commit hash: 06353a5563c3281711c6700b332cd07dbed7aa9a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: bc8019257d7087009c23e74e09a35db5872ee698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:56:43 2023 +0530 
-------------------------------------------------------------------------------- 
Fix QualityCheck failure for EOL character

[Issue Description]
- QualityCheck failed due to EOL being set to LF.

[Resolution]
- Convert LF to CR/LF.

Package/Module: ClientOneSiliconPkg/Fru/PtlPcd

[Impacted Platform]
- ALL

Hsd-es-id: 14018219148
Original commit date: Wed Dec 14 16:50:41 2022 -0700
Change-Id: I72c4a2716e23055d39c9be2595a793597fdd7620
Original commit hash: 49e2438302739e7b164b1b48aa0a2c3952f3e732

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6b7db8cbb4f36aa074a02faf696eab283e1b574f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:55:53 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2513_01

Hsd-es-id: N/A
Original commit date: Wed Dec 14 20:30:55 2022 -0800
Original commit hash: 4efcd6129d667aed261b4845cf2e5458f13d9b50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: eb77b1db7d15f78803cca29902a4ab576bbd0002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:48:25 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS shall skip P2SB End Point mask programing

[Feature Description]
P2SB inherited the EPMASK/LOCK register changes from MTL-IOE.
EPMASK/LOCK register can only be accessed by SAI under G1SAIPOL*.

Package/Module:
ClientSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16019063296
Original commit date: Tue Dec 6 17:06:25 2022 +0100
Original commit hash: 711b2795f84bec5eee9d610e6648d0f4f74deaef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchP2Sb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocP2Sb.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/P2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: dfec76c37f39ad28de1d48f3a92426656e227375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:48:11 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2513_00

Hsd-es-id: N/A
Original commit date: Wed Dec 14 01:52:36 2022 -0800
Original commit hash: dff57bb752b67046fb922847b3f7279cbefd7466

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 29b95a1ff66908132523f5ac9db0a115894e9ae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:47:48 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2512_02

Hsd-es-id: N/A
Original commit date: Tue Dec 13 23:19:55 2022 -0800
Original commit hash: 94663dbbb544aeac9f8e6d56d226a6e7cf104e54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e2ccfcb5ec140e769c2c29bda23286b8b870ebd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:47:45 2023 +0530 
-------------------------------------------------------------------------------- 
PXPA2 port greyed out in BIOS menu when enabled in x8x4x4 trifurcation

[Issue Description]
PXPA2 setup option are not available in x8x8x4 configuration

[Resolution]
Handled SOC ports trifurcation in IsPciePortShadowed ()

Package/Module: ClientOneSiliconPkg, MeteorlakePlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012386322
Original commit date: Fri Nov 25 14:42:24 2022 +0530
Change-Id: Ieab1478a090b4baf69ec52b0948c42b1a9ddba2e
Original commit hash: d1d27a4a9d41090cb7f363924abec25ff3adf9f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
MeteorLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: 7f68bcb24ff62ae5225bcd7731faa57d020c18e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:47:35 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2512_01

Hsd-es-id: N/A
Original commit date: Tue Dec 13 20:36:31 2022 -0800
Original commit hash: 1d7f647d8bd689977c21238c569f2ee5f2d60c81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 021cf90101156cf9b7211f6d03ad8a41ffe49cb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:47:27 2023 +0530 
-------------------------------------------------------------------------------- 
Remove obsolete UPD PcieMultipleSegmentEnabled from partial headers

[Issue Description]
PcieMultipleSegmentEnabled UPD is no longer part of MTL FSP but it is
still part of MTL partial header list.

[Resolution]
Remove PcieMultipleSegmentEnabled UPD from MTL partial headers

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019056223
Original commit date: Mon Dec 5 15:58:06 2022 +0530
Change-Id: I69746c09a0a4ff00f2858022de6347aece5ab66f
Original commit hash: dba5d67aa98ab49885f8816658f77d60d82fffa8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: cd832fc01a1c169200935626bc62d9288b524ab0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:47:07 2023 +0530 
-------------------------------------------------------------------------------- 
Adding baseline code changes for a new program

[Feature Description]
Added base packages needed to support the build activities of new
platform.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018861827
Original commit date: Tue Dec 13 15:21:07 2022 +0530
Change-Id: I60ef45454dc06ba68e63fbf0cea7054afabbfbd2
Original commit hash: 9718147f88fc2f629a6ed3e88959e999eebe4e83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Include/Register/GpioV2ChipsetId.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h

================================================================================ 
Commit: a83b04c4594af459e6372cc0e3d670e61adde4d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:46:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][Clean-Up] Remove MCF support

[Feature Description]
MCF is ZBB'd based on CCG roadmap, so code cleanup is required in bios

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P/M

Hsd-es-id: 15012420601
Original commit date: Thu Dec 8 16:39:01 2022 +0530
Change-Id: I5def5518e41b27d4a2f619403c24d1803d41186f
Original commit hash: f8ce8fa358439214e9042ba222d02198e2aff820

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Mcf.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/McfDevice.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvpBom2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5T4SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xT3Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 08d4b36fc1a84fe656aa3113887881f4af9891bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:46:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Hang at 007F in OpenBoardPkg Bios

[Issue Description]
[MTL] Hang at 007F in OpenBoardPkg Bios

[Resolution]
In MTL OpenBoardPkg Smbuspei driver is not getting loaded. This causes
failure of other Pei drivers which have dependency on smbus2ppi.
This results in very early exit from PeiDispatcher and results
in the hang at 007F postcode. Adding SmbusPei.inf and
EarlyDevices.inf in OpenBoardPkg resolves the issue.

Package/Module: MeteorLakeOpenBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018905489
Original commit date: Mon Nov 21 16:50:16 2022 +0530
Change-Id: Ic188265d2591214d4742f7e7205bc5a204955331
Original commit hash: d32d9a6edf702cac100e40800f8f3b71046d3dd1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkg.fdf

================================================================================ 
Commit: 45c26a97945a4fd69a194e9a07e39263029cd896 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:46:26 2023 +0530 
-------------------------------------------------------------------------------- 
Modify PCH reserved resources

[Issue Description]
Temporary offset of memory block in PCH reserved resources which was
used for PCH devices initialization was not aligned to 2MB.
This lead to problems and missed programming of MBAR values in PCH IPs.
Another symptom was wrong programming of xDCI in PCH.

[Resolution]
Switched TraceHub MTB bar offset and Temp address for misc usage so both
are correctly aligned to their sizes

Package/Module:
ClientOneSiliconPkg/Pch/Fru/MtlPch

[Impacted Platform]
MTL

Hsd-es-id: 16019021499
Original commit date: Tue Dec 6 15:46:09 2022 +0100
Original commit hash: 43a8029823e38e1f0dca86b9af8e156164434ec7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchReservedResources.h

================================================================================ 
Commit: 314d632a1e5085eb2b207d75e7c41589d074d06f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:46:01 2023 +0530 
-------------------------------------------------------------------------------- 
P2SB Sideband Target Port IDs update.

[Feature Description]
BIOS shall update P2SB Sideband Target Port IDs for all SOCs
integrated devices accessible via sideband.

Package/Module:
ClientSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18025782168
Original commit date: Wed Dec 7 14:25:10 2022 +0100
Original commit hash: a775da66c79a7772a381f0e277061dcc1814bb10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PchPcrRegs.h

================================================================================ 
Commit: 0eacca62e4da20db8f4372b6984c4444c6bf6066 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P BEP] BIOS Porting changes

[Feature Description]
Power On Changes

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 16018743815
Original commit date: Tue Nov 22 12:51:29 2022 +0530
Change-Id: Ie4703590277fd2be9b0d593a56abfc5f4e6ced7f
Original commit hash: c2df8245843a2cee559daac4f7353bdb1901c3bd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xBep.dsc
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 59bf68feb3271fc1ca851ef166e675df39779aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:56 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Adding baseline code changes for a new program"

This reverts commit 96b9bd4aca1472e67338b157787039dbc5d7dced.

(cherry picked from commit b15c9b0110e69995e3287238006b47672e57c03b)

warning: inexact rename detection was skipped due to too many files.
warning: you may want to set your diff.renameLimit variable to at least 841 and retry the command.
Tue Dec 13 15:56:23 2022 +0530
Original commit date: Tue Dec 13 15:56:23 2022 +0530
Original commit hash: 00258f7ba6c78fa2f5da1a001bc846e05a3412f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Library/MtlCpuInfoLib.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Register/GenerationMsr.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/DxeMtlCpuInfoLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/DxeMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/MtlCpuInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/PeiMtlCpuInfoLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/PeiMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiBiosGuardInitFruLib/PeiBiosGuardInitFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiBiosGuardInitFruLib/PeiBiosGuardInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Pei.dsc
ClientOneSiliconPkg/Fru/MtlCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.c
ClientOneSiliconPkg/Fru/MtlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Include/Register/GpioV2ChipsetId.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf

================================================================================ 
Commit: 3d90aa067196761d2b858744b49ce7ac85deb525 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:52 2023 +0530 
-------------------------------------------------------------------------------- 
Adding baseline code changes for a new program

[Feature Description]
Added base packages needed to support the build activities of new
platform.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018861827
Original commit date: Tue Dec 13 15:21:07 2022 +0530
Change-Id: I60ef45454dc06ba68e63fbf0cea7054afabbfbd2
Original commit hash: d20467471fe4bbbd377642c644cf9ebef8042956

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Library/MtlCpuInfoLib.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Register/GenerationMsr.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/DxeMtlCpuInfoLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/DxeMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/MtlCpuInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/PeiMtlCpuInfoLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/PeiMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiBiosGuardInitFruLib/PeiBiosGuardInitFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiBiosGuardInitFruLib/PeiBiosGuardInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Pei.dsc
ClientOneSiliconPkg/Fru/MtlCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.c
ClientOneSiliconPkg/Fru/MtlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Include/Register/GpioV2ChipsetId.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf

================================================================================ 
Commit: ea698e241cb55c214f44039e598e18713c7f15c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Rename 'PlatformDebugConsent' to 'PlatformDebugOption'

[Issue Description]
In MTL partial header list 'PlatformDebugConsent' is still present.
Because of that Partial header generation is failing.

[Resolution]
Renaming `PlatformDebugConsent` to`PlatformDebugOption` in MTL List

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012426553
Original commit date: Fri Dec 2 20:19:07 2022 +0530
Change-Id: Ibcb6dd94e578fb2ac34ebdc33075050e6c132285
Original commit hash: 6c56056e6d615139dd91488ef92a7f5c7981ecec

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: c9eeff8bca4a247ac36f91605253ef7344b12de1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Failure: Platform has unexpected Write/Read access to MSRs
Fixed Unexpected access Write/Read access to MSR when DGR is enabled

[Issue Description] Platform has unexpected write/Read
access to the MSRs with DGR enabled.

[Resolution] Required MSRs are removed from AllowedList of DGR

Package/Module: DGR

[Impacted Platform]
MTL

Hsd-es-id: 16019091732
Original commit date: Tue Dec 13 10:11:44 2022 +0530
Change-Id: I8b9aead403fc0802d009b6f96264a4c2488707c2
Original commit hash: 4632a80fe93e9e4b911d864520e3c563cfec89be

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h

================================================================================ 
Commit: 2112092709ab7c3d43025b04f0805994486ea340 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:45 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2512_01"

This reverts commit 859ed1cc6ea4f3bb6faa118d7948f967d1883ec2.

Original commit date: Fri Dec 16 11:14:04 2022 +0530
Change-Id: Ib9330524825238137a505fd8fd2d66bb329e616f
Original commit hash: 7e9eb905578b806dcc4650120ce2209b8b8e0631

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4ebe0f51cc306af2c16e7f6fefc60b69954ec690 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:38:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2512_01

Hsd-es-id: N/A
Original commit date: Tue Dec 13 03:01:36 2022 -0800
Original commit hash: 859ed1cc6ea4f3bb6faa118d7948f967d1883ec2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/HostBridge/IocMchBarSai.h
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: f4c07baae109203f74e2f1e7847f97b6da197c20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:59:26 2022 +0530 
-------------------------------------------------------------------------------- 
Added license and removed redundant files

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.inf
ClientOneSiliconPkg/Include/Library/RstCrLib.h
ClientOneSiliconPkg/Include/PchPcieStorageDetectHob.h
ClientOneSiliconPkg/Include/Register/RstRegs.h
ClientOneSiliconPkg/IncludePrivate/IpWrapperCntxtInfoClient.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiRstPolicyLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiRstPrivateLib.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: cfe329877af38ccb79ffd606236c06847a7979ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:12:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2512_01

Hsd-es-id: N/A
Original commit date: Tue Dec 13 03:01:36 2022 -0800
Original commit hash: 859ed1cc6ea4f3bb6faa118d7948f967d1883ec2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cbb16f9e7a284185cdf846520f3b16d4622fc869 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:12:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2512_00

Hsd-es-id: N/A
Original commit date: Tue Dec 13 00:14:01 2022 -0800
Original commit hash: 647f1f7959845334a2766babfec0733e0515f994

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a8121117fb731b2aa2e08007ab746dc462a8ae2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:12:50 2022 +0530 
-------------------------------------------------------------------------------- 
Unable to preload OS on SATA SSD

[Issue Description]
Unable to preload OS on SATA SSD

[Resolution]
After preload OS with WinImage tool, SUT is warm reset,
So the frozen of SATA is not reset, result the BlockIo be prevent.
Only prevent the blockIO only the SATA is locked

Package/Module: MeteorLakePlatSamplePkg\PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 22016292969
Original commit date: Mon Dec 12 11:36:16 2022 +0800
Change-Id: Icdb228c9d0854f60f72735d149e0da15b8bffa42
Original commit hash: 647c5a94dc204f8dfc8e39a21fbb295e67e1c8ec

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.c

================================================================================ 
Commit: 7590383172933a64a1e7903b1472ab26e1c827de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:12:44 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] ACX DisSo SSDT table is not seen in OS.

[Issue Description]
SSDT table with SoundWire 305610EC topology is not seen in OS.

[Resolution]
SoundWire device topology EFI Variable is not accesible in eary DXE.
Change SoundWire driver module type from DXE_DRIVER to UEFI_DRIVER.
Update 305610EC topology definitions.

Package/Module:
SndwDevTopologyFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 18025802877
Original commit date: Fri Dec 9 15:05:03 2022 +0100
Original commit hash: 49957b090fe9d511d8753578af8443d4fe662381

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologyNvs.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySsdt.inf
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt00Ssdt/SndwDevTopologySt00Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0AggregationAudioComposition.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc1316Swd1.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc1316Swd1Af04.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc1316Swd2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc1316Swd2Af04.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc711Swd0.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc711Swd0Af01.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc711Swd0Af03.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc714Swd3.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc714Swd3Af02.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAggregationAudioComposition.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc1316Swd2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc711Swd0Af01.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc711Swd0Af03.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc714Swd3.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwDevTopologySt01Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt02Ssdt/SndwDevTopologySt02Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt03Ssdt/SndwDevTopologySt03Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt04Ssdt/SndwDevTopologySt04Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwDevTopologySt05Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/IncludePrivate/SndwDevTopologyNvs.h
Features/Audio/SndwDevTopologyFeaturePkg/SndwInstallDevTopology/SndwInstallDevTopology.c
Features/Audio/SndwDevTopologyFeaturePkg/SndwInstallDevTopology/SndwInstallDevTopology.inf
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 1e2195b928f96cd02337c27370de33ea3bc6b937 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:12:42 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/Fsp/Tools/GenPartialHeader: Fix Partial Headers script

[Issue Description]
2 bugs in partial header script
Negative value in final UPD count after header Generation
script is failing for some structures because of wrong check string

[Resolution]
Fix negative value in final UPD count after header Generation
Correct check string for failing structures

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16017992347
Original commit date: Thu Sep 8 13:09:19 2022 +0530
Change-Id: I7cd1701d0008d45d1c7d795ed35c94aec594872f
Original commit hash: 5d2be6370cd20e2bdbdaf16f5b3d5ce135a9e651

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/Final.py
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/partial_header.py

================================================================================ 
Commit: 12111bc21b570c3987cd1459ca64969bb336034a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:12:34 2022 +0530 
-------------------------------------------------------------------------------- 
BtG Enabling - DataStackTestFail

[Issue Description]
When ACM mode with FSP64, system hangs during data cache test fail.

- With ACM mode, we found that if using FSP 64bit build, it hangs and
data cache cannot be read-write. But with FSP 32bit build, it doesn't
hang and data cache can be read-write.
- With ACM mode, even with FSP 64bit build, if it goes through the
entire BIOS cache init flow without detecting BtG setting, it doesn't
hang and data cache can be read-write.

It's due to CR0 bit30 cache disable setting. In FSP32 bit build, while
calling BIOS cache configuration, the CR0 bit 30 is 0 and cache is
enabled. But in FSP64 bit build, while calling BIOS cache configuration,
the CR0 bit 30 is 1 and cache is disabled. This is the reason that even
it's the same flow in BIOS cache programing flow with FSP64 it hangs in
data cache testing. If it forces to go through entire BIOS cache init
flow it clears CR0 bit30 so there is no problem for data cache.

It's root caused that, in FSP64 flow, it goes with Vtf0.inf module.
In the function TransitionFromReal16To32BitFlat in
Edk2\UefiCpuPkg\ResetVector\Vtf0\Ia16\Real16ToFlat32.asm, it sets CR0
to default 0x40000023 which disables cache.

[Resolution]
For ACM mode, in case the CR0.CD is set before BIOS cache init, BIOS
will clear CR0.CD to ensure cache is enabled.

Package/Module: ClientOneSiliconPkg/SecCpuLib

[Impacted Platform]
All

Hsd-es-id: 18025778439
Original commit date: Mon Dec 12 09:40:49 2022 +0800
Change-Id: Ib4699f058454ac18cf638db29edba97fbf62ad53
Original commit hash: 1300fbac7d582c2e12fd3557aa40773a5658f807

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/X64/SecCpuLib.nasm

================================================================================ 
Commit: b5dfe052338a81696b57c36225c5d8f94f02c551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:12:32 2022 +0530 
-------------------------------------------------------------------------------- 
dTBT resource reservation Prefetch Memory update

[Issue Description]
BIOS shall configure SETUP_DATA.DTbtPciePMemRsvd Maximum value as 65536,
instead of original is 32768

[Resolution]
Change maximum value to 65536 which define in hfr file

Package/Module: MeteorLakePlatSamplePkg, DTbtFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012413904
Original commit date: Mon Dec 5 16:31:58 2022 +0800
Change-Id: Ia24a04947a4c71157ec0097e728f221142278565
Original commit hash: 997ed614504a657649d8666ff7c0c97772c6f423

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DiscreteTbtPcieResourceOptions.hfr
MeteorLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr

================================================================================ 
Commit: ed2fdcaf87edb88c141641e785ac7ece79529641 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:12:26 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fixing Microcode Revision Mismatch BSOD in OpenBoardPkg BIOS

[Issue Description]
Observed Microcode Revision Mismatch BSOD during booting to OS

[Resolution]
Setting below PCD values correctly.
-PcdCpuMicrocodePatchAddress
-PcdCpuMicrocodePatchRegionSize

Package/Module: MeteorLakeOpenBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018905489
Original commit date: Mon Nov 28 11:03:47 2022 +0530
Change-Id: Ib22c5101cf737beb4ded24525079805f73691554
Original commit hash: 620f63e9c5413182b6f64b30cee250da73130cda

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c

================================================================================ 
Commit: faf27cfbe0e747152dda35b5c93ece2294be89e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:12:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2511_00

Hsd-es-id: N/A
Original commit date: Mon Dec 12 20:35:56 2022 -0800
Original commit hash: 519f2a1b02958766e90b8a03918b8ec283db7281

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f16ffe5af0d391585c1b9f40361deba94bcea58c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:12:10 2022 +0530 
-------------------------------------------------------------------------------- 
Fix array overrun of EC APIs

[Issue Description]
Use the incorrect index value for the DataBuffer and
it would cause the array overrun.

[Resolution]
Change to correct index value.

Package/Module:
EcFeaturePkg/BaseEcMiscLib

[Impacted Platform]
ALL.

Hsd-es-id: 15012471157
Original commit date: Fri Dec 9 09:58:56 2022 +0800
Change-Id: I0b3ae8cfab1fc99322295957fb0cf62c0bedf9e5
Original commit hash: 685149e052722eca9ee9eeb65b01d9c9f06c6900

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c

================================================================================ 
Commit: 63bcc6ee638489e51285f0ece19a6ac8358074a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:11:53 2022 +0530 
-------------------------------------------------------------------------------- 
RTD3 Board support for MTL S Overclocking RVP board

[Feature Description]
RTD3 Board support for MTL S UDIMM 1DPC Overclocking RVP board

Package/Module:
Board pkg

[Impacted Platform]
S

Hsd-es-id: 14017920459
Original commit date: Mon Nov 28 13:17:53 2022 -0800
Change-Id: I67d833c0532f87fac6860e8152f1c5228c0347f4
Original commit hash: 351231da58b17936e613623140fd9abe9cf9138c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc

================================================================================ 
Commit: f764f29563b409b44f8f70c9242b229ee5296f6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:11:51 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unnecessary assert from PchSmmSetAndCheckEos ()

[Issue Description]
Assert observed while EOS bit isn't set at 1st times.

[Resolution]
Remove assert right after EOS bit set
because EOS bit will not set immediately.

Package/Module:
C1S/SMM

[Impacted Platform]
MTLS

Hsd-es-id: 22016296187
Original commit date: Fri Dec 9 10:45:44 2022 -0800
Change-Id: I26193a0e39c080edd690cdcde0eb6bc0fcccbf7d
Original commit hash: a2633f873ac95d92d8f7b72a42334e465df0a065

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchDieSmmHelpers.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchxSmmHelpers.c

================================================================================ 
Commit: 34e6a7b0c4b503bdd637470570db8ccaa5d726c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:11:44 2022 +0530 
-------------------------------------------------------------------------------- 
Add IP Perf Markers

[Feature Description]
Add additional performance markers to measure various IPs

Package/Module:
ClientOneSiliconPkg\Fru\MtlSoc\LibraryPrivate\PeiMtlSocInitLib\
ClientOneSiliconPkg\IpBlock\Amt\Mebx\Dxe\
ClientOneSiliconPkg\IpBlock\BiosGuard\Smm\
ClientOneSiliconPkg\IpBlock\Me\HeciInit\Dxe\
ClientOneSiliconPkg\IpBlock\Me\LibraryPrivate\PeiMeInitLib\
ClientOneSiliconPkg\IpBlock\Me\LibraryPrivate\PeiMeUmaLib\
ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl\LibraryPrivate\
PeiMemoryInitLib\
ClientOneSiliconPkg\Product\MeteorLake\SiInit\Pei\
PlatSamplePkg\Library\DxePlatformBootManagerLib\
ClientOneSiliconPkg\IpBlock\Tcss\LibraryPrivate\PeiTcssInitLib\
MeteorLakeBoardPkg\Features\Setup\SetupVariablePei\
ClientOneSiliconPkg\Fru\MtlPch\LibraryPrivate\PeiMtlPchInitLib\

[Impacted Platform]
MTL

Hsd-es-id: 14017878874
Original commit date: Thu Oct 20 19:27:38 2022 -0700
Change-Id: I3a4d229285d5a6e65a220fad38950983ae3749a7
Original commit hash: f411a5e6b1fe266593244ba90a05a67ff9d7d5a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
MeteorLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
MeteorLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf

================================================================================ 
Commit: 1e7b6b54c175846c52ba0e0e84b4e2721469efa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:11:42 2022 +0530 
-------------------------------------------------------------------------------- 
Add IP Perf Markers

[Feature Description]
Add additional performance markers to measure various IPs

Package/Module:
ClientOneSiliconPkg\Fru\MtlSoc\LibraryPrivate\PeiMtlSocInitLib\
ClientOneSiliconPkg\IpBlock\Amt\Mebx\Dxe\
ClientOneSiliconPkg\IpBlock\BiosGuard\Smm\
ClientOneSiliconPkg\IpBlock\Me\HeciInit\Dxe\
ClientOneSiliconPkg\IpBlock\Me\LibraryPrivate\PeiMeInitLib\
ClientOneSiliconPkg\IpBlock\Me\LibraryPrivate\PeiMeUmaLib\
ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl\LibraryPrivate\
PeiMemoryInitLib\
ClientOneSiliconPkg\Product\MeteorLake\SiInit\Pei\
Intel\PlatSamplePkg\Library\DxePlatformBootManagerLib\
Intel\ClientOneSiliconPkg\IpBlock\Tcss\LibraryPrivate\PeiTcssInitLib\

[Impacted Platform]
MTL

Hsd-es-id: 14017878874
Original commit date: Fri Dec 9 10:59:37 2022 -0800
Change-Id: I3a4d229285d5a6e65a220fad38950983ae3749a7
Original commit hash: a31aa14b67f175b46a56d8f9bb7ef2ad5d379cf0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: bd2e442453c75adab82a6b1f4bea828de0cbd234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:11:24 2022 +0530 
-------------------------------------------------------------------------------- 
[LVL][EBG] Remove unused deprecated P2SB PIDs definitions

[Issue Description]
Remove deprecated P2SB PIDs numbers from deprecated header file.

[Resolution]
Moved two libraries to EBG FRU.
Moved few PIDs defintions to ver3 files.

Package/Module:
ClientSiliconPkg

[Impacted Platform]
LVL

Hsd-es-id: 18025932928
Original commit date: Tue Dec 6 18:41:48 2022 +0100
Original commit hash: 94e0d76d57fdc6c6905eeb02a52fcb3b874e8f2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c

================================================================================ 
Commit: 8e1128c7cb08c9335d2935ac8a09942df5819403 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:11:23 2022 +0530 
-------------------------------------------------------------------------------- 
GpioV2 related files should be named with GpioV2 at the beginning

[Feature Description]
Placing 'GpioV2' in the middle or at the end of the file name
causes confusion and makes searching for files difficult.
The name of every GpioV2 related file has to contain
GpioV2 prefix at the beginning.

Package/Module:
ClientOneSiliconPkg/EbgPch
ClientOneSiliconPkg/LnlCDie
ClientOneSiliconPkg/LnlSoc
ClientOneSiliconPkg/MtlPch
ClientOneSiliconPkg/PtlPcd
ClientOneSiliconPkg/PtlSoc
LunarLakeBoardPkg/BoardInitAdvancedPei
LunarLakeBoardPkg/PeiDxeGpioV2WrapperLib
LunarLakeBoardPkg/SmmGpioV2WrapperLib
LunarLakePlatSamplePkg/PeiPolicyUpdateLib

[Impacted Platform]
MTL, LNL, OEM.

Hsd-es-id: 18025654450
Original commit date: Thu Dec 8 15:42:19 2022 +0100
Change-Id: I8e1e45bbae5e12dbdce9aa513f10fda5021a2529
Original commit hash: 657aac33ed01ceee59c6c6b1ac567425ca9a295f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioGroupsMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/Register/GpioV2MtlPchSRegs.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/GpioV2MtlPchSNativeSignals.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/GpioV2MtlPchSTopology.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioTopology.inf

================================================================================ 
Commit: 28d6211da4fe007fcef7bf83af96819e7b715c9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:11:17 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]Bluetooth SAR Related NVS vaiable may Fail to get update
When BluetoothSar setup variable value set to more than 1

[Issue Description]
Bluetooth SAR Related NVS vaiable may Fail to get update,
When BluetoothSar setup variable value set to more than 1.

[Resolution]
Changed condition check to update Bluetooth SAR Related
NVS vaiable When BluetoothSar setup variable value
set to more than 1

Package/Module: MeteorLakeBoardPkg, Features

[Impacted Platform]
MTL

Hsd-es-id: 16018866553
Original commit date: Fri Dec 9 15:57:40 2022 +0530
Change-Id: I579e15b999f329ba3a690f2d3c681633a32b23af
Original commit hash: 0c993ccdef4320b741483a882244652100dfc092

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 7ec6098e31f2286f0e3551e1ead6cd0018946680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:11:07 2022 +0530 
-------------------------------------------------------------------------------- 
"MAC Pass Through" enabled in BIOS by default

[Issue Description]
"MAC Pass Through" was set enabled when code refactorying
and it might cause unexpected MAC address sent to CSME.

[Resolution]
Set "MAC Pass Through" default disabled.

Package/Module:
PlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 13010424603
Original commit date: Mon Dec 12 14:43:45 2022 +0800
Change-Id: I35d442d1f50987e728b258d2a370cf29299457b0
Original commit hash: 00f7c039bd4c694a326856b3d7944ad15b65104f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/AmtSetup.hfr

================================================================================ 
Commit: e366339bc46d8c5046f20bd70f3235af679e7988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:10:55 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] ASSERT in Debug Bios when calculating VSEC Header Offset

[Issue Description]
DXE_ASSERT!: [AdvancedAcpiDxe] k:\Intel\ClientOneSiliconPkg\Library\Base
PciSegmentMultiSegLibPci\PciSegmentLib.c (445): ((Address) &
(0xfffffffef0000000ULL | (1))) == 0

[Resolution]
BIOS asserts in function which calculates WLAN Vsec Header Offset.
VSEC calculation is required only for discrete modules. Hence
restricting this function execution only to CNVd.

Package/Module: Features/Connectivity

[Impacted Platform]
LNL

Hsd-es-id: 16017996319, 16018011741, 16018288519
Original commit date: Thu Nov 24 18:13:17 2022 +0800
Change-Id: Idd426a1c2ccfd267dce47fc8f5d386a447e705f0
Original commit hash: 2326a653e255e62280bcebd1d785a2d1faffc909

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf

================================================================================ 
Commit: 836b3810d3a131d3787a4dcf0c90bc4fdbde2f6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:10:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2507_00

Hsd-es-id: N/A
Original commit date: Sun Dec 11 20:36:16 2022 -0800
Original commit hash: f09cea84b9ce61e544ab05573a7b973256ab6ee9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8a3afa7957f4fc445bc131473ecb7c8ed43c82b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:10:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2506_00

Hsd-es-id: N/A
Original commit date: Sat Dec 10 20:39:23 2022 -0800
Original commit hash: b7c1d9fb3083d017a104a31d42052093c6d7f4b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 00f5e97cd136c91c6f7a9efde3e3cc7220d64b9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:10:20 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2505_00

Hsd-es-id: N/A
Original commit date: Fri Dec 9 20:34:13 2022 -0800
Original commit hash: 2b167fe72237bb80f7518cb80b487e32ca733af1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c83c04b3b93657a0c01cec8306f9aa2664cccc48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:09:57 2022 +0530 
-------------------------------------------------------------------------------- 
System does not wake from S4/S5
via Magic Packet with WOL enabled via onboard LAN

[Issue Description]
System does not wake from S4/S5
via Magic Packet with WOL enabled via onboard LAN

[Resolution]
Added the code which need to be included in SOC

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-P/M

Hsd-es-id: 22016294789
Original commit date: Fri Dec 9 18:09:24 2022 +0530
Change-Id: Ia0b422725b6e423be2439475c4542743b4e8753f
Original commit hash: 9f17b5004e1a22ff1040c10c263002453207cd55

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 372af0f1a8217c2742c9a4b46628174a19d6bcf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:09:55 2022 +0530 
-------------------------------------------------------------------------------- 
[LVL] Incorrect APMS values

[Issue Description]
LCAP and LCTL DMI registers do not program the expected ASPM values.

[Resolution]
Restored the function configuring ASPM in SIP DMI initialization
and executed if new PCIE_ROOT_PORT_DEV member created
ConfigureUpDmiAspm enables ASPM configuration function.

Package/Module: ClientOneSiliconPkg/PeiPcieSipInitLib

[Impacted Platform]
LVL, MTLS.

Hsd-es-id: 18025016360
Original commit date: Thu Nov 24 17:38:20 2022 +0100
Change-Id: Iadd64f6119f1f7bf52ec668f3b5043f92a9d7ece
Original commit hash: dc3ecf98a4e0b2ebed3ea5d7d286dd53fc8b051d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 179779579f512574f7bc77440de090338490619e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:09:51 2022 +0530 
-------------------------------------------------------------------------------- 
Remove redefine of EFI_STATUS_CODE_DATA_MAX_SIZE

[Issue Description]
Redefine of EFI_STATUS_CODE_DATA_MAX_SIZE will
make debug BIOS build fail.

[Resolution]
Remove redefine of EFI_STATUS_CODE_DATA_MAX_SIZE,
change the included header file to get original
value.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14018153790
Original commit date: Thu Dec 8 13:59:51 2022 +0800
Change-Id: Ica086515319bd35f9c935b78ecbc97313253dd8a
Original commit hash: 419763b42cc9cbff45385255ca69866d6db87212

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Dxe/DebugLibDebugPort.c
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.c
ClientOneSiliconPkg/Fsp/Library/MonoStatusCode/MonoStatusCode.c
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.c

================================================================================ 
Commit: 53786ba34826067fd3990a33d4c0d846df0e7bed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:09:39 2022 +0530 
-------------------------------------------------------------------------------- 
Restore IGD RMRR to DMAR ACPI table

[Issue Description]
It turned out that SINIT has check whether the IGD RMRR exists within
DMAR ACPI table, if not, then SINIT throws an error. Removing IGD RMRR
caused that SINIT restarts with an error.

[Resolution]
Restored IGD RMRR to DMAR ACPI table.

Package/Module:
C1S/DmarVer2
C1S/DxeVtdInitLibVer2

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18025850599
Original commit date: Fri Dec 9 08:27:11 2022 +0100
Original commit hash: 92b6dcd84c3d33c5604f09fc193e93133a16d2e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c

================================================================================ 
Commit: 7f856cc65d62d1d6fc3d87210f7bebf25a2e44f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:09:34 2022 +0530 
-------------------------------------------------------------------------------- 
SoC PXPA 1x16 pin_sp_clkreq signal never asserted

[Issue Description]
Wrong clk mapping for soc and ioe

[Resolution]
Update clk mapping table and ioe clk programming

Package/Module: PeiPchPcieClocksLib

[Impacted Platform]
MTL-S

Hsd-es-id: 15012386283
Original commit date: Tue Nov 29 01:20:35 2022 -0800
Change-Id: I7ebb24afd40bedb2527011f09a6ddd7b99f47c2c
Original commit hash: 866f8496b8283caef0e333d20e7209dae0cbd74a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 5a4529d563e5871a4763d6ca503469c3763b742e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:09:21 2022 +0530 
-------------------------------------------------------------------------------- 
Incorrect Setup suppressif condition for PchUartDmaEnable.

[Issue Description]
Incorrect Setup suppressif condition for PchUartDmaEnable.

[Resolution]
Removed the condition. As whole form gets suppressed if
respective LPSS controller is disabled.

Package/Module: MeteorLakePlatSamplePkg/Setup and onwards.

[Impacted Platform]
MTL and onwards.

Hsd-es-id: 15012423833
Original commit date: Wed Dec 7 10:33:13 2022 +0530
Change-Id: Iefb0617611f84663ced99cc56c521413935686d2
Original commit hash: c888df0f9fa8be0d7c927f87121ec47808b5c7e2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 70fe61c920c8be1cdd8165575dc6033a60236f71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:09:11 2022 +0530 
-------------------------------------------------------------------------------- 
Fix FCCLockString not update in Smbios Type133.

[Issue Description]
FCCLock String not update successfully by using UEFI variable.

[Resolution]
Correct FCC Lock string UEFI variable update related code.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012386867
Original commit date: Wed Nov 30 18:21:47 2022 +0800
Change-Id: Ief65ea1598c935edaf7c3a9a8f7aa7b0c07c545b
Original commit hash: d6539555fb70c1417ed593f8b14f8aedce370caa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 619004b8650fe31672070d848704042abf418f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:09:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2504_00

Hsd-es-id: N/A
Original commit date: Thu Dec 8 20:36:28 2022 -0800
Original commit hash: 7be6b528d17e6018100023f7edc9790b2a1022fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3274c7ebf7e297a63a9d7822f7b6a3f1c43e0086 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:08:39 2022 +0530 
-------------------------------------------------------------------------------- 
MTL PCIE clock numbering fix

[Issue Description]
MTL ACPI code for PCIE clock enabling covered only
MTL SOC-M (but not MTL SOC-S).

[Resolution]
ACPI code has been differenciate between SOC-S and
SOC-M in PCIE clock enabling.

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/IsClkMtl

[Impacted Platform]
MTL

Hsd-es-id: 15012150150
Original commit date: Mon Nov 21 13:29:27 2022 +0100
Original commit hash: 7b0347838055dccdac8f5c292aad70044d2284f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/IsClkMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c

================================================================================ 
Commit: 2ccb6eac5f1e0c1b66e2d895b79e68d40b69f038 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:08:37 2022 +0530 
-------------------------------------------------------------------------------- 
Configure MTLS Display GPIOS

[Feature Description]
Display support: MTL S with SODIMM DDR5 RVP board

Package/Module: Graphics, GPIO

[Impacted Platform]
ALL

Hsd-es-id: 14017953225
Original commit date: Sun Nov 27 21:39:35 2022 +0530
Change-Id: Ie6a9cd6d5ecec75cbc7cf2af064fe93c490ceb13
Original commit hash: 24882dd786ef3a41f1c1e37ab2767c6f42417413

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioV2PinsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc

================================================================================ 
Commit: 70dd76a1a03fb5de9491dd2cff2d2106dbf82e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:08:26 2022 +0530 
-------------------------------------------------------------------------------- 
Disabled Camera 2, 3, 4 Flash driver selection for MTL-P GCS

[Feature Description]
MTL-P GCS doesn't support Camera 2, 3, 4.
Set its Flash driver selection to disable to avoid yellow bang in
device manager.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P GCS

Hsd-es-id: 15012457522
Original commit date: Wed Dec 7 15:16:55 2022 +0800
Change-Id: Id319728e5921ff1ccdc1a998cde091667e2a94e4
Original commit hash: 9941154f48d388438af0c5d6fe9942928d0d504f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: d3f276dbcd353717ff2560547abdb866caac0cbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:08:08 2022 +0530 
-------------------------------------------------------------------------------- 
Add Gop and Undi Firmware Version in PHAT

[Issue Description] or [Feature Description]
GopFirmwareVersion and UndiFirmwareVersion
are missing in PHAT.

[Resolution]
Add Gop and Undi Firmware Version in PHAT
through PlatformFirmwareVersionDxe Driver.

Package/Module:
PlatformFirmwareVersionDxe.c

[Impacted Platform]
MTL

Hsd-es-id: 15012171779
Original commit date: Wed Dec 7 16:56:26 2022 +0800
Change-Id: I927bc39a31b4cae940f2eb9cceed3026906c8d28
Original commit hash: 0d6fe46041ed3103e3c15226ca364299a587678c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Telemetry/Include/TelemetryCommon.h
MeteorLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersion.h
MeteorLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.inf
MeteorLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.inf

================================================================================ 
Commit: dfb9185f8de5a53448f9f2245419e364d03b0977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:08:03 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]WA: unexpected runtime modem D3/L3 transition

[Feature Description]
OSPM may invoke WWAN _DSW with arg1=1 right before Sx transition.
It leads to an unexpected modem D3/L3 transition during S0.
Updated the If condition in WWAN _DSW method
for MTL platform as short-term fix for the issue.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019068213
Original commit date: Wed Dec 7 11:27:38 2022 +0800
Change-Id: Icb22bc09bad2ac0e334116c911f9c3fe10115b01
Original commit hash: f4c8cf1058762f35656c7bc7c7aa968ca4846eb3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl

================================================================================ 
Commit: 937c2c9f1960913987dd22152c564c0d603f8012 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:08:01 2022 +0530 
-------------------------------------------------------------------------------- 
Enable Bios support for TPG ACPI object

[Feature Description]
Create DynBoost menu for TPG ACPI Object parameters, and set disable
as default which can enable by xmlcli.

Package/Module:
BoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018128276
Original commit date: Wed Dec 7 17:29:09 2022 +0530
Change-Id: Ibca87be104ece93efd4e636ee09f4aadf8e0c161
Original commit hash: d13eb668e281dce1e9fa9558331d7119e1adb7ed

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 07cc4507a3a3d6d9c094addb84a1743b7b8e68ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:07:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2503_02

Hsd-es-id: N/A
Original commit date: Wed Dec 7 20:36:04 2022 -0800
Original commit hash: 6efc5835c36cd8deb1ad4c7b3ad99347f26190d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 441b52b5cea57e129e519e3ea3d7f2966140a5cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:07:46 2022 +0530 
-------------------------------------------------------------------------------- 
[C1S] Add autogenerated GPIO definitions

[Feature Description]
Add GPIO definitions to ClientOneSiliconPkg/Fru package.
Update GPIO definitions for LnlSocM and MtlPch.

Package/Module: ClientOneSiliconPkg/Fru

[Impacted Platform]
ALL

Hsd-es-id: 13010365858
Original commit date: Tue Nov 29 18:43:11 2022 +0100
Change-Id: I750999fe640e93d3b70e2e7b5a2fb316c013b5ec
Original commit hash: 0a6441134470a069ff6e0ead0130513162acdd63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioV2NativeSignals.c
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: dba63c39bccfceacd33e4b487d4e588a9c37852e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:07:44 2022 +0530 
-------------------------------------------------------------------------------- 
Few pointers may be NULL and be dereferenced in code

[Issue Description]
Few pointers may be NULL and be dereferenced in code.

[Resolution]
Check whether the pointers are NULL or not before reference them.

Package/Module:
LunarLakeBoardPkg and MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012463427
Original commit date: Thu Dec 8 10:10:49 2022 +0800
Change-Id: Ie44e9f29be81748f061393063a3d8dae32423af2
Original commit hash: 343afec48bec03ff4c135449587862aaa1eb7ce2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 31b23e3dc3e72d9a41293a5b5fc343ae7517ffdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:07:42 2022 +0530 
-------------------------------------------------------------------------------- 
Rework ME DXE config block to remove platform policy

[Feature Description]
ExtendMeMeasuredBoot is platform feature and
should be moved outside RC config block.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me
Features/Manageability/MeExtMeasurementFeaturePkg
PlatSamplePkg/Features/Me/MeExtMeasurement

[Impacted Platform]
ALL

Hsd-es-id: 15012435132
Original commit date: Wed Nov 16 10:43:45 2022 +0800
Change-Id: I3a12e787428b99ed3486273089f251ee5f5fb3bb
Original commit hash: 58a282bb1b5f900679a17b6c449423dfc2eed6ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MeDxeConfig.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.c
Features/Manageability/MeExtMeasurementFeaturePkg/AmtExtConfigDxe/AmtExtConfigDxe.h
Features/Manageability/MeExtMeasurementFeaturePkg/Include/MeExtMeasurementConfigVariable.h
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.c
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.h
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.inf
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementFeaturePkg.dec
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 745f401de2c31677cdb3e848841cbc3cbf6291b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:07:35 2022 +0530 
-------------------------------------------------------------------------------- 
Fixed FSP header file text line getting repeated.

[Issue Description]
Some of the text line getting repeated.

[Resolution]
making all UPD format to correct.

Package/Module:MeteorLakeFspPkg/Upd

[Impacted Platform]
ALL

Hsd-es-id: 16019035358
Original commit date: Wed Dec 7 13:26:52 2022 +0800
Change-Id: I3f7c7faf72c17d048913583bf189650688b062c5
Original commit hash: 6f3cf2d9e573bf9d7e8246f9c979084bc694d1c7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 6b8d85410b7257fd892bbc7c79803c0fb9b677bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:07:32 2022 +0530 
-------------------------------------------------------------------------------- 
Add DeepSx support for MTL-S

[Feature Description]
Add DeepSx support for MTL-S.
Send the data to EC FW to config DeepSx.

Package/Module:
EcFeaturePkg/EcMiscLib
MeteorLakeBoardPkg/AdvancedAcpiDxe

[Impacted Platform]
MTL-S

Hsd-es-id: 18025554704
Original commit date: Thu Dec 1 11:03:40 2022 +0800
Change-Id: I1f1474a3bbfef0033a72d3861fa2847c6c04af49
Original commit hash: 3faf3df7305ff7034a6e507f1fc08a33d613ae71

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: 7db47c9adb814929f8f1bd4f0541d5de4f197418 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:07:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2503_01

Hsd-es-id: N/A
Original commit date: Wed Dec 7 10:54:53 2022 -0800
Original commit hash: b222909d69835ea00390e41367f6896c16d4b448

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bc34b4e5c0508ba070ed632ba04be630d723d9f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:07:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.24.4

Wed Dec 7 10:35:04 2022 -0800
Original commit date: Wed Dec 7 10:35:04 2022 -0800
Original commit hash: 1b364f79e6db2ac4fe33eb811c804b417b1abce3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cadda8c55ed4eacf8d6e190266be6f0dab091de4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:07:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Request to update SAGV WP and Mc Safe Mode
settings for B0 BIOS - Use PHY IP Version

[Issue Description]
The previously requested MC safe modes for B0 are not applied. This is
caused by an IP version check using an uninitialized variable.

[Resolution]
Changed the version check to use the PHY-IP version check which is
initalized during the MrcSetSafeModeOverrides routine.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016277890
Original commit date: Wed Dec 7 09:17:39 2022 -0800
Change-Id: Id7a2e499a4cf00e66232ec4bbab2aec25cbaaf9f
Original commit hash: 762b4505f658d55f6842d039c6a2c75a7544e80b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 39dc7ff62438f4c65f90107d49daf5d00393c467 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:06:50 2022 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] Change function name from GetGpioAccess to GpioV2GetAccess

[Feature Description]
The GPIO V1 shall be replaced with GPIO Service (GPIO V2) PPI/protocol

Package/Module: ClientOneSiliconPkg/GpioV2Services

[Impacted Platform]
ALL

Hsd-es-id: 18025654620
Original commit date: Tue Dec 6 18:20:28 2022 +0100
Change-Id: I249ed8efd78fe815a9d7225873a70dd6b86189f2
Original commit hash: 1db1ed4ae62cce193445593ca38e4d22a0b28d80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/DxeMtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSataInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/CnviLib/CnviLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocPrintPolicyLib/MtlSocPrintPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocScs.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocThermal.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocTsn.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/DxeThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Include/Library/GpioV2AccessLib.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessDxeLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessPeiLib.c
MeteorLakeBoardPkg/Library/PeiDxeGpioV2WrapperLib/PeiDxeGpioV2WrapperLib.c

================================================================================ 
Commit: 4ce6e0a09088a2ea6fb8c82fa428c13f302deac0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:06:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2503_00

Hsd-es-id: N/A
Original commit date: Wed Dec 7 03:29:01 2022 -0800
Original commit hash: 8967335fbc853cfab489f34640159cf1af73e767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0f42d3d6306cf1616bfdddebca70fdd3e77934f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:06:41 2022 +0530 
-------------------------------------------------------------------------------- 
MTL M\P PSF powergating in C3 and deeper states

[Feature Description]
Bios to program the IOE PMC register to allow IOE PSF
power gating only in C3 and deeper states.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
M, P.

Hsd-es-id: 15012419804
Original commit date: Thu Dec 1 18:52:40 2022 +0530
Change-Id: Iddf7fcf958065bbc026227cbf89143960c0ed989
Original commit hash: a335c35fc6e4b3825a91138e953ba490496706b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 51bda60740663df6102dea9adea9d76c551bd711 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:06:39 2022 +0530 
-------------------------------------------------------------------------------- 
Fix revision field in DTPR ACPI table

[Issue Description]
Revision field in DTPR ACPI table is 0 instead of 1

[Resolution]
Updated the revision field in DTPR

Package/Module: DtprFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 16018918538
Original commit date: Thu Dec 1 17:27:01 2022 -0800
Change-Id: Ie81a5c5955574737aeb4681d67f5c72ba3cf4ecd
Original commit hash: 122c181045ccc42bc481e71721f9d839df72f2c1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/DtprFeaturePkg/DtprDxe/DtprDxe.c

================================================================================ 
Commit: 59b78a84b165a8b9304043268387df80ded9f727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:06:35 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] INF files share the same FILE_GUID field

[Issue Description]
INF files share the same FILE_GUID field

[Resolution]
Change the Guids that share same FILE_GUID field

Package/Module: ClientOneSiliconPkg/, Features/, MeteorLakeBoardPkg/,
MeteorLakeOpenBoardPkg/, MeteorLakePlatSamplePkg/,
MeteorLakeSvRestrictedPkg/, MeteorLakeRestrictedPkg/

[Impacted Platform]
MTL

Hsd-es-id: 14017642322
Original commit date: Fri Oct 21 14:32:49 2022 +0530
Change-Id: Iadbcfbed4e9ab59bb25bef6fcf2666f9423559ab
Original commit hash: df741a58724ebb7e73bb3d3e8412ec553aedc441

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchTsnLib/PeiDxeSmmMtlPchTsnLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/DxeIpuInitFruLibNull/DxeIpuInitFruLibNull.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmMtlSocTsnLib/PeiDxeSmmMtlSocTsnLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PeiDxeSmmPchCycleDecodingLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.inf
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiPrivateLib/PeiDxeSmmEspiPrivateLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessDxeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLibNull/PeiVpuInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuPolicyLibNull/PeiVpuPolicyLibNull.inf
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.inf
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmiDispatcher.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SmmControl/RuntimeDxe/SmmControl.inf
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationPcdLib/GetNhltConfigurationPcdLib.inf
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/PrivateMock/Library/LibMock/LibMock.inf
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmCpuPlatformLibNull/PeiDxeSmmCpuPlatformLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmSpiAccessLibNull/PeiDxeSmmSpiAccessLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformWdtLibNull/PlatformWdtLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/VmdInfoLibNull/VmdInfoLibNull.inf
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.inf
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/TrustedDeviceSetupDxe.inf
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformWdtLib/PlatformWdtLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLibFsp.inf
MeteorLakeOpenBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.inf
MeteorLakeOpenBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeOpenBoardPkg/Library/SmmSpiFlashCommonLib/SmmSpiFlashCommonLib.inf
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.inf
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
MeteorLakeOpenBoardPkg/PciPlatform/Dxe/PciPlatform.inf
MeteorLakeOpenBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSiliconPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLibNull/PeiDTbtInitLibNull.inf
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformResetLib/PeiFspWrapperPlatformResetLib.inf
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.inf
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.inf
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.inf
MeteorLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SmmSpiFlashCommonLibBiosGuard.inf
MeteorLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeimFsp.inf

================================================================================ 
Commit: a2234e892e9940cf70b6357a1212ef828df8919e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:06:30 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] USB Secure Biometric - _PLD Windows OS compatibility

[Feature Description]
_PLD Windows OS compatibility requirement
for any in-chassis camera

Package/Module:Vtio

[Impacted Platform]
MTL

Hsd-es-id: 16019082705
Original commit date: Wed Dec 7 00:01:44 2022 +0530
Change-Id: Ib9c011690f8571c0071a373a8a2b4ae695a537b4
Original commit hash: 3848570d3fb9883cb41d52b9033e9b01b4ee0824

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/AcpiTables/PchXhci.asl

================================================================================ 
Commit: fe6b774f9414c61e6f32e257884a1396e7a6979a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:06:28 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] CVF+ Support on MTL-P/M

[Feature Description]
Clover Falls is a secure companion chip that helps make PCs more
smart and secure through the power of Intel artificial intelligence.
This companion module brings new low-power capabilities to the PC
and helping it sense and adapt to its surroundings.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-P/MTL-M

Hsd-es-id: 16018539046
Original commit date: Fri Oct 7 23:51:40 2022 +0530
Change-Id: Ib97b9d07058896c417216b7ffb4d12ef8228561a
Original commit hash: ffb0a1b5edfe07124667769a0b8dd2294d5003b3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 30b031e9a07686fc5525fee8ec761923bcd8394f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:06:14 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][P0] iom_typec_sw_configuration_3 register show
TCP2 re-timer is disabled

[Issue Description]
TCP2 will be disabled and send this to IOM.

[Resolution]
Remove AuxOriOverrideSupport =1 from patch table as golden config.
This issue can be fixed.

Package/Module:
MeteorLakeBoardPkg\MeteorLakeBoards

[Impacted Platform]
MTL-S

Hsd-es-id: 16019030876
Original commit date: Thu Dec 1 02:42:45 2022 -0800
Change-Id: Ief7e8e1986f87b71e2cda716ccba343cd8e4c28d
Original commit hash: d97e00982303d43719ea05519633949248ca07f3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 871a0139ca9c35659a9790d978bc9ef3ebfffc5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:06:09 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] WiFi PLDR uses DRST instead of WRST ACPI resource

[Issue Description]
Discrete WiFi PLDR uses DRST instead of WRST resources.
Fails to assert and deassert PERST# in PLDR flow.

[Resolution]
DRST - FLR alone is no longer needed for WiFi.
WRST - PLDR and FLR are being used for Discrete WiFi.
DRST Reset resources shall be removed.

Package/Module:WiFi

[Impacted Platform]
MTL

Hsd-es-id: 13010379768
Original commit date: Wed Dec 7 00:25:23 2022 +0530
Change-Id: Ic299c85da9be192d211a6de250cc39a411938214
Original commit hash: 0709e6028e20b27fb5544f228ddbda4792fd48ed

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivityReset.asl

================================================================================ 
Commit: caddbb10e7af5540644e8fc6fbac17064d011945 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:05:58 2022 +0530 
-------------------------------------------------------------------------------- 
Remove IGD RMRR from DMAR ACPI table

[Feature Description]
From MTL IGPU doesn't need RMRR for stolen memory any longer. BIOS FW
should stop publishing RMRR for IGD as a part of DMAR ACPI table.

1. Removed a definition of RMRR from DmarTable defined in DmarVer2.aslc.
2. Removed a code in DxeVtdInitLibVer2 responsible for updating RMRR
entry during boot.

Package/Module:
C1S/DmarVer2
C1S/DxeVtdInitLibVer2

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15012442516
Original commit date: Tue Dec 6 11:26:48 2022 +0100
Original commit hash: b8f1df236453a2198ef4da79d2000ca1be4ada05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c

================================================================================ 
Commit: aaf1f8a7cb1799067b224561d81e03984ee6de82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:05:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2502_00

Hsd-es-id: N/A
Original commit date: Tue Dec 6 20:34:02 2022 -0800
Original commit hash: d50f23a6d9830c7836a0c5159e5cd1420726bcd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 91303ec61a3b1dc14f07aa7143da42770b4883eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:05:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.24.3

Tue Dec 6 14:05:55 2022 -0800
Original commit date: Tue Dec 6 14:05:55 2022 -0800
Original commit hash: fd560d4166338475c5a00ef20873f3f0757098e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e52988479d0110cf54d8df999002e9925fcee8db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:05:23 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] VtioSupport Setup Knob variable should be read by using
mVtioFormSetGuid from GetVariable in AcpiPlatform file

[Issue Description]
VtioSupport Setup Knob variable's value is always 0 when we reading
VTIOS setup knob by using gSetupVariableGuid from GetVariable
in AcpiPlatform file.

[Resolution]
Added changes to read VtioSupport Setup Knob variable
by using mVtioFormSetGuid from GetVariable in AcpiPlatform file
to get actual VtioSupport Setup Knob data.

Package/Module: MeteorLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019077753
Original commit date: Mon Dec 5 16:52:15 2022 +0530
Change-Id: I4be83c4dd08ac71123f54de19979af0f932157af
Original commit hash: 978acd1821f9b382c0c5d1fef39794f37afc502d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/Include/VtioSetup.h
Features/Security/VtioFeaturePkg/VtioDxe/VtioDxe.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf

================================================================================ 
Commit: a1134ce7f29dd179c2f5448e9b04500d058df744 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:05:19 2022 +0530 
-------------------------------------------------------------------------------- 
Request to enable IPU in B0 BIOS

[Issue Description]
Update the patch table for B0.

[Resolution]
Remove IPU override.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL B0

Hsd-es-id: 22016267771
Original commit date: Mon Dec 5 14:03:19 2022 -0800
Change-Id: Iaaa19831eccad7da52c8b87ec820adb66b58bd44
Original commit hash: f94623b4f6f08042a2a234b4b9228357611e4035

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 9e77fbbf6c451eb94743461c85e79363fb648259 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:05:14 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P DDR5 RVP] BIOS & IFWI support on BOM SKU2 changes

[Feature Description]
fixing build error from merge

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018944025
Original commit date: Tue Dec 6 22:35:55 2022 +0530
Change-Id: Iab1ff68ab3d4a1ead79569dc7ef2ef0ce5493152
Original commit hash: ec7f1c2caa00418f931b83f4591fbf5f9cc56dc1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvpBom2.asl

================================================================================ 
Commit: 57870ff141d7c8aed64f0ea9de5ceeb741968b50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:05:06 2022 +0530 
-------------------------------------------------------------------------------- 
System limited to pkgc2 due to TBT PCIE.

[Issue Description]
Basic PM Register programming was missed for Function remapped
TBT PCIE RP. TBT PCIE RP MMIO BASE address calculation was wrong
in one of the TBT Function as callar was passing RP Index
information instead of function number. For function remapped TBT
PCIE RP, RPIndex and Function number are different.

[Resolution]
Instead of passing RPIndex or Function number, directly pass the
PCIE RP MMIO Base Address to avoid all confusion.

Package/Module: ItbtPcieRpInit

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 14018147320
Original commit date: Tue Dec 6 13:56:48 2022 +0530
Change-Id: Ib24f94556306130ffddd13c1fef9f1db076b2634
Original commit hash: 9721c8953d0cd599046673d0981a4e62a499bee0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 12f9019e3d956f41d87395f0a39477f6985b985b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:05:04 2022 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] Modify topology files to properly return G0_RCP_DW0
register offset

[Issue Description]
GpioV2 topologies do not contain G0_RCP_DW0 register offset.
This offset is used by SetAccessControl() and GetAccessControl()
function.

[Resolution]
Add G0_RCP_DW0 register offset values to all topologies.

Package/Module:
GPIOV2

[Impacted Platform]
LNL, MTL

Hsd-es-id: 18025694241
Original commit date: Fri Dec 2 11:48:54 2022 +0100
Change-Id: I301ad78ecc9c4cc77747acd0056b17af23be2b6d
Original commit hash: a1242fa262e4e17d5120b31bd341ad64416a1b41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Register/MtlPchSGpioV2Regs.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioV2Topology.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c

================================================================================ 
Commit: e67de3730ff3d7e70d66d52ca5bab9e692ccfe91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:05:02 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P DDR5 RVP] BIOS & IFWI support on BOM SKU2 changes

[Feature Description]
Adding board suppport for BOM SKU2

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018944025
Original commit date: Thu Oct 27 12:45:53 2022 +0530
Change-Id: Ie1f869094bc1fb24d8f3137c16fc73ca5b62762a
Original commit hash: 9f8417d8ddeb6464cc4b9286dc37646361c089d4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPRvpRtd3Ddr5Bom2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvpBom2.asl
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc

================================================================================ 
Commit: 0fae3ee4d1c984c904e2d39ec50b37e4d63234f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:04:57 2022 +0530 
-------------------------------------------------------------------------------- 
Add _OSC method to PC02

[Issue Description]
Without an _OSC method in host bridge scope OS is unable
to take control over power management features which is
causing issues with wakes and hot plug scenarios.

[Resolution]
Add _OSC under PC02 and grant control over everything to OS.

Package/Module: ClientOneSiliconPkg/MtlSoc

[Impacted Platform]
MTL-S

Hsd-es-id: 15012419545
Original commit date: Wed Nov 30 15:09:02 2022 +0100
Original commit hash: fd9c0073314507d55b381ee1eed9c23cbab789a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/AcpiTables/IocRootBridges.asl

================================================================================ 
Commit: 27825f0fc98f99356a50099e3e14a15740e48daf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:04:56 2022 +0530 
-------------------------------------------------------------------------------- 
Cannot change PCIe base address by PcdPciExpressBaseAddress

[Issue Description]
Cannot change PCIe base address by updating PcdPciExpressBaseAddress
in BoardPkgPcdUpdate.dsc.

[Resolution]
1.Built-in FSP-T UPD should be used only when input UPD is null. Using
built-in UPD or input UPD should be decided at TempRamInitApi entry.
Removed the code of using built-in UPD from SecHostBridgeLib.nasm to
get the issue fixed.
2.Removed FspHelper usage from C1S. With this change, FSP wrapper has
to create FSP INFO HOB in FSP DISPATCH mode.
3.Corrected the type of the return value in SecGetFsptApiParameter().
4.Enabled USE_SSE41_FLAG by default.

Package/Module:
ClientOneSiliconPkg, MeteorLakeFspPkg, LunarLakeFspPkg,
LunarLakeBoardPkg and MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012114482
Original commit date: Mon Oct 31 21:52:07 2022 +0800
Change-Id: Ifdfded0745937a38b5bc0893e33b7a4755db9647
Original commit hash: 8eff2ee912f52468db1512898d916910af1e3d88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.c
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.inf
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/Ia32/FspHelper.nasm
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/X64/FspHelper.nasm
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/Include/Library/FspHelperLib.h
ClientOneSiliconPkg/Fsp/Include/Library/FspInfoLib.h
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/FspHelperLib.inf
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/Ia32/FspHelper.nasm
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/X64/FspHelper.nasm
ClientOneSiliconPkg/Fsp/Library/FspInfoLib/FspInfoLib.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.inf
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLib.c
ClientOneSiliconPkg/Include/Library/GetFsptApiParameter.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.nasm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/X64/SecHostBridgeLib.nasm
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/Ia32/SecGetFsptApiParameter.nasm
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/X64/SecGetFsptApiParameter.nasm
MeteorLakeFspPkg/BuildFv.cmd
MeteorLakeFspPkg/BuildFv.sh
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 2a60c16a59373ba3353bab2147b7823dd80bb9b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:04:51 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Request to update SAGV WP and Mc Safe Mode settings
for B0 BIOS

[Feature Description]
(1) MRC must configure the LP5 SAGV default work points to:
LP5 {WP0, WP1, WP2, WP3} = {3200-G4, 3200-G4, 4267-G4, 4267-G4}
(2) MRC must configure Mc Safe Mode settings to 0x7FE

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016271320
Original commit date: Mon Dec 5 20:50:16 2022 -0800
Change-Id: I8eb560cd333ffe7ef78ba8b8c5b92d2dc57a71fa
Original commit hash: 8c1a5c853ef574c8417364abf23ad5d655d8f6ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 7e1fc3174043e9abac49b9e70bb6b495a2206118 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:04:46 2022 +0530 
-------------------------------------------------------------------------------- 
Add I3C _DSM method for MTL.

[Feature Description]
This method returns a table which contains offset and values of
register which needs Save and Restore when there is a change in
device state.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL-P/M

Hsd-es-id: 14017798080
Original commit date: Wed Nov 16 16:27:48 2022 +0530
Change-Id: I9e741094cbd99fbdbc6c99e02e7bab0a41af5691
Original commit hash: 84e6d0a5d9c2ee7c8edef4aabd1fbd1bcab103da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/SerialIoI3cMtl.asl
ClientOneSiliconPkg/Include/Register/SerialIoI3cRegs.h

================================================================================ 
Commit: 914cc33a285c0785bf1a6d1e2aef73a10f9e8ede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:04:36 2022 +0530 
-------------------------------------------------------------------------------- 
Improve OneClickRecovery code quality

[Issue Description]
Assigning value from "AddProxyBootOption(mOcrBootOption)" to "Status"
here, but that stored value is overwritten before it can be used

[Resolution]
Improve OneClickRecovery code quality

Package/Module:
PlatSamplePkg/Features/Amt/OneClickRecovery

[Impacted Platform]
ALL

Hsd-es-id: 14018151057
Original commit date: Thu Dec 1 19:13:23 2022 +0800
Change-Id: Ib30146129d1997c1c0ae94ab19e95158ff0b5c63
Original commit hash: 22dbb24f885eb3d14836c6c591f16dba58108baa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h

================================================================================ 
Commit: b6730e8348b827795e8d96f7be63a32b3ddae637 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:04:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2501_01

Hsd-es-id: N/A
Original commit date: Mon Dec 5 20:34:14 2022 -0800
Original commit hash: 7cce0b2865e2a5460686f8189c4ef1ae8a86bef6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 58bf485d31b43336e958982986e78162bd5b6df6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:04:31 2022 +0530 
-------------------------------------------------------------------------------- 
Support required to retrieve MAC address from PSS chip.

[Feature Description]
Size of the MAC address is defined with macro as 6bytes.
Size of the default MAC address read from NVM is defined
with macro as 3 words.

Package/Module: Features/MacUpdate

[Impacted Platform]
MTL

Hsd-es-id: 15011172467
Original commit date: Thu Dec 1 11:35:23 2022 +0530
Change-Id: If906071c4d1ecd0f06c25ea47c25f9d8d024c833
Original commit hash: 9322c11981eb402ba73153af7f2bc9eab13a556d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateDefines.h
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c
MeteorLakePlatSamplePkg/Include/Library/PssLib.h

================================================================================ 
Commit: bc2bc896382806345e40b28c276de05903add252 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:04:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2501_00

Hsd-es-id: N/A
Original commit date: Mon Dec 5 16:57:20 2022 -0800
Original commit hash: c0c538ed3c6bac7c575675a6bbaf476207773f96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f8047ff7c3172434e0b35def47c7084b6c0360c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:04:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update Clkreq as well as GPIO to enable PXPB port

[Feature Description]
Add clkreq and GPIO changes for MTL-M to enable PXPB port

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-M

Hsd-es-id: 14017904234
Original commit date: Thu Dec 1 14:39:44 2022 -0800
Change-Id: I4029282ba306fb7d6ef2ecfef0c0a8a9fe6b87a0
Original commit hash: 0332887d3f07e207502ba97f5599cde8d38b4d73

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc

================================================================================ 
Commit: e85553e75a444e841d14d7f5b226a87b9b053ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:04:11 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] MTP PCH - GPE event aggregation - use of PME instead of eSPI_SCI

[Feature Description]
Wakes in _L6E it will be handled in _L6B.
1. Check the GPIO events in platform. Notify the devices for which
GPIOs are asserting a GPI and clear the GPI assertion in GPIO itself.
This needs to be done in platform since silicon code doesn't know
the routing of GPIOs to devices.
2. Call the SOC handler
3. In SOC handler each integrated device PME status will checked
and notify corresponding devices before clearing the PME event
4. At the end of the SOC handler PCH.PME and
PCH.PME_B0 aggregated events will be cleared.

Package/Module: MeteorLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 22016246288
Original commit date: Wed Nov 30 17:21:22 2022 -0800
Change-Id: Ib10dab17ca949c25342be563ac4c5986d7b49030
Original commit hash: b9aa451ea7f7b28c81accb5f0ab4b466cddef20d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioAcpiDefinesMtlPchS.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioLibCommonV2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieRpObjCommonExternalInclude.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl

================================================================================ 
Commit: 0d1b9d3a14a8276f5dd5015ae62ff962f5e19a0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:03:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.24.2

Mon Dec 5 11:59:10 2022 -0800
Original commit date: Mon Dec 5 11:59:10 2022 -0800
Original commit hash: 874ec44af82d6aa2683b99a5614c6b4bb690d56e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 69c31b81dd69fd2e811746265d836d38fce20a3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:03:57 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Remove G2 from LP5 SAGV WP Config

[Feature Description]
(1) MRC must configure the LP5 SAGV default work points to:
LP5 {WP0, WP1, WP2, WP3} = {3200-G4, 4267-G4, 4800-G4, 5600-G4}

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22016253794
Original commit date: Thu Dec 1 12:07:13 2022 -0800
Change-Id: Ia13ced24be6c8a5a5825af194479673c81e9d700
Original commit hash: 5f16b049ef837b89e56c27516e8d10108d3d831e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ab1695c4a4c6133723168c61b7687483965b7e16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:03:44 2022 +0530 
-------------------------------------------------------------------------------- 
[C1S] Remove SSC down spread percent configurability support

[Feature Description]
1:Remove SSC percent change options from BIOS menu/programming
2:move CPU and SOC BCLK PLL SSC Disable option under Overclocking
(along with other OC BCLK PLL options).SSC disable for CPU
and BCLK PLL is to be exposed only for overclocking SKUs.
3:BIOS will not program the DOWNSPREAD % fields in the
SET_SSC_CONTROL command.This field will be reserved.

Package/Module: C1S

[Impacted Platform]
ALL

Hsd-es-id: 22016029714
Original commit date: Tue Nov 22 14:01:01 2022 +0800
Change-Id: I369f15daeb2d0d1ff8b276d3ef2dda3cedd2eb37
Original commit hash: 28571052d8d3c01212062059f59d87a4d1995f99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPreMem.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPreMem.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: ff28a3ebc20ea5cecbdd00cf3fb7e35b92e7451c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:03:36 2022 +0530 
-------------------------------------------------------------------------------- 
Fix incorrect assignment of "mSiInitNotifyList->Guid"

[Issue Description]
Fix incorrect assignment of "mSiInitNotifyList->Guid"

[Resolution]
moved to endofpei

Package/Module:MtlSoc

[Impacted Platform]
MTL,LNL

Hsd-es-id: 14017977505
Original commit date: Wed Nov 23 20:02:52 2022 +0530
Change-Id: Id36058c22bc251ee67ac7e7dc997111d7ec9fc18
Original commit hash: 867fbe87e9bd07952cc8e690ce49ccf1d588d582

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiSaInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: be84c7d8f5e8ea6e5df82233f3a4f06ac51b25e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:03:23 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2497_01

Hsd-es-id: N/A
Original commit date: Sun Dec 4 20:35:18 2022 -0800
Original commit hash: dbd0126a86967d81e36f97e26c570a60e22c1ffb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ae9835010e0499489cccc8c1e962d8f655a6cab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:03:22 2022 +0530 
-------------------------------------------------------------------------------- 
Mismatch on DPDMI and UPDMI settings

[Issue Description]
Fix UP and DP dmi set up options
FSP upd's

[Resolution]
Fix UP and DP dmi set up options
FSP upd's

Package/Module:
MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 16019005769
Original commit date: Thu Nov 24 17:38:37 2022 +0530
Change-Id: I905a876186386f502223683fb26714b62cee181f
Original commit hash: 055d19f918551ef56b0a033fb807c6d86788e45a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/MtlSocPrintPolicy.c
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiPolicyLib/PeiDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/DmiSetup.uni

================================================================================ 
Commit: af5af422530bb7addf65fddca68510233dd932ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:03:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2497_00

Hsd-es-id: N/A
Original commit date: Sun Dec 4 19:19:10 2022 -0800
Original commit hash: 9efcf306d29856cd57bbd9ce18767890e2cba51c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3613cfb57a0773e173230f5acc9122fa9b5626ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:03:16 2022 +0530 
-------------------------------------------------------------------------------- 
Improve code readable

[Feature Description]
Improve code readable which related TCSS, WWAN, ACPI.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012306780
Original commit date: Fri Dec 2 18:52:40 2022 +0800
Change-Id: I34015a4feb2b5c2f76a708483cd9b527b40b726a
Original commit hash: 98f04e6b546a770c935806f56aa1e66b32424be7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Readme.md
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 120c51de0cd816f89d4966dda6b60caf2dc2c898 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:03:14 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL-MX] Missing multiple strings in bios options

[Feature Description]
Check HSDES of MTL, we find the code has not been merged into LNL.
Add missing keyword in CnvVfrSetupMenu.uni

Package/Module:
CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15012424298
Original commit date: Fri Dec 2 15:12:13 2022 +0800
Change-Id: I7952877ee331bde29b7d9993655b8d50c9a62ce4
Original commit hash: b4d9861a94103c5a675e661adb87360ff221682e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni

================================================================================ 
Commit: 96e2e277ce3472f15263ca50fdb39e053f05ca17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:02:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2496_00

Hsd-es-id: N/A
Original commit date: Sat Dec 3 20:33:48 2022 -0800
Original commit hash: c2a4dde2abec997a41d99bd7443b465fe084b553

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6d5678731ab77cd77f7ef74820281215fcd46428 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:02:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2495_00

Hsd-es-id: N/A
Original commit date: Fri Dec 2 20:34:02 2022 -0800
Original commit hash: 8bb530f299eb1f27ce5516f29f77127f7bafcdd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 37bfbf6a955db261c9bdc09f099ba89f2e5b9efa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:01:54 2022 +0530 
-------------------------------------------------------------------------------- 
[VMD] Fix to resolve hang during PCH PCIe device discovery.

[Issue Description]
Hang was observed in VMD PCH PCIe device discovery and System failed
to boot to EFI shell.

[Resolution]
Correction added in VMD PCIe enumeration code to clear the temporary
bus numbers to zero.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16018932210
Original commit date: Thu Dec 1 16:08:17 2022 -0800
Change-Id: Ic9b7344c685e503d4eaf4d37be13143e5ee41846
Original commit hash: a995882a7ec3bb7d9338ac694ea92edbccb75669

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c

================================================================================ 
Commit: f27a225affed15f329e67afa67bc9c4e7e9ee658 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:01:34 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Remove build time secure boot keys enrollment

[Feature Description]
To create OS based tool to enroll UEFI secureboot keys with UEFI
Variable protection through RPMC requires keys to be enrolled after
BIOS build i.e in runtime.

Since UEFI Variable Protection with RPMC is POR for MTL there cannot be
any variables in the variable store during the post-build BIOS image.
We have to switch over to enrolling the keys during the BIOS boot.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 14016516720
Original commit date: Wed Nov 30 16:04:10 2022 -0800
Change-Id: Ibba286893e6f9a113bc794c517c0ad577bb63262
Original commit hash: cb6eafdb4c7950618261bdb627960cd3ba8f555d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prebuild.bat
MeteorLakePlatSamplePkg/KeyEnroll/MsEnroll.bat
MeteorLakePlatSamplePkg/KeyEnroll/MsEnroll.sh

================================================================================ 
Commit: ed12464200df2da68c85830f913eb3d46390ec0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:01:30 2022 +0530 
-------------------------------------------------------------------------------- 
TPM Startup prior to MRC Initialization

[Issue Description]
Its not valid to expect to see BIOS print TPM2Startup: TPM_RC_SUCCESS
for measured boot Boot Guard profiles (3 & 5) or
TXT enabled profiles (0T & 4T)

[Resolution]
When ACM is SCRTM, ACM will initialize TPM and thus TPM startup done
in the BIOS. When BIOS is the SCRTM, then BIOS will initialize TPM and
we see TPM2Startup: TPM RC SUCCESS in the logs. We can corfirm Tpm
startup by checking ACM Policy Status Register

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018897497
Original commit date: Fri Dec 2 07:27:23 2022 -0800
Change-Id: Id168bb4852c2d06e4fcf3899eec8d3689576bd00
Original commit hash: 9120610e93965a9ab97e4306917ab74ff5393029

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLib/BootGuardLibrary.c

================================================================================ 
Commit: 61e2801075885fe66aa7c4a766df691f58445abd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:01:25 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add Watchdog action query current countdown period in ACPI

[Issue Description]
Watchdog WDIOC_GETTIMELEFT always return value 0

[Resolution]
Add WATCHDOG_ACTION_QUERY_CURRENT_COUNTDOWN_PERIOD in ACPI table
for embedded build

Package/Module: MeteorLakePlatSamplePkg/Features

[Impacted Platform]
All

Hsd-es-id: 14017726898
Original commit date: Tue Oct 11 20:47:47 2022 -0700
Change-Id: Ia738672fcf0dd207709bc54774e0a28407565c27
Original commit hash: 29d9cc6ad442e878c33562dee49ac11f7a82633f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/Wdat/Wdat.act

================================================================================ 
Commit: 3fa1f33c070eeb58183a03ac343f8a9010a40961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:01:13 2022 +0530 
-------------------------------------------------------------------------------- 
Cleanup of current cov. logic errors in three MTL source code files

[Feature Description]
This commit is to address 4 logic errors found in the current MTL
repository in the DxeTelemetryHwErrRec, PcieDockSmi and SecuritySetup
source code.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S, M, P

Hsd-es-id: 16018012204
Original commit date: Tue Nov 22 13:03:34 2022 -0800
Change-Id: I85816c065ac3e9d1c98e68b7c9cfe5a1d5a44958
Original commit hash: 88e837c22eaa4d87b6cdf97fd2a5d97d6ba09026

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PcieDockSmi.c
MeteorLakePlatSamplePkg/Setup/SecuritySetup.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.c

================================================================================ 
Commit: 4b4348b6a322f8c4f3b7c4ec88fe3b188f032245 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:01:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update usage of USB3 IPSD

[Feature Description]
Due to design changes and interface of USB3 IPSD code that
uses that library need to be refactored as well to use new API.
This change alignes SoC init library to use new IpUsb3 IPSD
for USB3 IP initialization

Package/Module:
ClientOneSiliconPkg/Fru/LnlSoc/LibraryPrivate/PeiLnlSocInitLib

[Impacted Platform]
LNL

Hsd-es-id: 18024429218, 18024429186, 18024429270, 18024429238
Original commit date: Fri Nov 25 18:18:37 2022 +0100
Original commit hash: ddd7f1901c525b2822392021ea8ab375b1e1bf16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbHostRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 3133024e7236dfdd88003d247b849cdbd1aeb22b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:01:03 2022 +0530 
-------------------------------------------------------------------------------- 
Redesign of USB3 IP Services Driver

[Feature Description]
Restructuring of USB3 IPSD is done to help with standalone IP HW-FW
Co-Validation. One of the goals was to redesign around features exposed
by USB3 IP to help with testing on per feature basis.
Current model had one entrypoint for IP init procedure and was limiting
the scope of validation that could be done.

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb/.../IpUsb3

[Impacted Platform]
LNL

Hsd-es-id: 18024429218, 18024429186, 18024429270, 18024429238
Original commit date: Fri Nov 25 18:11:47 2022 +0100
Original commit hash: 86cad6a2ea328961d9e01255204dc76e550e9567

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbHostRegs.h
ClientOneSiliconPkg/IncludePrivate/PrintService.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/IpUsb3Lib.h

================================================================================ 
Commit: e33aa796c90c49c410fdd789fd867d2b79eae556 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:00:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][TCSS] Max Snoop and Non-Snoop Latency Reg programmed to 15ms

[Issue Description]
Set Max Snoop/Non Snoop Latency Register
in PCIe Extended Capability Header

[Resolution]
provide MaxSnoopLatency and MaxNonSnoopLatency policy
to use in TcssRootportDownstreamPmConfiguration()

Package/Module: TCSS

[Impacted Platform]
MTL,LNL

Hsd-es-id: 14017962827
Original commit date: Tue Nov 29 16:49:37 2022 +0100
Change-Id: I622f183ce22c71d6551d83307eff0a83b712bf7b
Original commit hash: 42ae3ca35c5debbeff8fad3203dd160ee3c855d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/DxeTcssInitFruLib/DxeTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c

================================================================================ 
Commit: 74c57fb49541c955a30589b7c465139503ad56e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:00:37 2022 +0530 
-------------------------------------------------------------------------------- 
[SMM CPU][Client] BIOS to support SMM Blocked Feature

[Issue Description]
Silicon treated the blocked register as counter instead of bitvector,
while BIOS still handle it as bitvector case (LogProcEnBit), thus
leading the feature missed.

[Resolution]
This patch is for BIOS to adapt with silicon change to enable the
SMM Blocked Features.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 15012408017
Original commit date: Tue Nov 29 16:55:29 2022 +0800
Change-Id: Ib1e213f4cf11ee9eff2668644cc36424de47cbdd
Original commit hash: a6f0d3d5675ff20e5c01107951f85b28fb837239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c

================================================================================ 
Commit: 134aadd6fd811791a0c481186df8a59ed796037e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:00:35 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS shall support single binary for MTL-P, ARL-P and ORL-U SoC

[Feature Description]
Enlarged Binaries FV to 256 KB in IBB. It's to accommodate one
more ACM binary.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL M,P

Hsd-es-id: 16018265780
Original commit date: Wed Nov 23 15:19:51 2022 +0530
Change-Id: I7fd6c4f377777809cd7ec4b2099abdc1fd6a7ab1
Original commit hash: 81e5c63fe07edc254878751dfc9087d6efd1d70f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: 65538e1cdf8217ee9f7572c469d11b42665403d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:00:23 2022 +0530 
-------------------------------------------------------------------------------- 
clkreq pch gpio pmode

[Feature Description]
Implement CLKREQ programming flow for PCH-S. Clock buffer control is
removed as chipset init is supposed to take care of that.

Package/Module: ClientOneSiliconPkg/MtlPch

[Impacted Platform]
MTL-S

Hsd-es-id: 14017912297
Original commit date: Thu Dec 1 16:40:46 2022 -0800
Change-Id: Ie3877f9c698221607285f3eb893af8cb18fbb7b8
Original commit hash: dc8c5440f74802e138c5b18044c38858864ac970

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c

================================================================================ 
Commit: 694c8690fe9701551f27294219245a5fc6ac8c3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:00:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2494_00

Hsd-es-id: N/A
Original commit date: Thu Dec 1 20:34:53 2022 -0800
Original commit hash: 4a9a3fa846d7817d9f767bbfd4dfd8a5179967f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: dcbfff4fec8387290851110453bc732031cc8e12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:00:19 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] CPU Setup defaults do not match silicon reference code defaults

[Feature Description]
COMPARE_POLICY will not be called for certain policies (exceptions):
1.Policy that don't have a corresponding setup option.
2.Resttricted Policies.
3.Policies which don't have a default and rely on update layer to fill
the value.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012183210
Original commit date: Mon Nov 28 15:55:26 2022 +0800
Change-Id: I55713d7cc1a384697bf9da0492e554d1e023d3f3
Original commit hash: 9483637af6188841a2dd780e24558d820c2fac4b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: bf9602bb78731157a867a45e90104e0348c0bb28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 15:00:14 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Improvement to TCSS OC settings

[Issue Description]
The previous fix - 1b8dd8367237e83009f8ef6ba42a3c2aaa69c7f8 may
confuse users in TCSS OC settings.

[Resolution]
Replaced hardcode values in TCSS OC settings with enumerations which
covert TCSS OC pin to USB2/USB3 OCM register.

Package/Module:
ClientOneSiliconPkg and MeteorLakeBoardPkg

[Impacted Platform]
P and M

Hsd-es-id: 16017273545
Original commit date: Fri Sep 30 13:35:54 2022 +0800
Change-Id: I2ed2b2f0e2fbcbc1b7208dd42c32f7445af10570
Original commit hash: 5d80cb5e177bc7860305082bf5848ee4f01c1f78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/TcssOcDefinesMtlSoc.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitTcss.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc

================================================================================ 
Commit: cbad5f5ede043f7c375c3c8f989ce78d0e411743 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:59:21 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS shall provide controlled option to disable PROCHOT demotion p3

[Feature Description]
To provide control option to disable ProcHot Demotion algorithm
The code changes is to Inherit PR: #16640 and #17866
phase3 to update CpuPowerMgmtTestConfig to local variable

Package/Module:
C1S/CpuPowerManagement

[Impacted Platform]
LNL/MTL

Hsd-es-id: 16017437416
Original commit date: Fri Nov 25 17:57:29 2022 +0800
Change-Id: Icd5604d604570cac82c5a0feac38f3b34a1d8c54
Original commit hash: 47b855410c7758a3e9d53f02101635e419a9970d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c

================================================================================ 
Commit: ea935c38b3fa84fde3980895f377a7c80a2a2334 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:59:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update configuration for SoC-S vs PCH-S features.

[Feature Description]
Sx Streching, After G3 GBE and WLAN are PCH owned features.
CF9 and Resets are owned by the Soc

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-Z0 and MTL-S

Hsd-es-id: 16018152412
Original commit date: Thu Nov 24 19:16:02 2022 +0530
Change-Id: Ib78fb0b036c76ce40cdc78a04d98447043dda84d
Original commit hash: 8b2442e75ba3352e3211c41bf9f2364a43d70bcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPeiPmcPolicyLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPmcPolicyLib/MtlPchPeiPmcPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPmcPolicyLib/MtlPchPeiPmcPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.h
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: d8e9e8dea40d544ddd4f34351139277400544f3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:59:17 2022 +0530 
-------------------------------------------------------------------------------- 
Converge BIOS flow for CSME Measurements when CSME Disabled/Enabled

[Feature Description]
HECI1 shall not be disabled on End of Pei for the following boot paths:
- Debug Mode
- FDO
Terminate HECI message shall be sent on End of Dxe for Debug Mode.
Remove MeEnforcementWithoutDidMsgBiosPath.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018831084
Original commit date: Thu Nov 24 15:44:49 2022 +0100
Change-Id: I3e89745592222c88361dfe20e038e8eaa325287f
Original commit hash: caa36e7e5f43b238f26bfae410a745cdf71e0a52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 699447afeec1f2e4ce64a13370351537e13ffd04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:59:13 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Features/FirmwareGuard

[Impacted Platform]
ALL

Hsd-es-id: 15012415203
Original commit date: Thu Dec 1 12:36:23 2022 +0530
Change-Id: I1329f596403282e72ece7898c29fab3e3cc4f60b
Original commit hash: d1ce1631cc1ae9085aef08f7277fbb989c5522c6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c

================================================================================ 
Commit: 13e62b5409dba47ce1eb2342448d48448cf4cc63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:59:07 2022 +0530 
-------------------------------------------------------------------------------- 
PCH PCIe controllers are not power gating.

[Issue Description]
PCH PCIe controllers are not able to power gate.

[Resolution]
TNTP register is not in use on PCH PCIe controllers, it's programming
causing inability to PG. As resolution, policy has been introduced
for programming of Dynamic Link Throttling.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S.

Hsd-es-id: 18025654908
Original commit date: Wed Nov 30 13:18:40 2022 +0100
Change-Id: Ia979b97bec67702bcce5b3c00c2de5d08b2378c3
Original commit hash: 815c49ef1da672aa630f76a754698a159ff6d655

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 09d4db7823fc377de8bc7a0f213f308a29b7f518 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:59:05 2022 +0530 
-------------------------------------------------------------------------------- 
Program MC Has Range Registers based on MC0 and MC1 and CCE0 and CCE1

[Feature Description]
Program MC Has Range Registers based on MC0 and MC1 and CCE0 and CCE1

Package/Module: NOC

[Impacted Platform]
ALL

Hsd-es-id: 16018825845
Original commit date: Tue Nov 15 14:36:40 2022 +0530
Change-Id: I06b2ed8e5766ea93ebef520e379d37e6f440e36f
Original commit hash: 8bb9acbaafefa43e7e7080286e3bd03e85b5a870

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/NocDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/Noc/IncludePrivate/Library/PeiCmiInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/IpBlock/Cce/LibraryPrivate/CceLib/CceLib.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: d89fabd7bc467fc023f4e8f87379ed71bd000167 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:59:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2493_01

Hsd-es-id: N/A
Original commit date: Wed Nov 30 22:48:00 2022 -0800
Original commit hash: 98261423fee5ed094b4d121a37d6118d4af888b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 411bd003d66bfa2016fa842f525530866564a5f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:58:56 2022 +0530 
-------------------------------------------------------------------------------- 
MTL] Change BluetoothSar Setup Knob variable to Manual input
from Drop down

[Issue Description]
Change BluetoothSar Setup Knob variable to Manual input
from Drop down
BluetoothChainA BIOS knob should not be suppressed
when BluetoothIncreasedPwrMode Enabled

[Resolution]
Changed BluetoothSar Setup Knob variable to Manual input
Changed condition check to suppress BluetoothChainA
when BluetoothIncreasedPwrMode Disabled

Package/Module: LunarLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018866553
Original commit date: Wed Nov 30 20:11:40 2022 +0530
Change-Id: I023254b23515024630de80fa26a365b69db63031
Original commit hash: fb9543ff07e99aa201832b6d77c9ba49520a3e39

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 2583710a360f27ebdef73fb350d92e6fe49a20fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:58:46 2022 +0530 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg: Use more accurate TimerLib instance

[Issue Description]
The current MTL implementation uses the TSC
(UefiCpuPkg/Library/CpuTimerLib/BaseCpuTimerLib.inf) inside the FSP and
the ACPI timer (PcAtChipsetPkg/Library/AcpiTimerLib/*AcpiTimerLib.inf)
in platform code. This results in t=0 beginning at a different offset
in time for modules inside the FSP versus outside the FSP. The end
result is that some performance log entries are offset by a delta of
approximately 30ms from where they should be since the ACPI timer is
initialized and begins tracking time roughly 30ms after the TSC does.

[Resolution]
To solve this issue, the both platform and FSP should use the same time
source for performance measurements. Because of the higher resolution,
the TSC (UefiCpuPkg/Library/CpuTimerLib/BaseCpuTimerLib.inf) should be
used.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018861365
Original commit date: Wed Oct 26 15:32:48 2022 -0700
Change-Id: I4201ae00e02961532422b38da779a2d84846c00b
Original commit hash: 0468cb397e5e5a3a70ce51c0d122d6f8ef956700

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: f0a17cdcf75c5e9e2405698edecbd971460c9d09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:58:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2493_00

Hsd-es-id: N/A
Original commit date: Wed Nov 30 20:34:22 2022 -0800
Original commit hash: 59f6d760760407947ad80f8dee50f0a388b4764d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f244777cce4fcacbe1d14bfc545311bbe0179fe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:58:35 2022 +0530 
-------------------------------------------------------------------------------- 
Remove local functions from header files

[Feature Description]
Remove functions declarations in header files (API) inside
ServerSiliconPkg/Include/Library and CpRcPkg/Include/Library
for all functions that are used within the same file where they
are defined. That is, those are locally used function, not part of API.

Package/Module: ServerSiliconPkg/Library

[Impacted Platform]
ALL

Hsd-es-id: 22016193961
Original commit date: Thu Nov 17 18:34:39 2022 -0600
Change-Id: Ibd5f9f70c3328964c8ec2fa6e998f495aa281474
Original commit hash: 607ec08a31a9ae0d14730ac840ca8dbf7078b538

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MmRuntimeUpdateLib.h
ClientOneSiliconPkg/Include/Library/SiPolicyLib.h
ClientOneSiliconPkg/Library/MmRuntimeUpdateLibNull/MmRuntimeUpdateLibNull.c

================================================================================ 
Commit: ee64afee38d5b6bbc64ba38d028f0a89185fdcb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:58:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.24.1

Wed Nov 30 09:25:15 2022 -0800
Original commit date: Wed Nov 30 09:25:15 2022 -0800
Original commit hash: b5f303cd491779094abf4d8b0b8f794dfff77206

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff071f4eb5a8bb7e22d6c2f57b5c02537fcb9d61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:58:05 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Enable PCH GPEs

[Feature Description]
BIOS needs to enable select GPEs in PCH PMC to enable wake events.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 22013007790
Original commit date: Mon Oct 24 22:19:32 2022 +0200
Original commit hash: c0af74c325be6eaf509dd89e7fa6c2d158697b38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c

================================================================================ 
Commit: 0fdaccb00c4dd9b2b673c694a081be36bbfb522a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:58:03 2022 +0530 
-------------------------------------------------------------------------------- 
SCI/GPE Support for additional PCH

[Feature Description]
BIOS shall handle all PCH-originated SCIs and GPE will be aggregated.
Handled as an PME event. It will be visible in the SOC.PMC.
Added ACPI logic to break down the aggreation and find/handle originator
of the event.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTLS

Hsd-es-id: 22013007790
Original commit date: Wed Oct 5 13:47:54 2022 -0700
Original commit hash: 047c43bead56b38c6f8bf4fc906db70812ccbcc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchCnvi.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchGbe.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchHda.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchPcie.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchThc.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchXhci.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/SerialIoI3cMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Pch/PchGpeSsdt.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Pch/PchGpeSsdt.inf
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Pch/RootPortHotPlug.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocXhci.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/ThcMtl.asl
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/Hda.asl
ClientOneSiliconPkg/IpBlock/Usb/AcpiTables/PchXhci.asl
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxe.dsc
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 64e9a83b1154c283fb80c30df58056adaecd3297 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:58:01 2022 +0530 
-------------------------------------------------------------------------------- 
[GbE] PCH LAN controller function disabled in BIOS

[Issue Description]
PCH LAN controller function disabled

[Resolution]
IsGbePresent needs correct PwrmBase

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15012024220
Original commit date: Wed Sep 28 17:45:39 2022 -0700
Change-Id: Ie12faebae0974365d80a5899b3fe655593c88134
Original commit hash: 521b4cc67e017642c57a5a976cb20d2f2e01203f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPmcPchLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPmcLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPmcPchLib/MtlPmcPchLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPmcPchLib/MtlPmcPchLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchGbe.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiTraceHubPchLib/PeiTraceHubPchLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiTraceHubPchLib/PeiTraceHubPchLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/TcssPmcPchLib/TcssPmcPchLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/TcssPmcPchLib/TcssPmcPchLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocGbe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Include/Library/GbeLib.h
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/GbeHandle.h
ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/GbeLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmiDispatcher.inf
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmEspi.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 0a310db6733d5eaa5592818b2b78277318f36b03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:57:51 2022 +0530 
-------------------------------------------------------------------------------- 
Cannot disable xDCI in setup menu

[Issue Description]
Cannot disable xDCI controller through setup menu option. Despite
selecting disabled in PCH-IO/USB Configuration menu under xDCI support
option, controller still enumerates as a PCI device.

[Resolution]
There was an condition on calling the callback which then disabled xDCI
in PSF. That condition was not correct for xDCI in PCH. Changed that
condition and xDCI gets disabled correctly

Package/Module:
ClientOneSilicon/IpBlock/Usb/.../UsbDeviceControllerInit

[Impacted Platform]
MTL PCH

Hsd-es-id: 16018864144
Original commit date: Fri Nov 18 16:40:04 2022 +0100
Original commit hash: 71e69912a89b4dda8c26c3abc229141c241acd17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c

================================================================================ 
Commit: 15bb708282959a0e6f54620ae0aef0b1dacaa963 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:57:46 2022 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] Move gpio lock to platform code.

[Issue Description]
GPIOs lock procedure is done properly only in
Dispatch mode. It also needs to work properly
in FSP API mode.

[Resolution]
GpioLock procedure has to be moved to platform code due to
necessity of retreiving GpioUnlockAll flag from Setup
in FSP API mode. To achieve this library needs access
to PcdFspModeSelection and PcdFspsUpdDataAddress64 so it
has to include IntelFsp2WrapperPkg/IntelFsp2WrapperPkg.dec.

Note: using IntelFsp2WrapperPkg/IntelFsp2WrapperPkg.dec in any
library in ClientOneSiliconPkg directory is forbidden.

LockDownConfig.h file moved to
ClientOneSiliconPkg/Include/ConfigBlock/LockDownConfig/
to be C1S compliant

Package/Module:
GPIOV2

[Impacted Platform]
LNL

Hsd-es-id: 18025408411
Original commit date: Thu Nov 10 10:23:24 2022 +0100
Change-Id: I35a3b5faba8e4945c4b79607e45dfc5c789060d3
Original commit hash: 3e8b512039185608c09bdf086cd9ac481054f1cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Include/ConfigBlock/LockDownConfig/LockDownConfig.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h

================================================================================ 
Commit: badcc126c21887f9f5dba08bc76d69606d7e93b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:57:44 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS changes for NVME recovery feature in Feature folder

[Feature Description]
1) Change the feature code to fix platform dependency.
2) Add the Platform bootstate lib.

Package/Module:Features/FirmwareGuard

[Impacted Platform]
ALL

Hsd-es-id: 16018967670
Original commit date: Tue Nov 22 17:12:22 2022 +0800
Change-Id: I283cc0693ec71c52594aba1249f1b06495ad4216
Original commit hash: edb8d7c42df19730fa1e8e961b3ff365c8a0496b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/BiosResiliencyDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/BiosResiliencyDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/CapsuleFeature.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformBootStateHookLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/PostMemory.fdf
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Protocol/RstConfigSpaceAccess.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformDxeBootStateHookLibNull/PlatformDxeBootStateHookLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformDxeBootStateHookLibNull/PlatformDxeBootStateHookLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformDxeBootStateHookLib/PlatformDxeBootStateHookLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformDxeBootStateHookLib/PlatformDxeBootStateHookLib.inf

================================================================================ 
Commit: 14d3aadb85a51923f82e11551cd2e077c33eb6cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:57:28 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Need MRC release with safemode updated

[Feature Description]
Update the following Safe Mode settings for MTL-M/P A0 only.
McSafeMode DdrSafeMode
LP5/DDR5 0x020 0x1D0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016243043
Original commit date: Tue Nov 29 16:07:45 2022 -0800
Change-Id: I6f2219953b0dc15421420de8b6d77ed8c1cbe781
Original commit hash: ad7443872b4955ee0dad3b1f56f9ce9bcd8b1289

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b460c0f7de3e2e479ed22396539cc392b1f2dab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:57:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2492_01

Hsd-es-id: N/A
Original commit date: Tue Nov 29 20:34:23 2022 -0800
Original commit hash: a707176eb878986573fd3755336fd53015470f21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 36a8fd3aa4aa5b66a545e7d9a724d1ee4c99785c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:57:22 2022 +0530 
-------------------------------------------------------------------------------- 
Yellow bang code-31 on PCI Express Upstream port on TCP0

[Issue Description]
When plug in a TBT device to TCP0 port
it can't work and show yellow bang code 31 in device manager.

[Resolution]
TBT resources weren't updated with BIOS setup knobs values.
PciHotplug was skipped on MTLS platform, due to
previous patch. Remove skipping PciHotplug -18018800792
and the TBT resource can updated as expected.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 22016237902
Original commit date: Mon Nov 28 18:14:01 2022 -0800
Change-Id: Iac0d19f4ba796feacd2fe969604464b6601e6f52
Original commit hash: 0342a2ca1357b9c713cef152e334011c0ee31ffc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 51d0fdb52461556f4a194f8ea228c626ad3a225d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:57:02 2022 +0530 
-------------------------------------------------------------------------------- 
[VMD] MTL-S WA for PCH PCIe root ports due to limitation.

[Feature Description]
This change is to avoid user mapping PCH PCIe root ports and a SATA
controller under VMD due to known functional limitation.

Package/Module: MeteorLakePlatSamplePkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14017957803
Original commit date: Wed Nov 2 14:10:26 2022 -0700
Change-Id: I46d2fa049b33161a41f9a2062e1c2e108b3ede6a
Original commit hash: 7839d506ec5a213736818b8ea43bb177f22a45db

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 09191a00de80206155a6bd338ebec867a856d4b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:56:53 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 15012256428
Original commit date: Fri Nov 4 21:45:06 2022 +0530
Change-Id: I87c9048e518cf82e56c3bddf8e68b74b62e21ec2
Original commit hash: 1ff06527f736174008481e3fa620ef158af14d27

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hci2ile_adaptation.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hogp_host.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/main.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uefi_app.c

================================================================================ 
Commit: 2fdb0885db64708ba9015044736a0aea778210df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:56:38 2022 +0530 
-------------------------------------------------------------------------------- 
Fix incorrect Cnvi Bt I2S setting

[Issue Description]
CNVi BT I2S setting is wrong due to overrided by SSP setting.

[Resolution]
Create another matrix, mMtlPchVSspForCnviBtGpioPad[], for SSP Pins,
instead of putting SSP pins in mMtlPchSVCnviBtI2sGpioPad[].

Package/Module:
C1S/GPIO

[Impacted Platform]
MTL-S

Hsd-es-id: 22016215774
Original commit date: Wed Nov 23 09:49:00 2022 -0800
Change-Id: I47573b2186ffbf5d249e765cb5764dfacb354589
Original commit hash: d6e0aa5f3fd3c6d22177e9a53743f42c829d5faa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c

================================================================================ 
Commit: 19df2af04d6087fa1e44c87db89e8441f298f754 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:56:32 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Size of pointer Issue.

[Issue Description]
The sizeof operation should calculate the size of the type not pointer.
Instead its calculating size of variable.

[Resolution]
Update sizeof function with type of variable instead of variable itself.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
LNL-M

Hsd-es-id: 15012292439
Original commit date: Wed Nov 9 15:48:38 2022 +0530
Change-Id: I6679ef840557a8fff63dd1bf174b17dbf481ee33
Original commit hash: c83299fd273445527d14f66fbfe46cc3a75bc2a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.c

================================================================================ 
Commit: d2ff6798c6973c34c0c2df30ffb25b5c7b0e048b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:56:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2492_00

Hsd-es-id: N/A
Original commit date: Tue Nov 29 07:25:17 2022 -0800
Original commit hash: 87e4788d477c0e7d566bfc10a64b2545a607e0df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1c502601de06b254f2544a6303bcb0c91da0422d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:56:27 2022 +0530 
-------------------------------------------------------------------------------- 
NVME is not mapping to RST,
and not enumerating under TPV.

[Issue Description]
NVME devices are not able to enumerate after change
342bc3223f329df0c77aefdfcbcd3e9c395f3de9

[Resolution]
VMD code is hiding some devices, so it is necessary
to verify device presence by issuing read transaction.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
M.

Hsd-es-id: 18025631163
Original commit date: Tue Nov 29 14:10:51 2022 +0100
Change-Id: Ibf6ab15519d1589e6bea2db2951d1358438e7379
Original commit hash: 7720ad49a7a0713b1196f8e8bc5cf688972618a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 47f4625b875bcbfe08c7e475af666791914b812c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:56:21 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Missing BIOS Knob SAR_2400_ChainA and BluetoothIncreasedPwrMode
value is not reflected at BRDS method in BtRegulatory file

[Issue Description]
Missing BIOS Knob SAR_2400_ChainA and BluetoothIncreasedPwrMode
value is not reflected at BRDS method in BtRegulatory file

[Resolution]
Added BIOS Knob SAR_2400_ChainA and BluetoothIncreasedPwrMode
value at BRDS method in BtRegulatory file
Package/Module: LunarLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018866553
Original commit date: Wed Nov 23 15:22:28 2022 +0530
Change-Id: I19a7bdc7fef33761b88de0a649d73bf44fe7460f
Original commit hash: d9694525dc821d503e817c26a465035cf6ed23f1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtRegulatory.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5T4SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xT3Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1D01Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1DOC04Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU2D03Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: b09c81e41f6ef05324130ca16e8ac5a307ee84bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:56:16 2022 +0530 
-------------------------------------------------------------------------------- 
Fix for PEI enumerator Kfir card fail

[Issue Description]
PEI enumerator fails when Kfir card is connected to the system.

[Resolution]
Add additonal check whether given device is PCIe one.

Package/Module: ClientOneSiliconPkg/PcieBusPei

[Impacted Platform]
MTL-S

Hsd-es-id: 13010365092
Original commit date: Tue Nov 22 15:37:31 2022 +0100
Change-Id: I6b87333a2a81ff517356e6502dc4594978a911cb
Original commit hash: 1cb2ba041920c2967a71bcbc8f24f939b68cafba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c

================================================================================ 
Commit: c7b480c5dcc2d9dfd6f3b297dc2328855dae2f0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:55:59 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] Modify cosmetics PPAG frequencies

[Feature Description]
For UnitTest, need to fix the antenna gain frequencies

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16018213450
Original commit date: Tue Nov 29 14:34:23 2022 +0800
Change-Id: Idff06ef559fdd502312fda3a6a8e06a169265f4c
Original commit hash: 7b6cd167561ea0b7ee91270fb0410fbc1a495cdd

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallEwrd/TestCaseInstallEwrd.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWrds/TestCaseInstallWrds.c

================================================================================ 
Commit: 02310b79bd8d7431d643b4108f6a997bddd84800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:55:56 2022 +0530 
-------------------------------------------------------------------------------- 
Assigning value from "SendPsrEraseReport()" to "Status" here,
but that stored value is overwritten before it can be used

[Issue Description]
Return status value is not used and overwritten.

[Resolution]
Remove return value if return status is not required.

Package/Module:
PlatSamplePkg/Features/Rpe

[Impacted Platform]
ALL

Hsd-es-id: 15012397567
Original commit date: Tue Nov 29 15:30:08 2022 +0800
Change-Id: I72ecafadb60bc646d0108847f64f56c1c7774c77
Original commit hash: 57b5f50bb0c2050e3c34f53a33d9e120a8f522c9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpePsrSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpePsrSupport.h

================================================================================ 
Commit: 3ab48c37fce750b4fe820e1b4d6a7c787b44463c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:55:54 2022 +0530 
-------------------------------------------------------------------------------- 
Add HSIO support to MTL-S

[Feature Description]
Add HSIO Board support to MTL-S

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 22016066794
Original commit date: Mon Nov 28 14:07:50 2022 -0800
Change-Id: I49aee9c9ee404fe57777f27a80d4cc60c032256e
Original commit hash: 864f064a244f253579d00be03d633925ef3fb419

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/Include/HsioBoardConfig.h
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiDetect.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: eccfc5ba94f6b5f845e46ff13f6a414f643e5c38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:55:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] WMIC CSPRODUCT name is not showing ARL

[Issue Description]
WMIC CSPRODUCT name is showing MeteorLake instead of ArrowLake.

[Resolution]
Adapted common name description to identify as MTL/ARL S boards.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-S

Hsd-es-id: 16018373281
Original commit date: Mon Nov 28 16:44:20 2022 +0530
Change-Id: I7fbeebb9b6fd35ea4943d74764c9b317ccd91232
Original commit hash: f57ce51a0c5c51407547b4a7aaf9226c6443fd69

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 64465ccdc8f56fc580309fd4217684170df3db9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:55:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2491_02

Hsd-es-id: N/A
Original commit date: Mon Nov 28 20:33:59 2022 -0800
Original commit hash: abfd856db603565333bdc02aa8f8d60a83e8bf35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 132a41747f1a030645f7df8d9fa3ba060573f6b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:55:32 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 15011805238
Original commit date: Mon Nov 28 10:44:50 2022 +0530
Change-Id: Iebbfde909a55bce490fe14bfe57fc99ef1d7409a
Original commit hash: 19fb1abddfedb351a175756d6dd3f4a069c60f78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c

================================================================================ 
Commit: 8979de318e0157383b9553803b2bac4a12230f0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:55:30 2022 +0530 
-------------------------------------------------------------------------------- 
Missing multiple strings in bios options
under connectivity configuration.

[Issue Description]
Missing multiple strings in bios options under connectivity config.

[Resolution]
Add the missing keyword from group 1 to group 3

Package/Module:
MeteorLakePlatSamplePkg\Setup

[Impacted Platform]
MTL

Hsd-es-id: 16018796167
Original commit date: Mon Nov 28 18:13:29 2022 +0800
Change-Id: Idc248176ce28ac19e1e55e635c74cf10c3c02987
Original commit hash: 5a02da0def09f78128080643a838db654f9d49bb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: cc712f47497dcf45ab815008fb7c32b476b35fe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:55:16 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Bluetooth ASL code still references PC00 devices
even though they are not present on MTL-S system

[Issue Description]
1. CNVi WIFI and XHCI for Bluetooth on MTP-S is using PC00.
2. Even CnviMode is disabled, BT core is still enabled and
CNVW asl device is still enumerated.

[Resolution]
1. Dynamically update CNVi WIFI and XHCI bus number on build time.
2. Override WifiCore/BtCore to disable if CnviMode is disabled.

Package/Module:
ClientOneSiliconPkg/Fru
ClientOneSiliconPkg/IpBlock/Cnvi
ClientOneSiliconPkg/Product
MeteorLakeBoardPkg/Acpi/AcpiTables
MeteorLakePlatSamplePkg/Features/Pep

[Impacted Platform]
ALL

Hsd-es-id: 18025265775
Original commit date: Tue Nov 22 23:41:20 2022 +0800
Change-Id: Ied681e5bce0f765405a4a2ac786a5f5e456e5f7f
Original commit hash: 4cbdc0ed644aed70f50d2f97600d02600ae856d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchCnvi.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocCnvi.asl
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviCommon.asl
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: cbfcf14e48dddfc7d3f0451a0cc78b0ef7003bc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:55:12 2022 +0530 
-------------------------------------------------------------------------------- 
Disable MK-TME if VT-D is disabled

[Issue Description]
If we enable VT-D and MK-TME in BIOS setup menu, but VT-D is disabled
during BIOS running, then MK-TME should also be disabled.
But now MK-TME is enabled in this case.

[Resolution]
Before MK-TME init, check VT-D whether is disabled.

Package/Module:
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/

[Impacted Platform]
ALL

Hsd-es-id: 16018903495
Original commit date: Wed Nov 23 23:10:50 2022 +0800
Change-Id: Icbf4113408f7325ea21a15137b9115e03fec7bde
Original commit hash: 801379130f8cd6d900c674312d4a5085e50ef7c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf

================================================================================ 
Commit: 2a1e65313f69bd824f7a4265ab3b10eb21b1380a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:54:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MTL-P crb board gpio and display settings

[Feature Description]
Updated MTL-P crb board gpio and display settings

Package/Module: MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL-P

Hsd-es-id: 15012029982
Original commit date: Mon Nov 28 09:15:45 2022 -0700
Change-Id: If87f5e236e3216638a6bb3e039581863a48cbc90
Original commit hash: 954c8b33e54c84befcf9dceaada32b3e8a8620d8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePCrbBoardConfigPatchTable.h

================================================================================ 
Commit: 55d610e4285d34b2a82071aeef7bf054a5f5693c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:54:43 2022 +0530 
-------------------------------------------------------------------------------- 
Add LPSS UART Enable, Bar1Enable and Hide functions in PSF

[Feature Description]
Add LPSS UART Enable, Bar1Enable and Hide functions in PSF

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch

[Impacted Platform]
MTL

Hsd-es-id: 18025558954
Original commit date: Mon Nov 21 15:16:12 2022 +0100
Original commit hash: 281ff241ed317d3f52992f994a18c35f10b07b73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPsfLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c

================================================================================ 
Commit: d6637141d88c1517dd84886d3f4ff3cc286e937c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:54:23 2022 +0530 
-------------------------------------------------------------------------------- 
Remove ME support for IO Expander.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove IO Expander ME support.

Package/Module:
C1S
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18025265145
Original commit date: Mon Nov 14 12:25:54 2022 +0100
Change-Id: Ifaad7fc0fdedf40e38e7b11eab9f2732b9f06ea8
Original commit hash: e35fe4101785e85941f49196754dd88afc68998c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/HeciControlProtocol.h

================================================================================ 
Commit: b32611a02a61361d97275d2726b754991972a60c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:54:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2491_01

Hsd-es-id: N/A
Original commit date: Mon Nov 28 05:52:00 2022 -0800
Original commit hash: d3f67fdf685a5d618e978b44ae80855dee2574fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1171ddec20d6b6a0f646857f29255b65d721a92b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:54:17 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] S0ix not hitting

[Issue Description]
S0ix is not achieving with DtbtRvpConfig Patch Table

[Resolution]
Removed the DtbtRvpConfigPatchTable for MTL P RVP Board.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL P

Hsd-es-id: 15012337729
Original commit date: Mon Nov 28 18:21:39 2022 +0530
Change-Id: Ibeb3827b9ab0fadfaf66927951353c337ce930bf
Original commit hash: 0470649b8935a41167c8d337e3e05292dc067241

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 8a1ef9058148392a6ca4376320274d8f71d0fdda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:54:09 2022 +0530 
-------------------------------------------------------------------------------- 
Display support MTL S with UDIMM DDR5 RVP board - Overclocking

[Feature Description]
Display support MTL S with UDIMM DDR5 RVP board - Overclocking

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 14017920464
Original commit date: Sun Nov 27 22:28:51 2022 +0530
Change-Id: Iccdba52a2f91f64199bad1ed7c287deac6b1177a
Original commit hash: 361a384c99d5806d58c5ada396d0824bd8386cfe

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc

================================================================================ 
Commit: 7371cb697d415712f0d8f9bc34b17fae1417e483 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:53:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2491_00

Hsd-es-id: N/A
Original commit date: Mon Nov 28 03:41:20 2022 -0800
Original commit hash: 2e88ec9096c82843f7289e3078a30a4d36011599

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: edc61c769f3857a02650cfcd9234247396071457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:53:53 2022 +0530 
-------------------------------------------------------------------------------- 
Remove ISH HECI driver

[Feature Description]
ISH HECI driver is not used and should be removed.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me

[Impacted Platform]
ALL

Hsd-es-id: 15012386464
Original commit date: Fri Nov 25 18:55:55 2022 +0800
Change-Id: I30801661af5969b2b45ab05af6e8edca96be9300
Original commit hash: dbad80ecb906c63703e9fdddb659d69f25022145

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeChipsetLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/IshHeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf

================================================================================ 
Commit: f990fac6c86cb3e85c22e1cdd1fd14497e132b50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:53:51 2022 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] [MTL-S A0] add missing PCIE_CLKREQ(4) and PCIE_CLKREQ_(5)

[Issue Description]
Signals marked as ioe_srcclkreq0_b and ioe_srcclkreq1_b in
spreasheet should be seen as PCIE_CLKREQ(4) and PCIE_CLKREQ_(5)
in source code.

[Resolution]
Add missing PCIE_CLKREQ(4) and PCIE_CLKREQ_(5)

Package/Module:
GPIOV2

[Impacted Platform]
MTL-SOC

Hsd-es-id: 13010365052
Original commit date: Fri Nov 25 09:31:10 2022 +0100
Change-Id: If5b709b4070d053408bb1b94e24af97e57d233ee
Original commit hash: 51185fa001e87aa181eeb870a5203374aa063a9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: 502d7a15349619aeeac1e0d25cd66fb5a70e2423 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:53:47 2022 +0530 
-------------------------------------------------------------------------------- 
Code flow issue with PcdAcpiDebugFeatureActive

[Issue Description]
Although setup item AcpiDebug controls PcdAcpiDebugFeatureActive
in PlatformSetup.c. PcdAcpiDebugFeatureActive is always
TRUE (PCD default value) in AcpiDebugDxe because AcpiDebugDxe
runs earlier than PlatformSetup.

[Resolution]
Move Setting PcdAcpiDebugFeatureActive from DXE phase to PEI phase

Package/Module:
LunarLakePlatSamplePkg, LunarLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
LunarLake, MeteorLake

Hsd-es-id: 16018946272
Original commit date: Wed Nov 23 16:31:25 2022 +0800
Change-Id: I63ec63e652b06998567117627c2579636a35edc3
Original commit hash: 4b0895e231b4c7f24bde414092660f9f55b32c71

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 97e23f5deba1255116393920eb67ed427d1c204e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:53:37 2022 +0530 
-------------------------------------------------------------------------------- 
Fix the different style of oob bios value display.

[Issue Description]
OOB BIOS value display style is not same as that of the
values that are supported

[Resolution]
Modify the output format of the oob bios value to display
the same style.

Package/Module:
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/

[Impacted Platform]
BirchStream

Hsd-es-id: 15012255911
Original commit date: Thu Nov 3 14:53:36 2022 +0800
Change-Id: Ia74411c2346e09de131bf5ed6c3936103e63b659
Original commit hash: 86653feabb0ce1f1a0f98480c37bd6cf6f3bcaa9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/BiosKnobsElement.c

================================================================================ 
Commit: 46b22afb0c6956d1f8260ba83468f449502371dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:53:29 2022 +0530 
-------------------------------------------------------------------------------- 
Remove obsolete UPD HybridStorageMode from partial headers

[Issue Description]
HybridStorageMode UPD is no longer part of MTL FSP but it is still
part of MTL partial header list.

[Resolution]
Remove HybridStorageMode UPD from MTL partial headers

Package/Module:
MeteorLakeFspPkg, LunarLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018706765
Original commit date: Fri Nov 4 13:21:01 2022 +0530
Change-Id: I6b8e530bea18528bcd4ecf37986e44223cd640eb
Original commit hash: 4695c316a96e0b1222efadf6cd6469aedd8aff51

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: bfe84ec60f3aaac572d46d5df52704b23ae0d3d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:53:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2487_00

Hsd-es-id: N/A
Original commit date: Sun Nov 27 20:33:47 2022 -0800
Original commit hash: 4b76baa3602e0cecbaf51abec45624e4b0e05714

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 07a8da4dab236d9265b3b80764457b959d51376c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:53:24 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][dTBT] Enable ITBT PCIEx Root Port in BIOS menu.

[Issue Description]
ITBT PCIEx Root Port configuration not available in BIOS menu.

[Resolution]
Enable ITBT PCIEx Root Port in BIOS menu.
Enable ITBT RP02
Disable ITBT RP00 RP01 RP03
Disable TCSS USB Ports

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
P

Hsd-es-id: 15012337729
Original commit date: Fri Nov 25 16:27:09 2022 +0800
Change-Id: I6239a8d12b5ac8623b7f1953356ad6eafc4dd897
Original commit hash: 3c685e5185eae500884d97dc04650323e7dd94bb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 48dd468e70a96e9abd945a074546eb7e9417163a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:53:20 2022 +0530 
-------------------------------------------------------------------------------- 
Unknown Erase actions are logged into PSR events for RPE
in both real and simulated mode

[Issue Description]
1. Unsupported PSR erase events are reported.
2. RPE sends unsupported command format to CSME due to variable issue.
3. Platform structure resides in C1S code.
4. Use different HECI command name defined in spec.

[Resolution]
1. Check PSR erase events before reporting to CSME.
2. RPE should only send PSR logging command once during entire flow
and delete variable after HECI command is sent.
3. Remove unnecessary plaform structure.
4. Sync HECI command name and structure with spec.
5. Move all PSR code used in RPE to single file.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me
PlatSamplePkg/Features/PlatformErase
PlatSamplePkg/Features/Rpe

[Impacted Platform]
ALL

Hsd-es-id: 16018716418
Original commit date: Fri Nov 25 18:22:17 2022 +0800
Change-Id: I6a8e914c509d85aa7a06baa3136fec27f4540e1c
Original commit hash: 4618b64b8ad4b57de5af2ab9022060828f476c65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/PsrMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/SetupForm.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Features/Rpe/RpePsrSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpePsrSupport.h

================================================================================ 
Commit: 841f2fc6e0a28325612d14469f95e898b7a227f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:53:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2486_00

Hsd-es-id: N/A
Original commit date: Sat Nov 26 20:38:08 2022 -0800
Original commit hash: 1835a186f871b077e6c322c1f3ccbb3ca35c57b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 711466576c9c345717d8486216d7e72ef2e62177 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:38:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2485_01

Hsd-es-id: N/A
Original commit date: Fri Nov 25 20:33:55 2022 -0800
Original commit hash: 4574e90ce65edd749c91de00af71b57692d32007

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f0516d91374e48bce34b79a21a3442af5f3836a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:38:08 2022 +0530 
-------------------------------------------------------------------------------- 
Fix MMIO register address Issue for MMIO

[Issue Description]
MMIO register is not getting updated.

[Resolution]
Fix this Isssue with proper bits update.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
LNL-M

Hsd-es-id: 15012349455
Original commit date: Thu Nov 24 19:40:57 2022 +0530
Change-Id: If992cd078336c62623c12aec8043b8328dcce946
Original commit hash: 92d83ffdb00796ce195ddfdaded430004d0b6203

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c

================================================================================ 
Commit: 7f10daccebccccc4c421b146b9c32ce13438f9e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:38:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2485_00

Hsd-es-id: N/A
Original commit date: Fri Nov 25 09:09:47 2022 -0800
Original commit hash: 731c4665e8748400fe9d46da71dd99c57a46c075

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3ad1efcc705cea7643108a4704f43080b2720136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:38:01 2022 +0530 
-------------------------------------------------------------------------------- 
Request to implement changes in next B0 EFWI for MTL-P B0 Power-On

[Feature Description]
Update the patch override table to apply
MTL B0 PO safe configuration.
Change default settings for safe power on.
SaIpuEnable=0
ControlIommu=0
DisableResets=2
PlatformDebugOption=4
EnableCrashLog=0
ThreeStrikeCounter=0
SafeModeOverride=0
DdrFreqLimit=0x12C0
McSafeMode=0x7FE
MrcFastBoot=disabled

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
Default MTL P B0

Hsd-es-id: 16018963728
Original commit date: Wed Nov 23 19:20:38 2022 -0800
Change-Id: I78961ebef689e427e6bd5a69d18ab46342a9cc83
Original commit hash: c72b231cff9ef047d755e4614d197b525f4c926c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: ce665f8d155485cd38322765bce23065f9700dce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:37:51 2022 +0530 
-------------------------------------------------------------------------------- 
Unknown Erase actions are logged into PSR events for RPE in both real
and simulated mode

[Issue Description] Unknown Erase actions are logged into PSR events for
RPE in both real and simulated mode

[Resolution] mask the RPE_STORAGE_ERASE_GENERATE_REPORT bit for
EraseActions and EraseActionsstatus

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16018716418
Original commit date: Mon Nov 21 19:17:57 2022 +0530
Change-Id: Iabbb7ab7033857e9fede4f7c97854d7662a3b9f1
Original commit hash: 81ee13e0d10ea56735d6702e3c79ccc9c556730c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: df2813d46405f90e270c3facab5f93c597001a72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:37:45 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Remove Postcode Print in UCEV and DSM

[Issue Description]
Post code return AB79 after S3 and S4

[Resolution]
Remove postcode 0x79 print in UCEV method
Remove postcode 0xE0 print in DSM method

Package/Module:
MeteorLakePlatSamplePkg and Feature/Ec/EcFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 16018938491
Original commit date: Thu Nov 24 15:00:15 2022 +0800
Change-Id: I0a1841bcf45a6d88f7a526449e33e884fc486797
Original commit hash: 9eda357332c7a71e7d707e5f79266c2a7b71602f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl

================================================================================ 
Commit: 174564216651cc98fb84ee96f88617f0cd0bb4fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:37:42 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS Settings Update for MTL-P GCS Platform

[Feature Description]
Add BIOS default setting for Camera, Touch panel and Regular booting
to support MTL-P GCS boot

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P GCS

Hsd-es-id: 16018971761
Original commit date: Fri Nov 25 12:15:30 2022 +0800
Change-Id: I54e4e2c04f68bdf332ebfb11109925fa5b0ef73a
Original commit hash: 91402c4f381012caba451a80693a1b26165625f3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: a5fb715c1cd09a3d501d73ee9958f2f24554a126 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:37:33 2022 +0530 
-------------------------------------------------------------------------------- 
DeepSx support for MTL-S

[Feature Description]
Implemented setup options related to DeepSx support for MTL-S.

Package/Module: MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL-S

Hsd-es-id: 18025440161
Original commit date: Tue Nov 22 11:04:03 2022 +0100
Change-Id: I9bfc4265c7f625d23e2a1ef4f3f8544b4bf9fa85
Original commit hash: 6f381b04cbb8e73f1520b174b76f182e98292337

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: ecabc124e4198b5efe23fb231f9a3108789de9bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:37:27 2022 +0530 
-------------------------------------------------------------------------------- 
Modify cosmetics PPAG frequencies

[Feature Description]
need to fix the antenna gain frequencies to be aligned with
the driver implementation for UEFI and ACPI

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16018213450
Original commit date: Fri Nov 25 09:39:12 2022 +0800
Change-Id: I4d97ceaac1e9a3c6611ac9eb44523009952b6070
Original commit hash: 468e338dae385e233fdb7074917587401bcfe2c2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/CnvPkgNvs.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc10.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiRegulatory.asl
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuVfr.vfr
Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariables.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesWlan.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVfrSetupMenuHii.h

================================================================================ 
Commit: 7576314edf84ed30c961ddd7033b0e0997aa1ad1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:37:19 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][A3]system hangs at 10Ab post code when trying to access
Intel(R) Platform Service Record

[Issue Description]
Due to Heci command timeout. PlatformServiceRecord driver
returns efi error in entrypoint. which results to protocol
services corruption.

[Resolution]
Skipped Heci command status return in driver entry point.

Package/Module:
Features/Manageability/PsrFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 22016040216
Original commit date: Thu Nov 24 17:44:16 2022 +0530
Change-Id: I15868109efcb235c68b7077e97cdf197dbbef3ab
Original commit hash: cab9e71f5c5f31cd891040c59571342fc617ba91

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrStrings.uni

================================================================================ 
Commit: 7622f3d0ecc7ecf3125f9dda09cd92198291ea33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:37:05 2022 +0530 
-------------------------------------------------------------------------------- 
[PSR] Junk character gets added to the end of the string
within PSR Events log.

[Issue Description]
When scroll up/down setup page, the remaining characters
are not overriden.

[Resolution]
Padding tail spaces in Erase Event/Status/Action string.

Package/Module:
Features/Manageability/PsrFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012375695
Original commit date: Thu Nov 24 23:54:31 2022 +0800
Change-Id: Ifa1312458d0fc2a4c3f222f3364474d28a026212
Original commit hash: 025a94b8a20a950d1c69bf133c8531719263d9b2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h

================================================================================ 
Commit: 39a6984255fe100b201f9509bafe466e7bc7fa9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:37:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2484_00

Hsd-es-id: N/A
Original commit date: Thu Nov 24 20:34:15 2022 -0800
Original commit hash: 384def1b5b081705c5191e15d97466e822e87005

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 97b5483b32a4f1c11ddfabb65bae6d99a6b20b51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:36:52 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] PCH DMI Bios changes request for Presets Gen3/Gen4

[Feature Description]
program preset values for PCH DMI

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14017877361
Original commit date: Fri Nov 4 04:39:59 2022 +0530
Change-Id: Idbc07f98f4025ecb22d2a77e143a6eec5f263fb6
Original commit hash: 28b9019eac0995a9395448753ce2ba54e8c4323d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 6ad38306e6eac09b9bd53e7fe4be3d0f04304409 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:36:49 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][TCSS] LSx pins not configured properly in BIOS

[Issue Description]
TBT Lsx GPIOs are not configured right.

[Resolution]
TBT Lsx GPIO should be configured as Native Function3
but now is Native Function2.
Correct TBT Lsx GPIO to Native Function3.

Package/Module:
Intel\ClientOneSiliconPkg\Fru\MtlSoc

[Impacted Platform]
MTLS

Hsd-es-id: 14018033918
Original commit date: Mon Nov 21 19:54:53 2022 -0800
Change-Id: I5ea211905027c5a0a62a9780973dd5b26e44a0c7
Original commit hash: 31ce1a918ec29966ca8d7ab5d11fbce1af219d55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: 946fbb0a4a7c9976343eb076223648f18eaf40b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:36:39 2022 +0530 
-------------------------------------------------------------------------------- 
IA_POSTBOOT_SAI is not removed from RTC PG1 CP after BIOS_DONE

[Issue Description]
Ring-0 software (IA_POSTBOOT_SAI) is allowed to modify the policy
of RTC_CR_SAI_GROUP1 in RTC. This means it can modify the
read/write policy (SAIPG1_AC_HI, SAIPG1_AC_LO), adding itself or
other untrusted agents which could potentially cause damage to the
system, or removing agents that need access to registers in RTC PG1
(e.g. IA_SMM_SAI, IA_UCODE_SAI, etc.) which might break important
flows (Capsule Update, BIOS Guard).

[Resolution]
Removed IA_POSTBOOT from RTC PG1 CP by clearing bit 0 of
register saipg1_cp_lo.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012368058
Original commit date: Wed Nov 23 14:31:48 2022 +0800
Change-Id: I2371a615fe0e623d2d96e1f0d1cc301d1d28e580
Original commit hash: 6ac108ecf313412699aca1f2d6dce39e9d181ea0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRtc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRtc.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c

================================================================================ 
Commit: 6a6ffd5101e3cbf92f213f9cb94f44dea099f3d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:36:29 2022 +0530 
-------------------------------------------------------------------------------- 
Remove VmgExitLib instance in platform

[Feature Description]
Upstream rename the VmgExitLib to CcExitLib

Package/Module:Intel/Platform

[Impacted Platform]
ALL

Hsd-es-id: 16018951681
Original commit date: Thu Nov 24 20:00:50 2022 +0800
Change-Id: Ic68ede7fde373ff066688b3d3418745357248b88
Original commit hash: 493772d00e4ac0b64b7d88146cec181d2b4b8c2c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc

================================================================================ 
Commit: 9fef86cee0b3ff4a984f9d561421e009f110e776 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:36:27 2022 +0530 
-------------------------------------------------------------------------------- 
Unable to create RAID with IFWI_47.5.1
(IOE_DIE port),
one NVME is not mapping to RST,
and also not enumerating under TPV in the BIOS.

[Issue Description]
Test case for RAID is failing after change
I73da3d0f50b806cd1a5b69f0ed90906fba362ca7

[Resolution]
Part of flow from before change
I73da3d0f50b806cd1a5b69f0ed90906fba362ca7
has been restored.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
M.

Hsd-es-id: 22016207720
Original commit date: Wed Nov 23 10:34:20 2022 +0100
Change-Id: Ic51ea8e24a4158a440e9d75ee8fca4773a6aae67
Original commit hash: b9b53f3aa25b9adb7a2ee923a63913bcc4c5c4f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: af8031438d0cdd2b67e8b55f3b9810e4961c17fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:36:14 2022 +0530 
-------------------------------------------------------------------------------- 
Remove stale ADL code

[Feature Description]
Removed unnecessary code from PcieRp and Rst IpBlocks

Package/Module:
ClientOneSiliconPkg
LunarLakeFspPkg
LunarLakePlatSamplePkg
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
All

Hsd-es-id: 18023743139
Original commit date: Fri Oct 21 15:58:33 2022 +0200
Change-Id: I463f8e9cb346be6bf87a55f37ce0cfa8f4a8ee26
Original commit hash: ddcd19e4acf3fbd49bd8f975ab1736442bd8d1b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer2.inf
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer2.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: aba186fd8588d97bbc383f1e4d65792851e5a11c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:36:08 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS code update for VR spec update in WW48'22

[Feature Description]
1. BIOS code update for VR spec update in WW46'22.
2. When FVM is disabled, BIOS programs IccMax = ICCMax.Itrip instead of
ICCMax-POR.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018937280
Original commit date: Thu Nov 24 14:50:32 2022 +0800
Change-Id: I42c95c05ce006909ad57014d1587ebbd025dc3cb
Original commit hash: 899022c1224d39446daff2db201d667ce38fcf14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 3db555d08d14f1e8031708a9fa6fceef4d5f16bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:36:06 2022 +0530 
-------------------------------------------------------------------------------- 
String patch table for string type question data update.

[Issue Description]
String type question in setup menu not load F3 default
patch table value correctly.

[Resolution]
Add string patch table.

Package/Module:
MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-P

Hsd-es-id: 22015611773
Original commit date: Thu Nov 17 11:01:12 2022 +0800
Change-Id: I6ac465e1634c59db22e1474e82b8b9d1f0b7aa19
Original commit hash: 0d53218f256b3e216117dcdd0e34f19ea83bd474

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
MeteorLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
MeteorLakeBoardPkg/Include/Library/BoardConfigLib.h
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/HiiConfigAccess.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 9188ce194aa2aadddba3a7b8055f052d151d8dbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:36:03 2022 +0530 
-------------------------------------------------------------------------------- 
Adding VmgExitLib instance to platform dsc file

[Feature Description]
Adding VmgExitLib instance to OpenBordPkg.dsc

Package/Module:MeteorLake/OpenBoardPkg.dsc

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Thu Nov 24 17:02:46 2022 +0800
Change-Id: I6704addad55204cce56683a0cd1566643c312e5e
Original commit hash: 0670a2775d94e3b22fc998959b0e8ed1d46cd28e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc

================================================================================ 
Commit: 1e4072c9aab6928dae0f6dbc2651bc659462e767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:36:01 2022 +0530 
-------------------------------------------------------------------------------- 
Adding CcExitLib instance to platform dsc file

[Feature Description]
Adding CcExitLib instance to platform dsc file

Package/Module:Intel/Platform

[Impacted Platform]
ALL

Hsd-es-id: 15012371047
Original commit date: Wed Nov 23 18:24:38 2022 +0800
Change-Id: Ia3519bc757923a4326358b0223a6b294e994f3d0
Original commit hash: 32139fc39dfcb49e35b428662c75f3af496760bc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc

================================================================================ 
Commit: 219771bd2439510e06ee10b2f2c6d68e10b23118 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:35:55 2022 +0530 
-------------------------------------------------------------------------------- 
Remove obsolete UPD TTCrossThrottling from partial headers

[Issue Description]
TTCrossThrottling UPD is no longer part of MTL FSP but it is still
part of MTL partial header list.

[Resolution]
Remove TTCrossThrottling UPD from MTL partial headers

Package/Module:
MeteorLakeFspPkg, LunarLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018771250
Original commit date: Thu Nov 10 16:30:06 2022 +0530
Change-Id: I0206a2e4ba3713f1864d27cf77b28650bb2ef161
Original commit hash: 9f74188f7c7d9e707e259767fa1ca5124c78abe6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 57f3baede1ee6a8ff7a8bb615484cda4718f0dd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:35:51 2022 +0530 
-------------------------------------------------------------------------------- 
Cleanup of current cov. logic errors in MTL source code files PchSetup.c
and OverClockSetup.c

[Feature Description]
This commit is to address 9 logic errors found in the current MTL
repository in the OverClockSetup and PchSetup MTL source code files

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S, M, P

Hsd-es-id: 16018012204
Original commit date: Wed Nov 23 09:33:41 2022 -0800
Change-Id: I9c6c50b881380563cf50eeecd621d015538c7958
Original commit hash: 37b2e369a043894dac7b0642d76de4f416054405

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: b616ad8cea8c509a7ec2fdeb6514b27767266444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:35:46 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][PM]: Bios changes to implement the device S4 feature

[Feature Description]
Platform to support Device S4 feature - BIOS to expose _DSD for
GUID {FDF06FAD-F744-4451-BB64-ECD792215B10} under each Pcie Rp

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 22012132769
Original commit date: Thu Nov 10 18:20:09 2022 -0800
Change-Id: I1e13f599284aa1d3a0a98d583e4990de4a030c0a
Original commit hash: f71f1e2ff1af5834f18783bcae8d46374867ca3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PcieCommon.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieAuxDSD.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PsonVeto.asl

================================================================================ 
Commit: b9a2e77c044a97e12cc155407bc026703ee30319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:35:33 2022 +0530 
-------------------------------------------------------------------------------- 
Fix issue-IA ICC Max Values not Matching VR Spec when FVM is enabled

[Issue Description]
IA ICC Max Values not Matching VR Spec when FVM is enabled

[Resolution]
Part of FVM code was removed by mistake, and this commit is to restore
these code.

Package/Module:
LunarLakeFspPkg, MeteorLakeFspPkg, PantherLakeFspPkg

[Impacted Platform]
MTL, LNL, PNL

Hsd-es-id: 22016183559
Original commit date: Tue Nov 22 22:10:34 2022 +0800
Change-Id: I14dea395ee0193f4513168efca8471f8f2ca4ecb
Original commit hash: 8cb1f1c1f9f8363b7ab57e88c6e3192ec0a48b95

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: bd48b8c0d5b6cc4be0686bc0e245a16be2dbe6c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:35:25 2022 +0530 
-------------------------------------------------------------------------------- 
EAH PMCTRL discrepancy - BIOS missing programming

[Issue Description]
EAH clock and power gating registers are not programmed.

[Resolution]
PMCTRL and PMCTRL2 registers defined along with their bitfields
and programmed according to MTP-S BWG.

Package/Module: ClientOneSiliconPkg/PeiMtlPchInitLib

[Impacted Platform]
MTL.

Hsd-es-id: 14017938948
Original commit date: Tue Nov 15 20:49:52 2022 +0100
Change-Id: I4bb06ef273e84cde457aeeb2b9b0aa45c823e684
Original commit hash: 12690fa5477b0fd6e5066ea1a039bac639419a84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEah.c
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehRegs.h

================================================================================ 
Commit: 2117349c10f41de5b8c721b1384633c4106958da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:35:20 2022 +0530 
-------------------------------------------------------------------------------- 
Remove debug knobs for disabling individual IOMMU

[Issue Description]
Disabling individual IOMMU is no longer available because of
a design changes in LNL. BIOS knobs for disabling individual
IOMMUs must be removed.

[Resolution]
Removed debug knobs for disabling individual IOMMU instance from
"Debug Settings" and a functionality related to these knobs.

Package/Module:
C1S/PeiVtdPolicyLib
C1S/PeiVtdInitLibVer3
LunarLakeFspPkg/PeiPolicyUpdatePreMemLib
LunarLakePlatSamplePkg/Setup
LunarLakePlatSamplePkg/PeiPolicyUpdateLib

[Impacted Platform]
LNL

Hsd-es-id: 18025418283
Original commit date: Thu Nov 17 14:02:29 2022 +0100
Change-Id: I2eaa0fd66772f5de1022c1a8cdc27148107899b6
Original commit hash: 245ba5ff0ed5a1d7a49df7c5f631d0aea87eae22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c

================================================================================ 
Commit: bfa19557ce455def9b5817cf73c32b595170ef86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:35:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2482_00

Hsd-es-id: N/A
Original commit date: Tue Nov 22 20:34:28 2022 -0800
Original commit hash: 215f6d260aff8507bda59c80b1e01b47a22cab50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c1b42c4c0266a361b20dcecde2b09deff830d3a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:35:00 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-PS adds Meteor Valley SBC, updates GPIO, VBT, patch tables

[Feature Description]
To support Meteor Valley SBC platform in MTLPS, and updates GPIO,
VBT, patch tables for all MTLPS platforms

Package/Module: MTL-PS

[Impacted Platform]
MTL-PS SBC, CRB, ERB, RVP, PPV

Hsd-es-id: 15012029982
Original commit date: Tue Nov 22 14:44:19 2022 +0800
Change-Id: I6e34498297f241cfc039f34b54b5115a09d94fd1
Original commit hash: 7d979a768b7e6407972df2b27666898e1d99071d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsPpvBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsSbcBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 2c0c55b3578feaa5ae7db045f1bfad461bec5646 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:34:55 2022 +0530 
-------------------------------------------------------------------------------- 
Cleanup of current cov. logic errors in MTL PciHotPlugHelpers.c

[Feature Description]
This commit is to address 4 logic errors found in the current MTL
repository in the PciHotPlugHelpers source code.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S, M, P

Hsd-es-id: 16018012204
Original commit date: Tue Nov 22 10:36:36 2022 -0800
Change-Id: I8e8c42804ef67a2cef9d8cd57822cc715f83a3d2
Original commit hash: 0eb823f39bbbfff6cdc197ef4945d22ff3fbb52e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c

================================================================================ 
Commit: bb79ca13e8bbd951115b38ca3862c373766f5935 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:34:49 2022 +0530 
-------------------------------------------------------------------------------- 
Cleanup of current cov. logic errors in MTL TbtSetup.c

[Feature Description]
This commit is to address 8 logic errors found in the current MTL
repository.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S, M, P

Hsd-es-id: 16018012204
Original commit date: Mon Nov 21 09:47:16 2022 -0800
Change-Id: I424240ae054266bb76398703b720a8e76491367e
Original commit hash: db342c5f435b5a852da9d2deb9d6c51f583990e2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 91944cc991ea7cce0d8205a6c6a708b1aa044d00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:34:17 2022 +0530 
-------------------------------------------------------------------------------- 
UCM-UCSI ACPI Device Shows Yellow Bang in Device Manager

[Issue Description]
YB error on ICM-UCSI ACPI device

[Resolution]
1. Correct the supportted PD number to 1
2. Correct the USB Type-C port to 2

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLP-GCS

Hsd-es-id: 15012368298
Original commit date: Fri Nov 18 12:44:01 2022 +0800
Change-Id: I1ece0ccaaaf4d59270045120e052c15aa13132d7
Original commit hash: c419ee3a4ca0322514e43d34357ec23c3c4d282b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc

================================================================================ 
Commit: 3397e1c891be991056d3b81983256cfb123ac966 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:34:15 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Temporarily Add CcExitLib and VmgExitLib to the Intel repo"

This reverts commit a544ec5102e0413a2c62f51cd58ff093334fff54.

Hsd-es-id: 15012368478
Original commit date: Tue Nov 22 13:59:42 2022 +0800
Change-Id: Ib04508e2cbd77cb44ee69cb4dda6ea5b7e8ed973
Original commit hash: a42b86ddba6768478cb99797ea522b1c91626850

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CcExitLib.h
ClientOneSiliconPkg/Include/Library/VmgExitLib.h
ClientOneSiliconPkg/Library/CcExitLibNull/CcExitLibNull.c
ClientOneSiliconPkg/Library/CcExitLibNull/CcExitLibNull.inf
ClientOneSiliconPkg/Library/CcExitLibNull/CcExitLibNull.uni
ClientOneSiliconPkg/Library/VmgExitLibNull/VmTdExitNull.c
ClientOneSiliconPkg/Library/VmgExitLibNull/VmgExitLibNull.c
ClientOneSiliconPkg/Library/VmgExitLibNull/VmgExitLibNull.inf
ClientOneSiliconPkg/Library/VmgExitLibNull/VmgExitLibNull.uni
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 348fa87ab8c5262392f01a604447cdff6d6a5c58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:34:13 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformErase: erase fail with SATA locked.

[Issue Description]
When set SATA ATA password, and erase storage, UI shows erasing fail,
or UI show erasing successful, but actually data doesn't be erases.

[Resolution]
When do LPE/RPE with locked SATA. the EDK2 unlock will skip.
SATA will be unlocked when erasing. But before erasing,
partition and some drivers try to access blockIO or disk.
For the SATA is locked, so blockIO and disk related command deny.
But that failure command results the following sata command obnormal.
Sometimes the command timeout, sometimes the command return successful,
But actually it is not successful execute.
So when SATA is lock, prevent accessing the blockIO.

Package/Module: MeteorLakePlatSamplePkg/PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 22016038820
Original commit date: Mon Nov 21 08:42:29 2022 +0800
Change-Id: I2718c8f17a30ec759f76a8e5ebe3b969feaa3ded
Original commit hash: e687b3c321c3f7e8ef01aaa61dfd78a0afb745f0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.h
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/DeviceHandler.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Verification.c

================================================================================ 
Commit: 2f0be7c222074eb3faa675a89d07635de8f8de30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:34:11 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Features/BluetoothPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012362757
Original commit date: Tue Nov 22 09:40:15 2022 +0530
Change-Id: I5498d0658aa549eaa74fd9bb8bbc795960fea6c7
Original commit hash: 09e0c855176ec7d9df01aabcd6573091ef958dba

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/device_mgr.c

================================================================================ 
Commit: 6459c250c1368d06f38dbc39a50de123fe8cd917 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL/LNL]Illegal vector error is observed when booting special pool bios

[Issue Description]
Missed the NULL check of arguments, despite of indicating optional.

[Resolution]
Added NULL check in GetCpuSupportedCoreCountInfo()

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL,LNL

Hsd-es-id: 16018808315
Original commit date: Fri Nov 18 16:12:59 2022 +0800
Change-Id: I3487888fdc8fcf31a0d3da9819857a684aed52a2
Original commit hash: b08e99c1d6db76c3a8f724fcab74990e0611895f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 280127c59cd4d4aa21d47d94001baeca69d5e020 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2481_01

Hsd-es-id: N/A
Original commit date: Mon Nov 21 20:34:34 2022 -0800
Original commit hash: 2ade81628ea9a99d392fe72cbef329a1d6295123

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b1146b58e2c50190ae870b41e89b8c25acfb4994 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:41 2022 +0530 
-------------------------------------------------------------------------------- 
[Feature Description]
Implemented MTL-PS specific changes
- GPIOs
- Aux Orientation Override
- Fix MTL-S embedded build
- Fix FSPAPI build
- Update memory frequency + disable sagv

Package/Module: MTL-PS

[Impacted Platform]
MTL-PS RVP, CRB, PPV

Hsd-es-id: 15012029982
Original commit date: Tue Oct 11 10:00:13 2022 +0800
Change-Id: I250944af50b84d263207d464a94f6e86a739f5dd
Original commit hash: 52f12b4a4e00691c2ed06ca60b22ded18bd05abc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5DpHdmiRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsPpvBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: 5e87925f1a9abaa20c3c6b0cf213fb9525a328da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2481_00

Hsd-es-id: N/A
Original commit date: Mon Nov 21 15:39:56 2022 -0800
Original commit hash: 34d9c66248accf11f8fd0a9d4d4a3b302915db8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 75f17574faa5a1ecef0904bd7e90953cf3dae079 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:25 2022 +0530 
-------------------------------------------------------------------------------- 
QuickSPi Multiple Deadcode Fix

[Issue Description]
Status was assigned but not used in the function QuickSpiUnload.
In the function QuickSpiDriverBindingStop execution could not
reach NULL.

[Resolution]
This was resolved by adding proper a Status check and removing
the deadcode.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 15011805238
Original commit date: Fri Nov 18 08:53:47 2022 -0800
Change-Id: I0c20bf0a1cebacab69912f1f8b9f50968b29a0e5
Original commit hash: 963ea2a671b1e7e266c0271666a8a2793b1b31eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c

================================================================================ 
Commit: d33b4fefc6b87358610bb71420fee15bb238393b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:21 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Wrong BUS number is used in ASL while accessing PCI_Config space
of the PCH Root Port

[Issue Description]
ASL code was considering the BUS number when calculating Pcie address

[Resolution]
Updated the code to take BUS number into consideration when we calculate
Pcie address

Package/Module:
ClientOneSiliconPkg, Features

[Impacted Platform]
MTL-S

Hsd-es-id: 14016823246
Original commit date: Wed Jul 27 10:14:00 2022 -0700
Change-Id: I461a49ee42927f586f5475cb4d860d4262a2a5dc
Original commit hash: 350b39e14d71ed854f367cc7a151938cc35a4520

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchPcie.asl
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocCnvi.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PcieCommon.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Library/EpOpRegion.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Library/Gmio.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/VsecOpRegion.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbtMmioCalculation.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl

================================================================================ 
Commit: 448e41ecc5e5c815ffa254b6dd1799b6d79e8e5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:19 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Check BootState variable is presented within UnsetBootState

[Issue Description]
- If BootState variable is not found would get Assert.
- This is not necessary since the intension of this function is to
unset the variable.

[Resolution]
- Check if the BootState is present or not first.
- If it is not present, return the function directly.
- Else attempt to unset it.

Package/Module: PlatSamplePkg/DxeBootState

[Impacted Platform]
ALL.

Hsd-es-id: 16018864676
Original commit date: Mon Nov 21 19:39:34 2022 +0800
Change-Id: Ic31d2262364f503fc911797cc50624ffc5fc01f8
Original commit hash: 719fd76f8f3e2f673df7c91bfcc8ed4f559e441a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxeBootStateLib/DxeBootStateLib.c

================================================================================ 
Commit: 585b3f04d626f2e5aa1bbc72e85141047e2ab4ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:15 2022 +0530 
-------------------------------------------------------------------------------- 
Display support: MTL S with UDIMM DDR5 RVP board (2DPC)

[Feature Description]
Display support: MTL S with UDIMM DDR5 RVP board (2DPC)

Package/Module: Graphics

[Impacted Platform]
MtlS

Hsd-es-id: 14017953231
Original commit date: Tue Nov 15 17:56:05 2022 +0530
Change-Id: I5c636e8160412eb3524c758767c32ec33074bf48
Original commit hash: 0463dc90a51b14949ba0bee5df4e9a1200b98a35

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: e5406cee54e3f8e113ba428958299f35acec12e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:13 2022 +0530 
-------------------------------------------------------------------------------- 
Fix BDF programming for IGFX Display

[Issue Description]
Fix BDF programming for IGFX Display

[Resolution]
Fix BDF programming for IGFX Display

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16018904285
Original commit date: Mon Nov 21 14:38:54 2022 +0530
Change-Id: I5deca0860df5c42e53864909d60b54ddf87d831d
Original commit hash: ea7a196a027145bba3219f1ee142f9534c26075a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c

================================================================================ 
Commit: f7691edf030b5c48cc5a07282de411f3b8887140 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:11 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-S BIOS still uses SOC UART in debug libs

[Issue Description]
MTL-S BIOS still uses hardcoded addresses that point
to SOC LPSS from MTL-M. Such a device doesn't exist
on MTL-S so bios is causing a lot of unmapped address
accesses on simulation. Additionally tracing over
LPSS PCH UART0 doesn't work on MTL-S.

[Resolution]
- Create separate Debug libs for Pei and Dxe phases which allow
to print debug logs.
- Install SerialIoAccess Ppi/Protocol to store current
hsuart mmio address.
- Initialize and hide hsuart in early boot.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 18022485088
Original commit date: Mon Oct 3 10:53:19 2022 +0200
Original commit hash: 89b6b57a49c0f022f58df549d0e7ecd5cd38c161

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPeiSerialIoLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPsfLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSerialIoUartSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchSerialIoSmm.c
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.c
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.inf
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.c
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.inf
ClientOneSiliconPkg/Fsp/Library/FspDebugLibService/FspDebugLibService.inf
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitPrivateLib/PeiSerialIoInitPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitPrivateLib/PeiSerialIoInitPrivateLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/IncludePrivate/Library/SerialIoUartPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/LibraryPrivate/PeiDxeSmmSerialIoUartPrivateLib/PeiDxeSmmSerialIoUartPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/LibraryPrivate/PeiDxeSmmSerialIoUartPrivateLib/PeiDxeSmmSerialIoUartPrivateLib.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesSerialIoUart.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevicesSerialIoUart.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Features/MtlSDebugInit/MtlSDxeDebugInit.c
MeteorLakePlatSamplePkg/Features/MtlSDebugInit/MtlSDxeDebugInit.inf
MeteorLakePlatSamplePkg/Features/MtlSDebugInit/MtlSPeiDebugInit.c
MeteorLakePlatSamplePkg/Features/MtlSDebugInit/MtlSPeiDebugInit.inf
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/SerialIoUartStatusCodeWorker.c
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SerialIoUartStatusCodeWorker.c
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/SerialIoUartStatusCodeWorker.c
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/DebugCommonLib.c
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/DebugLib.c
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/MtlSDxeDebugLib.c
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/MtlSDxeDebugLibAllDebugPort.inf
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/MtlSPeiDebugLib.c
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/MtlSPeiDebugLibAllDebugPort.inf
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/MtlSSmmDebugLib.c
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/MtlSSmmDebugLibAllDebugPort.inf
MeteorLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLib.inf
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: c5e2220eeb2d65eaaa6987962176fb490da3f337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:05 2022 +0530 
-------------------------------------------------------------------------------- 
Temporarily Add CcExitLib and VmgExitLib to the Intel repo

[Feature Description]
Upstream code change rename VmgExitLib to CcExitLib,
we need to temporarily Add CcExitLib and VmgExitLib
to the Intel repo for sync this patch

Package/Module:ClientOneSiliconPkg/Library

[Impacted Platform]
ALL

Hsd-es-id: 16018860808
Original commit date: Mon Nov 21 14:29:53 2022 +0800
Change-Id: I200ef51a15be9b0f237a61c9389272412a11771d
Original commit hash: 8f0376f6593b4e670cd03d9d1e8e1bb191a17238

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CcExitLib.h
ClientOneSiliconPkg/Include/Library/VmgExitLib.h
ClientOneSiliconPkg/Library/CcExitLibNull/CcExitLibNull.c
ClientOneSiliconPkg/Library/CcExitLibNull/CcExitLibNull.inf
ClientOneSiliconPkg/Library/CcExitLibNull/CcExitLibNull.uni
ClientOneSiliconPkg/Library/VmgExitLibNull/VmTdExitNull.c
ClientOneSiliconPkg/Library/VmgExitLibNull/VmgExitLibNull.c
ClientOneSiliconPkg/Library/VmgExitLibNull/VmgExitLibNull.inf
ClientOneSiliconPkg/Library/VmgExitLibNull/VmgExitLibNull.uni
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: e9759837308f3e9df4e85f745e44a9089ee6624b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:33:03 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] Sync Nvme Recovery Feature code from MTL to LNL.

[Issue Description]
Sync code from MTL for NVME Recovery

[Resolution]
porting the code

Package/Module:/Features/FirmwareGuard/CapsuleFeaturePkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15012346158
Original commit date: Thu Nov 17 16:59:53 2022 +0800
Change-Id: I2cc9a14d4e13dcde78db3d9931b576640d9980d0
Original commit hash: c2a959748f6dddf04f8da00abdfba56cb33fbf7b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformMeFwUpdateLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Protocol/MeFirmwareUpdate.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FwUpdateLibNull/FwUpdateLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/MeFwuOnProtocolLib/MeFwuOnProtocolLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformMeFwUpdateLibNull/PlatformMeFwUpdateLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHii.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHii.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiForm.vfr
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiFormStrings.uni
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiFormValues.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.inf

================================================================================ 
Commit: df69d944b0990f25640ff4416d5010b6364e27ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:32:53 2022 +0530 
-------------------------------------------------------------------------------- 
Display Configuration for MTLS HSIO Board

[Feature Description]
MTLS HSIO Board Display (NA + TCP + TCP + DP + HDMI configuration )

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 14017953241
Original commit date: Sun Nov 20 20:09:27 2022 +0530
Change-Id: I3ce280464c1d2450e0f1f39f536e51f71cea4c72
Original commit hash: 30b0f5126c15b90b6c6d8ac118d09ee41cacbca0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc

================================================================================ 
Commit: 986824ef1b50141e22d21df937eee09cff0e4c81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:32:51 2022 +0530 
-------------------------------------------------------------------------------- 
Fix an issue about PCH debug SerialIo UART PCI mode

[Issue Description]
In LNL-M debug BIOS, use PCH SerialIo UART0 as debug port.
We can set PCH UART0 to PCI mode by change the
PCH-IO Configuration->SerialIo Configuration->UART0 Controller
to Enable. But after boot to UEFI shell, in the output 'pci' command,
we can't find the PCH UART0 PCI device 00.1E.00.

[Resolution]
In the FspSerialIoUartDebugHelperLib.c, also try to get the debug UART
configuration from SiPolicy.

Package/Module:
ClientOneSiliconPkg\Fsp\Library\FspSerialIoUartDebugHelperLib

[Impacted Platform]
ALL

Hsd-es-id: 15012312638
Original commit date: Fri Nov 18 20:59:17 2022 +0800
Change-Id: Ic5069e572790d6f0baf1f0dd8b88d02d65c90d87
Original commit hash: 6789b5d7b924a2c3d6cd7792d780af6ba6dbe58a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf

================================================================================ 
Commit: 7c44b4d9e0d91b4e20402faf59d28cc2c34cd896 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:32:49 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] SUT hang at PC 004F during Mono capsule update

[Issue Description]
SUT hang at PC 004F while triggering Monolithic capsule
update from EFI/OS.
AllocatePages failed as No 0x1400 Pages is available.

[Resolution]
Increase Pre MEM Size to 10 MB (Total 90MB (Current 80 + 10 MB))
to allocate page table layout during Capsule update flow.

Package/Module:PeiSaPolicyUpdatePreMem

[Impacted Platform]
MTL

Hsd-es-id: 16018864676
Original commit date: Sun Nov 20 21:26:24 2022 +0530
Change-Id: Ibe1d08ecea984b6d15e718b0ee422c08df0f9b7e
Original commit hash: 19a55d5c4b1a5f68b3ab5e130d7539743e5c0b81

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 7c93dad24c18949c426eb703517c4595445305ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:32:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2477_00

Hsd-es-id: N/A
Original commit date: Sun Nov 20 20:34:13 2022 -0800
Original commit hash: bd1ae400f9507d9f6a3f927491799312f6d1daf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 33363f9b7ca606e8757d64e8b33453e6b6238c1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:30:40 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "P2SB: Remove outdated HSLE flow"

[Issue Description]
BIOS boot is very slow in emulation system.

[Resolution]
The P2SB flow for emulation System is still needed in LNL
This reverts commit dcc619023be486f1b1e2bafb29bb81bb2fadcf7d.

Package/Module:
ClientSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012352192
Original commit date: Fri Nov 18 15:06:43 2022 +0800
Change-Id: I9c1d900cc74ea67bc7ae2741da6a43299cde2127
Original commit hash: 3ef5ecc5d11f6071cdcfcb3023221683a3fd1402

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchP2Sb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocP2Sb.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/P2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: e96b7f9237c8a946ba9455d681dba7a238443eff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:30:30 2022 +0530 
-------------------------------------------------------------------------------- 
Add Code Support for BIOS Guard 2.2 version

[Issue Description] or [Feature Description]
Refactored BIOS guard IPFW code to accomodate both existing
BIOS Guard 2.0 and the latest BIOS Guard 2.2 requirements

[Resolution]
BIOS Guard 2.0
1. Created a V20 folder to hold BIOS Guard 2.0 structures
2. Added a new library to allocate new Hash MSR function
3. Added BIOS Guard prefix and few missing error definitions
to BIOS Guard module error defines list at BiosGuard.h file

BIOS Guard 2.2 [requires RTL support]
1. Created V22 folder to hold BIOS Guard 2.2 structures
2. Implemented Crypto changes for RSA 3072 and SHA384
Algorithms
3. Added a new library to allocate new Hash MSR function
and updates
4. Updated PKeySlot0 value with SHA384 hash. Set PkeySlot1
and PkeySlot2 to zero
5. Added BIOS Guard prefix and few missing error definitions
to BIOS Guard module error defines list at BiosGuard.h file
6. Updated BIOS SVN

Package/Module: ClientOneSiliconPkg; BoardPkg; PlatSamplePkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 14015216803
Original commit date: Thu Sep 22 22:29:55 2022 -0700
Change-Id: Id2c3737a2a5ad1545fda299ed803d576efae2194
Original commit hash: 6a6ed8d9923879eeede9540e5486d990e3ddd846

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiBiosGuardInitFruLib/PeiBiosGuardInitFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiBiosGuardInitFruLib/PeiBiosGuardInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/BiosGuard/V20/BiosGuardConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiBiosGuardInitFruLib.h
ClientOneSiliconPkg/IpBlock/BiosGuard/Include/V20/BiosGuard.h
ClientOneSiliconPkg/IpBlock/BiosGuard/IncludePrivate/Library/BiosGuardInit.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/Product/MeteorLake/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
MeteorLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 8da57ac9b5195e8f478990a20e3514f395981d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:30:14 2022 +0530 
-------------------------------------------------------------------------------- 
Remove MbpData ver3 lib

[Feature Description]
Remove MbpData library for version3 products
Common implementation should be left

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18025128637
Original commit date: Tue Nov 8 15:49:27 2022 +0100
Change-Id: Ifc53c137bda30886e42562748cef64bb12fa6b83
Original commit hash: f0ca2d67ce75f854dc3e14b7f853dfb4f84dbe3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf

================================================================================ 
Commit: 5514f012be6bf23dab2cdaf07d06ea615634d8d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:30:12 2022 +0530 
-------------------------------------------------------------------------------- 
PCH PCIe devices are not entering L1.

[Issue Description]
Devices connected to PCH PCIe ports are not able to transition to L1.

[Resolution]
This change adds missing PM programming for PCH PCIe ports on
ReadyToBoot.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18025142356
Original commit date: Fri Nov 4 12:24:39 2022 +0100
Change-Id: Ibe97ce39c613fe6c1e46970b996fdb3a5621b68f
Original commit hash: 69ebbe72f6fcacb76f490b37c582b163c33edc2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchConfigHob.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c

================================================================================ 
Commit: 3138983aeba2d73d9f128cb6b9e3a49c2b8e4b32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:29:53 2022 +0530 
-------------------------------------------------------------------------------- 
RPE\LPE PSR shows TPM clear status as success even though No TPM is
connected

[Issue Description] PSR shows TPM clear status as success even though No
TPM is connected

[Resolution] Update Erase Action and Erase Action Status in PSR data
structure 1 = Success ; 0 = Failure

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16018704384
Original commit date: Wed Nov 16 21:41:35 2022 +0530
Change-Id: I31e63b4c8932f83134d740fe612a0b80ca8a9609
Original commit hash: 8c878c6cb8820920b865fc7420594c162c5e2774

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: 7e21bbc06cfeef7a0cad9b0599fac9cd2b30657e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:29:23 2022 +0530 
-------------------------------------------------------------------------------- 
Lid switch simulation support for DG

[Feature Description]
Enable VpdPcdDashGEnable to support DG

Package/Module:ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018790532
Original commit date: Fri Nov 11 18:40:38 2022 +0530
Change-Id: Iece49d46d4cfccb26f0f3aa00dfe265be133ad46
Original commit hash: fd19133bdef871716d713d38a55995627a767603

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieRpDgEdpFeatureHook.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 41f7e8e1f3a665b5ee2bbd3e2582fa06f4ad1ba8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:29:13 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] Remove Assert Func and Update Simics Board Config

[Issue Description]
There is an assert func for IomReadyStatus in original code.
Some settings in simics board config need to be update.

[Resolution]
Remove assert func and update simics board config

Package/Module:
ClientOneSiliconPkg/IpBlock/Tcss
LunarLakeBoardPkg/LunarLakeBoards

[Impacted Platform]
ALL

Hsd-es-id: 14017557264
Original commit date: Wed Nov 16 13:13:09 2022 +0800
Change-Id: I599c7cc8e629e4af8e731176683cf49460ccf240
Original commit hash: 2f99849386d707e9c02a71ec19122b03b4bad733

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: abe5def45fb28f3ba53c40956609fbce70435781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:29:07 2022 +0530 
-------------------------------------------------------------------------------- 
MeteorLakeOpenBoardPkg: Remove OpenBoardVpdPcd.dec file

[Issue Description]
Nested packages (multiple DEC files within a single package) are not
allowed and EDK II build tool updates are checking for this condition
and will break builds if nested packages are not eliminated.

[Resolution]
MeteorLakeOpenBoardPkg contains both OpenBoardPkg.dec and
OpenBoardVpdPcd.dec files. Merge the contents of
OpenBoardVpdPcd.dec into OpenBoardPkg.dec and remove the
OpenBoardVpdPcd.dec file. Update INF files to change references to
OpenBoardVpdPcd.dec to OpenBoardPkg.dec.

Package/Module: MeteorLakeOpenBoardPkg

[Impacted Platform]
All

Hsd-es-id: 22016167395
Original commit date: Mon Nov 14 10:00:25 2022 -0800
Change-Id: I0f48e4010c6ef24d8e8c6a6afd23e7d172ffcbf6
Original commit hash: c5218570912e2bf410706c42ff853a8385dbdfa8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/OpenBoardVpdPcd.dec
MeteorLakeOpenBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/OpenBoardVpdPcdInit.dsc
MeteorLakeOpenBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
MeteorLakeOpenBoardPkg/OpenBoardPkg.dec

================================================================================ 
Commit: dd0b2a058f06f192b610deed63f6124a976b4a05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:28:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2474_00

Hsd-es-id: N/A
Original commit date: Thu Nov 17 20:35:18 2022 -0800
Original commit hash: 1d9984c8c700197d89aacd2f26ddf0767474d2f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 86cba62f33e842a2d055ac50c784eb2e54d6c5a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:28:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLS] DMI L1 state not entering and blocking PCH S0ix

[Issue Description]
Fix L1ss configuration for UpDmi and DpDmi

[Resolution]
Fix L1ss register programming for Dmi

Package/Module:
IpBlock/Dmi

[Impacted Platform]
MTLS

Hsd-es-id: 16018596984
Original commit date: Mon Nov 14 15:54:32 2022 +0530
Change-Id: I253ae3b820425a47b67aade18d9906014f5eec96
Original commit hash: d4f65d4256a6338493dfe33189264bc91bdac682

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 81061d1fc84d09f3d6694bffdc39bd90880a7e8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:28:51 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] SOC DMI Bios changes request for Presets Gen3/Gen4.

[Feature Description]
Program Dpdmi gen3, gen4 presets.

Package/Module:
Ipblock\Dmi

[Impacted Platform]
MTLS

Hsd-es-id: 14017877366
Original commit date: Tue Nov 8 19:11:25 2022 +0530
Change-Id: I47056a0dcef924cbea9e941956cc9b0a2476b645
Original commit hash: a2d99d853abe20536c9a61e375e1c1752fc22bfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiPolicyLib/PeiDmiPolicyLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 73a68c09a99fe9890b71731565c3943fdbdf58b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:28:45 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Provide API for terminal over DCI feature"

This reverts commit b5ebe73bb7d2f46a8088935bdc8443d1dede612f.

Hsd-es-id: 16018793357
Original commit date: Thu Nov 17 17:45:12 2022 +0800
Change-Id: I67f921bec8201408f8de16f4aad38c65440aae23
Original commit hash: 018f5b488239ff8d600e0022d333a7dfb239d042

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Dci/DciConfig.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Register/DciRegs.h

================================================================================ 
Commit: 0d0d2ab8333194754461b243c750a77170f2bebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:28:36 2022 +0530 
-------------------------------------------------------------------------------- 
Fix issue with VtioSetup

[Issue Description]
A block of code was unreachable.

[Resolution]
Remove unreachable code

Package/Module: VtioFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012253632
Original commit date: Thu Nov 3 15:51:17 2022 -0700
Change-Id: If53150da69e86c8a45b9f15347dd9aa9e8161205
Original commit hash: 74260eb9c93d7611048d8f31466ba33cc4ea17a4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.c

================================================================================ 
Commit: 7986bf27f7e23f2b869faa98afab945064f7009b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:28:34 2022 +0530 
-------------------------------------------------------------------------------- 
Code improvement for Ctdp

[Issue Description]
GetConfigTdpLevels should add limitation to avoid array out of bound

[Resolution]
GetConfigTdpLevels should add limitation to avoid array out of bound

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
C1S

Hsd-es-id: 15012337339
Original commit date: Thu Nov 17 13:51:54 2022 +0800
Change-Id: Ic52abb068e0484122ce32a043ef54aa5a2156d50
Original commit hash: cc90013e002476fab589068b8ab4e50b1253a720

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 99c2342fd8db8c908ac500c89701de09dcd832e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:28:08 2022 +0530 
-------------------------------------------------------------------------------- 
OSXML Header Integration for MTL-S

[Feature Description]
Register Updates for IocMchBarRegsMtlS

Package/Module:
HostBridge

[Impacted Platform]
MTL

Hsd-es-id: 16018727359
Original commit date: Mon Nov 7 11:21:29 2022 +0530
Change-Id: If1913755f61276513d8adb503c9f7a519d2399d4
Original commit hash: 753e4c147db8b5e59e3a48f6daa721678a352bc9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/IocMchBarRegsMtlS.h

================================================================================ 
Commit: bb8fd7c19fbcf65b09d2c30ca8c1161505670480 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:27:55 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Intel\Features\BluetoothPkg

[Impacted Platform]
LNL

Hsd-es-id: 15012322437
Original commit date: Wed Nov 16 17:27:48 2022 +0530
Change-Id: I34265f21e40acd169bb2b75da21939e1eddfd998
Original commit hash: 56e122497d9ea433440336385675d77bb3a011ca

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/src/interface.c

================================================================================ 
Commit: 638eeeee30a71ffe31dc1e0134ece2a26ee880f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:27:53 2022 +0530 
-------------------------------------------------------------------------------- 
AMT MAC PassThrough State setting in AMT setup doesn't work.

[Issue Description]
There are two different variables.
Driver is using AmtMacPassThroughConfig,
but setup is using AmtMacPassThroughConfigVariable.

[Resolution]
Remove AmtMacPassThroughConfigVariable and use AmtMacPassThroughConfig.

Package/Module:
PlatSamplePkg/Setup
Features/Manageability/AmtMacPassThroughFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012343972
Original commit date: Thu Nov 17 14:20:06 2022 +0800
Change-Id: I8a2e31cfc5c85fcf597d8c65ee801dcc750b4dad
Original commit hash: e5dfc961f7f9e56992a476166940462b5887e1d9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/AmtMacPassThroughFeaturePkg/Include/AmtMacPassThroughConfigVariable.h
Features/Manageability/AmtMacPassThroughFeaturePkg/Readme.md
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 03bbc0702c49f096067e9a0067c817363c1baf49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:27:51 2022 +0530 
-------------------------------------------------------------------------------- 
Unnecessary else if statement in SendRsePetAlert ().

[Issue Description]
Different conditional branches have the same content.

[Resolution]
Removed exessive else if statement.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012320989
Original commit date: Mon Nov 14 13:53:38 2022 +0100
Change-Id: Ifa880a0a9c90e71b374082ce2b53dc4feab13d81
Original commit hash: cfd7082f9c331d83d0028e7572fa5562aa494ccc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: f846e83a086b529f9c708b87d6c87090f617c382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:27:36 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] remove DptfAcpiTables.inf and DptfInstallTableDxeHost.inf

[Feature Description]
There is a C1S dependence from DptfFeaturePkg,
therefore remove DptfAcpiTables.inf and DptfInstallTableDxeHost.inf
from DPTF unit test.

Package/Module: DptfFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011299123, 15011299127
Original commit date: Thu Nov 17 16:11:39 2022 +0800
Change-Id: I630ef5061c9ccf1f2b17627b02c45c1c908db913
Original commit hash: 2f679e7f7a48edf3f5648fa2ac24a9e617fbe6b3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/Test/DptfFeaturePkgHostTest.dsc

================================================================================ 
Commit: ec43d9c7b7d5f4196a83c854e182b9f2caeeaa81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:27:24 2022 +0530 
-------------------------------------------------------------------------------- 
P2SB: Remove outdated HSLE flow

[Issue Description]
BIOS implements otudated HSLE flow in P2SB IP block

[Resolution]
Removed outdated flow

Package/Module: ClientSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18025388647
Original commit date: Wed Nov 16 10:34:30 2022 +0100
Original commit hash: 1e06a24bdaef8d9242e9f41346d37c2994e8d0d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchP2Sb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocP2Sb.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/P2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: d25d4d6b7e09acfe9d5db3079b0113e48ce3d47a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:27:22 2022 +0530 
-------------------------------------------------------------------------------- 
UfsEraseDxe: add the NULL point check.

[Issue Description]
Pointer 'Private->Info' returned from 'AllocateZeroPool' may be NULL

[Resolution]
Add the NULL point check when used the Private->Info

Package/Module: UfsFeaturePkg/UfsEraseDxe

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012336730
Original commit date: Thu Nov 17 13:05:45 2022 +0800
Change-Id: I533569641bf90e162855fe88b10a501ba94ae80e
Original commit hash: c07881459617d8746dce16e88061fdad39ff62bd

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsEraseDxe/UfsEraseDxe.c

================================================================================ 
Commit: 41fde06ea2367faf0ba6be2dd934bfa91561c1d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:27:20 2022 +0530 
-------------------------------------------------------------------------------- 
Deprecated Debug Token fields

[Feature Description]
Clean-up unneeded libraries, setup options, and other references
on debug token fields: JTagC10PowerDisable & USBOvercurrentOverride.

Package/Module:
ClientOneSiliconPkg\Fru\LnlCDie
ClientOneSiliconPkg\IpBlock\CpuInit
ClientOneSiliconPkg\Product\LunarLake
LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 15012169772
Original commit date: Thu Nov 17 13:21:54 2022 +0800
Change-Id: If13be72b8b1e523b0ac413a2a7c5545a749e9b5e
Original commit hash: d5afb7e5af01ba425908ef91b637894cd96609b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitPreMemConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuInitFruLib.h

================================================================================ 
Commit: 1eddb60950bb9930e8cf114541c3f2a353897ec0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2473_03

Hsd-es-id: N/A
Original commit date: Wed Nov 16 20:36:01 2022 -0800
Original commit hash: 99de1a59d11ff48d00f76df885cd3fec957c7fb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cca7bfb66e286c29c194b02d73ef64164fdc02ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:46 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][SOC][PCIe] address gaps in PCIe flow

[Issue Description]
BIT position mapping is wrong for IOE Decode Lock register,

[Resolution]
BitField 'spare_9_4' of regiter IOE Decode Lock should be '6' bit width

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 14017873571
Original commit date: Tue Nov 15 11:19:34 2022 +0530
Change-Id: I0190908b6928d684608e97e56d9bcf12e11dd6cd
Original commit hash: 238d5aa76d8a14da3cb93b7dc04768c7241e4eb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: e07838d14a97702ecef1f1fc4150ede7f23888be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:25 2022 +0530 
-------------------------------------------------------------------------------- 
Enabling Self-System Healing Mode for RVP

[Issue Description]
Self-System Healing is a feature which allows fan
to run in reverse direction for dust cleaning
Previously the feature was implemented on AEP
In this change the feature is enabled for RVP

[Resolution]
The VpdPcdFanSysHeal is enabled

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL onwards

Hsd-es-id: 22016034955
Original commit date: Fri Nov 4 12:21:30 2022 -0700
Change-Id: I4a8c5ec253ab90297ecb9430b1a68d825abf8ddc
Original commit hash: 842dfbf2921485af722a9c504bfe5352b83a83b8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: c137e17e1366c8bed37ec0bd5529207c8be98d89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:19 2022 +0530 
-------------------------------------------------------------------------------- 
QuickSpi Deadcode Fix

[Issue Description]
If EFI_ERROR (Status) was true then it would have returned,
but going forward under false branch the same condition is
checked.

[Resolution]
This was resolved by adding proper Status checks when necessary.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 15011805238
Original commit date: Mon Nov 7 10:44:46 2022 -0800
Change-Id: Iec4549c6fd8277de89c8a5a5b9a8907b90011345
Original commit hash: 1dd5a6411474b8e4b4d44d80ab8c9b5baee8558e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c

================================================================================ 
Commit: 1893f01851108299f2092c3361b6e2342ab56485 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:15 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Programbranch BIOS ID update 2473_81"

This reverts commit 790bcfa5fb568af532c48198bd59cfa154d5514f.

Original commit date: Tue Dec 13 11:05:56 2022 +0530
Change-Id: I045946dcd69479b88cd52b61413bc17629f31a84
Original commit hash: 66d75eda61df3cd45a67a06691210c18c8da5fdf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 696072fe69d950c5996359081ae5a1e16def6b0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:13 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_82"

This reverts commit ebac2aeaffcb33f924b7f2e422b180f883112d5c.

Tue Dec 13 11:05:51 2022 +0530
Original commit date: Tue Dec 13 11:05:51 2022 +0530
Original commit hash: b8697995f39f12f4ccf2a726f0b5671659b16118

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c9915fbe3ed577020491f25a979f6449aa7237cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:11 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] SUT hang at PC 004F during Mono capsule update"

This reverts commit 5879ef73191eea03102455fb2afce67c959e8e2c.

Tue Dec 13 11:05:45 2022 +0530
Original commit date: Tue Dec 13 11:05:45 2022 +0530
Original commit hash: 3da1072320ea1454d91d17a6ea598d6599d15d98

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 7451b73f3950d0376ccc7d7c13d467c3b055b390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:09 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_83"

This reverts commit 089e83c7fec10615ed913b67c3123b5d24feeae5.

Tue Dec 13 11:05:42 2022 +0530
Original commit date: Tue Dec 13 11:05:42 2022 +0530
Original commit hash: d993faa50ea45605cb88ef236522ce6b6343bc0a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: af853bef7587075fc05cdde7479c15869ca13305 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:07 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_84"

This reverts commit 08a11c231bd3a6cf44d625a419f92c576f9630d1.

Tue Dec 13 11:05:39 2022 +0530
Original commit date: Tue Dec 13 11:05:39 2022 +0530
Original commit hash: 87d27d2397133de0483e98c0a2014b43bd740e84

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b76eba50be47e76ff48ed588feb3040889ff0c13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:05 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Check BootState variable is presented within UnsetBootState"

This reverts commit 8deacd74624b746d052afe404bac74de1759eade.

Tue Dec 13 11:05:36 2022 +0530
Original commit date: Tue Dec 13 11:05:36 2022 +0530
Original commit hash: bda30fa3eb50704b195e0f595f5163f6be8b68de

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxeBootStateLib/DxeBootStateLib.c

================================================================================ 
Commit: 80971390605d76748fcd75f3488ccdc05d58e2de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:02 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_85"

This reverts commit a0905b9b7dfbf3ea3ae4e9b3d23b6b33fbd4acf1.

Tue Dec 13 11:05:33 2022 +0530
Original commit date: Tue Dec 13 11:05:33 2022 +0530
Original commit hash: 366481c9ff172f50b18fae901dfc88ba46b4b23f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a2d4de7c7ee46b675975591aae34f3f0ed15e73a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:26:00 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Unable to enumerate PCH PCIe devices.""

This reverts commit c8c340203689343651c1ee826b26e387d825f4c5.

Tue Dec 13 11:05:29 2022 +0530
Original commit date: Tue Dec 13 11:05:29 2022 +0530
Original commit hash: db33996b907ed4c319c0f0dc494963902a90d4ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 6be94c415e31398f0dd32030197e4d9e9aecf5eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:25:58 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_86"

This reverts commit bfcb171085a5c07bede3fa2329ca7685a991accd.

Tue Dec 13 11:05:25 2022 +0530
Original commit date: Tue Dec 13 11:05:25 2022 +0530
Original commit hash: 54c1973b72d71680c931e240c255340b06d32bf2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 85ff2fb7d9d897f2fec0a8718bf9bc08afe8fe2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:25:56 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "xHCI programming update""

This reverts commit 03ee7d6b9a4b888daf0d6b2c066e902c1a412b95.

Tue Dec 13 11:04:30 2022 +0530
Original commit date: Tue Dec 13 11:04:30 2022 +0530
Original commit hash: 4415d9f6d74e2572b881696deaeb2d3d02e8b673

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 2636985e2a2f129d9c071997a8018aca88ebfce5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:25:54 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_87"

This reverts commit 48e445b540970774ce21a17ff2199b3759cf73ae.

Tue Dec 13 11:04:25 2022 +0530
Original commit date: Tue Dec 13 11:04:25 2022 +0530
Original commit hash: 594655d095437a19ce5b344db3607b2ba0d307ae

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4efb10de8965f119b0da7ad6f842710419657dc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:25:52 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "xHCI programming update"

This reverts commit d6ff62db1fed29b00153a69da7c14e6c6d13badc.

Tue Dec 13 11:03:54 2022 +0530
Original commit date: Tue Dec 13 11:03:54 2022 +0530
Original commit hash: a7d38c8bd203420a50d6d608e7ba5eeddcf227cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: db973221e46b8d6c0ddd9484837be29572946c1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:25:49 2022 +0530 
-------------------------------------------------------------------------------- 
xHCI programming update

[Feature Description]
This change modifies LTV Limit parameter value from 400us to 1ms for
more flexibility for CPU to make changes to C10 LTR

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/PeiMtlPchInitLib
ClientOneSiliconPkg/Fru/MtlPch/PeiMtlSocInitLib
ClientOneSiliconPkg/IpBlock/Usb/.../UsbHostControllerInit

[Impacted Platform]
ALL

Hsd-es-id: 160186930851
Original commit date: Tue Dec 6 17:30:23 2022 +0530
Change-Id: I84927f5bff4c5915592c5a78cd6d445a8e2cc941
Original commit hash: d6ff62db1fed29b00153a69da7c14e6c6d13badc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 139c760decd1387d95e2a48cfc87be86bacec6ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:25:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_87

Hsd-es-id: N/A
Original commit date: Thu Nov 24 11:20:34 2022 -0800
Original commit hash: 48e445b540970774ce21a17ff2199b3759cf73ae

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 06fb1f1518f40dc945299c69d4d4b61002dbb63c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:25:45 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "xHCI programming update"

This reverts commit 20b7fa5d7190efa94ea207d282b66143381a96f1.

Hsd-es-id: 160186930851
Original commit date: Thu Nov 24 18:59:21 2022 +0530
Change-Id: I8ca6316790a30c59d91fff232f3c6044a045ed98
Original commit hash: 03ee7d6b9a4b888daf0d6b2c066e902c1a412b95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 0bd476028221cb2910297770ef011c84e1168aab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 22 14:24:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_86

Hsd-es-id: N/A
Original commit date: Tue Nov 22 01:41:28 2022 -0800
Original commit hash: bfcb171085a5c07bede3fa2329ca7685a991accd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchCnvi.asl
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: a150c4ff7d0c4797cb259e0bd67870ceadf8be55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:47:40 2022 +0530 
-------------------------------------------------------------------------------- 
Removed redundant files.
Added ClientOneSiliconPkg/SiPkg.dec and LICENSE.txt

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/BaseDciInfoLib.h
ClientOneSiliconPkg/Include/Library/MeUefiFwHealthStatusLib.h
ClientOneSiliconPkg/IncludePrivate/IpWrapperBaseTypes.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmSmbusInfoLib/SmbusInfoLib.c
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmSmbusInfoLib/SmbusInfoLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: 88b2339ef3f20f77982d59f6d8748a31f7f28b95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:42:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_86

Hsd-es-id: N/A
Original commit date: Tue Nov 22 01:41:28 2022 -0800
Original commit hash: bfcb171085a5c07bede3fa2329ca7685a991accd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5a2bbd0bd9cfa660ac905cff08f45fc392d8aa33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:42:18 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Unable to enumerate PCH PCIe devices."

This reverts commit 6343830aa2292af6dda7d039e79f1368b258518c.

Hsd-es-id: 22016207720
Original commit date: Tue Nov 22 10:57:49 2022 +0530
Change-Id: Id49acdbdd11fc990e4587c16719847b0519fe344
Original commit hash: c8c340203689343651c1ee826b26e387d825f4c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 8ec458922ca9c323ac6244e8434c6b3288ebdef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:42:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_85

Hsd-es-id: N/A
Original commit date: Mon Nov 21 09:57:02 2022 -0800
Original commit hash: a0905b9b7dfbf3ea3ae4e9b3d23b6b33fbd4acf1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 814f021ec36e4899853d829dc302a77393a8cf4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:42:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Check BootState variable is presented within UnsetBootState

[Issue Description]
- If BootState variable is not found would get Assert.
- This is not necessary since the intension of this function is to
unset the variable.

[Resolution]
- Check if the BootState is present or not first.
- If it is not present, return the function directly.
- Else attempt to unset it.

Package/Module: PlatSamplePkg/DxeBootState

[Impacted Platform]
ALL.

Hsd-es-id: 16018864676
Original commit date: Mon Nov 21 19:39:34 2022 +0800
Change-Id: Ic31d2262364f503fc911797cc50624ffc5fc01f8
Original commit hash: 8deacd74624b746d052afe404bac74de1759eade

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxeBootStateLib/DxeBootStateLib.c

================================================================================ 
Commit: 6daaa6d53381edda0783562d06cecc9da9426001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:42:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_84

Hsd-es-id: N/A
Original commit date: Sun Nov 20 22:51:30 2022 -0800
Original commit hash: 08a11c231bd3a6cf44d625a419f92c576f9630d1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bd41605ecad496e5c920cd65bab2034bb4d4facd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:42:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_83

Hsd-es-id: N/A
Original commit date: Sun Nov 20 22:03:55 2022 -0800
Original commit hash: 089e83c7fec10615ed913b67c3123b5d24feeae5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d906f4566193b07151bb8537e86a03a610681618 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:42:05 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] SUT hang at PC 004F during Mono capsule update

[Issue Description]
SUT hang at PC 004F while triggering Monolithic capsule
update from EFI/OS.
AllocatePages failed as No 0x1400 Pages is available.

[Resolution]
Increase Pre MEM Size to 10 MB (Total 90MB (Current 80 + 10 MB))
to allocate page table layout during Capsule update flow.

Package/Module:PeiSaPolicyUpdatePreMem

[Impacted Platform]
MTL

Hsd-es-id: 16018864676
Original commit date: Sun Nov 20 21:26:24 2022 +0530
Change-Id: Ibe1d08ecea984b6d15e718b0ee422c08df0f9b7e
Original commit hash: 5879ef73191eea03102455fb2afce67c959e8e2c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 7b682f780c90ad6ebd01736af129a056fc3bda53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:42:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_82

Hsd-es-id: N/A
Original commit date: Wed Nov 16 13:13:39 2022 -0800
Original commit hash: ebac2aeaffcb33f924b7f2e422b180f883112d5c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7b64228ef6618536b7dc5eff104a133fba095061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:42:01 2022 +0530 
-------------------------------------------------------------------------------- 
Programbranch BIOS ID update 2473_81

[Feature Description]
Programbranch BIOS ID update 2473_81

Package/Module:BiosId

[Impacted Platform]
MTL

Hsd-es-id: MTL
Original commit date: Thu Nov 17 02:31:45 2022 +0530
Change-Id: Ia65194d1046205ab153850235549c49968643d56
Original commit hash: 790bcfa5fb568af532c48198bd59cfa154d5514f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 72eb3bc4a63c49dfaef3f72321d50430345926e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2473_02

Hsd-es-id: N/A
Original commit date: Wed Nov 16 08:06:07 2022 -0800
Original commit hash: 294748eccfc30d30b5369d023648fc777433d983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b09d1ec2e51cc29835be8b351feea61d3d4ff52c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:54 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.24.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 22016155309
Original commit date: Wed Nov 9 17:26:39 2022 -0800
Change-Id: I04ddaeb955a39e4af090cab239666604152ac78a
Original commit hash: 34ade6e6eef65f4652d653654d534049126b5eb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b6d1aaf59d8a6e906a505b33e2a303fa4d42ff6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.55

Tue Nov 15 19:29:22 2022 -0800
Original commit date: Tue Nov 15 19:29:22 2022 -0800
Original commit hash: f0afa18a30d6143a43f0390a2f8787a42a080572

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb9bad527ccf729efa0a88d68a4944de24e32363 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:49 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Disable DDR5 RDODTT and RDEQT by default

[Feature Description]
(1) MRC must disable RDODTT and RDEQT by default for DDR5

RDODT: Read ODT Training
RDEQT: Read Equalization Training

Package/Module:

[Impacted Platform]
M, P

Hsd-es-id: 22016177278
Original commit date: Tue Nov 15 19:25:41 2022 -0800
Change-Id: I56c19ddc4eadf45763a12b85b2aac54f355293dd
Original commit hash: 4f5beda16f86fcb32cdbbb25fcf5e590ae9678d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9cf6fb758e37652225894c0197ef5f43c604b53a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.54

Wed Nov 9 20:35:52 2022 -0800
Original commit date: Wed Nov 9 20:35:52 2022 -0800
Original commit hash: 80594de36498ba1da8db17e44ba7001229bb9ed9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef28306b780ae8ab7ee70fd72d548e49aa0f1bb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:45 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] Fix Vddq Limit Check for SafeMode

[Issue Description]
MRC fails the "Auto Updates and Overrides" task with the error message:
***ERROR***, VccDdq exceeds limits: Current: 700, Min: 0, Max: 0

This persistent error is caused by an uninitialized VddqMin and VddqMax
when the MrcSafeMode MRC_SAFE_VCC_DDQ bit is set.

[Resolution]
Initialzed VddqMin and VddqMax with the correct voltage limits.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016156270
Original commit date: Wed Nov 9 19:23:13 2022 -0800
Change-Id: I24e39a480a9110b166472c091499ddde9eb4c54c
Original commit hash: 961730be51b5d58cdf0cd7451ff7ecc23ffb65e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 150c709efd70183520dcb85968475cbf2a6731ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.53

Wed Nov 9 14:03:02 2022 -0800
Original commit date: Wed Nov 9 14:03:02 2022 -0800
Original commit hash: bdc91a1e7df512b59f897fcc117b03f7a54d6c34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1963af64583c204ed98338d008c8d430000eb232 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:40 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MRC 0.6.24.0 release WP requirement

[Feature Description]
Update LP5 WP = [3200-G4, 4267-G4, 5600-G4, 4267-G2]
If SAGV Disabled FreqMax = 5600-G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016151839
Original commit date: Tue Nov 8 18:54:56 2022 -0800
Change-Id: I5edfa4bdc1b238a5fafecf92f7454832212f3fb2
Original commit hash: 37920a7d98ecf89b9a621211d70b78c5304b52af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c738a75c2ae2b6e0cf831b51fee39beba2fbf9c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.52

Wed Nov 9 14:01:09 2022 -0800
Original commit date: Wed Nov 9 14:01:09 2022 -0800
Original commit hash: a72f87517789a300a2416483aeb7102f5e4a5159

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b9dc993523120ea9dc340c3a1d5fc1b304e5fa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:36 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] MRC 6.24 release WP requirement

[Feature Description]
Update DDR5 WP = [3200-G4, 4400-G4, 4800-G4, 4400-G2]
If SAGV Disabled FreqMax = 4800-G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016151867
Original commit date: Tue Nov 8 19:09:20 2022 -0800
Change-Id: I1ca8909333315b8764dc48b9a8b3988b53725094
Original commit hash: a0f041121a9c726f98666f9bc881c522a4c0712f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 5592d4dff39a37b7a5972ed58fe539f7f872c48b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.51

Wed Nov 9 13:58:17 2022 -0800
Original commit date: Wed Nov 9 13:58:17 2022 -0800
Original commit hash: 9d63ba7a54c48c1c3ae41eac3c15f32800c18ddc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd962f3618ee93b774e728d3145886b7a8b04d52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:32 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Update vccddq and Dq Ron for LP5 CMOS

[Feature Description]
LP5 CMOS should set vccddq = 700mV and Dq Ron = 36 Ohms
Create a new Mrc Safe Mode to allow for enabling Vccddq and
vcciog/vccClk seperatly
Support WrV limits for LP5 frequencies greater than 6400 based
on JEDEC spec

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016084872
Original commit date: Thu Oct 27 09:49:25 2022 -0700
Change-Id: If55017d3ac2a55813d63398f4002e6df9cac8bae
Original commit hash: 42e0bb565916956fa00369575b5cdb684843fa1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: b872a3b68daaaf40f66d171491adee51a21652cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.50

Wed Nov 9 13:54:59 2022 -0800
Original commit date: Wed Nov 9 13:54:59 2022 -0800
Original commit hash: 8bbead986d732161b79f6e1ea5df8b48aa7873ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 718f08ab34f88a83789d50c46e89ad57ae9facf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:26 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] System Cannot boot to EFI shell with VccSafemode
disabled

[Feature Description]
MTL M/P A0 only supports CMOS Driver mode. MRC restrict going into
NMOS mode for MTL M/P A0 only
Disable dccqclk calibration by defualt

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22015755897
Original commit date: Mon Oct 24 13:05:45 2022 -0700
Change-Id: I46516176e8a6987edf5d85c3da07f18f09336b17
Original commit hash: c809f97d17d2506e65c070735235efc027f4aa48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 7e00b77c057145d4e251dea3f4105187c07bf383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 9 20:20:11 2022 +0000
Original commit date: Wed Nov 9 20:20:11 2022 +0000
Original commit hash: f62c1c15fc94495b86f763c4c0e24b03bc8a9ab5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b31088603059018f2421ea6eaed4515ad22495b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:21 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] Remove limit SAGV WP3 for LP5 2Rx8
change 4800G4 to 5600G4

[Feature Description]
Remove the 2Rx8 LP5 down-bin of 5600-G4 max speed to 4800-G4

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016100978
Original commit date: Thu Oct 27 14:50:35 2022 -0700
Change-Id: I5e897f17d9a8cd38526c1f1a02c33b447dffdcae
Original commit hash: d67785d19434056e81aa45eb493b0980a8d01bff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 68e344f2b11b95357542b3ca4f5d05bbb39939a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 9 20:06:55 2022 +0000
Original commit date: Wed Nov 9 20:06:55 2022 +0000
Original commit hash: 1e427e3e4d9f0faca77d382cc399532859337a98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ee09a95244f27a3c418e780be5c5c8485bcb83c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:17 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] ODTqdrven should be low for PDA
enumeration and can be renabled after PDA enumeration leads to
JEDEC Violation

[Feature Description]
DDRCRDATACONTROL0_OdtForceQDrvEn should be disabled before doing
PDA enumeration and then restored after PDA enumeration or after
MRC training is completed. This should be done per SAGV point.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016117185
Original commit date: Mon Oct 31 17:21:59 2022 -0700
Change-Id: I341e4c35edb41efb4e7f064e8aece3e1d500d891
Original commit hash: d4662380e9db674481f34e14bd35d690edc4691a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 1ff2a6ff4670e91c1e361889bccec1a3f04f452e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:14 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 2 18:15:43 2022 +0000
Original commit date: Wed Nov 2 18:15:43 2022 +0000
Original commit hash: 02aeb52e5330dd7889681064a396937d9370867c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d683a6b3e8ab584a2472650902f42f85a0335d67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] DDR5 need to change pass rate for CA parity
based feedback

[Feature Description]
(1) MRC DDR5 CA Parity based margining must sample a "FAIL" result when
the DataTrainFeedback register returns a counter value greater than
4.
(2) The "FAIL" result threshold must apply to all DDR5 configurations
across all silicon revisions an gear modes.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016119018
Original commit date: Tue Nov 1 14:26:30 2022 -0700
Change-Id: I446b225d30293c071dd5cac8840e0f9ea53400d6
Original commit hash: 171960c6689224ac970d9cbb5f26b8731a4d480c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 392e886c0fb5f4217dcef1c77a817d37d3891001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 2 15:39:25 2022 +0000
Original commit date: Wed Nov 2 15:39:25 2022 +0000
Original commit hash: 5ab5ab221ef01bba63bda347c2ef0724d84ec3ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb011f07bfe0ad5d04831f5d3cc8b272993ecc96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:07 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Update Trmrr Based On STP

[Feature Description]
tRMRR delay does not need to be increased by 60 clocks for any Non-A0
Desktop MTL part. The 60 clock delay will remain for all MTL-M/P and
MTL-S A0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-M/P/S

Hsd-es-id: 22016083759
Original commit date: Wed Oct 26 15:58:19 2022 -0700
Change-Id: I28882521d33446b7ed77f93b4475eaebac43b3f8
Original commit hash: ff0419cd80378d2b865dd0fbfc7dba9965163f90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: f05f2c14dc15c9f52f320de94d7ea73d3d542098 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 2 14:08:55 2022 +0000
Original commit date: Wed Nov 2 14:08:55 2022 +0000
Original commit hash: 616c0dafa21319ee7fad909c15347e1e78fc63eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a654163e9972d33df061fc15542b695a73c2385a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:41:02 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Add support for VTT termination when
calculating RxVref

[Feature Description]
RxVref should always equal vccddq / 2 by default when CPU is in VTT
termination

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 2016120981
Original commit date: Tue Nov 1 11:06:20 2022 -0700
Change-Id: Idb26c57e8f253c355f238adf7accd6dfd5109d65
Original commit hash: a9e2c6e00a814b48c9573fd8acfe118f9b08d701

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3ccff7789f8e77107b9f4196385ca131ec84cdf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 2 01:45:46 2022 +0000
Original commit date: Wed Nov 2 01:45:46 2022 +0000
Original commit hash: 9152f51c9c626f551fc6e19f8ab6712a1ce0abdb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f072c0efd1180947e2e7e8a7f32c5f377b54397 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:57 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PORT S3 flow stuck at post code 0xAB03
when only one DIMM (MC1) populated

[Issue Description]
MRC publishes 'Total Memory Width' available across all
controllers/channels through MEMORY_INFO_DATA_HOB. BIOS use this
information to send BIOS_MAILBOX_INFORM_GRAPHICS_MEMORY_CONFIG
command to pcode to enable 'dynamic graphics'. On S3 path
MEMORY_INFO_DATA_HOB is not published by MRC and hence mailbox
command is not sent to pcode which results in hang during S3 exit.

[Resolution]
Publish MEMORY_INFO_DATA_HOB on S3 path similar to other boot flows.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22014250117
Original commit date: Tue Oct 11 14:14:04 2022 -0700
Change-Id: Ie1c2ddf6003454d0614dda2725dd5ac9684b7163
Original commit hash: 7a93d1d4c39702d876df54c50ba2e1ee1faeb4de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: e9e000374ef1da23ca93de3eb6353a6182042f3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 1 23:11:26 2022 +0000
Original commit date: Tue Nov 1 23:11:26 2022 +0000
Original commit hash: c0429925d09cf6a5ff0ae2fe36da613a05987184

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2fc57e6a4d4c986c28c529da8efedf1388a1c7f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:53 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | DDR5] Update tCACSH for M/P STP and DDR5

[Feature Description]
tCACSH values need to be set to one for a MTL-M/P A0
DDR5 system. In any other case, the code remains unchanged and
dependent on whether or not Gear4 is present.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-M/P/S

Hsd-es-id: 22016083631
Original commit date: Thu Oct 27 09:39:05 2022 -0700
Change-Id: Iea5238e013543332c12334ad0b510b931accc1ef
Original commit hash: af9c363300781aaafb720789b85c2dac7916b0be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c

================================================================================ 
Commit: aa6e723c1f1f624cc11b4d7d7e1c7515a96d4b6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:50 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Update Write Retraining STP Check on
Close Mrrs for A0 Only

[Issue Description]
The original STP check for updating Write Retraining on close Mrrs used
the externalInputs parameter SocStepping to check for A0.
This means the change would not apply on all A stp for Mobile.

[Resolution]
The externalInput parameter is no longer used for the stp check.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22016121805
Original commit date: Tue Nov 1 13:06:39 2022 -0700
Change-Id: I1cb7a8ab610e811ce8bc7ac892689f4d6b7ab68b
Original commit hash: 835c0cd2802d44efe8b85c2e1ef00e74faf774dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: e0f299ec46e2b0ef95d71393f1ebcffdde565c85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 1 22:20:26 2022 +0000
Original commit date: Tue Nov 1 22:20:26 2022 +0000
Original commit hash: 46a04dd222f6b3cc389fc55186354649b4c2ed22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2dcf0e0063b1c0a61009701ae0420f25529ba707 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 1 20:09:21 2022 +0000
Original commit date: Tue Nov 1 20:09:21 2022 +0000
Original commit hash: f086f4e5e0487d3818a537551e0461858c56490e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ec7c53dcba183fcdcebd7e386b38b1548e5e38d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:42 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Support DDR5 tADC up to 6400

[Feature Description]
Based on DDR5 JEDEC Spec 5B Updates, tADC is now different per
frequency. MRC should support the new definition of tADC

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016055070
Original commit date: Thu Oct 20 16:19:14 2022 -0700
Change-Id: I839befacf7af9aa09cc62d3f4e7fe6bdba98dec9
Original commit hash: 52b574498b69eec4249b2c01126367e4dd5d42b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: e87817bfe5e4826388adebbc483cbc9994a963d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 1 19:01:02 2022 +0000
Original commit date: Tue Nov 1 19:01:02 2022 +0000
Original commit hash: a7f17cca9180a7e47933e9b2d150973c01fddb25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97a484398f28410bf211f024f49a4642c58dab37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:37 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] OdtOffRdNt for MTL-S to be Plus3

[Feature Description]
Update the Odt Off Rd Nt Offset to be Plus 3 (MR value of 2)
from Plus 1 (MR value of 4)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 22015872439
Original commit date: Fri Oct 7 16:10:22 2022 -0500
Change-Id: I753c48e293ce43f683522dd502f6998266a715e3
Original commit hash: 14786b801c79b0414941aa371ebc37de755821e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: e27346d7f8828c513426bb69fa1c649934e729bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 1 17:20:05 2022 +0000
Original commit date: Tue Nov 1 17:20:05 2022 +0000
Original commit hash: a8b5a2c133249d20e15442fc3220fbb6d790f852

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bb9a9199f9e86c267ba455eddee4e1eae9fff544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:32 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] EccSupport checks might be incorrect in mixed DIMM
configs

[Issue Description]
This change is ported from ADL.
Some MRC algorithms are using DimmOut->EccSupport to check for ECC
capability of a DIMM. In a mixed ECC / non-ECC DIMM config,
DimmOut->EccSupport might be TRUE for some DIMMs, even though ECC
is not used because some DIMMs are non-ECC.

[Resolution]
Zero out DimmOut->EccSupport in each dimm when ECC is disabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22016070485
Original commit date: Fri Oct 28 09:45:41 2022 -0700
Change-Id: I30dffe1caa55bb4f6830970cfdaf2d7a7fc3a709
Original commit hash: 0a00964ea3db0fce16a240c55aba04490cfb4bb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: fe31a75d3d8ce5d5d7f60d036edb51509459ce03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 1 16:37:27 2022 +0000
Original commit date: Tue Nov 1 16:37:27 2022 +0000
Original commit hash: 1eb5c47c56b2945104f5badf3a1da634f84d3aa8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 69cbde588fd8b767e593dfe2efd6c4bfc2d8ddd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:28 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Dynamic Memory Boost: Update fallback option
implementation(OC)

[Feature Description]
This change is ported from ADL.
Update to cover all boot modes when maintaining the fallback to
Dynamic Memory Boost (DMB) disabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22015936126
Original commit date: Thu Oct 20 14:41:40 2022 -0700
Change-Id: Id4867138fb4571da8d1ab0684b28e08cd5be1a35
Original commit hash: 2e4ffcc7d03920b1ab1f21304086885836528656

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 7291704ac298bc8f2e92a240b1cef026d150134c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 31 18:36:08 2022 +0000
Original commit date: Mon Oct 31 18:36:08 2022 +0000
Original commit hash: 12ff828d1606d83f5ef236e2a1a936c75c982260

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 334f798228599e301e9b78d6ad16b401b33c2fd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:23 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] tWPRE and tWPST configuration for 5200MTs
and above

[Feature Description]
MRC must use 3tCK Write Preamble for 5200 MTs and above
MRC must use 1.5tCK Write Postamble for 5200 MTs and above

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P, S

Hsd-es-id: 22015729144
Original commit date: Mon Oct 3 16:21:13 2022 +0530
Change-Id: I42a4493ec0e7db2436e8c96fec6e283c2f8cc5ee
Original commit hash: 4f1b7a3af01cd4fa7a53b636b573d1c526352cdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: c9768be48ce9f1e12164a541adc84e092ff6c022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 31 16:31:07 2022 +0000
Original commit date: Mon Oct 31 16:31:07 2022 +0000
Original commit hash: cb94aefebe2af53c963df0a958488db66804f655

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e57e511b90785d7eac58bfa7aa1e2b220910598 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:18 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Make Write Retraining On Close MRRs
A0 Only

[Feature Description]
The change in 22014850420 has been identified as only being applicable
to MTL-M/P A0. A conditional has been added to enforce this.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-M/P/S

Hsd-es-id: 22016080215
Original commit date: Wed Oct 26 10:20:32 2022 -0700
Change-Id: I8b8e48fbfe0e661e3678e79499201846fc62eecd
Original commit hash: 2d4ee4ae2bc54377c923e9b62da7e1c07f23ce44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 8578f7f86659488b2295a5035a96b60f7bc57646 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Oct 29 14:03:08 2022 +0000
Original commit date: Sat Oct 29 14:03:08 2022 +0000
Original commit hash: 2060613e16871b323c33174e49ceede42f6895be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd4ab199c36e09ba9025cfa9897c3b9de2ca11a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:13 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] PHY and DRAM IO init Setting

[Feature Description]
Based on Signal Integrity Data, update:
1. Crosstalk
2. SOC DFE
3. DRAM DFE
4. OdtTable
5. Ccc OdtTable

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012149301
Original commit date: Mon Oct 17 16:53:44 2022 +0800
Change-Id: Ic2b931141f002c03779215bbd10c5bf2bd8edb39
Original commit hash: a22ebbdaf0ecf3ecc548b9a3d7f0ebc56708f2fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 1614827f990a75cbd421564c644f972bd48a5a91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Oct 29 00:01:08 2022 +0000
Original commit date: Sat Oct 29 00:01:08 2022 +0000
Original commit hash: cf4dd97eb5b8c687a77b758497961f0b1fbdf8fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f5ff460b1e90458cdb07ed23164fcf3264baa2da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:08 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Configure DLLCodeSwitch, DLLSamples
for MTL-S and B0

[Feature Description]
Configure DLLCodeSwitch, DLLSamples for MTL-S and B0

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15012222171
Original commit date: Thu Oct 27 14:31:51 2022 +0800
Change-Id: I034e3210e12bc1b7a308c81cd0a108e84d715df5
Original commit hash: d5e499e962bb6ec5728881888c801c50bee60e8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: e02a25782cd20e6360262b1c42b7d2a558b3e565 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:06 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 28 18:25:21 2022 +0000
Original commit date: Fri Oct 28 18:25:21 2022 +0000
Original commit hash: 2d4fd88b62a4d684af2222d1ccfb9718908bc678

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f4ee0b28624c33ab1eb97c495b5a9733e37cec5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:04 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] Double GsmMctWrOsclRuntime Perm Change

[Feature Description]
The changes in 14015267818 have been identified as permanent.
The relevant conditional needs to be updated to reflect this.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
all

Hsd-es-id: 22016059634
Original commit date: Fri Oct 21 11:36:41 2022 -0700
Change-Id: I356c6ac991ab004d43311f963f648253b803d683
Original commit hash: 7d4920af251dd056047dce74a1ef9ead1aba43bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: b14acee743ebfdd209a4f79e6bc5f62183cb74c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:40:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 28 18:06:17 2022 +0000
Original commit date: Fri Oct 28 18:06:17 2022 +0000
Original commit hash: 7227e3790607ba2d42c50a968ae976595d2fad53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5cd50410e641e3f84ad6545a789b59bd62b6ba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:59 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Double GsmMctWrOsclRuntime Perm Change

[Feature Description]
The change in 15011547389 has been identified as permanent for
MTL-S. The relevant conditional needs to be updated to reflect this.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 22016058694
Original commit date: Fri Oct 21 11:16:10 2022 -0700
Change-Id: Ie49908457d5c76e975215e60fc4c758e0acc6f96
Original commit hash: 2a9341b813a1545d214eace399f9e1a336e2390a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: becbf0810748dbbe79c48a37f8465d8249fe46f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:57 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 28 15:45:23 2022 +0000
Original commit date: Fri Oct 28 15:45:23 2022 +0000
Original commit hash: 9191a9eace514d0db3918da615dfff1aa2c88060

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e790d19cf87a6436f27c811e05dc2525b6d10247 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:55 2022 +0530 
-------------------------------------------------------------------------------- 
CTE Lpddr5 ECT need to change starting CA/CS sweep for B0

[Feature Description]
CTE Lpddr5 ECT need to change starting CA/CS sweep for B0 to
match phy init values

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
CTE

Hsd-es-id: 22015465743
Original commit date: Thu Oct 13 11:33:32 2022 -0700
Change-Id: I04d6dcda3a7f0227a536b91569e7ea608b5569e1
Original commit hash: 57a13093335eac535c1d4cbf8a78e1ba8d065c65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: c66c5021087641a4e52efe58f47b9805fa78a479 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 28 00:17:04 2022 +0000
Original commit date: Fri Oct 28 00:17:04 2022 +0000
Original commit hash: 0b8a1edc9833e733ac29218c668e682344b36806

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cc833583a37b80311d2f1cdf19280d9828de8675 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 27 23:34:09 2022 +0000
Original commit date: Thu Oct 27 23:34:09 2022 +0000
Original commit hash: be9cb1721f5b6dcec9bf6faa8d79c62654494fa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3462c7414c5af4686fb5ad1379190d826722f3db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:46 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update Safe Mode Configs

[Feature Description]
1. Enable only Trainings in Safe Mode Stage A
2. Limit Frequency to 3200 G4
3. Default disable MrcFastBoot
4. Default disable SAGV

Package/Module: Intel\ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012182809
Original commit date: Thu Oct 20 17:18:15 2022 +0800
Change-Id: Ia4dfd76c52b5ebf505e841af406d4a3f8ebc87d0
Original commit hash: 26ec75c9db55817263b7ae4576423aead9e6961e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 26e98a72d3673c20c9abc7ca5d33749d8e0cc41a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 27 18:04:27 2022 +0000
Original commit date: Thu Oct 27 18:04:27 2022 +0000
Original commit hash: b81f7aacc24551106093ce919af828a38bced577

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4af760598affcbaf30d8b7b6eede6d0c516abb54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:42 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Enable LVR Autotrim Enabled by default

[Issue Description]
LVR Autotrim should be enabled by default for DDR5 and LPDDR5.

[Resolution]
Set the LVR Autotrim configuration to be enabled by default.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
S, M, P

Hsd-es-id: 22016060598
Original commit date: Mon Oct 24 17:02:43 2022 -0700
Change-Id: Idf71d1cbcddf8dabea3ac7cceed8b70b5385c63e
Original commit hash: d5b542daeae6b56dc619e5750f0daf11c2f05cf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0335ad58b2c5a86beb4db34c835669a0d2d7cd9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 27 16:42:47 2022 +0000
Original commit date: Thu Oct 27 16:42:47 2022 +0000
Original commit hash: 1f61e20cbec15eb49278fc1f25cb4f1da2392dfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 57c9889c22788027da901cbeb79b46e6cc797afc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:37 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 DFE is trained per rank,
but the final Sagv value is not programmed per rank

[Issue Description]
LP5 DFE training is per rank. However, when we program the final MR24
value for each SAGV point, it is not saved as a per rank value,
therefore both Ranks will have the same DFE value, even though that may
not be the most optimal value

[Resolution]
Add MR24 as a Per Rank MR for Sagv Finalize FSM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016067167
Original commit date: Mon Oct 24 09:35:10 2022 -0700
Change-Id: I835e6b1d858d7802ec767085331e6e57cd7c328a
Original commit hash: 0a7c8329808c23363560eef09a79c4d9ca5bbb1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 77efb737907cc77c6ca286f6292aed8fcbbe5e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 27 05:24:46 2022 +0000
Original commit date: Thu Oct 27 05:24:46 2022 +0000
Original commit hash: d2ac2d9de84d265bb52dc9427d384148fd1d3419

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd5748fd93132a99670843518859f50dee093586 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:32 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Request to change POR AuxClk Ratios

[Feature Description]
Update the AuxClk POR ratios

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016030093
Original commit date: Tue Oct 25 19:56:47 2022 +0800
Change-Id: Iad6f097bf21b5af50c000d805c8f37280b8dd0f2
Original commit hash: 4d7335b2bd722779823877c60d3c83adab0b78da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 61ae771f6979969468796ec3755f0ab67bdd4c20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 27 00:09:11 2022 +0000
Original commit date: Thu Oct 27 00:09:11 2022 +0000
Original commit hash: 8e5725b2abea15e42cd20cad6ee1d4d5cd7082d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 817bf08d7ad96cbebae7851834d77bc1d9c67917 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:28 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Disable DDR5 JEDEC Write0 feature.

[Feature Description]
For DDR5 Disable Jedec Write 0 featue.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
P S

Hsd-es-id: 22015972803
Original commit date: Tue Oct 25 12:25:32 2022 -0700
Change-Id: I6650dd68db904dbbcb52247a5527c1ac1d83c8a4
Original commit hash: 6f423618f51e84a36a58197065ed2be1f4a4710e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: 30d9f2e8d4c39769590616b2050fc892eafe3b37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 26 22:37:51 2022 +0000
Original commit date: Wed Oct 26 22:37:51 2022 +0000
Original commit hash: 6ee30031c95f3c0c2782da29aef520962c4ccd21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aadbcccb0b5e8a54c590501e04ddd1ce809ffb2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:23 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] RefPi Calibration Update

[Feature Description]
1. Change Inputs->SkuType to Inputs->IsDdrIoDtHalo
2. Map ECC Data partition to respective Channel
3. Remove Inputs->SkuType == MrcSkuTypeS from WckCtl programming as
Dimm1 Vtt CR is handled under CCC loop and Outputs->IsDimm1Enabled

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22012438547
Original commit date: Fri Oct 14 14:28:24 2022 +0800
Change-Id: I00edbc0fa63d28001aca14a3cbaf4c95105cdd3f
Original commit hash: 8df3d26c036620abde5998bd1119d3224f306900

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 6026caae5b8ad0022711b1023aa5a964a7661eaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 26 18:21:10 2022 +0000
Original commit date: Wed Oct 26 18:21:10 2022 +0000
Original commit hash: afa159f79533d3d2beb61db2cda8d4835ca57734

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e4dc28f4779fd843401518e7f8af923bbf0871da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:17 2022 +0530 
-------------------------------------------------------------------------------- 
MTL MRC - Update Bg0Hash value for VPU micro memory

[Issue Description]
The incorrect value was programed for bg0hash.

[Resolution]
Use Get/Set Api to set the bg0hash value to 0x3

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015936255
Original commit date: Thu Oct 13 06:06:35 2022 -0700
Change-Id: Ifc49a194098fd4049b3865f14a8eb3151965e7c9
Original commit hash: b9a8216856e26399c9993de2d3a1d189d93d45ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 340c73cc665ab42e427d0fa798187af0b540c0e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 26 17:16:36 2022 +0000
Original commit date: Wed Oct 26 17:16:36 2022 +0000
Original commit hash: 0b90a56a8fa78d5165a7195652aa7d92d0a5f288

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23d659c79d3ce414d72020ee6aa74404bc32f62c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Double tSR Perm Change

[Feature Description]
The change in 15011546662 has been identified as permanent for
MTL-S. The relevant conditional needs to be updated to reflect this.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC

Hsd-es-id: 22015461033
Original commit date: Fri Oct 21 10:30:24 2022 -0700
Change-Id: I0b3652ba8c46ae10b013e0a596e29f73a6a4a97c
Original commit hash: 6f8ade968a72329236f57d21321fdb93296326a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c

================================================================================ 
Commit: 92ba39872ef924ae964025509ed800c35c62f5af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Review and Resolve Lint Errors

[Issue Description]
Lint was reporting invalid array access and identified the use of
a suspicious pointer index out of bounds. The array access violations
were indeed access violations ex. array[ARRAY_COUNT(array)] which is
an off by one error. The suspicious pointer was using the base pointer
as an index into an array of bytes which is valid but to prevent access
beyond the structure definition a _Static_assert() will be used to
verify the number of bytes accessed.

[Resolution]
* Fixed some cases where an an array index out of bounds would be used
array[ARRAY_COUNT(array)]
* Added _Static_assert to assert the SPD Header being used is the same
size as the specification
* Updated unit tests.

[Impacted Platform]
MeteorLake

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

Hsd-es-id: 22015579775
Original commit date: Thu Sep 15 09:28:04 2022 -0700
Change-Id: Ieda2aa21f5b1feec298c89ec993bf78cfc089576
Original commit hash: bf3f5b70a664795ec83986924401ac46a110c2d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 21b20432b21903eb4b652b972018490afbe17708 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 26 02:32:52 2022 +0000
Original commit date: Wed Oct 26 02:32:52 2022 +0000
Original commit hash: 288cfb71726517e94d309c44bd9c00f1587ebe27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a7673e890aa377ab4b1a80f01a0cd5ff01eda62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:04 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] clk stop toggling for unpopulated
channels

[Feature Description]
The clkstop signals are getting toggled when the channels are
not populated.
Increase the MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_0_0_0_MCHBAR.GLB_GRACE_CNT
to 0x40 for unoccupied channels before
NORMALMODE_CFG_0_0_0_MCHBAR.NORMALMODE is written to 1

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014839036
Original commit date: Thu Oct 13 18:16:07 2022 +0800
Change-Id: I8f7e449bab85fbe63d8028233a6933f409460814
Original commit hash: 5a0eb277661daa093008ab62f7fefb8f186bb16b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: be6c61f214c50e066f9b0cfa27b10f8faa5160a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:39:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 26 00:12:49 2022 +0000
Original commit date: Wed Oct 26 00:12:49 2022 +0000
Original commit hash: 1ea109d488ae45967f82c7feeda23d5dd1c5d9ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8427fe853a90e864d2593c0e9c5e1f3ba9007ad8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Func DCC CLK Dimm1 mapping needs to be updated for Vtt0

[Feature Description]
For DCC CLK if we are training MC0 ch0 Vtt0 partition,
the routing is below:
DDR5 Ch0
LaneEn = 1 = WCK Channel 0 = CLK Rank3 = (0CLK3)
LaneEn = 2 = WCK Channel 1 = CLK Rank2 = (0CLK2)
DDR5 Ch1,2,3
LaneEn = 1 = WCK Channel 0 = CLK Rank2 = ({1,2,3}CLK2)
LaneEn = 2 = WCK Channel 1 = CLK Rank3 = ({1,2,3}CLK3)
Added MrcBitSwitch to swaps bit0 and bit1 for special handling for CH0

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22015698699
Original commit date: Mon Aug 29 13:49:03 2022 +0800
Change-Id: I6561431f5559c0712f2d920f44b5ce61d86a6b5e
Original commit hash: 20702613dfdd46787ad82d41e64c0096db24287a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f6d04955060faba264d4c15b5f39c88bd852ca32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 25 15:06:15 2022 +0000
Original commit date: Tue Oct 25 15:06:15 2022 +0000
Original commit hash: fdfdf2c355493b8cb6e7995c44d2c21c8694441a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d89fc12af2c3f2294a99d6b97ac4c672c966abaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:52 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P| DDR5 LP5] MRC needs to disable Ibecc clk gating

[Feature Description]
Ibecc Clk Gating should be disabled for MTL B0 to ensure read requests
are properly sent to Ibecc

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015964263
Original commit date: Tue Oct 11 08:10:23 2022 -0700
Change-Id: Ic83e780c355cd0a9615d6a2a60145dcb88597bb9
Original commit hash: 0e1bba3f35a4ee9dec684187f01ca3931c9bda9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 3f55d8b2d41193405a04082e3c95b8ebd1371190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 25 02:27:16 2022 +0000
Original commit date: Tue Oct 25 02:27:16 2022 +0000
Original commit hash: b9d34783a510bdfc94f106dc4d206b52ac204da4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 492cb9a70784f337d345af3ee0f7e9bc8f3ec068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 24 21:10:21 2022 +0000
Original commit date: Mon Oct 24 21:10:21 2022 +0000
Original commit hash: f2d50caaf36aca4c3bb56c179cd29dcb4fb5c7dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8d8b80132fa838db60b25125f23a4d85a9b4c018 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:43 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] MRC shall report a DDR5 DIMM as a single
item in SMBIOS type 17

[Feature Description]
This change is ported from ADL to report a DDR5 DIMM as a single item
(total size of the dimm instead of two instances one per sub channel)
in SMBIOS type 17 and in BIOS setup menu.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 22015936106
Original commit date: Tue Oct 18 09:31:26 2022 -0700
Change-Id: Ic0bc9d42f9f719c31657400b0da62f91bfdcb736
Original commit hash: 352c067a8c2ebba265b61fcf1ec5fbe85fbfe714

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 9f16eac9b8f8ac7c5b6f5218513a6ef7d1dd0e79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 24 18:45:01 2022 +0000
Original commit date: Mon Oct 24 18:45:01 2022 +0000
Original commit hash: 7b3a3dcb2169b4cf7822886533748651d109b85c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48c94acc162e0943a0e5774619bb9ab6062cfc7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:38 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Execute Qclk DDC Offset feature
based on derivative

[Issue Description]
There is currently no way to know the SOC derivative within the MRC
There are 2 features that require this knowledge:
The Qclk DDC offset feature was not being executed on A2 steppings

[Resolution]
Add support to check for soc derivative in input paramters
Execute Qclk DDC Offset feature based on derivative
Enable Minibios to check for soc derivative

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015664529
Original commit date: Thu Sep 8 14:41:22 2022 -0700
Change-Id: Ie3cbb9a3a172d8e4b1e105878200741f7119784b
Original commit hash: f6998b1515c8ff3f9216fec25154ffd1a8afec7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 9224666f25db0c180a9ea1cc61058fb86f275aff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.15

Fri Oct 21 17:27:52 2022 -0700
Original commit date: Fri Oct 21 17:27:52 2022 -0700
Original commit hash: 7d3b8a7b12e1795f4075290d34de889d5262b0c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76e4ea5d969e4737fb682fe985ac6b5d3444ee56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:33 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Memory pre-training failure
when CLK Gating + DCC enabled

[Issue Description]
MC_SPID_LOW_POWER_CTL.powerdown_enable register field is set
during the MRC training flow

[Resolution]
Avoid setting to 1 the following register fields during training and
setting them to 1 in MrcMcFinalize stage.
SPID_LOW_POWER_CTL.powerdown_enable,
SPID_LOW_POWER_CTL.selfrefresh_enable

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016030771
Original commit date: Fri Oct 21 13:28:04 2022 -0700
Change-Id: Iafb962b25ee0a8339e675d2a59194391a9691bfc
Original commit hash: 6e5c0aecc7f4684ae478e65edc2b41d31db50f4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: d144e8f59b0571a67946c8b831cd0724179cc67a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Oct 22 00:20:09 2022 +0000
Original commit date: Sat Oct 22 00:20:09 2022 +0000
Original commit hash: 8d472237ba4b2d6f201b4f66cb85d9e064129edf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e5cceea8c01554e9feabf7dc2ad46f5ff5dd6f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:28 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Need to disable SE clock

[Feature Description]
Disable DDRCRVOLTAGEUSEDCLKCONTROL.SEClk and keep
MR1.CK_Mode (Differential) for all data rates for lpddr5

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016060228
Original commit date: Fri Oct 21 13:04:52 2022 -0700
Change-Id: Ibff8779765789ade1c8ebd363d6cb3ec7f49512f
Original commit hash: c09ad7acafd19bd9665f56e84fa70128fa0192e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 3d118eaae57f12a84903b7c4ce50c511baab4244 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:26 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 21 23:18:17 2022 +0000
Original commit date: Fri Oct 21 23:18:17 2022 +0000
Original commit hash: 3ff7f92b844aa8b692b3e9a711b2872d3b7fd2a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d2621b3359646b4641d7e55d8c60abc34af60df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:23 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MrcLpddr5SetMr30() does not program value -1
correctly

[Issue Description]
MrcLpddr5SetMr30 () is currently not handling a valid input value of -1
correctly. In the case where -1 is passed in as an input, it is treated
the same as an ingore parameter. Therefore, -1 is not being accounted
for

[Resolution]
Create a new ingore MACRO that does not interfer with the 2's compliment
range of MrcLpddr5SetMr30 inputs. The supported range is -7 to 7,
Therefore using an Ignore macro with a value of 0xDEAD will work.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016060246
Original commit date: Fri Oct 21 14:41:53 2022 -0700
Change-Id: Ie8c93d4b5574bf5596009c7f59a6ceddfb4fa976
Original commit hash: af6851157e380d50ae71cab859a5f5f32a0982a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h

================================================================================ 
Commit: c89907cda3cbea6e825a7554d586c585622c37a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:21 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 21 22:55:06 2022 +0000
Original commit date: Fri Oct 21 22:55:06 2022 +0000
Original commit hash: c5b72927ff8f1a18ff4fdffcdf7ad1422edb0d79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 64ebc4bccc890d882bd00bb800aba5257810613b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:19 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Enable DDR5 Algorithms

[Feature Description]
(1) MRC must enable the following training algorithms by default for
DDR5:
TrainingEnables.LVRAUTOTRIM
TrainingEnables2.DIMMODTT
TrainingEnables.RDODTT
TrainingEnables.RDEQT
TrainingEnables2.DCC
TrainingEnables3.DCCDOWNSTREAM
TrainingEnables2.FUNCDCCDQS
TrainingEnables2.FUNCDCCWCK
TrainingEnables2.FUNCDCCDQ
TrainingEnables2.DIMMRONT
TrainingEnables3.WRTDS
TrainingEnables3.WRTEQ
TrainingEnables2.RDVREFDC
TrainingEnables2.WRTDIMMDFE
TrainingEnables2.DDRPRECOMP
TrainingEnables2.RXSALCAL
TrainingEnables2.DATAPILIN
TrainingEnables2.PWRMETER
TrainingEnables2.TXRK2RK
TrainingEnables2.RXRK2RK

Additional Changes:
Removed DDR5 "DCCLP5WCKDCA = 0" assignment in MrcSetSafeModeOverrides.
This training only runs on LP5.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016029305
Original commit date: Mon Oct 17 11:28:34 2022 -0700
Change-Id: I230cc58514e41f1e5f2cf90b28ffbc5de35cac5b
Original commit hash: be31dc4b92a51be90ace83446644623da6752508

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 89de9fb886ec986fae83fda117ecfc965fdb2857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 21 18:40:32 2022 +0000
Original commit date: Fri Oct 21 18:40:32 2022 +0000
Original commit hash: ee9747fa8f1290df35e89288ff42f5c98bd4dfef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a988cb146a7b56b9557b321f294479cd9692687d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:14 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5]CMDV Centering not disabled for 3rd party vendor DDR5

[Issue Description]
CMRC_MTL_0.6.23.6 version introduced a bug where the CMDV Centering
continues to be run on 3rd party vendor DDR5 DIMMs.

[Resolution]
To simplify the code changes and since this is a temporary WA,
if MRC detects a 3rd party vendor DIMM on any channel/controller slot,
then the CMDV centering execution will be skipped on the remaining
DIMMs as well irrespective of the vendor.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22016055335
Original commit date: Thu Oct 20 15:47:08 2022 -0700
Change-Id: If73d907009d002ed3bf4146c3fe0fe933ede9ca8
Original commit hash: 19cb4f18495a41691e7884a15983079b8e1bb134

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f274adeecc16ed49c52c43d2da0726dd291625de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 21 00:12:47 2022 +0000
Original commit date: Fri Oct 21 00:12:47 2022 +0000
Original commit hash: b352d38eac7c7c23466084421fed0f94ea02b866

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e9f97a9fedceb86e48d8ac98ce848c64aac39e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:09 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Permanent dis_req_early_valid setting for MTL DT family

[Feature Description]
This bit needs to be set to 1 due to repeater channels
added in DT upstream which will cause fatal traffic to fail.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22015694900
Original commit date: Wed Oct 19 20:31:28 2022 -0700
Change-Id: Ifd93be25b38c83e646538fc27212e8b1c7442eb2
Original commit hash: ebfd7dadc6d56d84de28d75c87d8f304e4446f2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: 6d5f81c550734623577ea0cfd4e2740dcccc6665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:38:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 20 19:15:29 2022 +0000
Original commit date: Thu Oct 20 19:15:29 2022 +0000
Original commit hash: 6d26ba9996e15df090b042fdd21d8a214b77a9c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 17f0bf950f5750fbccffccebb313756864164410 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:56 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Update RxDQsTailCtl formula

[Feature Description]
Based on HVM findings at high temps, RxDqsTailCtl
should be set to 0 for LPDDR5.
RxDqsTailCtl should always equal 2 for DDR5.
RxDqsTailCtl should have no SafeMode input
New formula: RxDqsTailCtl = IsLpddr5 ? 0 : 2;

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015993701
Original commit date: Thu Oct 13 07:34:52 2022 -0700
Change-Id: I84fa9dc546a28eb47368c9e09f9728b6f195b4f8
Original commit hash: b9ee0d956bd8096cc5b674febd4ee47124406ce7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 78388d91f97439a57bae6fe08ed90649b02f81fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 20 16:28:28 2022 +0000
Original commit date: Thu Oct 20 16:28:28 2022 +0000
Original commit hash: 07663bfcc24db2c17270e91a73b0dcd5bebe89dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b010f565865f983ce1ec3d33769a227395f12e02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:51 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5 DDR5]Update MrcSaveRestore Tables for MTL-M/P B0

[Feature Description]
Update MrcSaveRestore Tables for MTL-M/P B0
Other Changes
SaveRetore MiscControl0 Always First
Restore CCC Host Structure before InitComplete
Perform IoReset before InitComplete

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 16017530084
Original commit date: Mon Jul 11 13:04:26 2022 +0530
Change-Id: I6c46e57ffde84cb805614ef76b26370c24f3b583
Original commit hash: 2c0792debba9464f576b91b1f7ab27a924d1d35d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: e41b835aee60e5766b99f4480196dd19311b5a2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 19 23:29:54 2022 +0000
Original commit date: Wed Oct 19 23:29:54 2022 +0000
Original commit hash: 692f9c81ea50fa08aca6913b44aa4158ce486f42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b9ba768b28fcf6bcfc847a6f2697f88295e2554 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:47 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Do not write to unpopulated MCs when
programming SR Idle Timer

[Feature Description]
MRC should not be writing to unpopulated MCs when programming
SR Idle Timer. Add check to ignore unpopulated MC within
McRefreshConfiguration()
Remove programming of SR Idle Timer from Channel loop within McFinalize
to remove duplicate reads to the same controller

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016037161
Original commit date: Tue Oct 18 10:36:42 2022 -0700
Change-Id: I6c56c780164fa2caad7b95187a7ebc820f357ae4
Original commit hash: 5ad3630a323ff87a08d8a4fcdbc9273be5c4725c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c

================================================================================ 
Commit: 630d3fb6b879b9a914fb3c1f912134d4d5d7b3f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 19 15:34:14 2022 +0000
Original commit date: Wed Oct 19 15:34:14 2022 +0000
Original commit hash: 5455b71b5e73abfda20074ffbdbcaaedcf455ae4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59031b22849734273fd62caee403a85e79577b8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:43 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CmdV 1D Training giving false pass

[Feature Description]
Current CmdV centering flow uses even parity so if the DQ stays low
then it is considered a pass.
At low end of VREF, the DRAM is unable to register any commands and
hence cannot provide any feedback on DQ. But post-CATM entry, since
the DRAM is driving DQ low, the low end of VREFs are incorrectly
recognized as false passes.
To address this issue Command Voltage Margining is updated to run two
samples switching between Even and Odd parity as the passing parity
value.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015992537
Original commit date: Wed Oct 12 15:34:19 2022 -0700
Change-Id: I84d8a70b90246de4cee0fb1acf1987004f38b151
Original commit hash: e74226835d5e1d9a6562b177f4050546f0901119

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: 46f1c985aed35e191185829c341c1763fcfd4cc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.5

Tue Oct 18 15:30:08 2022 -0700
Original commit date: Tue Oct 18 15:30:08 2022 -0700
Original commit hash: d6059b64cebc06aa44fa99cc21a386126e99f6c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b8a82440361114c5b84e18cf73b6e0b57edfa96f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:37 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Change to check IsDdrIoDtHalo for MinAllowedNMode

[Feature Description]
To differentiate between M/P and S, we should use
IsDdrIoDtHalo instead of SkuType.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22015945818
Original commit date: Wed Oct 12 08:16:47 2022 +0800
Change-Id: Ic9ff62cd842b09f622682e2b854fe601ba7288d7
Original commit hash: db5f751efa4bf854a2157e106af423264a2cd851

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: dabc748dd40f51af4150b0b96095ce8b3ac92371 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.4

Tue Oct 18 15:25:48 2022 -0700
Original commit date: Tue Oct 18 15:25:48 2022 -0700
Original commit hash: 9aad21bccda055183c831281418fcf9d9c754342

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 51ad636dda66dfafa6756cef7fc7f7818c15e249 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:33 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Program RxDqsAcCap to 0 for Lpddr5

[Feature Description]
MRC fails at 90 Deg Cel and lower voltage corner cases at 5600 G4
Program RxDqsAcCap to 0 for Lpddr5 at all frequencies

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22015964273
Original commit date: Tue Oct 11 07:32:22 2022 -0700
Change-Id: I62022628ed6a7489439ce5451046755654180b4f
Original commit hash: 2748e5829785f4ad08f3a94ff6325c3f90abfb18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: cfd747336d3b420ed09e0ea0351fcf33dc93c4ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 18 22:23:09 2022 +0000
Original commit date: Tue Oct 18 22:23:09 2022 +0000
Original commit hash: 12ff1073cd9fa89e45eb512a64bd2b4052f26bf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eb569ed61dc6243997acceddd20a5a6ddcb4770e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:28 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MC tc_srexittp.tSR CR field is 1 bit too
small, breaks LPDDR5x SRX flow --> MRC WA

[Issue Description]
For LP5x 8400, the tSR field needs to be programmed to 64, but the max
value of the field is only 63 (6 bits). The WA is to set the tSR
field to 63 if a value of 64 is needed for 8400.

[Resolution]
When programming the tSR field, check to see if the value is 64, if it
is then set the value to 63.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
S, M, P

Hsd-es-id: 22015640381
Original commit date: Tue Sep 20 12:24:33 2022 -0700
Change-Id: Ia0078d3a0ed9d554957d3304ea087bad739e5735
Original commit hash: b0fd783b11a923d6be17e7b4c43a8c9bda767943

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c

================================================================================ 
Commit: f95ade2e49107d73ba52d90eef6272eda254f712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.2

Tue Oct 18 14:57:04 2022 -0700
Original commit date: Tue Oct 18 14:57:04 2022 -0700
Original commit hash: 5f7acb75f17c4df2055f0c8a644787a731e51263

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00e3ad554c6eb71df8895b4d1968e48ef8f1a90e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:23 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] PORT from ADL: 2DPC tuning for 2R-2R

[Feature Description]
- Increased initial DDR5 CMD Ron to 16 Ohm and DqRon to 20 Ohm; only
use those stronger values on 2DPC configs.
- Changed 2R-2R DQ RttWr from 120 to 240 and RttPark from 240 to 60:
{ 240,60,60,60,60 }
- Changed 2R-2R GroupB RttCa from 240 to 80 Ohm
- Changed 1R-1R GroupB RttCa from 60 to 40 Ohm
- Added a new interpreter command "codt" to override CCC ODT values
per DIMM - MiOverrideCccOdt

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, DDR5 2DPC

Hsd-es-id: 22015729256
Original commit date: Tue Sep 13 09:47:04 2022 -0700
Change-Id: I9a3561589cf6c47f6ab6544a2d2cd11076f140ad
Original commit hash: b29feb60435d82ccbfc20a97e8e5bb0a2ed40ecf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: 9349fa4379308571cd5cb8517311afbb59f6bf87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.1

Tue Oct 18 14:47:20 2022 -0700
Original commit date: Tue Oct 18 14:47:20 2022 -0700
Original commit hash: 9091b253925d74864ee2550f9e9535133d9dad05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2facab30dc127d7e9804b643390d9f7349f29dc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:18 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Lpddr5 ECT during low freq training CBT mode is
using wrong mode

[Issue Description]
According to the JEDEC spec, when setting the CBT mode, the CBT
mode that should be selected should match the FSP-WR fsp point.

[Resolution]
Since we always stay in FSP-WR = FSP1 doing training,
CBT mode should be set to FSP1.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015583414
Original commit date: Wed Aug 3 17:44:23 2022 -0700
Change-Id: I831156e157c39e71eb1df7cea5152aae748be3fb
Original commit hash: 8fef73784f35ebe236aad65f09a8d27f67e81048

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h

================================================================================ 
Commit: 2a6e9de3f99931c0e6d00bad54291943bd40bd76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.23.0

Original commit date: Tue Oct 18 13:15:50 2022 -0700
Change-Id: I12bf90a53b2db1f24d658909ad98b209fdf73bfb
Original commit hash: 7f0ae4ed50fb32721902dfac19afa837a407f3dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 89a00801a1335180c6ee120b3804a25f344e96d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:13 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2473_01""

This reverts commit a6cfff3cb99c737f5cca397999a80a096ab0f066.

Thu Nov 17 01:55:40 2022 +0530
Original commit date: Thu Nov 17 01:55:40 2022 +0530
Original commit hash: a680999b9a11a5e23e2850dbe49b0e61dda01516

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c85004a241a4090ec98ceb7515ae579c54dde1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:11 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2472_01"

This reverts commit 162c03423a5b3098f2c03d1389ecda61d3561b48.

Thu Nov 17 01:55:35 2022 +0530
Original commit date: Thu Nov 17 01:55:35 2022 +0530
Original commit hash: cbac4acab60c374bd103b873af7ab508f056a167

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0d3026275fcc9b4ce73911c9dab48e2ceb81fa4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:09 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Program branch Update BIOS ID"

This reverts commit 07e1fc993d91dfb5a7239a2b1e41059d4b3b093c.

Thu Nov 17 01:55:31 2022 +0530
Original commit date: Thu Nov 17 01:55:31 2022 +0530
Original commit hash: aad3c005b0d51722779fb345be9b77e170fa2561

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 90480eb85ac2661ae27bdc99a758078e8985fa06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:07 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_81"

This reverts commit 483d2d98f64e101094ce861c3ef4d6bba6a140fb.

Thu Nov 17 01:55:27 2022 +0530
Original commit date: Thu Nov 17 01:55:27 2022 +0530
Original commit hash: bbe7028cb08faaa38732479dfb56c754673782bb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b4f5b322d9f74ed575b2daae3908fbd5f8a49e15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2473_81

Hsd-es-id: N/A
Original commit date: Wed Nov 16 12:16:36 2022 -0800
Original commit hash: 483d2d98f64e101094ce861c3ef4d6bba6a140fb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1bf013382ad52b1263b9ce8f49d990e75f0772e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:02 2022 +0530 
-------------------------------------------------------------------------------- 
Program branch Update BIOS ID

[Feature Description]
Program branch Update BIOS ID 2473_00

Package/Module: BIOS ID

[Impacted Platform]
MTL

Hsd-es-id: NA
Original commit date: Thu Nov 17 01:28:22 2022 +0530
Change-Id: I473d02236a45f7dfe50e31666961fba1ad245b38
Original commit hash: 07e1fc993d91dfb5a7239a2b1e41059d4b3b093c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3555e40b1a9c904e3b3f92ac71ba3726726d454a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:37:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2472_01

Hsd-es-id: N/A
Original commit date: Wed Nov 16 11:34:01 2022 -0800
Original commit hash: 162c03423a5b3098f2c03d1389ecda61d3561b48

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a438549621775d92bd142d62f8ce81fa5caf2403 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:58 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2473_01"

This reverts commit 65e235bacb02d72a2b6185441d397b6e8299844c.

Original commit date: Thu Nov 17 00:46:32 2022 +0530
Change-Id: If0d61bbbdbca79d6ee0a307fa03f627a9b808eb5
Original commit hash: a6cfff3cb99c737f5cca397999a80a096ab0f066

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4f7ed2e6c732838d13f1c8923f13de679a90b963 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2473_01

Hsd-es-id: N/A
Original commit date: Wed Nov 16 06:20:04 2022 -0800
Original commit hash: 65e235bacb02d72a2b6185441d397b6e8299844c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: eb7ba1102ab26d9a34997da4c9464677cadf0668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS][PCIE] Set PDSP bit PCIEALC for TCSS PCIe root ports

[Issue Description]
PCIEALC register is not correcly programmed

[Resolution]
Use sideband interface to set PCIEALC

Package/Module: TCSS

[Impacted Platform]
MTL, LNL

Hsd-es-id: 14017956056
Original commit date: Mon Nov 14 16:38:11 2022 +0100
Change-Id: I5269d747c8b98f3163e1a3d674d6cb9cb5c5679c
Original commit hash: 2faa19c7aef27f1de52bd875db996d4aa97785a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 951fd99749dfd405e20823c7e260bbb7b2987fda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2473_00

Hsd-es-id: N/A
Original commit date: Wed Nov 16 04:20:56 2022 -0800
Original commit hash: e0be5acc1c5c25ae774c828a9d74e4f7cad2ef57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b01b7b04fb9e57dde129e2233eb8d7ee47d0f79e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:47 2022 +0530 
-------------------------------------------------------------------------------- 
EAH programming for power management

[Issue Description]
BIOS doesn't program EAH TSEA.TSMAA register as recommended which then
blocks S0ix entry.

[Resolution]
Added TSEA.TSMAA programming as recommended by IP.

Package/Module:
ClientOneSiliconPkg/IpBlock/Ieh/../PeiEahInitLib

[Impacted Platform]
MTP-S

Hsd-es-id: 18025180087
Original commit date: Mon Nov 7 13:28:39 2022 +0100
Original commit hash: 03768e905ae4a2d40e18a48e6a4352fe25de8fca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehRegs.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahInitLib/PeiEahInitLib.c

================================================================================ 
Commit: b5e38383d7bb13b5d049949619900b7a9c394c1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:44 2022 +0530 
-------------------------------------------------------------------------------- 
Fix code quality issues

[Issue Description]
Code quality issues

[Resolution]
Removed unused Variables

Package/Module: ClientOneSiliconPkg/PcieRp

[Impacted Platform]
LNLM

Hsd-es-id: 15012247640
Original commit date: Wed Nov 9 10:50:46 2022 +0530
Change-Id: Id4df624f4b326203717acfbad12728ccec45b070
Original commit hash: af53f8f53bc4afc6732063a9763b11e076b3b9e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 317df98058070f5f8aed257d257b8a7a67e81bd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:42 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Features/BluetoothPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012320667
Original commit date: Tue Nov 15 10:21:54 2022 +0530
Change-Id: I2bb384cfa26c3bf33b88947f6a9c545e994b8d8c
Original commit hash: 1b803ff0fa24ad131b8b506f7827838cf66af13d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/profile_mgr.c

================================================================================ 
Commit: 82a00ace9d1ef76dfc15c723c6ec2ab5e1e833e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:37 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MtlPch: Fix GPIO PM programming

[Issue Description]
Missing call to MtlPchGpioConfigurePm and missing register descriptors
from topology lib.

[Resolution]
Called the function and added descriptors.
Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16018659591
Original commit date: Fri Oct 28 19:15:00 2022 +0200
Original commit hash: 6037902293a96ad50bea418177ba4c853786936e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Register/MtlPchSGpioV2Regs.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioV2Topology.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c

================================================================================ 
Commit: 8eb45cb6697393e333b49757da4858a7c8b2ec69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:35 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS code update for VR spec update in WW46'22

[Feature Description]
BIOS code update for VR spec update in WW46'22

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15012249079
Original commit date: Tue Nov 15 10:44:05 2022 +0800
Change-Id: Icaeb50802de97aa6367ba67b7b5c2c4f98bee394
Original commit hash: 97bba9927ad4017ce5e65ac7ccf78542354d2f5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h

================================================================================ 
Commit: dea62bf9904a8f2e02ce154672b27ff82d389bd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:31 2022 +0530 
-------------------------------------------------------------------------------- 
When HDA Link Frequency is set to 6MHz, Intel SST BUS Yellow Bang

[Issue Description]
When HDA Link Frequency is set to 6MHz, Intel SST BUS Yellow Bang

[Resolution]
Align the HDA BLCK switching routine to the one described in the BWG.
Change the default InputPayload value for 24MHz to the correct one.
Change data types to avoid integer range overflow.

Package/Module:
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
MTL, LNL

Hsd-es-id: 14017932331
Original commit date: Wed Nov 9 06:50:40 2022 -0800
Change-Id: Ib912ed3df529c5371ec26148994b6be1281be79e
Original commit hash: 6f60daa9f8123cf08f39d70ade76acba4d4155db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 0330353ceac9cb3b8f147dfb8cbac0ddd931b5cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:22 2022 +0530 
-------------------------------------------------------------------------------- 
Fixed FspWrapper SMBIOS firmware version information

[Issue Description]
FspWrapper get wrong data offset form Fspinfo guid hob.

[Resolution]
Using GET_GUID_HOB_DATA to get correct data offset.

Package/Module:MeteorLakePlatSamplePkg/FspWrapper

[Impacted Platform]
ALL.

Hsd-es-id: 15012311110
Original commit date: Mon Nov 14 10:01:19 2022 +0800
Change-Id: Ie96b49080ba211284aef3ceef5fb449c8ba378f5
Original commit hash: 335a645bce5fb66c38ae1fa0aaba0f3d38ba4037

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c

================================================================================ 
Commit: 9765601a9501ebe96371f46f4ec2f80163601922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:20 2022 +0530 
-------------------------------------------------------------------------------- 
Overclocking: Sync up Overclocking features from Alderlake.
1. Add SA PLL frequency configuration item
2 Add TSC Fixup disable menu

[Feature Description]
Support SA PLL frequency and TSC Fixup control

Package/Module:
ClientOneSiliconPkg
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 1509196680, 22013179301
Original commit date: Wed Nov 9 16:16:20 2022 +0800
Change-Id: Ie5386060b85778145105c214de3797e2642af10a
Original commit hash: 0e96c160aed1cc97182528c19043b8867a2b13a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: b8fb049b8eea38fe885d05fefaeec16fd57f5534 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:17 2022 +0530 
-------------------------------------------------------------------------------- 
P2SB BWG Mismatch sbregposted6

[Issue Description]
Wrong value programmed for P2SB sbregposted6.

[Resolution]
GPCOM4 and GPCOM5 are not applicable for soc-s

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15012335688
Original commit date: Tue Nov 15 22:35:27 2022 -0800
Change-Id: I2c247d42c8e860625685b6767c3ce8ca2c53e786
Original commit hash: 66d3bde24c67d0b0ac79777585dd243078c89abb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c

================================================================================ 
Commit: cceca1789260064848b0856281d90f373f441b2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:15 2022 +0530 
-------------------------------------------------------------------------------- 
Addressed code quality issues 2467

[Issue Description]
MtlPchDci.c : Pointer 'PchConfig' checked for NULL at line 107 will
be dereferenced at line 111.

PlatformVoltageControlLib.c : 'Status' might be used uninitialized.

PciResources.c : 'Child' might be used uninitialized.
Pointer 'FirstResource' returned 'BridgeGetFirstResourceNode' at line 255
may be NULL and may be dereferenced at line 266.
Also there is one similar error on line 285.

OneClickRecovery.c : Pointer
'AppendDevicePathNode(NewDevicePath(EFI_DEVICE_PATH_PROTOCOL* )NullUriPath)'
returned from call to function 'AppendDevicePathNode' at line
534 may be NULL and will be dereferenced at line 534.

Pointer 'AsfHttpProxy' & 'mOcrProxyInfo' returned 'AllocateZeroPool'
may be NULL.

MtlPchDmiInit.c : 'PchConfig' might be used uninitialized.

PchDmiExtLib.c : Null pointer 'PchConfig' that comes from
line 141 may be dereferenced at line 163.

StorageErase.c : 'TmpDev' might be used uninitialized in
EraseAndVerifySpecificDevice.

[Resolution]
Added NULL check to all the variables causing issue.

Package/Module: ClientOneSilicionPkg, EC, MeteorLake.

[Impacted Platform]
ALL

Hsd-es-id: 22015617723
Original commit date: Tue Nov 15 11:28:51 2022 +0530
Change-Id: I73b61312605efbead1ccb35901678266486e6f61
Original commit hash: 5fd1970f08e2d7de6ca23bb97499c99590d9e672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDci.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
MeteorLakeBoardPkg/Library/PlatformVoltageControlLib/PlatformVoltageControlLib.c
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c

================================================================================ 
Commit: de350308a30837fae1db250eed7daf77ce38468a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL_S][PCH PO][PM]: BIOS is not handling the BUFFEN_H registers in CLKD
and CLKE methods which will prevent SRC CLK 7 to 13 to be handled
dynamically (Will block S0ix)

[Issue Description]
Src clock for PCH RPs is not shutting down and blocking S0ix

[Resolution]
Updated the ASL code to disable/enable the correct clocks for PCH RPs.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16018778570
Original commit date: Thu Nov 10 12:02:46 2022 -0800
Change-Id: Iacc9d73bee0a80539c03a6ee0b05f9096354bedd
Original commit hash: b9ae7d3b1b03e1536bb2cd896ecd064cdeec7a75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/IsClkMtlPch.asl

================================================================================ 
Commit: f08818c6935beacf148202c0f8491352162ee4fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Increase FSPM FV size to fix MTLS External FSP API GCC11 build

[Issue Description]
External GCC11 Release build fails due to insufficent FSP-M FV Size

[Resolution]
Increase FSP-M FV Size by 2 block in MeteorLakeFspPkg

Package/Module: MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018835943
Original commit date: Wed Nov 16 12:25:57 2022 +0530
Change-Id: I4189629255000212e51b1179b34617661413e7eb
Original commit hash: 26fb34f1ee74491d46054c86fab90d4f5dd25602

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcm.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: a6430ab9352321c2da57dbfa189b8c2809a3e6b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:07 2022 +0530 
-------------------------------------------------------------------------------- 
[C1S] Clean up tags

[Feature Description]
This RCR is for cleaning tags for MTL source code.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 16018523112
Original commit date: Thu Oct 13 16:14:27 2022 +0800
Change-Id: Iae318341027a1cc7e6d27316431d266e790a1ab2
Original commit hash: 9d5aa1eacb016759207af5d51a5f03cf3be0e7da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchInfoLib/PchInfoLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c

================================================================================ 
Commit: 517ecdf72520c4f5989dbbb420958fae7cd3e91c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:36:02 2022 +0530 
-------------------------------------------------------------------------------- 
Tune the code of BiosGuardConfigPrint

[Issue Description]
BiosGuardConfigPrint() will ASSERT in a Bios Guard disabled system.

[Resolution]
Check the PcdBiosGuardEnable before call BiosGuardConfigPrint().

Package/Module:
ClientOneSiliconPkg/IpBlock/BiosGuard/
ClientOneSiliconPkg/Product/MeteorLake/SiInit/

[Impacted Platform]
ALL

Hsd-es-id: 15012314502
Original commit date: Fri Nov 11 23:20:28 2022 +0800
Change-Id: Iedc9d08c91b7ad0d5143bc2470725dd42c2537ba
Original commit hash: 776b17b23661b6c7afaabd22666d1e3f45aaa8b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 9101e336bd5b045697de2099cb382b1a9832f7f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:35:52 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] Test case for CnvUefiConfigVariableVer2

[Feature Description]
Add test cases for the functions in CnvUefiConfigVariableVer2:
InstallWpfc, InstallWstd, InstallWlanOemPnvm, InstallWlanGeneralCfg

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011299160
Original commit date: Wed Nov 16 09:19:13 2022 +0800
Change-Id: Ie6617788213d00ca91443e4f7d2fa57ed69ab673
Original commit hash: fa4c64f323e08a7a7ed7cbad8ff7b4371cd64118

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariables2Host.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallSplc/TestCaseInstallSplcVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWlanGeneralCfg/TestCaseInstallWlanGeneralCfg.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWlanGeneralCfg/TestCaseInstallWlanGeneralCfg.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWlanOemPnvm/TestCaseInstallWlanOemPnvm.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWlanOemPnvm/TestCaseInstallWlanOemPnvm.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWpfc/TestCaseInstallWpfcVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWpfc/TestCaseInstallWpfcVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWstd/TestCaseInstallWstdVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWstd/TestCaseInstallWstdVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMainVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMainVer2.h

================================================================================ 
Commit: 099b01ed8e5d3b89094a7a7138b17c23883547ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:35:49 2022 +0530 
-------------------------------------------------------------------------------- 
New mock in UnitTestInstallCnvUefiVariablesVer2

[Feature Description]
Due to new function in the InstallCnvUefiVariables(),
Must add new mock in the UnitTestInstallCnvUefiVariablesVer2

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011299160
Original commit date: Fri Nov 11 16:34:18 2022 +0800
Change-Id: Ifeb514d5eff6571c382be29b8eaa8ab203056f98
Original commit hash: 586c748a83314f84040169f6da17719a8f245f3f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallBbfb/TestCaseInstallBbfb.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallBtPpag/TestCaseInstallBtPpag.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallCnvUefiVariables/TestCaseInstallCnvUefiVariables.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWcsc/TestCaseInstallWcsc.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallCnvUefiVariables/TestCaseInstallCnvUefiVariablesVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallSplc/TestCaseInstallSplcVer2.c

================================================================================ 
Commit: 6dfd7af066df784702460f0022e4d9fbe7dba18d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:35:45 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS failed to get first 4 bytes of crashlog record

[Issue Description]
BIOS didn't read crashlog record from the beginning of crashlog record

[Resolution]
bit 0-3 of pci bar base offset shall be mask
while getting the base address of MMIO

Package/Module:
MeteorLakePlatSamplePkg/CrashLog

[Impacted Platform]
MTL

Hsd-es-id: 16018560008, 22016174008
Original commit date: Tue Nov 15 16:28:20 2022 +0800
Change-Id: I4c51ef2bb26d6797d47123d60295acab074bb866
Original commit hash: eb6aa2d0adf84398ad1db1d8f4173438451157c5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/IoeCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c

================================================================================ 
Commit: 646bc3727906430bf4fcb2dd95347e2cb4dbbac6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:35:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2472_01

Hsd-es-id: N/A
Original commit date: Tue Nov 15 20:35:22 2022 -0800
Original commit hash: 6d02353c0cc6c2255ec62f5fc65670f9cf805747

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 91ee0b1d26ff2c0b830ce17ade02b2d0e7ce29cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:35:39 2022 +0530 
-------------------------------------------------------------------------------- 
Provide API for terminal over DCI feature driver

[Feature Description]
Provide API to return DCI mailbox address and to check
DCI connection for terminal over DCI feature driver use

Package/Module:
ClientOneSiliconPkg\Fru\LnlSoc

[Impacted Platform]
LNL

Hsd-es-id: 16018793357
Original commit date: Tue Nov 15 17:17:21 2022 +0800
Change-Id: Iac7722dd6759168fc9f313c305dc293c16ad968e
Original commit hash: 9b80b16084185838064e2fbd370bb23e45158add

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Dci/DciConfig.h
ClientOneSiliconPkg/Include/Library/BaseDciInfoLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Register/DciRegs.h

================================================================================ 
Commit: fdc580df6f73f5bf9cce1bfcb519770f8ffca4dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:35:33 2022 +0530 
-------------------------------------------------------------------------------- 
[MTP-S] PCIe Bios changes request for Presets Gen3/Gen4

[Feature Description]
Change NoOfPresetOrCoeff Value for gen3 and gen4

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14017877360
Original commit date: Fri Nov 4 01:22:14 2022 +0530
Change-Id: I525ea7f44f8d5f51fdadb8f603fe016cce87aebf
Original commit hash: 214c9fc15d0fa2b38326a1a3e9b11145b63050eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c

================================================================================ 
Commit: 5dd12f0f5f01d0b15dc9a1fd3cdc82b396a8a048 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:35:07 2022 +0530 
-------------------------------------------------------------------------------- 
MTL and LNL ITbt cleanup of restriction tags on asl files

[Feature Description]
Removing TCSS restriction tags in order to allow code to be shared
with customers and allow codewhich is out of date/unused to be either
removed or moved.

Package/Module: ClientOneSiliconPkg, LunarLakeBoardPkg,
MeteorLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 15012157109
Original commit date: Mon Nov 7 14:49:27 2022 -0800
Change-Id: Ie3fe988a215eb255e93475024ed2978ed7a59e06
Original commit hash: 2fd9b5f970ba4e48dd66d7b1fb1e60182364522b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXdci.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 22ca5e3e71be5ae09dd239f0a5780faec286464f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:34:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2472_00

Hsd-es-id: N/A
Original commit date: Tue Nov 15 09:36:51 2022 -0800
Original commit hash: 5f03b8a5f7a141d57af8820119416f3d5e81377e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a48e03957073707ce99b957a8f230f9663389bd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:34:54 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Intel\SimulationPkg

[Impacted Platform]
LNL

Hsd-es-id: 15012253832
Original commit date: Wed Nov 9 16:44:49 2022 +0530
Change-Id: I1f324f29db96c1c469b548ac28fddaf1ed2502df
Original commit hash: 15179586c8574a275985ba4c9a3af552c985deef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c

================================================================================ 
Commit: 5d0692cc274451fe38c0ab14113e9c0a9063de96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:34:46 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "MTL M\P PSF powergating in C3 and deeper states."

[Feature Description]
Revert Bios to program the IOE PMC register to allow IOE PSF
power gating only in C3 and deeper states.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
M, P.

Hsd-es-id: 16018780136
Original commit date: Fri Nov 11 12:18:58 2022 +0530
Change-Id: Iaee89e4c6321aa5a3157fcc1962b4f6984bd33af
Original commit hash: 75a88ec033d3b8b023132a17e072af5a8f0dc297

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 2e49ddbfa17861ee43a3cc31a96cea5a01928556 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:34:44 2022 +0530 
-------------------------------------------------------------------------------- 
DMI3 - requires IORE bit to be set early.

[Feature Description]
WHILE BOOTING, BIOS shall set IORE bit,
in SEC phase before configuring RCRB.
This bit will need to be set as early as possible in SEC.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 14017939232
Original commit date: Tue Nov 15 14:28:13 2022 +0100
Change-Id: I2bddeca7a674afb3945ac6861e42e7813d9a3af2
Original commit hash: 5c8602f2a7a3ec297d9ac218c1026c90a9b136c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c

================================================================================ 
Commit: 729afb391c01b9550c8f255df325bb02d11e43ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:34:40 2022 +0530 
-------------------------------------------------------------------------------- 
Unable to enumerate PCH PCIe devices.

[Issue Description]
Flow inherited from previous projects were disabling unused PCIe ports
before programming Function Swap, using byte access. This caused lock
on write once register.

[Resolution]
Moving of Function Disabling of unused ports to after Function Swap
for PCH PCIe Ports only. SOC PCIe Ports still use the same flow.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18024748211
Original commit date: Tue Oct 18 10:17:49 2022 +0200
Change-Id: I73da3d0f50b806cd1a5b69f0ed90906fba362ca7
Original commit hash: 6343830aa2292af6dda7d039e79f1368b258518c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c028fec7fb3a1e4f5d4f9c1bcfc57e5a0476368a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:34:35 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 15012218394
Original commit date: Wed Nov 2 11:49:39 2022 +0530
Change-Id: I124b673d5b80f4aa76976e054afe80fb10ff598b
Original commit hash: 379086739eb5a1bf7205493fd8e417a6d9203a3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: b71b66c4f98c1df327fe904b570fc1d3a19bb843 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:34:24 2022 +0530 
-------------------------------------------------------------------------------- 
Adding MRRS setting to enable pre-allocation
without splitting upstream non-posted.

[Feature Description]
In order to support completion pre-allocation without splitting
all types of upstream non-posted memory transactions,
MRRS as being able to limit upstream request size, should be set.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18025267099
Original commit date: Tue Oct 18 10:01:38 2022 +0200
Change-Id: Id99d3ab3a8458b07f36752d71e01cf09b2cf7a5a
Original commit hash: b92bb695262e15919d58f5fd2ffd9d99f742327b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: a23ddc4bf1fd3f7b0ee8a74ad04336a64e187c7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:33:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P682 B0][VTD][IOMMU] VT-d fault on default IOMMU engine - Abort DMA

[Issue Description]
BIOS ASSERT and MCA faults are happening.

[Resolution]
This change will allow system to boot until the root cause is found.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P682 B0

Hsd-es-id: 22016165747
Original commit date: Thu Nov 10 21:40:22 2022 -0800
Change-Id: I0dd8d04c085fa5410474741123af183ba1c9127e
Original commit hash: b1bccf074542b2c40a45ac80d6d11b2566b169bb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: adb44649a654f94b3b7cc18bdf0f261a4bea0905 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:33:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2471_01

Hsd-es-id: N/A
Original commit date: Mon Nov 14 20:35:37 2022 -0800
Original commit hash: 1cab83f90556e3844557a19ca2c7778e10bff0a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b9705080a35de7be856013fc0644cbe6ea76b274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:33:47 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformErase: fix the UI issue for G3.

[Issue Description]
When G3, there is no prompt

[Resolution]
Miss the UI init, result the output string can't be show
Rename the Erase Result structure to Erase Info

Package/Module: MeteorLakePlatSamplePkg/PlatformErase

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22016038820, 15012299776
Original commit date: Thu Nov 10 16:30:46 2022 +0800
Change-Id: I3aa94262659a0b74b37e06bee16113fdbf86d97a
Original commit hash: ad699e535eff7e4402d55d1c00557f742312e205

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/Include/Protocol/NvmeEraseBlock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/NvmeEraseDxe.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/NvmeEraseDxe.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetNvmeEraseResult/GetNvmeEraseResultMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetNvmeEraseResult/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseBlocks/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/UpdateResult/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/Include/Protocol/SataEraseBlock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.c
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetSataEraseResult/GetSataEraseResultMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetSataEraseResult/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/UpdateResult/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/UfsFeaturePkg/Include/Protocol/UfsEraseBlock.h
Features/Storage/UfsFeaturePkg/UfsEraseDxe/UfsEraseDxe.c
Features/Storage/UfsFeaturePkg/UfsEraseDxe/UfsEraseDxe.h
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/EraseHelperLib/EraseHelperLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Verification.c

================================================================================ 
Commit: 8bc57cb328244695aee125b462e8b58e49c695e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:33:31 2022 +0530 
-------------------------------------------------------------------------------- 
Change to EFI_NOT_FOUND when NVMe and ATA are not detected

[Issue Description]
The original code will set success when NVME and ATA are not detected.

[Resolution]
Set return EFI_NOT_FOUND when NVME and ATA are not detected.

Package/Module:
MeteorLakePlatSamplePkg\Features\PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 15012240889
Original commit date: Tue Nov 8 16:40:49 2022 +0800
Change-Id: I49de217bab29be031ecb0cdfa1f22d7764e9256e
Original commit hash: 0d8163b99083f7c42fdc130ebe15c30af851e5f7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/DeviceHandler.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Documentation.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Verification.c

================================================================================ 
Commit: abd4d9e98c05874a2d7e4960d75a6ea120428d44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:33:25 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-s][A0]:SRCCLK for DMI needs to be set by BIOS

[Issue Description]
SRCCLK for DMI needs to be set by Bios

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
S

[Resolution]
making clk0 free-running

Hsd-es-id: 16018781952
Original commit date: Thu Nov 10 13:56:55 2022 -0800
Change-Id: Icaa91354b734a0e4532dfdf4de16132a8d1d91cd
Original commit hash: f98f3259d5de1ce41c557c669de1de363b6bffd8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: cb5a2adf915f1b242d72607222f051500295d4c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:33:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Remove reference of non-existing setup option

[Issue Description]
Processor Thermal Device was removed from
BIOS set up menu but the reference to the string
was still present in the uni file.

[Resolution]
1. Removed the string from the uni

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018284302
Original commit date: Thu Nov 10 14:19:11 2022 -0800
Change-Id: I3383f277aa62aba929060a06cedaf806e80a81e3
Original commit hash: 306d7b241b87af10b9d8cdf8f57967abaf6e4443

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 655808f26634cf09578da92bc45bc6933df7c69d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:32:58 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Intel\Features\BluetoothPkg

[Impacted Platform]
LNL

Hsd-es-id: 15012292533
Original commit date: Wed Nov 9 15:56:47 2022 +0530
Change-Id: I043a84b398942b5b92ee39d723383866f4e11d68
Original commit hash: 61e99d0d500c4d06681d1e1150aca46a61dff990

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c

================================================================================ 
Commit: 6c5f4c72bf97ba97cdac788623a4a64c007b40f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:32:54 2022 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] Add IsGroupValid() method to GpioV2Services

[Issue Description]
GPIOv2 will assert during GPE mapping with correct group
defines due to improper usage of IsPadValid() method

[Resolution]
- Add IsGroupValid() method to GpioV2Services and use it
in cases where only GPIOV2_PAD_GROUP is to be validated
- Added missing GPIOV2_SIGNAL_PCIE_CLKREQ () definitions
topology and signal gpiov2 structs for LNL

Package/Module:
GPIOV2

[Impacted Platform]
ALL

Hsd-es-id: 18024880862
Original commit date: Fri Nov 4 14:10:34 2022 +0100
Change-Id: I8b4e3a745a3976368d42c054a4f0563f4bff64bb
Original commit hash: 71f4a08bd315bb5d89e80a2e1531f4e290be635e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 67da997cacc519f5b80eb759a36a18133e4eaf11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:32:49 2022 +0530 
-------------------------------------------------------------------------------- 
LPSS is not power gating due to lack of PG config programming

[Issue Description]
LPSS devices are not power gatted and clock gatted on MTL-S.

[Resolution]
Program power and clock gatting for lpss devices.

Package/Module:
C1S

[Impacted Platform]
MTL

Hsd-es-id: 15012226307
Original commit date: Mon Nov 14 17:50:30 2022 +0530
Change-Id: Iab79bdf53c26b1ff7572d26587f95faba1256e24
Original commit hash: af0b4a87e89b7cd32dfd579e6f579de20d0cbd0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c

================================================================================ 
Commit: 49aa13117b9bb4f8d3e30957cc693699df945f81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:32:45 2022 +0530 
-------------------------------------------------------------------------------- 
ThETA Ibatt-rms Control BIOS Implementation.

[Feature Description]
ThETA Ibatt-rms Control BIOS Implementation.
It controls Psys and AC/DC power mode using PCU registers.

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
LNL-M.

Hsd-es-id: 16018302825
Original commit date: Fri Oct 28 17:51:01 2022 +0530
Change-Id: I77ea57ca74c6ae6060ccfe85f6eaa57bb6e8bc59
Original commit hash: c5f3d320d3e9ff22d3302175d5fdde168735c361

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerDeliveryConfig.h
ClientOneSiliconPkg/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c

================================================================================ 
Commit: 16088d10f9d15281b74c1202c1667d23145b0062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:32:27 2022 +0530 
-------------------------------------------------------------------------------- 
Display support: MTL S with UDIMM DDR5 RVP board

[Feature Description]
Display Configuration for MTLS UDIMM 1DPC
Default : EDP + TCP + TCP + HDMI + DP
Default : EDP + TCP + TCP + DP + DP

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 22015251875
Original commit date: Sun Nov 6 18:16:11 2022 +0530
Change-Id: I651826f57a473540df2f4aeb885762d96e901264
Original commit hash: a78266492377464eeebae0bd57228e8afd5fb527

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc

================================================================================ 
Commit: c1076e1efebb24c1916a2c8c005e8f4ab672011a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:32:20 2022 +0530 
-------------------------------------------------------------------------------- 
NCU deprecated VF_BAR1 decode Fixed in H/W

[Feature Description]
NCU deprecated VF_BAR1 decode Fixed in H/W

Package/Module: NOC

[Impacted Platform]
ALL

Hsd-es-id: 16018757064
Original commit date: Wed Nov 9 22:39:14 2022 +0530
Change-Id: I2711ec9f28d159fb64c420713f1c04ee63b6e93b
Original commit hash: 66d274f7cda65c2a8aa66a7c2c82dd3781312c2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Noc/IncludePrivate/Library/PeiCmiInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.inf
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 8b29fd2d4e2ccbf7f7d9b6ac60ef4b14b62e4e47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:32:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2471_00

Hsd-es-id: N/A
Original commit date: Mon Nov 14 00:42:24 2022 -0800
Original commit hash: 0e7a509029b2c00df8a36b878d4f9d6daebf2700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6fce10242f111d832e5c6bbb1fb8874a13bc6f55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:32:08 2022 +0530 
-------------------------------------------------------------------------------- 
ACPI BIOS ERROR BSOD observed while booting

[Issue Description]
ACPI BIOS ERROR BSOD observed while booting

[Resolution]
CNVi ACPI is causing ACPI BIOS ERROR BSOD.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16018778570
Original commit date: Sun Nov 13 22:32:43 2022 -0800
Change-Id: I143d1c0cec8f2b6c8097cd700db2d16236f1c90b
Original commit hash: e363b5d81cdcd2bbd4dd7bc0171180f337c6e641

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl

================================================================================ 
Commit: 920b6aef8b10d4e6c7cf2634c2157b0b86669eb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:32:06 2022 +0530 
-------------------------------------------------------------------------------- 
Build error when PcdSourceDebugEnable set true

[Issue Description]
PeiMeLib.inf folder path is not correct.

[Resolution]
The PeiMeLib.inf is added for PEI reset system library,
which is not required now.

Package/Module:
BoardPkg/BoardPkg.dsc

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012319834
Original commit date: Mon Nov 14 12:26:17 2022 +0800
Change-Id: I4c04eb4b2949de2c75f3cefd574332b1cfa5ed52
Original commit hash: f98f227152b863cf10fe2ce93e113b90308f63ab

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 67ac9c3eb448014314aa7fdd8c7485f0e42dbb71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:32:03 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][IMAGE]: Support camera GPIO function "Handshake_En" on MTL

[Feature Description]
Adding Camera GPIO setup item "Handshake_En".

Package/Module:
MeteorLakeBoardPkg,MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018733951
Original commit date: Thu Nov 10 16:09:38 2022 +0800
Change-Id: I83e5d56e5d0f3b34e3c05b3367409cf5c359d2db
Original commit hash: badad41a82778c3ee3ce82eb9a1c3a2be8dbc450

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 0e5152c78a728b38c7812cd50df47d2982df96d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:32:00 2022 +0530 
-------------------------------------------------------------------------------- 
Reserved 256MB Low Mmio for MTLS

[Issue Description]
Reserved 256MB Low Mmio for MTLS and adjust other low mmios

[Resolution]
Reserved 256MB Low Mmio for MTLS

Package/Module: MemoryMap

[Impacted Platform]
ALL

Hsd-es-id: 16018655689
Original commit date: Mon Nov 7 21:42:22 2022 +0530
Change-Id: Icb89ffd0a7ab8c05c8bf35bc49bf68422787ad6c
Original commit hash: a7bb3723c0d90774fd9dee49d11ae9023c481130

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 3eb4f8063f53d0f5a53dbb30e734a45b4786f284 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:57 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Features/Storage

[Impacted Platform]
ALL

Hsd-es-id: 15012292618
Original commit date: Fri Nov 11 09:36:43 2022 +0530
Change-Id: I61f05a4142b9c13641270c9b0dc271e565e75647
Original commit hash: 05c7dd4c13ce9026ceebe884f331199753f3e609

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.c

================================================================================ 
Commit: ddec47de6091737836268ae167fc0e6940e11bcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:55 2022 +0530 
-------------------------------------------------------------------------------- 
Fixing the potential error in static code analysis result

[Issue Description]
Error in static code analysis result

[Resolution]
Initializing the Data32 variable.

Package/Module:
PCIe

[Impacted Platform]
LNL

Hsd-es-id: 15012290442
Original commit date: Wed Nov 9 10:54:42 2022 +0530
Change-Id: I2650261730811ad753d143402b30d5bc2a3cb2db
Original commit hash: c157134a845ce230c8d86890ca3e87b5272e00ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 2667f4b6fc0d4d91ca7768e4fd8eefb439ed3c11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:53 2022 +0530 
-------------------------------------------------------------------------------- 
MTP-S A0 Missing Bios setting LPSS

[Issue Description]
Missing Bios setting for LPSS.

[Resolution]
Added missing Bios setting for LPSS.

Package/Module: MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL-S

Hsd-es-id: 16018800074
Original commit date: Sat Nov 12 12:03:03 2022 +0530
Change-Id: I977b886ed16ac342a5185d624cbed10510beb770
Original commit hash: fec0c597df05e6967307a7d346f54ddfb13255bc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: c7fc48fd20a16fe5268b63c992559039dde9e725 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2467_00

Hsd-es-id: N/A
Original commit date: Sun Nov 13 20:35:14 2022 -0800
Original commit hash: 3d6a68320a6d18596acf6575eb1d09338101fa4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1e260fface7fc2f2dbcde725eb30e6398853f8b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:43 2022 +0530 
-------------------------------------------------------------------------------- 
Code improvements to PreSiliconEnvDetectLib

[Issue Description]
Some functions have a hardcoded return value for emulation system.

[Resolution]
Improve the implementation for these functions.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012239422
Original commit date: Tue Nov 8 14:53:11 2022 +0800
Change-Id: Ic3a53b535a3243149f2f7053a067155c85b19294
Original commit hash: 7633cebbba53c5262702c971d43c401491723bd4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/BasePreSiliconEnvDetectLib/BasePreSiliconEnvDetectLib.c

================================================================================ 
Commit: 7734e5be054d392d99bae52f681d27c8ee049383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:39 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] FfuFlashingFeaturePkg: Add unit test for BootFailTriggerDnx

[Feature Description]
1. TestCase:
Check the returned status of FfuFlashingEntry.
Check if StartImage is called.
2. Mock Service:
MockRuntimeServiceGetVariable, MockSystemTableConOutClearScreen
MockSystemTableConOutEnableCursor, MockSystemTableConOutOutputString
MockBootServiceLocateHandleBuffer, MockBootServiceHandleProtocol
MockBootServiceLoadImage, MockBootServiceStartImage
MockFwVol2ReadSection.

Package/Module: FfuFlashingFeaturePkg/FfuFlashingDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299250, 15011299251.
Original commit date: Wed Nov 9 17:07:33 2022 +0800
Change-Id: Ibef47fec387eced2a16c11166338258a1fb722ea
Original commit hash: c5e12655f7789fce6a20ef053b7891db4314ffad

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/CleanUp/BootFailTriggerDnx/CleanUpBootFailTriggerDnx.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/CleanUp/BootFailTriggerDnx/CleanUpBootFailTriggerDnx.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/FfuFlashingDxeHost.inf
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PreRequisite/BootFailTriggerDnx/PreBootFailTriggerDnx.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PreRequisite/BootFailTriggerDnx/PreBootFailTriggerDnx.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/Library/UefiBootManagerLibMock/BmLoadOptionMock.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/Library/UefiBootManagerLibMock/UefiBootManagerLibMock.inf
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/PrivateMock.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/BootFailTriggerDnx/TestCaseBootFailTriggerDnx.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/BootFailTriggerDnx/TestCaseBootFailTriggerDnx.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.h
Features/Storage/FfuFlashingFeaturePkg/Test/FfuFlashingFeaturePkgHostTest.dsc

================================================================================ 
Commit: 5425cf714de374a6d2f8b60d9d58f5b011d83d9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:36 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] FfuFlashingFeaturePkg: unit test for DnxReadyToBootFunction

[Feature Description]
1. TestCase:
Check if StartImage is called.
2. Mock Service:
MockBootServiceLocateHandleBuffer, MockBootServiceHandleProtocol
MockBootServiceLoadImage, MockBootServiceStartImage
MockIsFfuTriggered, MockSystemTableConOutClearScreen
MockSystemTableConOutEnableCursor, MockSystemTableConOutOutputString
MockFwVol2ReadSection.

Package/Module: FfuFlashingFeaturePkg/FfuFlashingDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299250, 15011299251.
Original commit date: Fri Nov 4 15:59:24 2022 +0800
Change-Id: Ic715df5b804de9d2420460117ced3b88b81c032e
Original commit hash: bc1d4e8f0e5857a6486a2d864efd9264880af334

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/CleanUp/DnxReadyToBootFunction/CleanUpDnxReadyToBootFunction.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/CleanUp/DnxReadyToBootFunction/CleanUpDnxReadyToBootFunction.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/FfuFlashingDxeHost.inf
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PreRequisite/DnxReadyToBootFunction/PreDnxReadyToBootFunction.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PreRequisite/DnxReadyToBootFunction/PreDnxReadyToBootFunction.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/PrivateMock.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/DnxReadyToBootFunction/TestCaseDnxReadyToBootFunction.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/DnxReadyToBootFunction/TestCaseDnxReadyToBootFunction.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: d1eed3fe68db96ab9beadcb19fe343ac694e196a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:34 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] FfuFlashingFeaturePkg: Add unit test for LaunchFfuApplication

[Feature Description]
1. TestCase:
Check if StartImage is called.
2. Mock Service:
MockBootServiceLocateHandleBuffer, MockBootServiceHandleProtocol
MockBootServiceLoadImage, MockBootServiceStartImage
MockFwVol2ReadSection.

Package/Module: FfuFlashingFeaturePkg/FfuFlashingDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299250, 15011299251.
Original commit date: Fri Nov 4 15:51:31 2022 +0800
Change-Id: Ic725e41bdb3eea204e2a06a39be48680a870e86a
Original commit hash: acb6e0fa353c432c24d20817cd6ea82aee1d08d7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/CleanUp/LaunchFfuApplication/CleanUpLaunchFfuApplication.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/CleanUp/LaunchFfuApplication/CleanUpLaunchFfuApplication.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/FfuFlashingDxeHost.inf
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PreRequisite/LaunchFfuApplication/PreLaunchFfuApplication.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PreRequisite/LaunchFfuApplication/PreLaunchFfuApplication.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/PrivateMock.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/LaunchFfuApplication/TestCaseLaunchFfuApplication.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/LaunchFfuApplication/TestCaseLaunchFfuApplication.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: dcbcdeaba7e022208ce12e326bb7a3eeb9d1d858 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:32 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] FfuFlashingFeaturePkg: unit test UnregisterBootFailTriggerDnx

[Feature Description]
1. TestCase:
Check if BootFailTriggerDnx is Unregistered.

2. Mock Service:
MockRscHandlerUnregister.

Package/Module: FfuFlashingFeaturePkg/FfuFlashingDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299250, 15011299251.
Original commit date: Fri Nov 4 15:44:59 2022 +0800
Change-Id: Iffc0ad4ec1a85b88a53b9de823eaf06e2fefe3e7
Original commit hash: 19a2868c3aa479aafa04889ef532ef1466d34d27

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/CleanUp/UnregisterBootFailTriggerDnx/CleanUpUnregisterBootFailTriggerDnx.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/CleanUp/UnregisterBootFailTriggerDnx/CleanUpUnregisterBootFailTriggerDnx.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/FfuFlashingDxeHost.inf
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PreRequisite/UnregisterBootFailTriggerDnx/PreUnregisterBootFailTriggerDnx.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PreRequisite/UnregisterBootFailTriggerDnx/PreUnregisterBootFailTriggerDnx.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/PrivateMock.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/UnregisterBootFailTriggerDnx/TestCaseUnregisterBootFailTriggerDnx.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/UnregisterBootFailTriggerDnx/TestCaseUnregisterBootFailTriggerDnx.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: ad476bee5e6458cec53104e7fdb0e19ae6fe3fc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:30 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] FfuFlashingFeaturePkg: Add unit test for FfuFlashingEntry

[Feature Description]
1. TestCase:
Check the returned status of FfuFlashingEntry.
2. Mock Service:
MockBootServiceLocateProtocol, MockBootServiceCreateEventEx
MockRscHandlerRegister.

Package/Module: FfuFlashingFeaturePkg/FfuFlashingDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299250, 15011299251.
Original commit date: Fri Nov 4 15:34:10 2022 +0800
Change-Id: If9b20537cc33b00b23d63af48bf43472b59d2919
Original commit hash: d61a07c112e3085d9704361e77059252a54362d0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/CleanUp/FfuFlashingEntry/CleanUpFfuFlashingEntry.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/CleanUp/FfuFlashingEntry/CleanUpFfuFlashingEntry.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/FfuFlashingDxeHost.inf
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PreRequisite/FfuFlashingEntry/PreFfuFlashingEntry.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PreRequisite/FfuFlashingEntry/PreFfuFlashingEntry.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/PrivateMock/PrivateMock.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/FfuFlashingEntry/TestCaseFfuFlashingEntry.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/FfuFlashingEntry/TestCaseFfuFlashingEntry.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.h
Features/Storage/FfuFlashingFeaturePkg/Test/FfuFlashingFeaturePkgHostTest.dsc

================================================================================ 
Commit: f0a822c04bcc63e420cfc53de9abb61e8fbd6c3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:28 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] DptfFeaturePkg: Add unit test for LoadAcpiTables

[Feature Description]
1. TestCase:
Check the returned status of LoadAcpiTables.
Check if the content of DptfSsdtTable are as expected.
2. Mock Service:
MockBootServiceLocateHandleBuffer, MockBootServiceHandleProtocol
MockFwVol2ReadFile, MockBootServiceLocateProtocol
MockFwVol2ReadSection, MockInstallAcpiTable
MockBootServiceFreePool.

Package/Module: DptfFeaturePkg/DptfInstallTableDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299123, 15011299127
Original commit date: Mon Oct 24 12:03:53 2022 +0800
Change-Id: I1992f791a9ade63877ada819dfaa47948163479e
Original commit hash: 00ddfb732e418d84573eaaa1cae558d118cc0aa1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/CleanUp/LoadAcpiTables/CleanUpLoadAcpiTables.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/CleanUp/LoadAcpiTables/CleanUpLoadAcpiTables.h
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/DptfInstallTableDxeHost.inf
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/PreRequisite/LoadAcpiTables/PreLoadAcpiTables.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/PreRequisite/LoadAcpiTables/PreLoadAcpiTables.h
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/TestCase/LoadAcpiTables/TestCaseLoadAcpiTables.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/TestCase/LoadAcpiTables/TestCaseLoadAcpiTables.h
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/UnitTestMain.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 6bffc73b6ced71fafe0d569759a6dc8a74624c4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:26 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] DptfFeaturePkg: Add unit test for InitializeDptf

[Feature Description]
1. TestCase:
Check the returned status of InitializeDptf.
Check if the value of mDptfNvsAreaProtocol.Area are all as expected.
Check if the content of DptfSsdtTable are as expected.
2. Mock Service:
MockRuntimeServiceGetVariable, MockRuntimeServiceSetVariable
MockBootServiceAllocatePages, MockBootServiceLocateProtocol
MockBootServiceInstallMultipleProtocolInterfaces
MockBootServiceLocateHandleBuffer, MockBootServiceHandleProtocol
MockBootServiceFreePool, MockFwVol2ReadFile
MockFwVol2ReadSection, MockInstallAcpiTable, LibPcdGet8

Package/Module: DptfFeaturePkg/DptfInstallTableDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299123, 15011299127
Original commit date: Mon Oct 24 11:30:56 2022 +0800
Change-Id: Ife01d885346d4da52275300b996596d95dc49ec5
Original commit hash: a80db4108d0b2f34220077ebc15f5d952b218c55

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/Dptf.h
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/CleanUp/InitializeDptf/CleanUpInitializeDptf.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/CleanUp/InitializeDptf/CleanUpInitializeDptf.h
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/DptfInstallTableDxeHost.inf
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/PreRequisite/InitializeDptf/PreInitializeDptf.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/PreRequisite/InitializeDptf/PreInitializeDptf.h
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/PrivateMock/PrivateMock.h
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/TestCase/DptfInstallTableDxeTestCase.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/TestCase/InitializeDptf/TestCaseInitializeDptf.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/TestCase/InitializeDptf/TestCaseInitializeDptf.h
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/UnitTestMain.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/UnitTestMain.h
Features/Thermal/DptfFeaturePkg/Test/DptfFeaturePkgHostTest.dsc

================================================================================ 
Commit: ab2584848e1a9f1e35c7591ebced7d6dae38e532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2466_00

Hsd-es-id: N/A
Original commit date: Sat Nov 12 20:39:03 2022 -0800
Original commit hash: 9256975a46f559e1ef6081eaa14b5b2d12afbe8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d1818ee3ccb89248bfed5a644cf2c8593d20f9e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2465_02

Hsd-es-id: N/A
Original commit date: Fri Nov 11 20:34:11 2022 -0800
Original commit hash: 99a698341442d92f0e3a075962098cb1bf9f4fce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 248761315e1ad63748b69c47babd870f3f1d7ccb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:06 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.22.2

Fri Nov 11 08:34:14 2022 -0800
Original commit date: Fri Nov 11 08:34:14 2022 -0800
Original commit hash: 60ba750b41731c68ad52d0fc20d4ad282f85e52d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9160fa959ab73a63f3807689c8e8d3a2cb05dfb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:31:02 2022 +0530 
-------------------------------------------------------------------------------- 
Add support for MTPS SMI event.

[Feature Description]
1. Modify SMI register functions for handling SMI events of PCH Die.
2. Install new instance of below SMI protocol for those SMIs support
in both SOC and Pch Die.
-mPchDiePcieSmiDispatchProtocol
-mPchDieAcpiSmiDispatchProtocol
-mPchDieSmiDispatchProtocol

Package/Module:
ClientOneSiliconPkg/PchSmiDispatch

[Impacted Platform]
MTL-S

Hsd-es-id: 18024444607
Original commit date: Tue Oct 11 20:04:51 2022 -0700
Change-Id: I52aa653d63b71dda365f41b9e68745660da30ad9
Original commit hash: 7aa163ecba4a78cf6f5f5a548206548c55e2f592

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchInfoLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/DxeMtlPchInfoLib.inf
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmSmbusInfoLib/MtlSmbusInfoLib.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchAcpiSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchPcieSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchSmiDispatch.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/IoTrap.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/IoTrap.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchDieSmiDispatch.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchDieSmiDispatch.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchDieSmm.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchDieSmmHelpers.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchDieSmmHelpers.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmiDispatch.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmiDispatcher.inf
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmiHelper.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmm.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmCore.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmEspi.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmEspi.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmGpi.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmHelpers.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmHelpers.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmPeriodicTimer.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmPowerButton.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmSw.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmSx.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmUsb.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchxSmmHelpers.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchxSmmHelpers.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PcieSmmClient.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/SmmGlobalsPch.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxe.dsc
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 656ad1a45e4749bb6d3371d81c5230fa61b436fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github_binwang_test_crj14061 Daily Updating Version/ID: MeteorLake_113

Hsd-es-id: N/A
Original commit date: Fri Nov 11 04:11:04 2022 -0800
Original commit hash: ed5ef29ecb5e020b8b0fad8a94f17a0ad846c56b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 13b8fc9e282449d226a4a27e265ad93726bba5b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:51 2022 +0530 
-------------------------------------------------------------------------------- 
Code improvement for beffer readability

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig
Alignment

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Thu Nov 10 16:59:30 2022 +0800
Change-Id: Id110427eccffa5b6c39ff0aaae2cbc0a0a46eb7d
Original commit hash: 0bcdcc71ad17e06ff41142b1135a0cd888a7b281

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: b3be5959ebc7f823130f9dd08cf2d155f51af0d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:48 2022 +0530 
-------------------------------------------------------------------------------- 
Remove gCpuPowerDeliveryConfig

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig
DWORD alignment and update year

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Thu Nov 10 11:22:03 2022 +0800
Change-Id: Ia0deaea60a4afff878471952132e06732859721e
Original commit hash: 4e341714d369170d4a9c7b54e724f58abf09b354

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerDeliveryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtCustomConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/PeiCpuPowerManagementPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Include/Ppi/SiPolicy.h

================================================================================ 
Commit: 3cfec321ee47217863de18fc0a2d01511e8fb8ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:46 2022 +0530 
-------------------------------------------------------------------------------- 
Move mMinBusRatio

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Tue Nov 8 20:41:43 2022 +0800
Change-Id: Idddc424a99d3f0a40cdd3868d57825c458d679b0
Original commit hash: 5a52c90856a9817fb902c23a444e225d762cd310

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c

================================================================================ 
Commit: 5af40ba65be59a6b4b570ba312fd53488f7b47bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:43 2022 +0530 
-------------------------------------------------------------------------------- 
Remove mCtdpTar

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Tue Nov 8 20:19:53 2022 +0800
Change-Id: I78ff1a2513f9cfec05e3051b1c5b7a7f6903ecd8
Original commit hash: d3d12891b328e79e36a7c854c87450ef691edf73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h

================================================================================ 
Commit: 4f16446d25b79fa938fdd52a4155ed20c0c3e1fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:41 2022 +0530 
-------------------------------------------------------------------------------- 
Remove mCtdpCtc

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Tue Nov 8 16:51:11 2022 +0800
Change-Id: If792d844487ace74b3dd0a9650c2b21fcf97da0a
Original commit hash: 523d643537786deb283b81d9a5cd3a8937fd7e25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h

================================================================================ 
Commit: 089e5b3a1a7651158d586ae1f39147b606ec6350 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:38 2022 +0530 
-------------------------------------------------------------------------------- 
Remove mCtdpPowerLimitWindow

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Tue Nov 8 15:29:43 2022 +0800
Change-Id: Id13764ef9a393b1482dbf6da7c8de35c5aebb4c3
Original commit hash: cec23ba9443435ad8a3be389c789d5cd1095690b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h

================================================================================ 
Commit: 9a79698be31b145dca2056390eea43eada771718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:35 2022 +0530 
-------------------------------------------------------------------------------- 
Remove mCtdpPowerLimit2

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Tue Nov 8 14:30:31 2022 +0800
Change-Id: Ie8f346366d03bf56900a956586ea480273c45235
Original commit hash: 672062fa0083e95363dea19527507042487caa5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h

================================================================================ 
Commit: 0bc88261a2847d98a3d02aed7781788f3b93132f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:33 2022 +0530 
-------------------------------------------------------------------------------- 
Remove mCtdpPowerLimit1

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Tue Nov 8 10:09:00 2022 +0800
Change-Id: I6cf629caec6c4d6bfa2f9b7fc9fd651bc8aa8c89
Original commit hash: cc99c9baacc05b6d46aa6c6b2a50eefeb8f654aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h

================================================================================ 
Commit: 5332251d9f2c973445187dde859f61c98be31d77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:30 2022 +0530 
-------------------------------------------------------------------------------- 
Move mConfigurablePpc to appropriate position

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sun Nov 6 00:05:21 2022 +0800
Change-Id: I7b25d81fc5260a0999192588562b1b7aad80f6bd
Original commit hash: 7047560af7b7d989ff325194356bfccff47045b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c

================================================================================ 
Commit: a5f69d93498e0239c2b30a76247a412179c0eb73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:28 2022 +0530 
-------------------------------------------------------------------------------- 
Move DualTauBoost/StepDownMode to CpuPowerDeliveryConfig

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Nov 5 23:24:07 2022 +0800
Change-Id: I415dc07e3cb9e5cc6eacf24717aee17b64f8e4b3
Original commit hash: 286778a5c6556483ded71a8e4361393366c7038c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerDeliveryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 7bcf1455c652162c68963738fd3d1971a791f11e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:25 2022 +0530 
-------------------------------------------------------------------------------- 
Remove mCpuConfigTdpBootRatio

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Nov 5 23:07:53 2022 +0800
Change-Id: I6a5803ae8da50ed1f31607585d1d07685b12d07d
Original commit hash: ae02f7f76a49301a1aa9f1e0aedc8ee8ebdbdc75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h

================================================================================ 
Commit: 13cb1c00f1c3fc99fe721c7b6898e3a23cb482a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:23 2022 +0530 
-------------------------------------------------------------------------------- 
Remove mCustomPowerUnit

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Nov 5 22:39:14 2022 +0800
Change-Id: I9ec26524b3792359d2321280bb25ce459076aed4
Original commit hash: d0249769c3c45c6f4c62ce6a2d74700d115bdc7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h

================================================================================ 
Commit: 1a050f790656f53d54c946001211c4afdf2c7e2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:21 2022 +0530 
-------------------------------------------------------------------------------- 
Remove mProcessorPowerUnit

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Nov 5 22:30:16 2022 +0800
Change-Id: I2a585d81162e9fe3477f87aeb2e944667eb1dc0e
Original commit hash: 6c6b4179d8fd30890670d637a8f0e552d2a1c7a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: 177dfb9e826d48a6fd73409263c07e6be945cd9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:18 2022 +0530 
-------------------------------------------------------------------------------- 
Move some global variables

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Nov 5 18:42:38 2022 +0800
Change-Id: I78a51a5d691fb0cf8922514037c6af21ce3acf1d
Original commit hash: d94a7634c6f3d44b7b902334199db4260277c31a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c

================================================================================ 
Commit: e7148adea6175fab80d9dd91b58a4ca056b08210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:15 2022 +0530 
-------------------------------------------------------------------------------- 
Remove mCpuIdentifier

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Nov 5 18:34:03 2022 +0800
Change-Id: Ic3b5f3a386da414608e64333b9feb5b70ae4666e
Original commit hash: 3329bd3ef53aa1a4e1b114274e7f23524bfefd0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h

================================================================================ 
Commit: 1e450d6a7acffe2dc52aa7cfbafbdcb003ec0fa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:13 2022 +0530 
-------------------------------------------------------------------------------- 
Remove mPackageTdp

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig
mPackageTdp is from MSR_614[BIT14:0].

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Nov 5 18:20:30 2022 +0800
Change-Id: I0328f2c94128e0066d7d78d5fe8cfef953abf836
Original commit hash: 58e1d200490371a0cdace96b825fe3affe3a4d5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h

================================================================================ 
Commit: e125f61c235c09a7038a453a01cf865a19727733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:10 2022 +0530 
-------------------------------------------------------------------------------- 
Remove global variable:mConfigTdpBootModeIndex,mCtdpLevelsSupported

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig
mConfigTdpBootModeIndex:
* When Config TDP is not supported, it is not used for hardware
programming and it's set to 0 which will be saved in HOB.
* When Config TDP is supported, its inial value is from
ConfigTdpLevel in a ConfigBlock. It's set to 0 in following cases:
1. TDP Limit is not programmable (MSR_CE[BIT29] = 0)
2. Config TDP is disabled (ApplyConfigTdp in ConfigBlock is 0)
3. it exceeds the supported level

mCtdpLevelsSupported is from MSR_CE[BIT34:33].
Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Nov 5 18:01:14 2022 +0800
Change-Id: I160a3b73026315c3aa16f226abe51aa6f4c305fc
Original commit hash: d40b0067fbd027ca8546279e4f0a8bbd53834094

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h

================================================================================ 
Commit: 1b04780dec7322bc837fe4ec4e457bd9558c3aa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:08 2022 +0530 
-------------------------------------------------------------------------------- 
Remove global variable: mTdpLimitProgrammable
/mPackageMaxPower, mPackageMinPower

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Nov 5 16:46:08 2022 +0800
Change-Id: I4d0d11961b75a18054550786cd98920166f72035
Original commit hash: d34c3715979429feab6cb0f31b94b2e1f87f3220

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h

================================================================================ 
Commit: 2b49ebe7150f998a0fe9e0dfc46f3008d9eb5c03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:05 2022 +0530 
-------------------------------------------------------------------------------- 
Move part of CpuPowerMgmtTestConfig to CpuPowerDeliveryConfig

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Oct 29 17:44:25 2022 +0800
Change-Id: I28e2406fd7ac27a64fae1daf4334e4ac15b71f39
Original commit hash: c0cb7d108dad3e63dde11c55c10d93ac0dfd2251

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerDeliveryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c

================================================================================ 
Commit: 7e473b5f2af288cad2bb69638b6655098fc96df2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:03 2022 +0530 
-------------------------------------------------------------------------------- 
Move part of CpuPowerMgmtCustomConfig to CpuPowerDeliveryConfig

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Oct 29 16:45:41 2022 +0800
Change-Id: Ia5c6ef88ee7071365ab5e693355097881a1d07d8
Original commit hash: d493b91d4efe2709eee2bc1f66f78223e9da4285

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerDeliveryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtCustomConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: b9c1da8add1bbd42eb71e39766f148391fe835c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:30:00 2022 +0530 
-------------------------------------------------------------------------------- 
Move part of CpuPowerMgmtBasicConfig to CpuPowerDeliveryConfig

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Sat Oct 29 16:36:39 2022 +0800
Change-Id: Ib643ba78a3b2db1e197dd8cfe9fa7b861aa4d7c1
Original commit hash: 078d20ec7044757214503839bbcf8742f7e183e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerDeliveryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 8883d5d8222272011d386446fdb0cb511fea7845 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:29:57 2022 +0530 
-------------------------------------------------------------------------------- 
Rename CpuPowerMgmtPsysConfig to CpuPowerDeliveryConfig

[Feature Description]
Remove global variable in ConfigTDP
Move CPU PM config to CpuPowerDeliveryConfig

Package/Module:
ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
C1S

Hsd-es-id: 15012266401
Original commit date: Fri Oct 28 16:24:03 2022 +0800
Change-Id: I2aa2237830ac70d9eab492f66a7bac95175be027
Original commit hash: af4c246a36d9053fadb17746d3c2281d48e01873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerDeliveryConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/PeiCpuPowerManagementPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Include/Ppi/SiPolicy.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf

================================================================================ 
Commit: da47a41b70063e309b32b2ff8ccb989ff992570a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:29:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2465_00

Hsd-es-id: N/A
Original commit date: Fri Nov 11 00:12:06 2022 -0800
Original commit hash: 7ca0fe173c2bbd56f217b78ed2bf0618355c1844

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1106ff2e0c5404cca717d96afdc14655fea547c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:29:44 2022 +0530 
-------------------------------------------------------------------------------- 
Board support for MTL S with UDIMM 1DPC OC RVP board

[Feature Description]
Board support: MTL S with UDIMM DDR5 RVP board - Overclocking

Package/Module:
Board pkg

[Impacted Platform]
S

Hsd-es-id: 14017318214
Original commit date: Tue Oct 25 10:41:38 2022 -0700
Change-Id: I8601d5b1e9f6e3f87134b338eab6c214066129b7
Original commit hash: 99d7dda7c8ed4e9263da980b1a889879bbd7bf70

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc

================================================================================ 
Commit: d75f61158cb43371308fc154d8ede3d7fe9eafcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:29:42 2022 +0530 
-------------------------------------------------------------------------------- 
Corrected RST GPIO polarity for RTD3

[Feature Description]
Board support for MTL-S RVP board continued

Package/Module:
Board pkg

[Impacted Platform]
S

Hsd-es-id: 14017246613
Original commit date: Wed Nov 9 10:02:11 2022 -0800
Change-Id: I4c379d82a123fa0685d4ec7e81acd7758c71b0be
Original commit hash: 6275fdf7e98a2aec30b116874997c515d2ec59f2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc

================================================================================ 
Commit: 0e52f65673aa39765c333fcd2e611332e713f766 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:29:30 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Features/BluetoothPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012211486
Original commit date: Thu Nov 10 13:54:16 2022 +0530
Change-Id: I91702ab63d599ee7bc4e1f8ab0fa5ba82b6c1d91
Original commit hash: c0150a3f711d5f0fba27c492926a06d902688f9d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uefi_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_server.c

================================================================================ 
Commit: 046bb2abf9c6316e23a73d8d3c06b3019c2e554b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:29:23 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unused Legacy GopConfigDriver binary from Intel code

[Feature Description]
Remove unused Legacy GopConfigDriver binary from official code

Package/Module:BoardPkg

[Impacted Platform]
MTL,LNL

Hsd-es-id: 16018735635
Original commit date: Fri Oct 21 11:07:10 2022 +0530
Change-Id: I05d1c827000427a1308902a257cf417a874e1eb8
Original commit hash: 2aabf1236e1e8a63d94b8e68d37af9335ce15f8d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 3ba4c497d9e8f13b9798321f44e0d75a2685ccd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:29:20 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P]DC3][SV2][A2][HLK]: USB4 Systems Backward Compatible With
TBT3 is failing with the error "Please connect a Thunderbolt 3 device
router to a USB4 root port and re-run the test."

[Issue Description]
MTLP LP5x T3 RVP HLK USB4 test, TBT3 backward compatibility verified
fail.

[Resolution]
1. TCP0 doesn't support TBT, disable TcssItbtPcie0En and TcssDma0En.
2. TCP1 doesn't support USB function, disable it in
VpdPcdCpuXhciPortSupportMap.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 22016151615
Original commit date: Thu Nov 10 13:46:58 2022 +0800
Change-Id: I8f266b3dd1f2e4a96d2fa36db51f2cbd99754420
Original commit hash: 64d573e19a59a72f84f908811170176f5798521b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 74ecb110e8b84f5164fcb7253af93009d79e1a1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:29:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2464_01

Hsd-es-id: N/A
Original commit date: Thu Nov 10 20:34:12 2022 -0800
Original commit hash: 20e7d3087b117d8191a1f51a8e1b4141d145e5be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c2edfd582a1528426496c8c82ba0f9f1e6444895 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:29:15 2022 +0530 
-------------------------------------------------------------------------------- 
[C1S] Use functions to convert a uint16 value to a fix-point value.

[Issue Description]
Psys reports incorrect energy when a load is applied on the system.

[Resolution]
Add functions To(Unsigned)/(Signed)FixedPoint16 to covert a rational
(Numerator/Denominator) to a fixed point value S(A, B) or U(A, B).
Also, ImonOffeset and PsysOffset are both S(7,8), input range should
[-128000, 127999] with Units 1/1000. Use 32-bit input.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 22015431064
Original commit date: Tue Nov 8 20:17:23 2022 +0800
Change-Id: I4a2ec5172b1e329fea223bedd89da7a80e0ff21e
Original commit hash: 006b38f1c8a7d59f83f0bdbe64571090a0a261ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 147b849b02a14fe8a3647ef6f7a862e350e35301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:29:08 2022 +0530 
-------------------------------------------------------------------------------- 
Content in ME FW HOB is not accurate.

[Issue Description]
ME FWSTS HOB is allocated larger memory size than required.

[Resolution]
Use maximum HECI function number to
define the FWSTS HOB allocation size.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me

[Impacted Platform]
ALL

Hsd-es-id: 15012303167
Original commit date: Tue Nov 8 11:36:31 2022 +0800
Change-Id: I396a574d1725d52c3eed14dc606775ec26c089a3
Original commit hash: 176a1bc38b950cb688882f71c498f22252592f19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FwStsSmbiosTable.h
ClientOneSiliconPkg/Include/Library/MeChipsetLib.h
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/Include/MeFwHob.h
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/MeHandle.h
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/FwStsSmbios.c

================================================================================ 
Commit: bbd7764cf6020a3b996bf06972fdf6cc0c2224b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:29:01 2022 +0530 
-------------------------------------------------------------------------------- 
Remove PcdArlSupport and use CPUID to distinguish CPU

[Issue Description]
PcdArlSupport will be always TRUE on MTL and ARL,
so it's not able to distinguish CPU

[Resolution]
Use CPUID family and model ID instead PCD to identify CPU

Package/Module: ClientOneSiliconPkg/BaseOcFruLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 22016111360
Original commit date: Mon Oct 31 04:56:28 2022 -0700
Change-Id: Ia75b24f909b0892a7e9b6de1d823b7a07a91230f
Original commit hash: f6b5f6f06061ace5647a5bad4a47e693cdb4f93f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf

================================================================================ 
Commit: 7d98d48c0268ae2b0b43993eff3b4af5a53a6ef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:28:59 2022 +0530 
-------------------------------------------------------------------------------- 
[OC] Adding OCTVB support

[Feature Description]
Adding OC TVB Parameter Config command support.
OC TVB Down Bin configuration could be for Per CCP module or per Pcore
group based on the Limit Select parameter. Tempearture thresholds are
common for all Pcores and all Ecores respectively.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 14017697943
Original commit date: Mon Oct 10 10:49:34 2022 -0700
Change-Id: I6f79338dc623bf01be2905efeedeec44a058c70a
Original commit hash: b50a7bed55dc5d1474c1c8dbe4abe8704b111b7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuLimits.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/OverClockStringPool.hfr
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: abfcba711751545ead3cb725f14f501f8da46ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:28:50 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Rx Unmatched Calibration Target NUI
Normalization is saturating

[Issue Description]
LP5 5600 DqsOffsetNUI is being saturated on some bytes due to mistake
in the formula. This is leading to Read MPR failures

[Resolution]
Update the formula to RxCompDqsOffset += (ByteTargetUI - MaxTargetUI)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016160685
Original commit date: Thu Nov 10 13:03:24 2022 -0800
Change-Id: I1b5a75fa513c089c5ce3bf615bcabf17d3761dd0
Original commit hash: 3c4e61f499ecd56956f7fb6cb0b08033ab08c978

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.c

================================================================================ 
Commit: cb642fc16f9fd129ea59da5f92bbf3a5d6850e01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:28:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TME] Add support for user to configure MK-TME KeyID bits from BIOS

[Feature Description]
When <<TME BIOS Option>> is enabled the BIOS must provide
<<MK-TME key ID configuration options>> to override the
<<MK-TME Key ID bits>>.

Package/Module:
ClientOneSiliconPkg
LunarLakeFspPkg
LunarLakePlatSamplePkg
LunarLakeRestrictedPkg

[Impacted Platform]
LunarLake

Hsd-es-id: 14016717832
Original commit date: Fri Oct 28 15:05:41 2022 -0700
Change-Id: I3a5008e66f4a30230a8340b26a296ba0a658f3bc
Original commit hash: f4625080c89dc4731138737dbfca3c9335ec5e5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/BootGuard/CpuSecurityPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf

================================================================================ 
Commit: 988cdcf61d1ab7b29835f56c1dc68d0363a90e3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:28:41 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL_S][PM] PERST and PWREN GPIOs don't toggle during D3 Cold entry

[Issue Description]
PERST and PWREN GPIOs didn't toggle during D3 Cold Entry.

[Resolution]
Added missing side band base address initialization for PCH ports in ASL

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16018763654
Original commit date: Thu Nov 10 11:29:54 2022 -0800
Change-Id: Id1fc874d01819f2219ef1c4f27ee57963deb9790
Original commit hash: 37b21abc028aec02bfc1611d0fb32499bb167a08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioMtlPch.asl

================================================================================ 
Commit: 5e4556dfd3f45ae5aea9fa6dcf65bd38ab6f5de5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:28:34 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL_S][PCH PO][CNVI] "Allow this device to wake this computer" option
is grayed out under Wi-Fi & Bluetooth Driver Power Management
properties when Garfield Peak 2x2 (GfP2- AX211) is connected.

[Issue Description]
'Allow the device to wake the computer' is grayed out for Cnvi

[Resolution]
Exposed missing Cnvi ACPI methods to OS

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16018756858
Original commit date: Wed Nov 9 21:38:28 2022 -0800
Change-Id: Idceb1b23d916e19dd5b1a996e4599032824442fc
Original commit hash: 83d22841f3eb49b01cc521b913dabf675bc636fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl

================================================================================ 
Commit: 13fed45b24da92e5be33131609858562c0240854 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:28:32 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL_S][PM] Preffered PM Profile is set as "Mobile" instead of "Desktop"

[Issue Description]
PM Profile in the System Power Report is set as Mobile by default.

[Resolution]
Modified Preferred_PM_Profile field for desktop platform as Desktop.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16018763127
Original commit date: Wed Nov 9 11:44:01 2022 -0800
Change-Id: I450f2a97965527bd36a23b509d3857a10090cb76
Original commit hash: 4c96e201a45aa2778367a5117cef5f32eb371f9f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 73431292da88073bbe646583266c51fe8ef7717b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:27:51 2022 +0530 
-------------------------------------------------------------------------------- 
[LVL][EBG] Re-install reset notify callbacks after memory is discovered

[Issue Description]
BIOS not properly triggered reset callback

[Resolution]
To prevent use pre-mem callback pointer we need to re-install notify
callback after memory is discovered. Handle cases in ME and WDT code.

Package/Module:
ClientSiliconPkg

[Impacted Platform]
LVL

Hsd-es-id: 18022372322
Original commit date: Wed Nov 9 19:36:42 2022 +0100
Original commit hash: bbf65fa23c0e48df25ca1e60b567ed6fd3fb7d67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtLib/PeiWdtLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtLib/PeiWdtLib.inf

================================================================================ 
Commit: ea3bf172f09adb7325f0cdd84aed319e93879028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:27:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2464_00

Hsd-es-id: N/A
Original commit date: Thu Nov 10 03:32:41 2022 -0800
Original commit hash: 86c76e7de661f128f8a1dfa0cba184ff7bd2773c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: debb4bf4a7ff221b5634af0f9d1939c1bcc57380 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:27:29 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Update configuration for SoC-S vs PCH-S"

[Issue Description]
Bios setup option update is not saved after reboot

[Resolution]
Temporarily reverting the cahnges until root caused.
This reverts commit 4f863e9a460fed6d1149765c613ffa88b1197c3a.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16018744312
Original commit date: Thu Nov 10 13:37:50 2022 +0530
Change-Id: Ia0853cafc1edecd3a578fd67d079b4eacfe2d3bd
Original commit hash: d22bda9d3cdd72aad8a3af21166b77c582501894

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPeiPmcPolicyLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPmcPolicyLib/MtlPchPeiPmcPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPmcPolicyLib/MtlPchPeiPmcPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 29d6e96694780c93030c5f4ffae215b986626b74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:27:22 2022 +0530 
-------------------------------------------------------------------------------- 
Integerating new OSXML drop for MTL-M SoC-N C0 CRIF

[Feature Description]
Integerating new OSXML drop for MTL-M SoC-N C0 CRIF

Package/Module: Graphics

[Impacted Platform]
Graphics, HostBridge

Hsd-es-id: 16018572593
Original commit date: Fri Oct 14 16:19:44 2022 +0530
Change-Id: Id65e088eaa54a178ce9bffb8db048abb348f6dea
Original commit hash: 3b8c0e1d684285778443b41ba96fab6fb30f8502

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdDisplayRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdSgCrRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c

================================================================================ 
Commit: 2cc28332ba36ea0de2c49a988eea4590f429f4d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:26:57 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add PD-less Ps on support

[Feature Description]
Config retimer power state GPIO for PD less PS ON.

Package/Module:
Intel\Features\Ec\EcFeaturePkg
Intel\MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012037842
Original commit date: Wed Sep 28 01:10:17 2022 -0700
Change-Id: I10b7b5f7642d3bd0dc73965cf07bfc2d2d7e751b
Original commit hash: 45053c89ded657d9082ffff81322e06b1304e19a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformEcMethods.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: abefcc3b141c20a0448a497d4b7210c7adce38e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:26:53 2022 +0530 
-------------------------------------------------------------------------------- 
Laguna base traffic test on PCH SPC port failed
due to upstream mem read request being split unexpectedly.

[Issue Description]
Incorrect sequence of Root Port Packet Split programming
caused mem read requests to be split unexpectedly.
Behavior was noticed with Laguna card.

[Resolution]
Recursively determined Max Payload Size has been employed
in programming of Root Port Packet Split. Sequence has been
adjusted to perform that, while programming of Root Port
Downstream PM flow.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 15012076512
Original commit date: Tue Oct 18 09:13:36 2022 +0200
Change-Id: Ia038ad2df18e7e7c842533741f6b8c01d58864b6
Original commit hash: 63fd08e44ca2f3689a071543f68eacc7dbf42502

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 656d12f9ed86edbab8da904e364cf5b06f1f5c7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:26:44 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Intel/Features/BluetoothPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012219276
Original commit date: Sun Oct 30 07:26:35 2022 +0530
Change-Id: I5533459337f312b15a1e9f7ecbb769d64fc4a507
Original commit hash: 33710569d8fbbcf498570d471d0e86e41c5939b1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/pxp_monitor.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/device_utils.c

================================================================================ 
Commit: b2f33346232da3581a1e4510595a809831274b7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:26:40 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][IMAGE]: Support camera GPIO function "Strobe_En" on MTL

[Feature Description]
Adding Camera GPIO setup item "Strobe_En".

Package/Module:
MeteorLakeBoardPkg,MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018733946
Original commit date: Tue Nov 8 14:17:36 2022 +0800
Change-Id: I035784b4697287d550174f889ffa3afd321179cc
Original commit hash: 8e808bfda330269084496bbbc83bf52346763d18

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ed26a226d09c00b3e6c0b10d206a9a55bfdd4d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:26:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2463_00

Hsd-es-id: N/A
Original commit date: Wed Nov 9 20:34:15 2022 -0800
Original commit hash: 6c06e1363215c5eb202bea8bd6d39aff90746f76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2392ee5a82ee0ab3dec21570c264278fdbeba45d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:26:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.22.1

Wed Nov 9 20:24:33 2022 -0800
Original commit date: Wed Nov 9 20:24:33 2022 -0800
Original commit hash: 328779d0f752149fddccedb0118133058f3836af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76248198ab3514c2154ab877fdac95d26b9b4b3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:26:28 2022 +0530 
-------------------------------------------------------------------------------- 
[DMI]Implement BWG Version 2.10

[Feature Description]
DMI BWG 2.10 changes

Package/Module:
DMI

[Impacted Platform]
MTL-S

Hsd-es-id: 16018692382
Original commit date: Wed Nov 2 22:40:10 2022 +0530
Change-Id: Ib9817a80485841071cc010186d5b10db1d07cd4b
Original commit hash: efaf54acfde1877ea62df1d23d25d52c8c3e9d9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: fb1ee26abb48525f4de66f6931a46f124bf46af1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:26:21 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: Mock MockEcAcpiTableFile

[Feature Description]
Enhance mock MockEcAcpiTableFile for file path
can be executed from relative to absolute path
make sure any path can be executed correctly.

Package/Module: EcFeaturePkg/EcDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Wed Nov 9 20:44:26 2022 +0800
Change-Id: I32646c3c31ab64064ff8b81a702f070033acecb7
Original commit hash: ec57ce4fc61cc305f71050993a4c6b4a782606f6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/EcDxeInitialize/TestCaseEcDxeInitialize.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallEcSsdt/TestCaseInstallEcSsdt.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallSsdtAcpiTable/TestCaseInstallSsdtAcpiTable.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/UpdateAcpiDataTable/TestCaseUpdateAcpiDataTable.c

================================================================================ 
Commit: c27b255c04e8dcfc6134172e970e76995a2a3130 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:26:16 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC must populate HOB SaGV values on
all exit boot flows.

[Issue Description]
MRC must populate valid timings in the MEMORY_INFO_DATA_HOB.
SagvConfigInfo field on all boot exit flows including S3, Warm, and
Fast boot.

[Resolution]
Move the MrcOutput data structure field SaGvOutputs to the MrcSave
structure so that the SaGv outputs can be restored and populated in
the HOB.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
MTL M, P, S

Hsd-es-id: 22016141486
Original commit date: Wed Nov 9 14:10:03 2022 -0700
Change-Id: Icd2ecb2780b4cb48604cf25322cd59d31f143567
Original commit hash: 73648c412116adaa5a8b65830556ccf9aab787e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 3a1a7ff06a9f66a574a08fbb77384b4d64803dcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:25:57 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Features/Manageability/PsrSetup

[Impacted Platform]
ALL

Hsd-es-id: 15012272713
Original commit date: Mon Nov 7 10:10:16 2022 +0530
Change-Id: I8f08a930822aa4adf1db07c9b51fd0e67668f202
Original commit hash: 9202b761e5f81a79e509fe1353b37eaea4620d14

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c

================================================================================ 
Commit: fb5639ac1ceb35ab0834a99deb8ee555c1c9581a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:25:31 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Remove duplicate driver between MTL M/P and MTL S

[Issue Description]
Drivers from MtlPCh fru layer is being integrated for MTL M/P build.

[Resolution]
we have added build PCD flag to differentiate specific drivers
for MTL S.It will help to not get added MTL S specific driver
for MTL M/P build.

Package/Module:
Intel\MeteorLakeBoardPkg
Intel\MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018737928
Original commit date: Wed Nov 9 00:02:30 2022 +0530
Change-Id: I661a6a67a14c55936f6e3e042691fb3e7dc89d1c
Original commit hash: 8438c43375eb210a4e20832ee1c5309874a5dd77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/DxeMtlSocInfoLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/PeiMtlSocInfoLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPsth.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInit.c
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: 9e0a7da42c658277d2242387d98a6e198d1e7afd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:25:28 2022 +0530 
-------------------------------------------------------------------------------- 
[C1S] MSR Value(0x610) mismatch with serial debug log

[Issue Description]
Serial log MSR data is incorrect compared with real MSR data.

[Resolution]
change %16X to 0x%016lx for Uint64.

Package/Module:
ClientOneSiliconPkg/Cpu

[Impacted Platform]
ALL

Hsd-es-id: 15012292147
Original commit date: Wed Nov 9 15:07:17 2022 +0800
Change-Id: I6177419c0ad76d6cca2dfa75478fc52e8d8dfa0d
Original commit hash: 769e9ef08c44d3d813011645b3377c631097bc7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c

================================================================================ 
Commit: 54dcdbe1e7f3e9a1422424e2d3e80c6d51ada2bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:25:21 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV] Var in CnvUefiConfigVariablesVer1 get wrong

[Issue Description]
WCSC, BtPpag and BBFB are all implemented as UEFI variable,
so the last two arguments have to be FALSE.

[Resolution]
Change last two arge to FALSE

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012291053
Original commit date: Wed Nov 9 15:44:05 2022 +0800
Change-Id: I2101ed2969c4075a693a5cc89beb754ae3f19aff
Original commit hash: 0663043d76b47a375443910699d673ca4c861e5e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c

================================================================================ 
Commit: 2ab01372ae544c72957f8b6baba080bbe62f5e03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:25:17 2022 +0530 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg Unit Test: Remove SmbiosMiscDxe C1S Dependency

[Feature Description]
SmbiosMiscDxe has C1S dependency and remove it from
SmbiosMiscDxeHost.inf

Package/Module:
ClientSmbiosFeaturePkg\SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011299168, 15011299170
Original commit date: Tue Nov 8 17:19:17 2022 +0800
Change-Id: Iab02b88f6d73e74e2dd51997129a63f7731df113
Original commit hash: 323e47c7974611b5b8c9ac303dcbf9a58a261140

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/Test/ClientSmbiosFeaturePkgHostTest.dsc

================================================================================ 
Commit: 62496a480ea673ae1b5a7f57e7ff04e5c86a2d8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:25:12 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: UnitTestTouchPanelDriverComponentNameGetControllerName

[Feature Description]
Add TouchPanelDriverComponentNameGetControllerName test case
for I2cTouchPanelDxe

Add UnitTestTouchPanelDriverComponentNameGetControllerName

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Nov 8 22:46:26 2022 +0800
Change-Id: I68e01ae1fa902734605f771f8e6f474386d82b39
Original commit hash: 57ffa256b468fce50ba87b01f4d6d2fb147a2972

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TPLDriverComponentNameGetControllerName/TestCaseTouchPanelDriverComponentNameGetControllerName.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TPLDriverComponentNameGetControllerName/TestCaseTouchPanelDriverComponentNameGetControllerName.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: dc539ebb62e19c7448c19b0b715087d4e277112c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:25:09 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: UnitTestTouchPanelDriverComponentNameGetDriverName

[Feature Description]
Add TouchPanelDriverComponentNameGetDriverName test case
for I2cTouchPanelDxe

Add UnitTestTouchPanelDriverComponentNameGetDriverName

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Nov 8 22:21:42 2022 +0800
Change-Id: I281cca0aaf70068fb70776f8c5c2a3d343790246
Original commit hash: 84976115d2e041d639ac973cb10fa14c257871a8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverComponentNameGetDriverName/TestCaseTouchPanelDriverComponentNameGetDriverName.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverComponentNameGetDriverName/TestCaseTouchPanelDriverComponentNameGetDriverName.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: e264bbb44deb4ba2fb0ac66ca7645ee00a58f08d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:25:07 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestParseInput

[Feature Description]
Add ParseInput test case for I2cTouchPanelDxe

Add UnitTestParseInput

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Nov 8 17:25:04 2022 +0800
Change-Id: I930e89e6b15b8232824db1e019e7a8a123f28f3a
Original commit hash: 69c6a758ddd2a3f8af2f3fdf28f1528aee4bd92c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/ParseInput/TestCaseParseInput.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/ParseInput/TestCaseParseInput.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 4b9b769ce6f3154dc67e256f52240f844d8b7018 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:25:05 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestReadInputReportDescriptor

[Feature Description]
Add ReadInputReportDescriptor test case for I2cTouchPanelDxe

Add UnitTestReadInputReportDescriptor

Mock Portocol service: I2cIoProtocol

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Nov 8 16:26:31 2022 +0800
Change-Id: Ia9ffcb6c93bfb4d867bfbfe00237b1fd4075e9fe
Original commit hash: f13b211622cee71a5f7e0219646e670e30b1cb7a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/ReadInputReportDescriptor/TestCaseReadInputReportDescriptor.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/ReadInputReportDescriptor/TestCaseReadInputReportDescriptor.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 702581825020902dc0b232093aba3599cacbe58f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:25:02 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestSetInterruptFrequency

[Feature Description]
Add SetInterruptFrequency test case for I2cTouchPanelDxe

Add UnitTestSetInterruptFrequency

Mock Portocol service: I2cIoProtocol

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Nov 8 14:16:50 2022 +0800
Change-Id: I42985395745815eabb7b1d8fcac6dd4bf58eb6fd
Original commit hash: 7797587bbf1220f082e92824507f5f8ef451924e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/SetInterruptFrequency/TestCaseSetInterruptFrequency.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/SetInterruptFrequency/TestCaseSetInterruptFrequency.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 5d15c3c9e35e1b21b161893d536d45886b5f8a6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:59 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: UnitTestShowReportTable

[Feature Description]
Add ShowReportTable test case for I2cTouchPanelDxe

Add UnitTestShowReportTable

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Nov 8 11:26:47 2022 +0800
Change-Id: I2adefe608144b11222b0a06951295050abf420d4
Original commit hash: 7aab8bac6f8dc3a435414193fed8aecf38bc3fa8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/ShowReportTable/TestCaseShowReportTable.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/ShowReportTable/TestCaseShowReportTable.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 468d0204408df2a90a16bec6bd432dfc80b4daa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:56 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: UnitTestAccessBit

[Feature Description]
Add AccessBit test case for I2cTouchPanelDxe

Add UnitTestAccessBit

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Sun Nov 6 05:07:54 2022 +0800
Change-Id: I7cb45e8761e6c5be3845f5a7e5a4458022168de0
Original commit hash: 40fd8efc095252f047851183ba39c3dec5c8afbb

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/AccessBit/TestCaseAccessBit.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/AccessBit/TestCaseAccessBit.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 38b79f57bc521999d51e13514c947bb4906ca771 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:54 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: UnitTestUpdateStack

[Feature Description]
Add UpdateStack test case for I2cTouchPanelDxe

Add UnitTestUpdateStack

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Fri Nov 4 17:57:06 2022 +0800
Change-Id: Iacbbd92298079eea1609299de21aec9367ae4ba5
Original commit hash: ae90a9a9428ff7e34f2e405638f6254c68f2ce25

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/UpdateStack/TestCaseUpdateStack.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/UpdateStack/TestCaseUpdateStack.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 86ed89701cf9748f00859b63745c04ee2e72b3b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:52 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: UnitTestExportReport

[Feature Description]
Add ExportReport test case for I2cTouchPanelDxe

Add UnitTestExportReport

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Fri Nov 4 16:34:42 2022 +0800
Change-Id: I255898ee0870eb61f13a0b473b02fe3a6501bbbf
Original commit hash: 34ce2fd6230e09fc41e9ddd7a7172f639a2197ce

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/ExportReport/TestCaseExportReport.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/ExportReport/TestCaseExportReport.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: d917bb6386cccf4f48068c8a333e9b3f30877624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:49 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: UnitTestGetToken

[Feature Description]
Add GetToken test case for I2cTouchPanelDxe

Add UnitTestGetToken

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Fri Nov 4 14:03:47 2022 +0800
Change-Id: I24c1e1f798d30211215febb564cecc3fdf4c4625
Original commit hash: 4afb80b8afdcb3ccfdc97f6081c1c43f9a9e19d7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/GetToken/TestCaseGetToken.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/GetToken/TestCaseGetToken.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: c3d41779a3e54d748d5e07c1160e7b99a3fd9705 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:47 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestTouchDevInit

[Feature Description]
Add TouchDevInit test case for I2cTouchPanelDxe

Add UnitTestTouchDevInit
Mock Protocol: I2cIoProtocol
Mock Boot service : CreateEvent().CloseEvent().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Thu Nov 3 17:07:50 2022 +0800
Change-Id: Iae0a3afe1f03a66c766d4e7dfffcc459aa26b7fe
Original commit hash: 98a465e5b06bfef8e74283c941d5ac5221352f03

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchDevInit/TestCaseTouchDevInit.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchDevInit/TestCaseTouchDevInit.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 1d8256558dd25cab77ab36b347a75fe6fb6e7a5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:44 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: UnitTestCheckDataAvailableCallback

[Feature Description]
Add CheckDataAvailableCallback test case for I2cTouchPanelDxe

Add UnitTestCheckDataAvailableCallback
Mock Boot Service: SignalEvent().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Wed Nov 2 17:28:58 2022 +0800
Change-Id: I47a8ef418e199fb7c29c91d367d2a5d56a8f350f
Original commit hash: b4e5fff4f01a4cc5e852b186cd3d9ec39ab44f0a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/CheckDataAvailableCallback/TestCaseCheckDataAvailableCallback.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/CheckDataAvailableCallback/TestCaseCheckDataAvailableCallback.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.h
Features/I2cFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 78b8b2049dde2d55f987be2b493e7f62767ea7d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:42 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestGetTouchCoordinates

[Feature Description]
Add GetTouchCoordinates test case for I2cTouchPanelDxe

Add UnitTestGetTouchCoordinates

Mock Portocol service: I2cIoProtocol

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Nov 1 17:10:35 2022 +0800
Change-Id: I30a52c6968f2d721a4b7edea75c0b98de07343c1
Original commit hash: f302c50c9d3a2ebed87eff866c4b160cf30d0bc8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/PrivateMock/PrivateMock.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/GetTouchCoordinates/TestCaseGetTouchCoordinates.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/GetTouchCoordinates/TestCaseGetTouchCoordinates.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 639c94fea761c8f3d695907b0e0c4d0decf82448 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:39 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestSetHidReset

[Feature Description]
Add SetHidReset test case for I2cTouchPanelDxe

Add UnitTestSetHidReset

Mock Portocol service: I2cIoProtocol

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Mon Oct 31 17:01:06 2022 +0800
Change-Id: I579e660a6cf706e67c39af709f4161ab9f6f3827
Original commit hash: ee7216b846b49ba9ecde56c8bd2a919966d1a78b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/SetHidReset/TestCaseSetHidReset.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/SetHidReset/TestCaseSetHidReset.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 2ded24b9735d305e923693c192e736f49ca638f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:37 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestSetHidPower

[Feature Description]
Add SetHidPower test case for I2cTouchPanelDxe

Add UnitTestSetHidPower

Mock Portocol service: I2cIoProtocol

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Mon Oct 31 16:50:18 2022 +0800
Change-Id: I774205e1f467d11112a0b2f1d92eb49504ab9ffd
Original commit hash: 88859c232ac624b591db24999803722c89695563

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/SetHidPower/TestCaseSetHidPower.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/SetHidPower/TestCaseSetHidPower.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: f71cbd61482272e921b1a266366e4c865eb23142 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:34 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestGetHidDescriptor

[Feature Description]
Add GetHidDescriptor test case for I2cTouchPanelDxe

Add UnitTestGetHidDescriptor
Mock Boot service:OpenProtocol().CloseProtocol().CreateEvent().
CloseEvent().Stall()

Mock Portocol service: I2cIoProtocol

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Mon Oct 31 16:04:10 2022 +0800
Change-Id: I693f4774fc08855b5228f468f2ddc555e13a3827
Original commit hash: 519f9b3af90fe858c4ff0fdbae5f782502790db7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/GetHidDescriptor/TestCaseGetHidDescriptor.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/GetHidDescriptor/TestCaseGetHidDescriptor.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: d9a891efc729760e3e0447ac7b0928393cb43b1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:31 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestHidDescriptorReceivedEvent

[Feature Description]
Add HidDescriptorReceivedEvent test case for I2cTouchPanelDxe

Add UnitTestHidDescriptorReceivedEvent

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Fri Oct 28 19:31:33 2022 +0800
Change-Id: I3fa6515548dc4ad314b8d06313a805d16965e974
Original commit hash: 0dc9b14bdf6b86672e05028e7fc086b3cbce56cd

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/HidDescriptorReceivedEvent/TestCaseHidDescriptorReceivedEvent.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/HidDescriptorReceivedEvent/TestCaseHidDescriptorReceivedEvent.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: cac44f8ec5d3d102b2e9467171af491f19d96ed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:29 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestGetLength

[Feature Description]
Add GetLength test case for I2cTouchPanelDxe

Add UnitTestGetLength

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Thu Oct 27 17:28:56 2022 +0800
Change-Id: I9296d4b913e5f70d3746186e1a6761225854da11
Original commit hash: 034f00492bdf8df43898e8fbbb950f89446ffa1b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/GetLength/TestCaseGetLength.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/GetLength/TestCaseGetLength.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 8fee96efd823a6e9a7483b564687ac440e9bfe37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:26 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestTouchPanelDriverAbsolutePointerReset

[Feature Description]
Add TouchPanelDriverAbsolutePointerReset test case for I2cTouchPanelDxe

Add UnitTestTouchPanelDriverAbsolutePointerReset

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Thu Oct 27 16:51:05 2022 +0800
Change-Id: I670849c8e082bdbdbc5d818175d5de9f1bd1ec9c
Original commit hash: 4e7314e6cb8559a2f7b5c47ab603dbef716b2cae

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverAbsolutePointerReset/TestCaseTouchPanelDriverAbsolutePointerReset.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverAbsolutePointerReset/TestCaseTouchPanelDriverAbsolutePointerReset.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: a44ef4c4d15ba3516702acebdef926f7398e4df0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:24 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestTouchPanelDriverDriverBindingStop

[Feature Description]
Add TouchPanelDriverDriverBindingStop test case for I2cTouchPanelDxe

Add UnitTestTouchPanelDriverDriverBindingStop
Mock Boot service : CloseEvent().UninstallMultipleProtocolInterfaces().
OpenProtocol().CloseProtocol().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Wed Nov 2 13:41:56 2022 +0800
Change-Id: I456b9f9d64ccb4f6ac9a781b677eaeb9a969ac20
Original commit hash: 73652ba96aa501866924d1c3d23dba5cd258fa5b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/PrivateMock/PrivateMock.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverDriverBindingStop/TestCaseTouchPanelDriverDriverBindingStop.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverDriverBindingStop/TestCaseTouchPanelDriverDriverBindingStop.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 81e88b974eeb02719bd64c5166be3748d8ba0f26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:21 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestTouchPanelDriverDriverBindingStart

[Feature Description]
Add TouchPanelDriverDriverBindingStart test case for I2cTouchPanelDxe

Add UnitTestTouchPanelDriverDriverBindingStart
Mock Protocol: OpenProtocol().CloseProtocol().
Mock Boot service : CreateEvent().SetTimer().CloseEvent().
InstallMultipleProtocolInterfaces()

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Wed Oct 26 11:13:48 2022 +0800
Change-Id: Ia7ea4a62ff8e7424ada03a510254a28b2f4bb188
Original commit hash: b3e498d3a4e18a1af4407702e4fef079b22c0a2f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/PrivateMock/PrivateMock.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverDriverBindingStart/TestCaseTouchPanelDriverDriverBindingStart.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverDriverBindingStart/TestCaseTouchPanelDriverDriverBindingStart.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: 2957ea4eaa6993d0b5da0a1abd9fb31a6d574f73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:19 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestTouchPanelDriverDriverBindingSupported

[Feature Description]
Add TouchPanelDriverDriverBindingSupported test case
for I2cTouchPanelDxe

Add UnitTestTouchPanelDriverDriverBindingSupported
Mock Boot service : CloseProtocol().OpenProtocol().
Mock Protocol service: EFI_I2C_IO_PROTOCOL

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Thu Oct 20 14:57:48 2022 +0800
Change-Id: I04f11d6fcff54ce37f719aa95c27d18a17a3de2d
Original commit hash: e5044b7daacdaff4fa030fd6629f719780ccc1d0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverDriverBindingSupported/TestCaseTouchPanelDriverDriverBindingSupported.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverDriverBindingSupported/TestCaseTouchPanelDriverDriverBindingSupported.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 06c368110eec17bc253479ce9bd6cc1773bc3c61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:16 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestTouchPanelDriverEntryPoint

[Feature Description]
Add TouchPanelDriverEntryPoint test case for I2cTouchPanelDxe

Add UnitTestTouchPanelDriverEntryPoint
Mock Boot service : installMultipleProtocolInterfaces().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Wed Oct 19 14:55:56 2022 +0800
Change-Id: I0e3a424d46a3683f6d7f63f848591e907a87021e
Original commit hash: 34337b0fbb032d8665b5393c08a1266d1142bb6f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverEntryPoint/TestCaseTouchPanelDriverEntryPoint.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverEntryPoint/TestCaseTouchPanelDriverEntryPoint.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: a158a0af0865470b46e92b60434f2c8df8567f01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:14 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestTouchPanelDriverUnload

[Feature Description]
Add TouchPanelDriverUnload test case for I2cTouchPanelDxe

Add UnitTestTouchPanelDriverUnload
Mock Protocol: LocateHandleBuffer().
UninstallMultipleProtocolInterfaces().
Mock Boot service : DisconnectController().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Wed Oct 19 10:55:13 2022 +0800
Change-Id: Ib0c8b5c84f92b6073fbcaa97c66115ada2f8fdfd
Original commit hash: 55631462db4856c31b097d605398dcb9c3e9f510

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverUnload/TestCaseTouchPanelDriverUnload.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverUnload/TestCaseTouchPanelDriverUnload.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 8da23877d2db0730e4f020fab5af493c262e194c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:11 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestTouchPanelDriverAbsolutePointerGetState

[Feature Description]
Add TouchPanelDriverAbsolutePointerGetState test case
for I2cTouchPanelDxe

Add UnitTestTouchPanelDriverAbsolutePointerGetState

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Wed Oct 19 10:50:41 2022 +0800
Change-Id: I9c9efcb1dcd3bf5b183559800db5851b4c8ca131
Original commit hash: 95d4b2dbdfee5e147bb7b5d9799e39e90d2b442d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverAbsolutePointerGetState/TestCaseTouchPanelDriverAbsolutePointerGetState.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/TouchPanelDriverAbsolutePointerGetState/TestCaseTouchPanelDriverAbsolutePointerGetState.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 5f2ced4a1ac0febf457297e4a2e15d2408c32c89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:09 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestDeleteRequestPacket

[Feature Description]
Add DeleteRequestPacket test case for I2cTouchPanelDxe

Add UnitTestDeleteRequestPacket

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Wed Oct 19 10:47:02 2022 +0800
Change-Id: Ib9b4e4835ca491ea9daad6285e8fc52cfdb893e1
Original commit hash: 4a6afa2386f10107ff069237f3df2b53e3080c67

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/DeleteRequestPacket/TestCaseDeleteRequestPacket.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/DeleteRequestPacket/TestCaseDeleteRequestPacket.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 1be164f4bd7418407cc81d9029aa4608796ea309 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:24:06 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestNewRequestPacket

[Feature Description]
Add NewRequestPacket test case for I2cTouchPanelDxe

Add UnitTestNewRequestPacket

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Wed Oct 19 10:33:55 2022 +0800
Change-Id: I639fe6c7e67256293aacfe08af7eb3fcdfbb4b39
Original commit hash: 56cd14350f454619b843ded513bbee0e79c6592f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/PrivateMock/PrivateMock.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/I2cTouchPanelDxeTestCase.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/I2cTouchPanelDxeTestCase.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/NewRequestPacket/TestCaseNewRequestPacket.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/NewRequestPacket/TestCaseNewRequestPacket.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.h
Features/I2cFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 1cf402418b58febde529bda33ca094cc079436f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:50 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-P -Set the right retimer number to LP5xT3 board

[Feature Description]
Set the right retimer number to LP5xT3 board to enable read version

Package/Module: BoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 16018653589
Original commit date: Fri Oct 28 15:26:55 2022 +0800
Change-Id: Ib95dfd04a5a2706a09c84f93bb18cb522b5b1b80
Original commit hash: 96d8fa011f728f3e5a699abf2958fcb68d4b275f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc

================================================================================ 
Commit: 15f96f638ee86f7ffb55c5036f7df5fb607700b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:43 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestI2cPlatformDriverBindingStop

[Feature Description]
Add I2cPlatformDriverBindingStop test case for I2cPlatformDxe

Add UnitTestI2cPlatformDriverBindingStop

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Wed Nov 9 11:15:09 2022 +0800
Change-Id: Ic03241a92b6388adf0815dc982640cdbfc07b74d
Original commit hash: f0888b8794c98a8c789ff077796cf77c10f68323

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDriverBindingStop/TestCaseI2cPlatformDriverBindingStop.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDriverBindingStop/TestCaseI2cPlatformDriverBindingStop.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: d89d1ad89e3fb97618c432436ec95971ccecf9f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:36 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert BIOS ID"

This reverts commit 8570a1bfa9ed50bc446bca30e7be0c317dd5e7a6.

Wed Nov 16 12:08:22 2022 +0530
Original commit date: Wed Nov 16 12:08:22 2022 +0530
Original commit hash: 812b06506fa77f4bd21ce7da7e7a902a8fcfbcc4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d43b2b8a4d3aaff33cb074230f5bf66b7c9f0635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:33 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2463_80"

This reverts commit 716f1f5456f2571f90018a20ace83877645f5e90.

Wed Nov 16 12:08:18 2022 +0530
Original commit date: Wed Nov 16 12:08:18 2022 +0530
Original commit hash: 94b6ae523e8cb5fe6710967fac961fe99e020bd8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 711cb9b422ca639ae7b35e8a30b5b5c11c521713 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:31 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2463_81"

This reverts commit b0518a5314c44837df5747d949a77f0bbf247b30.

Wed Nov 16 12:08:07 2022 +0530
Original commit date: Wed Nov 16 12:08:07 2022 +0530
Original commit hash: 75d594bcce943caed6567e5007af7a4101cd54f1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 47ba13c3b4b64c6711fa698e57c09c46b066bcfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2463_81

Hsd-es-id: N/A
Original commit date: Wed Nov 9 21:19:22 2022 -0800
Original commit hash: b0518a5314c44837df5747d949a77f0bbf247b30

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f55820cfbe71bdcac03b953e323c6f2ab735b78f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2463_80

Hsd-es-id: N/A
Original commit date: Wed Nov 9 02:26:38 2022 -0800
Original commit hash: 716f1f5456f2571f90018a20ace83877645f5e90

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6e61c161b86297b368d839491411e0161e4adcb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:24 2022 +0530 
-------------------------------------------------------------------------------- 
Revert BIOS ID

[Feature Description]
Revert BIOS ID

Package/Module: MeteorLakeBoardPkg/BiosId.env

[Impacted Platform]
MTL

Hsd-es-id: NA
Original commit date: Wed Nov 9 15:41:21 2022 +0530
Change-Id: I11d16f04744bd26aba719dc7059ae329e1d98cd1
Original commit hash: 8570a1bfa9ed50bc446bca30e7be0c317dd5e7a6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 99c39b2c34447ef48a1dc9e858842bcf63e4bece 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2462_01

Hsd-es-id: N/A
Original commit date: Tue Nov 8 22:32:08 2022 -0800
Original commit hash: a6510952900f4e7f278a132c38aa37c8a7b59d15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 506bace6199e259e1926f93f6127358274dc9456 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:19 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][GC][A0][A2]: Failing to wake from S4 transition via
USB keyboard connected to TBT3 TR Dock

[Feature Description]
Clear GPE1_TBT_LSX_STS_BIT during BIOS Post

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
ALL

Hsd-es-id: 15012266172
Original commit date: Tue Nov 8 02:12:59 2022 -0800
Change-Id: Ifc2513f08b965440d89356139168667ded6a7e03
Original commit hash: a3ce6b223d8be0e2d0015beeefd3bad585f0f882

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: a9fa6afb1cbb5f3d48b92fd224b6c2748f555815 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:17 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV] Address cosmetic changes missed

[Feature Description]
BIOS shall move all setup options to UEFI Variable
and drivers shall read/write the options based on their requirement.
To address cosmetic changes missed in parent changes implementation.

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16018438000
Original commit date: Wed Nov 9 10:28:21 2022 +0800
Change-Id: I838baf54406b22d60a92518b49dda2c16192765f
Original commit hash: 8aae634226d66e0ffa737eb99e44826095136030

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer2.c
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariablesVer2.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesBt.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesCommon.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesWlan.h

================================================================================ 
Commit: 7e7ba6129dbe8f713b95cc25126d4d2d6834c91d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:23:15 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Updating IOE Thermal Throttling prompt correctly

[Issue Description]
IOE Thermal Throttling BIOS Option showing as PCH Thermal throttling

[Resolution]
Updating IOE thermal throttling prompt correctly

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22016078360
Original commit date: Wed Nov 9 00:10:25 2022 +0530
Change-Id: I7ff6380f722efa8059eaf73dced8f0161c7f52a8
Original commit hash: 6dbef7f790be80d748a02d91f6b286569c1a560e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 724ac95a839cdabdc0a64cfaf83154cd18144114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:22:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2462_00

Hsd-es-id: N/A
Original commit date: Tue Nov 8 20:35:48 2022 -0800
Original commit hash: 7c81302196abc42c24e691ee7ff2860c7c129735

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 596ef9ba69ea4cd635123177ede67d509e7d12fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:22:26 2022 +0530 
-------------------------------------------------------------------------------- 
Hsti New SMRR and TSEG IMR in SAF consistency test

[Feature Description]
New test introduced for HST on LNL

Package/Module: LunarLakePlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 14017476274
Original commit date: Tue Oct 4 06:59:16 2022 -0700
Change-Id: I253cc1c31df028dd2f90677ba5528a6f7a24de35
Original commit hash: e6266fd60cd24b06542c64e98974c348df71ecf5

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/HstiFeaturePkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: d9ab3a7a1f75c4917b96cb5a0f6cd3d259aa4cc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:58 2022 +0530 
-------------------------------------------------------------------------------- 
Remove WO for 3rd party gfx card
which has bridge devices

[Feature Description]
remove _PR3 and _S0W methods for bridge devices

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018733637
Original commit date: Mon Aug 29 22:15:47 2022 +0530
Change-Id: I8ff5653f51ba535e15f2a9390a5deb210e30c8a6
Original commit hash: 1045d247be9106803c4a7958dbae011f64a11deb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl

================================================================================ 
Commit: 1a1f6a3aec2830acd304471376f84787c4c22d92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][PCIe] Clean up of PcieSipRpSpeedChange ()

[Issue Description]
unnecessary debug messages in SpeedChange Api
PcieSipGetDeviceInfo () called multiple times inside timeout loop

[Resolution]
cleanup debug messages
remove PcieSipGetDeviceInfo () call from timeout loop

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018444848
Original commit date: Fri Oct 14 06:39:14 2022 +0530
Change-Id: I42d03f205b8cd6b188e793f5878540fc595738ce
Original commit hash: d2b1fcb95c089beece8308c9a6933b76b82cdedf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 6f9427c9ebabff0377a21cd2cc1b61f0a697551d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:48 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enable/Disable Processor Thermal Device

[Issue Description]
When Processor Thermal Device was disabled via
BIOS set up menu, the PCI device was still
enumerating in the Device Manager.

[Resolution]
1. Removed the SA Thermal Device option
from SA Config tab
2. Disable the PCI device when the device
is disabled from the Set up menu

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018284302
Original commit date: Mon Nov 7 15:47:34 2022 -0800
Change-Id: I465d984f40d7c825529c0e01e2e810e0dc01b808
Original commit hash: 7510b2a69edbcf21a827d5340bfe4628d948af1e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 9e7253426b00140a0b89545b6dda9da607a62642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:37 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] HSTI thermal lock testing fix

[Issue Description]
HSTI thermal lock error code not coresponding with FAS

[Resolution]
New HSTI error codes and strings have been added to align with FAS.
Each thermal lock test has its own test block and idependent output.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 14017843230
Original commit date: Thu Nov 3 07:02:16 2022 -0700
Change-Id: I8d3ceccd6dcea3437886c4ec6bd8cbc16cb29aa4
Original commit hash: 303f9f05f5a8a585128d96fc2d6fa38e6b093ee0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/HstiFeaturePkg/Include/HstiFeatureBit_1_1a.h
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: 02393d0dcc993ecaa7265f88d3791a6226a074bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:35 2022 +0530 
-------------------------------------------------------------------------------- 
Remove AmtWrapperProtocol

[Feature Description]
Remove unused protocol.
Remove unused API.

Package/Module:
LunarLakePlatSamplePkg
MeteorLakePlatSamplePkg
ServerPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 18025184993
Original commit date: Mon Nov 7 16:18:16 2022 +0100
Change-Id: I3cdf2a5cbf7e69610d2d94cc9fabf4319ed1e2e3
Original commit hash: a8ff119890d96c53eb3307dc39ec3c9c73fb0b4a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/MePolicyInitDxe.h

================================================================================ 
Commit: 3833d180f295965b93370b391a9381aae2f8e5c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:33 2022 +0530 
-------------------------------------------------------------------------------- 
xDCI not powergating and staying in D0

[Issue Description]
xDCI doesn't power gate and blocks PCH S0ix entry

[Resolution]
xDCI wasn't correctly disabled in XdciConfigure function due to bad if
condition for Location. This change fixes that location check and xDCI
gets disabled correctly as selected in setup menu.

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb/.../UsbDeviceControllerInit

[Impacted Platform]
ALL

Hsd-es-id: 15012243046
Original commit date: Fri Nov 4 16:12:36 2022 +0100
Original commit hash: 184ed8dede98cf6426928d390445619218cf4150

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c

================================================================================ 
Commit: af611e3e4753dd1809a3fbad62878b2d935c35ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:30 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Spelling issue: Indentifier

[Issue Description]
Indentifier is not a word

[Resolution]
Change Indentifier to Identifier

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016132381
Original commit date: Tue Nov 8 17:01:45 2022 +0800
Change-Id: Idce98f59bb7ce892c9c6a7437f8081a646d6baca
Original commit hash: b2fd98a31e6d0d63fe39a3dd0b436dc4619b8cea

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 2aacc8eca59770d60c024dd2a02ed754472dfbcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:21 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] fix the index of BRDS in BtRegulatory.asl

[Issue Description]
The index number of BRDS are wrong

[Resolution]
Modify the index of BRDS method

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012284070
Original commit date: Tue Nov 8 16:46:39 2022 +0800
Change-Id: I1960fe4bbcb06fef106e9abc72a015d4ec96b6b2
Original commit hash: 2f7b381e1dbc1f0a411b38ae5624e04a4c34bc61

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtRegulatory.asl

================================================================================ 
Commit: 61937279e29c6118449b71eaa56029434e623cf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:17 2022 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2/GpioLib] Add display related settings

[Issue Description]
Missing IoStandbyState and PadMode settings for
display related functionalities.

[Resolution]
GpioV2: IoStandbyState and Pad mode settings
added for below functionalities:
- DDP_A
- DDSP_A
- BKLTEN
- BKLCTL
- AVDD_EN
- DISP_MISC

GpioLib: IoStandbyState settings updated
for below functionalities:
- BKLCTL

Package/Module:
GPIO2, GpioLib

[Impacted Platform]
LNL

Hsd-es-id: 18025119636
Original commit date: Wed Nov 2 17:25:32 2022 +0100
Change-Id: I3ad41ddf1a6259383fba5114ed3a5e6f3fb96443
Original commit hash: b8f2c101a708c0b1b94cd4f4e1172c49d02bb743

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: 4194d1253dbaf0264a220f16c0b3460c981d5501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:15 2022 +0530 
-------------------------------------------------------------------------------- 
ProceTrace: add the prompt for SMMProcTrace.

[Issue Description]
For the DGR conflict with SMMProcTrace.
when DGR enabled, then enabled SMMProcTrace will cause exception

[Resolution]
Add the prompt when enable SMMProcTrace.
Only enable SMMProcTrace when DGR disable

Package/Module: MeteorLakePlatSamplePkg/DebugSetup

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22016080376
Original commit date: Tue Nov 8 08:29:25 2022 +0800
Change-Id: I8f7940c9745e5b0fb156be88ee54d8fb2df86a28
Original commit hash: 0db26c65cd21430eb1ff7e236ca1af02a65c1fae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 98d6cb5f6a2c044930cbcce572154978394c896e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:12 2022 +0530 
-------------------------------------------------------------------------------- 
Move Boot Guard related defines and CPU_SKU

[Feature Description]
1. Move Boot guard related header defines to C1S root.
2. Move CPU_SKU to CpuGenInfo header.
Rationale: Change in public APIs necessitates the change
in customer code and more validation to make sure that
there are no new bugs due to the changes. This also
discards all the goodness in terms of quality accumulated
over previous generation's validation cycles. All this leads
to increase in cost for the customer.

Package/Module: ClientOneSiliconPkg\LnlCDie,
ClientOneSiliconPkg\MtlCpu,
LunarLakePlatSamplePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018177790, 16018177894
Original commit date: Thu Oct 6 11:49:48 2022 +0800
Change-Id: I8190aa61a672d11e308193f6a28af2a3b052b20b
Original commit hash: 002d02d9157c99053e339dd681b0a51617e4f204

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Include/CpuRegs.h
ClientOneSiliconPkg/Include/Library/BootGuardLib.h

================================================================================ 
Commit: f1af00a2e7827e00f2abedc07f76bf3630c91f10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:21:10 2022 +0530 
-------------------------------------------------------------------------------- 
Move CpuNvsArea.h to C1S root

[Feature Description]
Move CpuNvsArea.h & CpuNvsAreaDef.h to C1S root.
Rationale: Change in public APIs necessitates the change
in customer code and more validation to make sure that
there are no new bugs due to the changes. This also
discards all the goodness in terms of quality accumulated
over previous generation's validation cycles. All this leads
to increase in cost for the customer.

Package/Module: ClientOneSiliconPkg,
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018178124
Original commit date: Thu Oct 6 10:12:53 2022 +0800
Change-Id: I4ebb190c246f6a19b4336ffd92d25673c7313165
Original commit hash: ed84a4a91e163d838eafffc7c4cdb14263e7bbd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/IncludePrivate/Protocol/CpuNvsArea.h

================================================================================ 
Commit: 0dc468f05ac4fa5af342de62d5064b59b1a4f18d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:20:52 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS to program lphycp4.rxvldrxl0ssp=3 for PCIe Gen5 controller

[Feature Description]
lphycp4.rxvldrxl0ssp=3 needs to program by BIOS for Gen5

Package/Module:
IpBlock/PcieRp

[Impacted Platform]
MTL

Hsd-es-id: 16018687079
Original commit date: Wed Nov 2 20:15:21 2022 +0530
Change-Id: Id03194ce2b5d3558c30e55d41b0c0ea658268c00
Original commit hash: 575773f3c1fb9d541be83ac35ec88d48a39d99e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0d2e2d807d028a85d1a638695348a964676a0df5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:20:47 2022 +0530 
-------------------------------------------------------------------------------- 
Bwg Rev2.10 changes

[Feature Description]
Bwg Rev2.10 changes

Package/Module:
PCIe

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018686951
Original commit date: Tue Oct 25 20:32:25 2022 +0530
Change-Id: I6d6d0536aca1cf87e1f3b1a03d80f7b90c535d0f
Original commit hash: 8b6cbc248ac739263f1ffc9f5cca241cb7ef2662

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: bb68fe1f529c7b951376b67d9c9f9ca1e0092cec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:20:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2461_00

Hsd-es-id: N/A
Original commit date: Mon Nov 7 20:35:41 2022 -0800
Original commit hash: bebf065937d44a086097abbef72a7e5dc5e4ea72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 72faf74c5d8192c3b9953de8c774ef5b77744f0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:20:39 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Removed IA_POSTBOOT_SAI from RTC PG1 CP before BIOS_DONE

[Issue Description]
Ring-0 software (IA_POSTBOOT_SAI) is allowed to modify the policy
of RTC_CR_SAI_GROUP1 in RTC. This means it can modify the
read/write policy (SAIPG1_AC_HI, SAIPG1_AC_LO), adding itself or
other untrusted agents which could potentially cause damage to the
system, or removing agents that need access to registers in RTC PG1
(e.g. IA_SMM_SAI, IA_UCODE_SAI, etc.) which might break important
flows (Capsule Update, BIOS Guard).

[Resolution]
Removed IA_POSTBOOT from RTC PG1 CP by clearing bit 0 of
register saipg1_cp_lo.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 14017246153
Original commit date: Thu Sep 29 12:47:57 2022 -0700
Change-Id: Ib8c4987ee1d28a6282c784a54ee4ec095cdb2f56
Original commit hash: 53a872ce474722e2b55001b9a1f5bbc69c5be30e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRtc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRtc.c
ClientOneSiliconPkg/Include/Register/RtcRegs.h

================================================================================ 
Commit: af8629be79371020e5f403cb95b11f7f9254fcca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:20:33 2022 +0530 
-------------------------------------------------------------------------------- 
P2SB accesses for HECI-4 is not initialized on MTP-S

[Issue Description]
P2SB accesses for HECI-4 is not initialized on MTP-S
due to condition check is not correct.

[Resolution]
1. Correct the condition check in P2SB initialization for HECI-4.
2. Improve ME Initialization.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me

[Impacted Platform]
ALL

Hsd-es-id: 15012275886
Original commit date: Wed Nov 2 19:39:44 2022 +0800
Change-Id: I84c0901a694dc4ce30b82a3c2085785aa8c4909d
Original commit hash: ee97aba78605d1f83fd39db6c423fffe382afb00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/DxeMeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/PeiMeSocInitLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 13e3aa41055458b371a3c153ec2f9c13903cf014 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:20:03 2022 +0530 
-------------------------------------------------------------------------------- 
xHCI programming update

[Feature Description]
This change modifies LTV Limit parameter value from 400us to 1ms for
more flexibility for CPU to make changes to C10 LTR

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/PeiMtlPchInitLib
ClientOneSiliconPkg/Fru/MtlPch/PeiMtlSocInitLib
ClientOneSiliconPkg/IpBlock/Usb/.../UsbHostControllerInit

[Impacted Platform]
ALL

Hsd-es-id: 160186930851
Original commit date: Fri Nov 4 16:42:49 2022 +0100
Original commit hash: 20b7fa5d7190efa94ea207d282b66143381a96f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 0280063943cac1cbd6168b62e8020356e06ad6bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:19:53 2022 +0530 
-------------------------------------------------------------------------------- 
Fix assert error while boot in emulation system

[Issue Description]
Assert error observed while boot to EFI Shell in emulation system.

[Resolution]
Remove ASSERT statement.

Package/Module: ClientOneSiliconPkg/IpBlock/Tcss

[Impacted Platform]
LNL

Hsd-es-id: 15012272926
Original commit date: Mon Nov 7 10:39:17 2022 +0800
Change-Id: I64aa3e74c804b495a45398b2dd0611988baf2dd7
Original commit hash: 3cbb301618576531a428e8dc6c2048f26b7ea5ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.c

================================================================================ 
Commit: 3635a37e76e852587b4a9d0e9046e0bcc3d073a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:19:51 2022 +0530 
-------------------------------------------------------------------------------- 
Bug Found While Code Coverage Inspection

[Issue Description]
Status is not Initialized in the function

[Resolution]
Status Initialialized to EFI_SUCCESS by default.

Package/Module:AcpiTables/Cpussdt.asl

[Impacted Platform]
Default ALL

Hsd-es-id: 15012273008
Original commit date: Mon Nov 7 10:28:17 2022 +0530
Change-Id: Iba91eedf864cdac515c290d0eed9dc53cad967ea
Original commit hash: 33d4de724fd36e2c5efb2afeca7a58a03d3a415d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c

================================================================================ 
Commit: 472c7186f3cf056901f01fd08e3476ccaa2b3bc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:19:45 2022 +0530 
-------------------------------------------------------------------------------- 
Rework MeConfigLib.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove SPS support in MeConfigLib.
Rework MeConfigLib.
Remove path to non=existing SpsSmm.inf driver from EGS product.

Package/Module:
ClientOneSiliconPkg
LoganvilleRpPkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18025078924
Original commit date: Mon Sep 19 09:45:41 2022 +0200
Change-Id: Ifc6832e7afd96af0570e7200d1295b53e34b66ce
Original commit hash: f0fb044fa8021aad5f283ae2f0cb8954d63676d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf

================================================================================ 
Commit: 5e44d51bb9fc3c520e6d17da05233488aab268b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:19:43 2022 +0530 
-------------------------------------------------------------------------------- 
Remove SPS ME-BIOS boot paths.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove SPS ME-BIOS boot path.
Remove Recovery SPS ME-BIOS boot path.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18025078925
Original commit date: Mon Oct 31 23:04:04 2022 +0100
Change-Id: I9992fba2c98e147e986dad716c69d972c270de27
Original commit hash: 1a571fecfca7ab1ee72b8da18efa8511106b3ddc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: f685da7b152241597de45f39192bb47e756c84af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:19:31 2022 +0530 
-------------------------------------------------------------------------------- 
Rename IpWrapperCntxtInfoClient

[Feature Description]
Rename IpWrapperCntxtInfo.h to IpWrapperCntxtInfoClient.h for client.
This is to avoid name conflict to the one in CpRcPkg for server.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22016123806
Original commit date: Wed Nov 2 13:59:37 2022 +0800
Change-Id: Ic1a8736e1c4f6643f74bae49e97757d76df4ca6d
Original commit hash: 1e8f61e54eef7458cd8ae6bc3ef3dd3199a5dd25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/IpWrapperCntxtInfoClient.h
ClientOneSiliconPkg/IncludePrivate/PrintService.h

================================================================================ 
Commit: add3a372913e61262c44b45df650cf323ca63f9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:19:25 2022 +0530 
-------------------------------------------------------------------------------- 
Increase FSPM FV Size to enable MTLS External GCC11 build Part-3

[Issue Description]
External GCC11 Release build fails due to insufficent FSP-M FV Size

[Resolution]
Increase FSP-M FV Size by 2 block in MeteorLakeFspPkg

Package/Module: MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011545567
Original commit date: Fri Nov 4 16:17:06 2022 +0530
Change-Id: Ic0d74af35efd8a3aa11894d50a3326ceebf343e6
Original commit hash: c7b9edf42861f9dc968f9cce72c58c73e4e774cc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: d0b786e36dcc73b83d9538cfa54470a69d73a465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:19:23 2022 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg
from PowerLossNotifyDxe.inf

[Issue Description]
ClientOneSiliconPkg not be used in PowerLossNotifyDxe.inf

[Resolution]
Remove ClientOneSiliconPkg from PowerLossNotifyDxe.inf

Package/Module:
Features Pkg

[Impacted Platform]
ALL

Hsd-es-id: 16018655947
Original commit date: Fri Nov 4 09:46:40 2022 +0800
Change-Id: I17b1ae45af85a2aa066f5ac6dda4a7571d5eb176
Original commit hash: 556bce175af2cb1f13aa6948cca6c41fdcce7242

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/PowerLossNotifyDxe.inf

================================================================================ 
Commit: 1287084c84c0af8a2ecd848038a8c38b0f2a2fe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:19:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2457_00

Hsd-es-id: N/A
Original commit date: Sun Nov 6 20:35:26 2022 -0800
Original commit hash: 28ce7b072e9d806ab2bd2d44c63afa21d176d7a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1b43d18b592c1d833ebeb6d67e0d458eb9ce7547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:19:11 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL/LNL] Set Voltage Limit based on POR and Spec database

[Feature Description]
BIOS shall configure the Voltage Regulator parameters as per VR Spec
usch as Power Limits, Load Lines, IccMax, etc across all VR domains
(IA, GT).

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012151933
Original commit date: Tue Nov 1 16:46:50 2022 +0800
Change-Id: I06e450a144b2f8fcbd657c890246ae8cc6c786df
Original commit hash: 842b202e6b498297ddf7fe8add5147f018643661

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 5150cc23ba857dc5f29b7e831416a69dcea5bdf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:19:06 2022 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add Unit Test for NvmeEraseDxe [v2]

[Feature Description]
Add mock for NvmePassThruProtocol
Add Unit Test for NvmeIdentifyController
Add Unit Test for NvmeFormatNvmCommand
Add Unit Test for NvmeDataOverwrite
Add Unit Test for NvmeDataBlockErase
Add Unit Test for NvmeDataCryptoErase
Add Unit Test for UpdateResult
Add Unit Test for GetNvmeEraseResult
Add Unit Test for NvmeEraseBlocks

Package/Module: NvmeFeaturePkg/NvmeEraseDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299060, 15011299066
Original commit date: Fri Nov 4 13:10:33 2022 +0800
Change-Id: If698df067ed77897ddd334b72ff62db4acef25a3
Original commit hash: 3335682f10bbb8a4db998229e93e1ddb83b9e19d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/NvmeEraseDxeHost.inf
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/PrivateMock/NvmePassThruProtocolMock.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/PrivateMock/NvmePassThruProtocolMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetNvmeEraseResult/GetNvmeEraseResultMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetNvmeEraseResult/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeDataBlockErase/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeDataBlockErase/NvmeDataBlockEraseMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeDataBlockErase/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeDataBlockErase/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeDataCryptoErase/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeDataCryptoErase/NvmeDataCryptoEraseMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeDataCryptoErase/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeDataCryptoErase/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeDataOverwrite/NvmeDataOverwriteMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeDataOverwrite/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseBlocks/NvmeEraseBlocksMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseBlocks/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeFormatNvmCommand/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeFormatNvmCommand/NvmeFormatNvmCommandMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeFormatNvmCommand/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeFormatNvmCommand/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeIdentifyController/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeIdentifyController/NvmeIdentifyControllerMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeIdentifyController/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeIdentifyController/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/UpdateResult/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/UpdateResult/UpdateResultMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: c5c3409d9690e64145414012bc51255351971bfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:18:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2456_00

Hsd-es-id: N/A
Original commit date: Sat Nov 5 21:44:49 2022 -0700
Original commit hash: 2a4ab22bae666721e2db94e70582993065c29857

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bcb0021188de5dbafeba863fb4a0a6e2548bcf44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:18:45 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2455_01

Hsd-es-id: N/A
Original commit date: Fri Nov 4 21:34:17 2022 -0700
Original commit hash: 34cd01e8f05938fd953636b95f551da1b9bdd34e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bc48eb2b4d43ae47ce7a6f479f01d8acdcf87d9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:18:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2455_00

Hsd-es-id: N/A
Original commit date: Fri Nov 4 17:16:49 2022 -0700
Original commit hash: 1f782d7230fd19ce7e3d0632ae6a752a9c2c85d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3aa105cb4c35c3ddb6ec06023384355967962b69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:18:36 2022 +0530 
-------------------------------------------------------------------------------- 
[PCIe] Clkreq mapping is not implemented on PCH PCIe

[Issue Description]
Clkreq mapping is not implemented on PCH PCIe

[Resolution]
Program Clkreq mapping for PCH PCIe

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTLS

Hsd-es-id: 14017907779
Original commit date: Wed Nov 2 23:37:44 2022 -0700
Change-Id: I89dfb0cf11e1f628b88b4a736b6b616634ad450b
Original commit hash: 17162a03499be29acc0d693534d171952fcdaf4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchPcieClocksLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c

================================================================================ 
Commit: 121f9a692d5bdc62eff6169ff697854c371db467 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:18:34 2022 +0530 
-------------------------------------------------------------------------------- 
PCH SPF PCIe FIA Lane ownership

[Feature Description]
Update PCIe FIA Lane ownership

Package/Module: MtlPchFiaLib

[Impacted Platform]
S

Hsd-es-id: 14017913463
Original commit date: Tue Oct 25 14:17:05 2022 +0200
Change-Id: I169be134cec6350b816976d1f965970383687d3d
Original commit hash: 894fa6b087db4799a6af6806c17e3cb84823981c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchFiaLib/MtlPchFiaLib.c

================================================================================ 
Commit: 28b979c656d861dce9793c48de13920a3a32b5a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:18:28 2022 +0530 
-------------------------------------------------------------------------------- 
[Regression] System not booting to OS with Bios_v2454_01

[Issue Description]
System not booting to OS with Bios_v2454_01

[Resolution]
Revert "Addressed code quality issues 2445"
This reverts commit 7b41f3ca452444f0fc54f78a5bf8c948b7eda403.

Package/Module: ClientOneSilicionPkg, EC, MeteorLake.

[Impacted Platform]
ALL

Hsd-es-id: 16018714882
Original commit date: Fri Nov 4 11:05:35 2022 -0700
Change-Id: Ifc12277772547c2f70dbd20e7e46f19cd2f8a2af
Original commit hash: b80997f6088471df3f6b1fdc414dd53778454f90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDci.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
MeteorLakeBoardPkg/Library/PlatformVoltageControlLib/PlatformVoltageControlLib.c

================================================================================ 
Commit: ef95a84e944800c5ecba9b3eaf1c483fb8c8df0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:18:23 2022 +0530 
-------------------------------------------------------------------------------- 
Implement PCH PCIE clock policy from platform side

[Feature Description]
Implement PCH PCIE clock policy from platform side
This is for for discrete PCH such as MTPS.

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018659140
Original commit date: Fri Oct 28 20:05:49 2022 +0800
Change-Id: I9e3d9f914771c275b74c9057e7695a7a7cbb033e
Original commit hash: dc9875e7860627b88b6a4ff7e3fd62e21a014e64

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: d7790a415d8475c4303488af797a74b43d00eeeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:18:21 2022 +0530 
-------------------------------------------------------------------------------- 
Implement clock and clkreq config

[Feature Description]
Implement CLKREQ programming flow for PCH-S. Clock buffer control is
removed as chipset init is supposed to take care of that.

Package/Module: ClientOneSiliconPkg/MtlPch

[Impacted Platform]
MTL-S

Hsd-es-id: 14017912297
Original commit date: Thu Oct 27 11:46:36 2022 +0200
Change-Id: Ie81f249527a573e091f7f7e5de9493e68c4c0c39
Original commit hash: 6341d629b69cb170c5987d05003c176303397fee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.inf

================================================================================ 
Commit: aa7e7f8ac9b8d56949e347d0736bea225fbef02a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:18:18 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][SOC][PCIe] address gaps in PCIe flow

[Issue Description]
BUFFEN register proramming is not correct
Clkreq support setup options are not alined with MTL-S

[Resolution]
Program BUFFEN based on requirement
Add Clkreq support setup options

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14017873571
Original commit date: Wed Oct 26 06:46:32 2022 +0530
Change-Id: Id6cfb29d852ef1a51272d3ab4b35dec045d0dc33
Original commit hash: d829af481812822dee30c1526ef6979524d587b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr
MeteorLakePlatSamplePkg/Setup/PcieSetup.uni

================================================================================ 
Commit: 7d2999cad63c136179c94b8bca8f4b0d9933708a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:18:16 2022 +0530 
-------------------------------------------------------------------------------- 
Ensure PMC PM1_EN register is synchronized before SLP_EN

[Feature Description]
Before set SLP_EN, require to make sure RTC_EN and PCIEXP_WAKE_DIS bits
are same between SOC and PCH.

Package/Module:
C1S/PMC

[Impacted Platform]
MTL-S

Hsd-es-id: 22015955468
Original commit date: Fri Oct 7 11:46:14 2022 -0700
Change-Id: I162ae9486fd773825963e5eb2c9360a3a0b96e2b
Original commit hash: 28de6eaa4873c17e8b1f0a98c0113f89bd1e2b20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/BaseResetSystemLib/BaseResetSystemLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/BaseResetSystemLib/BaseResetSystemLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmSx.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgCommonLib.dsc
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf

================================================================================ 
Commit: f2cf84b0661f34ebc7df57079793ce5413c27c30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:18:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS] New tests TCSS Lock bits shall be implemented in HSTI Interface

[Feature Description]
HSTI shall verify locked stated of TCSS registers

Package/Module: LunarLakePlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 14017390003
Original commit date: Tue Oct 25 02:40:44 2022 -0700
Change-Id: I7d0574b11ccd75f5c98542a288a712a6beeac542
Original commit hash: d671a54efe9aa507b7d3360d937579d2af72aff7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/HstiFeaturePkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: 374b2481f9655a7d4194bc0fb5beca49e1237123 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:17:45 2022 +0530 
-------------------------------------------------------------------------------- 
SOC SMBUS is getting listed in PCI Dump.

[Issue Description]
SOC Smbus is enabled and getting listed in PCI Dump. It should
be function disabled and should not get listed.

[Resolution]
We had to keep it enabled SOC SMBUS controller enabled as SPD
trasaction were driven from SOC SMBUS controller. Now they are
moved to PCH controller and hence we can disable SOC SMBUS
controller.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc and
ClientOneSiliconPkg/Product/MeteorLake

[Impacted Platform]
MTL-Z0 and MTL-S

Hsd-es-id: 6018387354
Original commit date: Thu Nov 3 19:50:43 2022 +0530
Change-Id: I8c2b36c3b13aaedcb685cdd3c6cdb280b83c088a
Original commit hash: f930dee05bc562a3299150aaf58d1ac26548ae7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c

================================================================================ 
Commit: a032cc1dce558b92264df8a2702a136b93b1272b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:17:39 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL_S][PCH PO][Audio] Default audio BIOS settings update

[Issue Description]
Default audio BIOS settings are incorrect for Desktop Config.

[Resolution]
Change default values of bios knobs in the PchSetup scope.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 18024852340
Original commit date: Fri Nov 4 13:04:51 2022 +0100
Change-Id: I6bae56d2c7b50b76c12300156d6c33858561531f
Original commit hash: aa92a59fcad478fd9af4873b7ac263f27a462050

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 1767d38c7bb6d3d08d921511935809416b84adce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:17:29 2022 +0530 
-------------------------------------------------------------------------------- 
MTL M\P PSF powergating in C3 and deeper states.

[Feature Description]
Bios to program the IOE PMC register to allow IOE PSF
power gating only in C3 and deeper states.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
M, P.

Hsd-es-id: 16018685328
Original commit date: Thu Nov 3 12:07:19 2022 +0530
Change-Id: I2546aedf8ddaa5314a5815c00ba96189f6f822f5
Original commit hash: 294b9e9f2539f17d781e2ae9bd21ee698d07a5c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 6448fa6ef919e15db792970d42e387d06fd35eb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:17:25 2022 +0530 
-------------------------------------------------------------------------------- 
CNVd module BT features will be impacted

[Issue Description]
CNVd module BT feature will not function

[Resolution]
Scope BT feature files under the correct PCIe Root Port

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 16018680911
Original commit date: Thu Nov 3 20:28:40 2022 +0530
Change-Id: I51ae0aa43e1cb5e7c067a9924099500c9df1a4bc
Original commit hash: 5b010a7ec5e21ecb6a0896126766e7b05f92390c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5T4SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xT3Rvp.asl

================================================================================ 
Commit: eae236e47879c68c408ba8add4f3789359d573a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:17:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update configuration for SoC-S vs PCH-S features.

[Feature Description]
Sx Streching, After G3 GBE and WLAN are PCH owned features.
CF9 and Resets are owned by the Soc

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc and
ClientOneSiliconPkg/Product/MeteorLake

[Impacted Platform]
MTL-Z0 and MTL-S

Hsd-es-id: 16018152412
Original commit date: Mon Oct 31 20:50:23 2022 +0530
Change-Id: I2eaba544601c0966425c76eb53ea2b41d2c1ec2c
Original commit hash: 050fe5d61ccf1be0204d962aa4c03fedae5303cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPeiPmcPolicyLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPmcPolicyLib/MtlPchPeiPmcPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPmcPolicyLib/MtlPchPeiPmcPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: f230e3d0bc1ccdab8fc4063dcd276f3971ca8922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:17:06 2022 +0530 
-------------------------------------------------------------------------------- 
[PSR] BIOS menu does not show Erase Events status(success/fail)

[Issue Description]
BIOS shows all Erase Events with same string "Platform Erase" and does
not indicate success/fail status

[Resolution]
Display Erase Events status, Erase Event performed, Source (RPE/LPE)

Package/Module: PsrFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018135106
Original commit date: Wed Oct 12 15:56:29 2022 +0530
Change-Id: I9535c62c2dc10e96ae833acb4bedcc3ae50fbfaa
Original commit hash: d7cc343e6f409542c57e72252361aa9c8b702a6d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h

================================================================================ 
Commit: c93a396c1367f2a2b338d61b025085c2d8f4e2c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:17:01 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Update PMC registers for MTL-S (Part - 2)

[Issue Description]
Incorrect programming of some of the PMC registers

[Resolution]
Update following registers as per BWG

PCH Registers:
Offset correction for GEN_PMCON_B (0x1024) and set SMI lock Bit

Package/Module: ClientOneSiliconPkg/PMC

[Impacted Platform]
MTL-S

Hsd-es-id: 16016940760
Original commit date: Thu Oct 13 14:26:58 2022 +0530
Change-Id: I97ab7ef8b03c3283ad18b4f17ad0acab6bb211c
Original commit hash: cd3f3c6c32891d37ed05d1cbefa2a784b3c370ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: 7f9300e6d676b0a6e095fff6dafc97b4f8a5f70d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:57 2022 +0530 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg: TestCase MiscCommonSmbiosFunction

[Feature Description]
Add MiscCommonSmbiosFunction test case for SmbiosMiscDxe

Add UnitTestMiscCommonSmbiosFunction()
Add PreMiscCommonSmbiosFunction()
Add CleanUpMiscCommonSmbiosFunction()

Package/Module:
ClientSmbiosFeaturePkg\SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011299168, 15011299170
Original commit date: Fri Nov 4 11:15:48 2022 +0800
Change-Id: Id1b5a8046f8e9d19bf8be0c5f8f22aed9209cbb9
Original commit hash: 41ec53104088551d6301135d6ed20ec4780e811b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/MiscCommonSmbiosFunction/CleanUpMiscCommonSmbiosFunction.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/MiscCommonSmbiosFunction/CleanUpMiscCommonSmbiosFunction.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/MiscCommonSmbiosFunction/PreMiscCommonSmbiosFunction.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/MiscCommonSmbiosFunction/PreMiscCommonSmbiosFunction.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/MiscCommonSmbiosFunction/TestCaseMiscCommonSmbiosFunction.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/MiscCommonSmbiosFunction/TestCaseMiscCommonSmbiosFunction.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 910bf6dd396f2c36c8fa0c3825511a25206aeba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:55 2022 +0530 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg: TestCase SmbiosMiscEntryPoint

[Feature Description]
Add SmbiosMiscEntryPoint test case for SmbiosMiscDxe

Add UnitTestSmbiosMiscEntryPoint
Add PreSmbiosMiscEntryPoint
Add CleanUpSmbiosMiscEntryPoint
Mock EfiCreateEventReadyToBootEx()

Package/Module:
ClientSmbiosFeaturePkg\SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011299168, 15011299170
Original commit date: Thu Nov 3 18:09:08 2022 +0800
Change-Id: I2b5f0037741b6f6091d164b7201b614ef4ee9ada
Original commit hash: e5ea3338b352e9dae8abdbc5ea68c36c879e7e03

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/SmbiosMiscEntryPoint/CleanUpSmbiosMiscEntryPoint.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/SmbiosMiscEntryPoint/CleanUpSmbiosMiscEntryPoint.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/SmbiosMiscEntryPoint/PreSmbiosMiscEntryPoint.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/SmbiosMiscEntryPoint/PreSmbiosMiscEntryPoint.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/SmbiosMiscEntryPoint/TestCaseSmbiosMiscEntryPoint.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/SmbiosMiscEntryPoint/TestCaseSmbiosMiscEntryPoint.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.h
Features/ClientSmbiosFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 66d792ed007702f837822533fdcf161c17b3a3d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:53 2022 +0530 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg: TestCase SmbiosStringsUpdate

[Feature Description]
Add SmbiosStringsUpdate test case for SmbiosMiscDxe

Add UnitTestSmbiosStringsUpdate

Package/Module:
ClientSmbiosFeaturePkg\SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011299168, 15011299170
Original commit date: Thu Nov 3 18:06:57 2022 +0800
Change-Id: Iac79733062e2c43c560767905f748a78e101d95c
Original commit hash: d2f1c657f86d920d51ddd103edec8d3fee9fa2c0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/SmbiosStringsUpdate/TestCaseSmbiosStringsUpdate.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/SmbiosStringsUpdate/TestCaseSmbiosStringsUpdate.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 7a320b1a88f3ae201f090db07cb0c26904c81cb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:51 2022 +0530 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg: TestCase SmbiosStrInit

[Feature Description]
Add SmbiosStrInit test case for SmbiosMiscDxe

Add UnitTestSmbiosStrInit

Package/Module:
ClientSmbiosFeaturePkg\SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011299168, 15011299170
Original commit date: Thu Nov 3 18:05:44 2022 +0800
Change-Id: Ia49331516fddd02eff3ca8d18482dd5785d76f41
Original commit hash: 13086c5f42a0b5dc381141154c120074485241e5

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/SmbiosStrInit/TestCaseSmbiosStrInit.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/SmbiosStrInit/TestCaseSmbiosStrInit.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 4e3e8f995bf32e7d90c829965e332c622b90f246 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:48 2022 +0530 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg: TestCase UpdateMiscSmbiosCallback

[Feature Description]
Add UpdateMiscSmbiosCallback test case for SmbiosMiscDxe

Add UnitTestUpdateMiscSmbiosCallback
Add PreUpdateMiscSmbiosCallback
Add CleanUpUpdateMiscSmbiosCallback

Package/Module:
ClientSmbiosFeaturePkg\SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011299168, 15011299170
Original commit date: Thu Nov 3 18:04:59 2022 +0800
Change-Id: I1e4fc64feb57231476b00a7eab137d38d8afe2f7
Original commit hash: 0736d4b88f8946827394c5fbaecb603e029f81ee

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/UpdateMiscSmbiosCallback/CleanUpUpdateMiscSmbiosCallback.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/UpdateMiscSmbiosCallback/CleanUpUpdateMiscSmbiosCallback.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/UpdateMiscSmbiosCallback/PreUpdateMiscSmbiosCallback.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/UpdateMiscSmbiosCallback/PreUpdateMiscSmbiosCallback.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/UpdateMiscSmbiosCallback/TestCaseUpdateMiscSmbiosCallback.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/UpdateMiscSmbiosCallback/TestCaseUpdateMiscSmbiosCallback.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: bbc800a1370a9ecad7d3bc24554c08ae7c0798c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:46 2022 +0530 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg: TestCase UpdateMiscSmbios

[Feature Description]
Add UpdateMiscSmbios test case for SmbiosMiscDxe

Add UnitTestUpdateMiscSmbios

Package/Module:
ClientSmbiosFeaturePkg\SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011299168, 15011299170
Original commit date: Thu Nov 3 18:03:20 2022 +0800
Change-Id: I671d32712c7cbc9dc5636d0ac2bd40e60be37855
Original commit hash: 924960f32a59016ec3874baeafd36e47751502a8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/UpdateMiscSmbios/CleanUpUpdateMiscSmbios.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/UpdateMiscSmbios/CleanUpUpdateMiscSmbios.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/UpdateMiscSmbios/PreUpdateMiscSmbios.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/UpdateMiscSmbios/PreUpdateMiscSmbios.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/UpdateMiscSmbios/TestCaseUpdateMiscSmbios.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/UpdateMiscSmbios/TestCaseUpdateMiscSmbios.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 6a0ececaf4c433915cc8b27a0dd8d3fbed7594a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:44 2022 +0530 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg: TestCase AddSmbiosRecord

[Feature Description]
Add AddSmbiosRecord test case for SmbiosMiscDxe

Add UnitTestAddSmbiosRecord
Add PreAddSmbiosRecord
Add CleanUpAddSmbiosRecord

Package/Module:
ClientSmbiosFeaturePkg\SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011299168, 15011299170
Original commit date: Thu Nov 3 18:01:54 2022 +0800
Change-Id: I0003f03dd7c5b3bc6deb32457c5a6d423cb24b2d
Original commit hash: 3acacdd9bbd4a6d29259cf1e9cb31724b2ab88e0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/AddSmbiosRecord/CleanUpAddSmbiosRecord.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/AddSmbiosRecord/CleanUpAddSmbiosRecord.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/AddSmbiosRecord/PreAddSmbiosRecord.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/AddSmbiosRecord/PreAddSmbiosRecord.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/AddSmbiosRecord/TestCaseAddSmbiosRecord.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/AddSmbiosRecord/TestCaseAddSmbiosRecord.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 97bdd2959efe92abc071db3c0b3d0c74276637cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:42 2022 +0530 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg: TestCase AddSmbiosT14Callback

[Feature Description]
Add AddSmbiosT14Callback test case for SmbiosMiscDxe

Add UnitTestAddSmbiosT14Callback
Add PreAddSmbiosT14Callback
Add CleanUpAddSmbiosT14Callback

Package/Module:
ClientSmbiosFeaturePkg\SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011299168, 15011299170
Original commit date: Thu Nov 3 18:00:18 2022 +0800
Change-Id: I9e5223564cc9645152a804b44467d8982d1325d3
Original commit hash: a7c5c1d2719e4ad6aaeefb161c6908f30c6eac81

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/AddSmbiosT14Callback/CleanUpAddSmbiosT14Callback.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/AddSmbiosT14Callback/CleanUpAddSmbiosT14Callback.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/AddSmbiosT14Callback/PreAddSmbiosT14Callback.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/AddSmbiosT14Callback/PreAddSmbiosT14Callback.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/AddSmbiosT14Callback/TestCaseAddSmbiosT14Callback.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/AddSmbiosT14Callback/TestCaseAddSmbiosT14Callback.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: a3ae084cab33e0ce1e89ba0011d333685f614e66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:39 2022 +0530 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg: TestCase AddSmbiosT24Callback

[Feature Description]
Add AddSmbiosT24Callback test case for SmbiosMiscDxe

Add UnitTestAddSmbiosT24Callback
Add PreAddSmbiosT24Callback
Add CleanUpAddSmbiosT24Callback
Mock BootService:LocateProtocol()
Mock SmbiosProtocol()
Mock LibPcdGet8()
Mock LibPcdGet64()

Package/Module:
ClientSmbiosFeaturePkg\SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011299168, 15011299170
Original commit date: Thu Nov 3 17:58:50 2022 +0800
Change-Id: I4df7af28f0d6fab99ba60c9dfda8049695348d09
Original commit hash: 81dac3db8b3fd7ee6b2e5a88a4dbb5d2b4d379c3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMisc.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/AddSmbiosT24Callback/CleanUpAddSmbiosT24Callback.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/CleanUp/AddSmbiosT24Callback/CleanUpAddSmbiosT24Callback.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/AddSmbiosT24Callback/PreAddSmbiosT24Callback.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PreRequisite/AddSmbiosT24Callback/PreAddSmbiosT24Callback.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PrivateMock/PrivateMock.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PrivateMock/PrivateMock.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PrivateMock/SmbiosMiscDxeDefault.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PrivateMock/SmbiosMiscDxeDefault.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PrivateMock/SmbiosMiscDxeDefinition.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/PrivateMock/SmbiosMiscDxeStrings.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/AddSmbiosT24Callback/TestCaseAddSmbiosT24Callback.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/AddSmbiosT24Callback/TestCaseAddSmbiosT24Callback.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.h
Features/ClientSmbiosFeaturePkg/Test/ClientSmbiosFeaturePkgHostTest.dsc
Features/ClientSmbiosFeaturePkg/Test/CommonMock/BasePcdLibMock.inf
Features/ClientSmbiosFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/ClientSmbiosFeaturePkg/Test/CommonMock/BootServicesMock.h
Features/ClientSmbiosFeaturePkg/Test/CommonMock/PcdLibMock.c

================================================================================ 
Commit: ec43593b367ee35bfb5df37d796209fdb59d09fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:37 2022 +0530 
-------------------------------------------------------------------------------- 
Add Bifurcation support for SOC ports

[Issue Description]
x16 lanes are shared by PXPA and PXPB controllers.

[Resolution]
Read RPCFG and SOUTH_IOE_DECODE_LOCK to disable rootports based on
the bifurcation configuration.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTLS

Hsd-es-id: 14017873571
Original commit date: Thu Nov 3 10:11:30 2022 +0530
Change-Id: Id8a0f8d834392a9a3e0672045ca143b77709182f
Original commit hash: 6a101f6e1f3913b351b3c7a3f6f13870cbe6674f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/PeiHostBridgeIpStatusLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c7b61803c19f33cac9108234ae88f430f8e6c661 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:32 2022 +0530 
-------------------------------------------------------------------------------- 
Clean up RTD3 test setting

[Feature Description]
Clean up RTD3 test setting

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012219115
Original commit date: Thu Nov 3 16:01:38 2022 +0800
Change-Id: Ibd97bfe54a23e20657b3d9f1efa564cf7c1df6ae
Original commit hash: 03d897b5d27dbd04b60c99be7a0b6adff03a47d9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlMAepRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlMRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPDDR5dTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPHsioRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPLp5AepRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Hdas.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: e0ce0666ef68069c3fcc1019d11a6869a6c1ab6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:24 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL/LNL] Solved not displayed "Active Efficient-cores" knob.

[Issue Description]
The selection of the small core setting("Active Efficient-cores")
is ignored in the particular case. It results in that the user cannot
set the number of active small cores.
More specifically, if the number of small cores defaults to 0,
according to the logic of the code in cpusetup.hfr, the selection of
small cores will not be displayed in the list. Thus, there is no way to
choose how many small cores to activate.

[Resolution]
Obtain AllSmallCoreCount from a fixed number instead of a dynamic value.

Package/Module:
MeteorLakePlatSamplePkg, LunarLakePlatSamplePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012196692
Original commit date: Mon Oct 31 12:01:55 2022 +0800
Change-Id: I0c719d935235c298a242b398dc16679e69cf1f9e
Original commit hash: ac8037f98eeb2886abe6dc580175a6175a79fab9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 8d30b3ff944ad8c3441267ffc75637372df0459e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2454_01

Hsd-es-id: N/A
Original commit date: Thu Nov 3 22:46:58 2022 -0700
Original commit hash: 749d6704d9121156d5c9a2b6990e6981cd19f302

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f7f8ab2d8a60df9e65ab466e6e4e0d59c885e537 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:15 2022 +0530 
-------------------------------------------------------------------------------- 
Addressed code quality issues 2445

[Issue Description]
EcPrivateLib.c : Pointer 'DataBuffer' & 'DataSize' checked for NULL at
line 196 may be dereferenced at line 236.

MtlPchDci.c : Pointer 'PchConfig' checked for NULL at line 107 will
be dereferenced at line 111.

PlatformVoltageControlLib.c : 'Status' might be used uninitialized.

PciResources.c : 'ChildBridge' might be used uninitialized.

OneClickRecovery.c : Pointer
'AppendDevicePathNode(NewDevicePath(EFI_DEVICE_PATH_PROTOCOL* )NullUriPath)'
returned from call to function 'AppendDevicePathNode' at line
534 may be NULL and will be dereferenced at line 534.

MtlPchDmiInit.c : 'PchConfig' might be used uninitialized.

PchDmiExtLib.c : Null pointer 'PchConfig' that comes from
line 141 may be dereferenced at line 163.

[Resolution]
Added NULL check to all the variables causing issue.

Package/Module: ClientOneSilicionPkg, EC, MeteorLake.

[Impacted Platform]
ALL

Hsd-es-id: 22015617723
Original commit date: Mon Oct 31 17:07:29 2022 +0530
Change-Id: Idf82100e4d8f9c72be0f00a2bb1d985d36128033
Original commit hash: f1ef2307e3b43702057f61585efb464b67bd9b55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDci.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
MeteorLakeBoardPkg/Library/PlatformVoltageControlLib/PlatformVoltageControlLib.c

================================================================================ 
Commit: 449d723f346a6a71a39ff9986216ac6a9766edbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:13 2022 +0530 
-------------------------------------------------------------------------------- 
Remove support for PCPS_REQUESTS_DISABLE

[Feature Description]
Remove support for MAILBOX_PCODE_CMD_READ_PCU_MISC_CONFIG[31]

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
LNL-M

Hsd-es-id: 16018636639
Original commit date: Mon Oct 31 15:16:20 2022 +0530
Change-Id: Ia83d4466a1c21909488a9f461b55a7ca08af01e4
Original commit hash: fdec3705bb649900f0790c8cb331118ce3f7d55c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c

================================================================================ 
Commit: 993947b5fa7c758a223f9ce78817a51ae7028e3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2454_00

Hsd-es-id: N/A
Original commit date: Thu Nov 3 21:35:51 2022 -0700
Original commit hash: 15b31facb86ae7c33cbc399c85ce9a92d01dd85b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 868df56e59c66ede1e015958aeac7464a3261fd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:16:06 2022 +0530 
-------------------------------------------------------------------------------- 
Prevent setting mPsrdata when it forward to NULL

[Issue Description]
Set mPsrData when it forwards to NULL.

[Resolution]
Add one more if statement to prevent it set data to NULL

Package/Module:Features/Rpe

[Impacted Platform]
ALL

Hsd-es-id: 15012239706
Original commit date: Wed Nov 2 17:07:24 2022 +0800
Change-Id: I3381c3354cc2815d83066f6622bac75bc4445116
Original commit hash: edd134502278ff83d0b83201c00e0bbdd0026bfd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: a8d1ff22e0e11c4ffc0d4cf44fa3628130060666 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:15:47 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformErase: modify the verification.

[Issue Description]
verification takes place around 200 KB

[Resolution]
1. split the media to 1024 section.
Select two random location from section,
And verify 5% of section for each location.
2. For some devcies, verify the media wrote with zero after erased.
3. For some devices, it doesn't write with zero after erased,
backup LBA before erasing, and compare the LBA after erased.
4. verify the LBA 0, 1, 2 and last LBA. Other LBA is selected random.

Package/Module: MeteorLakePlatSamplePkg/PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 16018635662
Original commit date: Wed Nov 2 13:43:31 2022 +0800
Change-Id: I8ea5920491e98bf4229313406984bb0aa856f0f4
Original commit hash: d008e2799c995570e85b8ba4e53c9bb7be90e53a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/NvmeEraseDxe.c
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.c
Features/Storage/UfsFeaturePkg/UfsEraseDxe/UfsEraseDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Nvme.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Sata.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/DeviceHandler.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Verification.c

================================================================================ 
Commit: e4e36495da544533e818354567c001f88f457320 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:15:33 2022 +0530 
-------------------------------------------------------------------------------- 
Remove dynamic loading of CPU PM SSDT.

[Feature Description]
Current Implementation has dynamic loading of Cpu
PM SSDT Table(Using Load Operator in asl)
which is not required any more,So moved from
Dynamic Loading of Cpu PM tables to Static
Loading of CPU PM tables.

Package/Module:AcpiTables/Cpussdt.asl

[Impacted Platform]
Default ALL

Hsd-es-id: 22015629073
Original commit date: Fri Oct 21 17:05:16 2022 +0530
Change-Id: I1c407deba19618f2528ab4f68b474863c366b496
Original commit hash: 3c7d2881a3d4eda281ac657309114474457e6103

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuSsdt.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c

================================================================================ 
Commit: 219730a517538b7a29a45a933a7664d5103f41f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:15:21 2022 +0530 
-------------------------------------------------------------------------------- 
NGU reg offset diff to be taken care for MTLS

[Issue Description]
MTLS uses wrong register offset for NGU register

[Resolution]
Added CPU Id check to use correct offset for MTLS

Package/Module:
NGU

[Impacted Platform]
MTLS

Hsd-es-id: 16018666822
Original commit date: Mon Oct 31 10:49:05 2022 +0530
Change-Id: I89ab9016add71667cafec1f9b0a6810d8a93d671
Original commit hash: d792c8d69b7045b1c7301d4f2228775c7c5f7eb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c

================================================================================ 
Commit: 211b64d7d5fdf77ca28678a298a1d07786e6c800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:15:19 2022 +0530 
-------------------------------------------------------------------------------- 
Add BIOS debug log for dumped FIA register of DRCRMn

[Feature Description]
Print all FIA DRCRMn registers.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 14017879807
Original commit date: Tue Nov 1 14:46:40 2022 -0700
Change-Id: I80451d00f4e0d465092ec3b034e8150514291212
Original commit hash: 73bac4880e63261cc862adfb9e434b2212897a57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFia19.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFia19Regs.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c

================================================================================ 
Commit: ca9967c19aa406bc0d3c8618a4139c6b199bcacb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:15:13 2022 +0530 
-------------------------------------------------------------------------------- 
MTPS PSF PCIe Grant Count Programming

[Issue Description]
MTPS does not program PCIe Grant Counts

[Resolution]
Change function calling to use PCH PSF topology.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTPS

Hsd-es-id: 14017623736
Original commit date: Mon Oct 10 16:19:19 2022 +0200
Change-Id: I6233f64366c1ed891f256de27cd5310e48eebd5c
Original commit hash: 808f40c859db3c811acf6266ead510be1ec995ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c

================================================================================ 
Commit: 112258930ed3e1d979aedcc750b95cea2c42edb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:14:48 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: UnitTestPssMonzaDriverComponentNameGetControllerName

[Feature Description]
Modify UnitTestPssMonzaDriverComponentNameGetControllerName test case
for I2cPssMonzaDxe

Add #include <I2cPssMonza.h> on
TestCasePssMonzaDriverComponentNameGetControllerName.c

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Wed Nov 2 14:44:39 2022 +0800
Change-Id: Idd14de019a390d0c57039d6623a1a0c065fd123e
Original commit hash: 1376d933e726692386f8c3202219e0741972bf64

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverComponentNameGetControllerName/TestCasePssMonzaDriverComponentNameGetControllerName.c

================================================================================ 
Commit: 4dfacaac0eea8ae12a8e138bb3bbdd52fc345e53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:14:43 2022 +0530 
-------------------------------------------------------------------------------- 
Update BIOS code related to max Atom core and cluster number supports

[Feature Description]
Extend max Atom core and cluster number supports for 32 atom cores.
While the VFR tool does not support arithmetic expressions
for conditional judgment, update BIOS code
and use numerical value instead.

Package/Module:
LunarLakePlatSamplePkg/Setup,
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 22015774655
Original commit date: Fri Sep 23 15:43:43 2022 +0800
Change-Id: I36f7c8c3b724407d8083ccb68bc88514b6a22ef7
Original commit hash: e45019fd22417bcb8a76bbfe2b5d7ae9d4cf091c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 05861cd2d5645fc6dc94f25e86a4d7e064c402ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:14:28 2022 +0530 
-------------------------------------------------------------------------------- 
Allocate 1.5MB MMIOSize as a minimum requirement

[Issue Description]
The minimum MMIO size should be 1.5GB so that it will not overlap with
PCI Config Space/GFX Config Space.

[Resolution]
Adjust the minimum mmiosize to 1.5GB

Package/Module: HostBridge

[Impacted Platform]
ALL

Hsd-es-id: 16018604785
Original commit date: Tue Nov 1 12:22:10 2022 +0530
Change-Id: Iae596a33da32595771c251270d08ab31df72e329
Original commit hash: f9983acc51f57770f8ea3d9a7243c5bec487c887

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c

================================================================================ 
Commit: 1b2bea61c78e8bbaf33dbbd2b6ed4e7605ee6356 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:14:16 2022 +0530 
-------------------------------------------------------------------------------- 
MTLP: Remove NON POR Sata Ports from Setup Menu

[Issue Description] or [Feature Description]
For MTL-P NON POR Sata Ports are visible for RTD3 functionality

[Resolution]
Remove Unsupported Sata Ports from Setup menu for MTL-P

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
P

Hsd-es-id: 22016006446
Original commit date: Wed Nov 2 12:31:30 2022 +0530
Change-Id: I313ef90bdf63818a057119d7e5f24b9b481d6851
Original commit hash: 897acd92bb7d662e16a107e135f5a4bb21e71f6b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 7280139c8aa6ed58b0d6bd194b28abd55680438d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:14:13 2022 +0530 
-------------------------------------------------------------------------------- 
Fix uniqueid failures reported by FWTS

[Issue Description]
Fix for 13 High Failure errors reported by FWTS

[Resolution]
Modified _UID for devices which is conflicting with other
devices _UID

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018542917
Original commit date: Fri Oct 21 22:04:48 2022 +0530
Change-Id: I24709f087cc6aecb24e7dafc2428d59b78b3ac01
Original commit hash: 1bc7b4fbbeee4070d3042c1c630ff3c50106d838

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/IteSio.asl

================================================================================ 
Commit: 05d8a33c18c69fb392883d7cd6d0df54bc748ff2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:14:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2453_03

Hsd-es-id: N/A
Original commit date: Wed Nov 2 21:35:39 2022 -0700
Original commit hash: 61dfa0f355224bdaff9264d2c3ae4dfc3f4422c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7a5edd3b096b944298b2345e90697a7b4d9e3fdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:59 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]Update embedded build BIOS ID string

[Issue Description]
PCH type and target platform name in embedded BIOS ID
contain strings from previous generation

[Resolution]
Update PCH type and target platform name to align with MTL

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 1509151828
Original commit date: Wed Nov 2 11:35:09 2022 -0700
Change-Id: Ia7c2de4166291cca09a8e051125f5a098aee1b63
Original commit hash: 8148f8f0f51e9db8a351900ac9d257945733ec97

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: 626430a29816c07862290cd76c63d215d142b7cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:47 2022 +0530 
-------------------------------------------------------------------------------- 
Increase FSPM FV Size to support MTLS External GCC11 build Part-2

[Issue Description]
External GCC11 Release build fails due to insufficent FSP-M FV Size

[Resolution]
Increase FSP-M FV Size by 1 block

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011545567
Original commit date: Fri Oct 28 11:56:13 2022 +0530
Change-Id: I6d4375cf95c3398c41ee3a17aa444da3ae2ab662
Original commit hash: f3791cd669c329f5cc72a674b28a2db1f3b1a1b6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcm.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: d409be000f763b2dbe766278205d5dfb06336ff2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:38 2022 +0530 
-------------------------------------------------------------------------------- 
Add BtPpag test for CnvUefiConfigVariablesVer2.c

[Feature Description]
Add InstallBtPpag test case for CnvUefiConfigVariablesVer2.c

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011299160
Original commit date: Tue Nov 1 11:53:11 2022 +0800
Change-Id: Id51851960e010045767197fa0375d81350d19001
Original commit hash: 2235621a0aeaad5a4a321038608deb3d6b07d758

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariables2Host.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallBtPpag/TestCaseInstallBtPpagVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallBtPpag/TestCaseInstallBtPpagVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallCnvUefiVariables/TestCaseInstallCnvUefiVariablesVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMainVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMainVer2.h

================================================================================ 
Commit: 2b8e37d0815ff3532c01c95e04583055ff3c7346 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:35 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P dTBT] Update platform mapping sheet for GPIO output
state pin of GPP_B11, C19 & F10

[Feature Description]
correcting GPIO polarity as per new RVP document

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018680911
Original commit date: Wed Nov 2 16:59:25 2022 +0530
Change-Id: I4824cfef2ff51959e06b6dc78fc3c720befa2926
Original commit hash: 447aae82db3eccb84fb2be1c75a8292823c95411

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl

================================================================================ 
Commit: b7375fd78564ab25509b714240e106a2a527f81f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:33 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLS RVP] Correct SPD address mapping table

[Issue Description]
Current SPD address mapping (VpdPcdMrcSpdAddressTable) is incorrect.

[Resolution]
Correct S01/S03/S04 VpdPcdMrcSpdAddressTable according to schematics.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012250515
Original commit date: Wed Nov 2 16:34:57 2022 +0800
Change-Id: Idd355a63d3e33498c03fc3b53653191d1634b253
Original commit hash: 7d86d9b30e2dd8af7e38f87c687aa5b8fdad04fd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 6a0d1c5f00e96135a7455a19aa9f5bcc16ab44b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:27 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL-P dTBT] Update platform mapping sheet for GPIO output"

This reverts commit 32178b6ef263ba291be7df96df33a22dd8adca8e.

Wed Nov 9 12:08:05 2022 +0530
Original commit date: Wed Nov 9 12:08:05 2022 +0530
Original commit hash: d16f6cfcc78c963c6bc0aec02ceb903a390d4b6b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl

================================================================================ 
Commit: ff104e1edc2017a0571a0d029612533b9b5359b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:25 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Reverted BIOSID Minor"

This reverts commit d21f920db792afe309fa3039a891b4e062cd4f2b.

Wed Nov 9 12:08:01 2022 +0530
Original commit date: Wed Nov 9 12:08:01 2022 +0530
Original commit hash: d7a5cf5a0a65f7ce9c032423ff9baa76f7ef90aa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dbd07d754e2cde581f7750d35ce9c825979df535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:23 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2453_01"

This reverts commit 8956d4fbf2e3a867c42d24c0e1c5b2d5eaad6978.

Wed Nov 9 12:07:56 2022 +0530
Original commit date: Wed Nov 9 12:07:56 2022 +0530
Original commit hash: 142f540aaf3b17b5e67b9d7e7c2888f198bffb72

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cf03445dba68b1866a1e2e64214efcc250bb325d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2453_01

Hsd-es-id: N/A
Original commit date: Wed Nov 2 05:21:19 2022 -0700
Original commit hash: 8956d4fbf2e3a867c42d24c0e1c5b2d5eaad6978

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7e4e397a279e3834308d332463007f6d2b246c21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:18 2022 +0530 
-------------------------------------------------------------------------------- 
Reverted BIOSID Minor

[Issue Description]
Facing TeamCity failure

[Resolution]
Reverted the BIOS ID

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: NA
Original commit date: Wed Nov 2 17:36:32 2022 +0530
Change-Id: I130b4b857fc7a349da6d387684e8e1e270da4b5a
Original commit hash: d21f920db792afe309fa3039a891b4e062cd4f2b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0fed1e63d90ee96a641771a97d196f8d302bea7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:16 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P dTBT] Update platform mapping sheet for GPIO output

state pin of GPP_B11, C19 & F10

[Feature Description]
correcting GPIO polarity as per new RVP document

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018680911
Original commit date: Wed Nov 2 17:28:12 2022 +0530
Change-Id: I25ff0e02e2d1d7a3c345144cec13fb63f7d476b7
Original commit hash: 32178b6ef263ba291be7df96df33a22dd8adca8e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl

================================================================================ 
Commit: aac807defaf7b7cff41648206ec951f5279e2e1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2453_02

Hsd-es-id: N/A
Original commit date: Wed Nov 2 04:08:36 2022 -0700
Original commit hash: b6069f4da783ded84a27c31686ca2cc3b9cf44dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b820bc035fbfd3491026f91d859e3c3215c1fcb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_4

Hsd-es-id: N/A
Original commit date: Wed Nov 2 02:17:44 2022 -0700
Original commit hash: 0905ba3dd40357ed9b68ad6358b61c05e7790c31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e2773b565c8d1126599f6308d52856698b3d5057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2

Hsd-es-id: N/A
Original commit date: Wed Nov 2 01:49:53 2022 -0700
Original commit hash: 24f8ca0f4eeb0e96b65fd399b80331ffe3ee8730

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ce4325001df9b79cbff8e8d50988a147e8f53a09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:13:04 2022 +0530 
-------------------------------------------------------------------------------- 
[LPE]MEBx setting's are not set to default
once after triggering CSME Unconfigure in Local Platform Erase.

[Issue Description]
CSME Unconfigure request is not saved before clearing LPE setup data.

[Resolution]
Save CSME Unconfigure request before clearing LPE setup data.

Package/Module:
PlatSamplePkg/Features/Rpe

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018667254
Original commit date: Wed Nov 2 11:27:07 2022 +0800
Change-Id: I9903e163adca145aa1edd4b10e371cc3c4f19dc8
Original commit hash: e5e96c048de65fb00e63a0e362fd06a5e1cb6fad

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.inf
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SimulatedSecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SimulatedSecureErase.h
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.h
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf

================================================================================ 
Commit: 6d916ae11c41c52fab127cfc789355e18c47e8a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:12:59 2022 +0530 
-------------------------------------------------------------------------------- 
Fix VTIO default values in BIOS menu

[Issue Description]
After enabling VTIO in BIOS, defaults values were not getting
populated. gVtioSetupData was overriding the defaults populated
by VFR.

[Resolution]
Added a condition on BlockToConfig to run only when VTIO is enabled

Package/Module: VtioFeaturePkg

[Impacted Platform]
Default All

Hsd-es-id: 16018621950
Original commit date: Tue Oct 25 20:40:47 2022 -0700
Change-Id: Ic5fa22c9679de0e823cdc06c6ffc44bffa1b3382
Original commit hash: 2dd2bdfc5a9942aadbcbf0c8e23339aac833ac7f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.c

================================================================================ 
Commit: ea4a4887964445e5b174a5bd0a5e54a8ca68828a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:12:53 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-S Configure SOC SMBUS according to BWG.

[Feature Description]
1. Program, Enable and Lock TCO BASE.
2. Disable Memory and IO space for SMBUS controller in SOC.
3. Disable and hide SMBUS Controller in PSF.
4. To support above changes had to modify SmbusInfoLib

NOTE: This change will not disable SOC Smbus Controller on SIMICS.
Firt SIMICS needs to switch SPD reads to PCH Smbus Controller.
Then only we can disable SOC SMBUS controller in SIMICS.
Otherwise it will fail in MRC.

Package/Module: ClientOneSiliconPkg/Fru

[Impacted Platform]
MTL-S

Hsd-es-id: 16018441208
Original commit date: Thu Oct 13 14:42:16 2022 +0530
Change-Id: Ia1be389f360d777f52e5b530e352cf90427f86e0
Original commit hash: da744ece0abc58020377dd7917334287b98be76d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmSmbusInfoLib/MtlSmbusInfoLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmSmbusInfoLib/MtlSmbusInfoLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusCommon.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc

================================================================================ 
Commit: 81a564304d1fab23a291865d52d06182bab6c51c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:12:47 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 15012218141
Original commit date: Tue Nov 1 13:25:35 2022 +0530
Change-Id: Ib25598e12e2573c45b70f9d73ca3935c9a38c7de
Original commit hash: 3f5cb374e6b90de01de83a09c23fcb13ac6c1635

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 9f0d0949c01311dfeb77421d6d698a2c5681b767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:12:42 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P dTBT] Update platform mapping sheet for GPIO output
state pin of GPP_B11, C19 & F10

[Feature Description]
correcting GPIO polarity as per new RVP document

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018680911
Original commit date: Sat Oct 29 18:54:42 2022 +0530
Change-Id: Id7811c0b706fc5eeb4319c6601fdfa9322c6a871
Original commit hash: 40db591d92e301d91cf08fa38cf3649c2722916c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc

================================================================================ 
Commit: e8fa2ab969a210f7d8cd70f39aaa5b909c737ef8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:12:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update BIOS Crashlog flow to align with spec

[Feature Description]
Remove deprecated steps and send command thru correct sequence

Package/Module:
MeteorLakePlatSamplePkg/CrashLog

[Impacted Platform]
MTL

Hsd-es-id: 15012205200
Original commit date: Wed Oct 26 15:13:24 2022 +0800
Change-Id: Icdae255d8996aa448f286481c7a56cd9604ff99a
Original commit hash: be1b9a0bb9711aeed5e2708024a288730d123b55

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.h
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c

================================================================================ 
Commit: b1eb545ffba3dada415580c52ed487b83ffeb0d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:12:34 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: UnitTestPssMonzaDriverComponentNameGetControllerName

[Feature Description]
Add UnitTestPssMonzaDriverComponentNameGetControllerName test case
for I2cPssMonzaDxe

Add UnitTestPssMonzaDriverComponentNameGetControllerName

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Thu Oct 27 15:39:03 2022 +0800
Change-Id: Id1cab8c522bf6a1784ec6946f6e10381a15d8a00
Original commit hash: 577eb1293bca3f65a225b6de65ed86375394bc99

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/I2cMonzaDxeHost.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/PrivateMock/PrivateMock.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverComponentNameGetControllerName/TestCasePssMonzaDriverComponentNameGetControllerName.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverComponentNameGetControllerName/TestCasePssMonzaDriverComponentNameGetControllerName.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: c7f953e3eaf495bd1a1417be62906c72597abcf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:12:29 2022 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Nov 2 04:44:53 2022 -0700
Original commit date: Wed Nov 2 04:44:53 2022 -0700
Original commit hash: 26cfeddd175ec5243c3e16c1e0578f5fd1ceb7f3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1dc5b1328c6faf9577183e32041e9c9a3162fe60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:12:27 2022 +0530 
-------------------------------------------------------------------------------- 
Reverted BIOSID

[Issue Description]
Facing TeamCity failure

[Resolution]
Reverted the BIOS ID

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: NA
Original commit date: Wed Nov 2 15:41:08 2022 +0530
Change-Id: Ifae9566ad8ccb0d929426a22d8d87ebb0127227b
Original commit hash: 20f569bc3d25c84ff37d72e0c30c24f850a256a3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 07e0afda4a9756bcf902a13525cf976f040eec03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:12:25 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2452_00

Hsd-es-id: N/A
Original commit date: Tue Nov 1 21:34:04 2022 -0700
Original commit hash: 9b18b8d71477d0158100d69775a3d3240e6fdd7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: da03f77b2aa7c1aaa8c5774ceee857d8ecdb7236 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:12:14 2022 +0530 
-------------------------------------------------------------------------------- 
SataFeaturePkg: Add test case V4

[Feature Description]
add mock for AtaPassThruProtocol
add test case for SendSecureEraseCommands
add test case for SataSanitizeCommand
add test case for SataDataOverwrite
add test case for SataDataBlockErase
add test case for SataDataCryptoErase
add test case for UpdateResult
add test case for SataSwapAtaString
add test case for GetSataEraseResult
add test case for SataEraseEntryPoint

Package/Module: SataFeaturePkg/SataEraseDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299073, 15011299103
Original commit date: Tue Nov 1 09:23:17 2022 +0800
Change-Id: I8a3f8bbc9446f9ac8d9748baf95156b3619c81a5
Original commit hash: 1277ba68cb11c2a0bfe7342b26b415280e5ed071

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/PrivateMock/AtaPassThruProtocolMock.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/SataEraseDxeHost.inf
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetSataEraseResult/GetSataEraseResultMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetSataEraseResult/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataDataBlockErase/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataDataBlockErase/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataDataBlockErase/SataDataBlockEraseMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataDataBlockErase/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataDataCryptoErase/SataDataCryptoEraseMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataDataCryptoErase/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataDataOverwrite/SataDataOverwriteMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataDataOverwrite/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataEraseEntryPoint/SataEraseEntryPointMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataEraseEntryPoint/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataPrepareSecureErase/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSanitizeCommand/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSanitizeCommand/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSanitizeCommand/SataSanitizeCommandMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSanitizeCommand/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSendEraseCommand/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSwapAtaString/SataSwapAtaStringMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSwapAtaString/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SendSecureEraseCommands/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SendSecureEraseCommands/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SendSecureEraseCommands/SendSecureEraseCommandsMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SendSecureEraseCommands/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/UpdateResult/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/UpdateResult/UpdateResultMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 1702e1cb2b272b52e44507302234b4e34499ae1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:12:11 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL M] Enable TurboMode by Default

[Feature Description]
Enable Turbo Mode by default in BIOS setup for MTL M

Package/Module:MeteorLakeBoardPkg\MeteorLakeBoards

[Impacted Platform]
MTL M

Hsd-es-id: 15012244692
Original commit date: Wed Nov 2 00:39:08 2022 +0530
Change-Id: Ief25828ff398c31b3c47cd310928e97b675abf34
Original commit hash: c68a24663cda84a796b4dc7b696f82014e31a738

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 3f26c2a9f40d222164d9136ad302d12305c33a5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:11:58 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] Change in TCSS deven register based on LNLM SOC osxml WW40 Drop

[Feature Description]
Move TCSS DEVEN register accessing from C1S to Fru Layer to allow to
make changes related to TCSS DEVEN register name based on OSXML

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 16018541919
Original commit date: Wed Oct 26 13:27:24 2022 -0700
Change-Id: Iba5ff78fc8ec33e2e60f9a4d9c191008f7b69b4f
Original commit hash: 0019e6d7085e5f3b7f2e3cc10c0885594746382a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 182038e4f9460a7d92da74400ff59cb472d1c096 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:11:51 2022 +0530 
-------------------------------------------------------------------------------- 
Add ADL-P and RPL-P to USB Secure (AKA VTIO) Biometric FRs

[Issue Description]
Port AlderLake code to MeteorLake for USB Secure Biometric support.

[Resolution]
Add code from AlderLake and change from port 9 to Port 5.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 16018621880
Original commit date: Fri Oct 21 12:40:59 2022 -0700
Change-Id: I3bbc087c4b0245f55a317b6694636aea0d57e3ad
Original commit hash: 3fbfb1dc0a86ca392e732a74d2feec7576952cde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/AcpiTables/PchXhci.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: d3fb4a9ace221f97a9f9a2e4057b0da95fe1289e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:11:32 2022 +0530 
-------------------------------------------------------------------------------- 
Fix disable early trace during PCH TraceHub Init

[Issue Description]
Trace is disabled by bios after enabling Keep Early Trace in settings
when PCH TH is enabled and SOC TH is disabled.

[Resolution]
Separate checking condition on SOC and PCH to clear ECTRL[17]
when SOC/PCH TraceHub mode is disabled and SCRPD0.24 is cleared.

Package/Module:
ClientOneSilicon/Product/MeteorLake

[Impacted Platform]
MTL-S

Hsd-es-id: 15012218545
Original commit date: Tue Nov 1 16:30:32 2022 +0800
Change-Id: Id2bae66b954ea1f0bf40188e3f7065778298195c
Original commit hash: 28be856589138412457660522f7b49930bcd4433

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c

================================================================================ 
Commit: f8b3595d612daf23a3becc10c461868d79f3d871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:11:21 2022 +0530 
-------------------------------------------------------------------------------- 
Inform the Display PHY when IGFX is disabled

[Feature Description]
Inform the Display PHY when IGFX is disabled

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16018569905
Original commit date: Mon Oct 24 22:38:35 2022 +0530
Change-Id: I594c81fc8341077159e5934e8af43c45fab8bdd1
Original commit hash: 8d8cc65c3493d596cc6b21d3d9a8bb9cee2f22e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLibNull/PeiGraphicsInitFruLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/AdditionalDisableSteps.c

================================================================================ 
Commit: ab675cc773992c2d0c36812ec0bc7a041287b56c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:11:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2451_00

Hsd-es-id: N/A
Original commit date: Mon Oct 31 21:35:53 2022 -0700
Original commit hash: eb59ae4e327365a11a6508fe3e6bf8f1d654a102

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: af8b6f2356b56892875e6a2db908b6b86a9251d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:11:02 2022 +0530 
-------------------------------------------------------------------------------- 
Remove the IED BIOS support in ServerGen3

[Feature Description]
IED (Intel Enhanced Debug) has been deprecated.
Remove the IED BIOS support in ServerGen3.
Also remove SaPlatformPolicy.h for no code using it.

Package/Module: Many

[Impacted Platform]
Gen3 platforms

Hsd-es-id: 15012029582
Original commit date: Thu Oct 20 16:37:07 2022 +0800
Change-Id: Ifc754a980af111cdf57e8e6bd878448f2af123fc
Original commit hash: 81f750c3ad1a0942b56b18371e9bd259943c7f01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h

================================================================================ 
Commit: a40d347befa60975cec8a683f0b2f08bbf030e21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:11:00 2022 +0530 
-------------------------------------------------------------------------------- 
Add CpuLib to module INFs that depend on UefiCpuLib for ClientMaster.

[Feature Description]
Add CpuLib to module INFs that depend on UefiCpuLib for ClientMaster

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15010985763
Original commit date: Mon Oct 31 09:51:52 2022 +0800
Change-Id: I78308ae13e9be55ae67e91c45bc7f1a57d6309ff
Original commit hash: 04af88c7d4452de7a504c8e592db318a8acdd29c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.c
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.inf

================================================================================ 
Commit: 60096e897813285d04727a669d2ad8a21596fbe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:10:51 2022 +0530 
-------------------------------------------------------------------------------- 
Add function to check D0I3 bit status

[Feature Description]
A new function is added to check the D0I3 bit status. This
function is used by the RPMC libraries to set/clear D0I3
bit in order to communicate with CSME.

Package/Module: C1S, ProtectedVariableFeaturePkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015395586
Original commit date: Tue Oct 11 15:34:19 2022 -0700
Change-Id: Ieca6e6a17e1382c54341b2ab2054b1beae4643f8
Original commit hash: e79ef62262e5934c8ab4df9f91480ffa7807e686

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeChipsetLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibCommon.c
Features/Security/ProtectedVariableFeaturePkg/Library/PeiRpmcLib/PeiRpmcLib.inf
Features/Security/ProtectedVariableFeaturePkg/Library/SmmRpmcLib/SmmRpmcLib.c
Features/Security/ProtectedVariableFeaturePkg/Library/SmmRpmcLib/SmmRpmcLib.inf
Features/Security/ProtectedVariableFeaturePkg/ProtectedVariableFeaturePkg.dec
MeteorLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
MeteorLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf

================================================================================ 
Commit: fc94f60dc9eda20e5ad9e8dec0e3f60836f9764d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:10:39 2022 +0530 
-------------------------------------------------------------------------------- 
USB Exposed Port System Test is failing with error

[Issue Description]
Port mapping in SUT is mis-matching.
Super speed ports are interchanged

[Resolution]
Modified the knobs value

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018655019
Original commit date: Thu Oct 27 16:37:26 2022 +0530
Change-Id: Ice21c476626028595f2a0e8710711754a327c795
Original commit hash: 8af158fba578f7193e15255f4af814e14592fc07

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5T4SODimmSbsRvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc

================================================================================ 
Commit: e4e166e7ec036908e1e79641ceb36a6c5d4084b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:10:34 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] LP5x T3 RVP - Update USB Port properties

[Feature Description]
Disabled USB TCP1 port by following Platform Mapping Document.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
P

Hsd-es-id: 16018655008
Original commit date: Fri Oct 28 18:41:08 2022 +0800
Change-Id: I64e16e8a649b4d57b85144c41dddbeb381b55141
Original commit hash: 1bef64f082654fc60e94a389b89a34fed29f0447

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xT3Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc

================================================================================ 
Commit: 0f1dcde717c4af8671d4d3dd7c9c04cb6ecbe3d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:10:32 2022 +0530 
-------------------------------------------------------------------------------- 
PEP: ACPI PEP support for multiple root bridges

[Feature Description]
PEP code modificaion to add support for multiple root bridges.
In MTL-S SATA and other devices are seating at PC02 but in case of
MTL M/P same devices are seating on PC00 bridge. Refactored PEP
code to accommodate both(PC00, PC02) requirements.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL M/P/S

Hsd-es-id: 14016595727
Original commit date: Wed Sep 28 18:16:11 2022 +0530
Change-Id: I3306ad83b0c1ffaeabbc273954f22ecad13e3309
Original commit hash: 2d42bc90a9f8b7db6b53459422dfd480e6e7ed73

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 27d82615655e324bde26d4bc912bf157b2b8e752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:10:30 2022 +0530 
-------------------------------------------------------------------------------- 
Error message during RPE flow

[Issue Description] Error message in Graphics console Some Erase ACtions
are Failed. System requires restart even SSD Erase done successfully

[Resolution] STORAGE_ERASE_VERIFY and STORAGE_ERASE_GENERATE_REPORT
are not considered in DecrementBiosBootParameter so removed both when
SECURE_ERASE_ALL_SSD taken care

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 22016022528
Original commit date: Thu Oct 27 20:32:24 2022 +0530
Change-Id: I485ec54f0b55e7aca9dc0caa2e5f3d33532f3b10
Original commit hash: e2a7c4dd3513db5c344046f490211795a01fe3c3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 60447818697a70b032fb9225d4ec159775fa97ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:10:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2447_00

Hsd-es-id: N/A
Original commit date: Sun Oct 30 21:33:50 2022 -0700
Original commit hash: 018b488387d9c1c13dcae871d8c50f7d7daa3587

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d5df52e9bda4504f15e950acd20d2cb96069175f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:10:09 2022 +0530 
-------------------------------------------------------------------------------- 
[LPE] Failed to erase SSD in Local Platform Erase

[Issue Description]
Failed to erase SSD in Local Platform Erase.
It is a regression caused by remote platform erase driver rework.

[Resolution]
Remote Platform Erase should return successful
to prevent registered event been released.

Package/Module:
PlatSamplePkg/Features/Rpe

[Impacted Platform]
ALL

Hsd-es-id: 15012217034
Original commit date: Thu Oct 27 15:17:09 2022 +0800
Change-Id: I396cda9d95064c9e84e0044b1a844b2c00615721
Original commit hash: 644fbb35dd71d8c37ddfad482dfabc81d0947d65

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 76f7a19f35d9104d01e20c7c54c3d58b0e2d17e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:09:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2446_00

Hsd-es-id: N/A
Original commit date: Sat Oct 29 21:37:56 2022 -0700
Original commit hash: 9632b7819c21d0e7f513b959f3b75513a5e753e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: eff92fcd3baa7032be2891e551fe38a534c510d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:09:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2445_00

Hsd-es-id: N/A
Original commit date: Fri Oct 28 21:33:57 2022 -0700
Original commit hash: 59649f4e69136093abc6c07bb7c42535a93f4895

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 945bf00116b2b13a33faed54472d576311f43f8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:09:09 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]Rework MEBx related documentation.

[Issue Description]
Legacy MEBx related items still available in the code.

[Resolution]
Reworked ME documentation.

Package/Module:
ClientOneSiliconPkg
MeteorLakePlatSamplePkg
Features/Manageability/MebxFeaturePkg/

[Impacted Platform]
ALL

Hsd-es-id: 18024606721
Original commit date: Tue Oct 11 16:06:14 2022 +0200
Change-Id: Ia72d1f11ba6218a21d1a49d9c5439b53abc8d98c
Original commit hash: 996d12205b9b793628ef54017254762de0e07c49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/IncludePrivate/Library/MemoryInitLib.h
Features/Manageability/MebxFeaturePkg/Readme.md

================================================================================ 
Commit: 2fa47dcb06c7a665f12b53e6911a411da4fbc6a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:08:56 2022 +0530 
-------------------------------------------------------------------------------- 
No xDCI definition in ACPI for MTL PCH.

[Issue Description]
PCH xHDCI ACPI code is missing for PC02 scope.

[Resolution]
Scope has been removed from PchXhdci file so it has to be addressed
where it is included.

Package/Module: ClientOneSiliconPkg/Dsdt

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 18024874740
Original commit date: Wed Oct 26 17:05:32 2022 +0200
Change-Id: I64958f8c8c4bc7ac035d682e4834fb99876b9c67
Original commit hash: c09d6605ae7b3dd09357d5194f76d3cec7553f78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl

================================================================================ 
Commit: 41e1398d35fa652e315add7b873fc0a67261d8e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:08:54 2022 +0530 
-------------------------------------------------------------------------------- 
Leverage CsiApiPkg and remove Csi headers from C1S

[Feature Description]
This is to remove the duplicate CSI headers from C1S and leverages CSI
headers from CsiApiPkg in client code base.

Package/Module: CsiApiPkg, ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 15012200673
Original commit date: Wed Oct 19 16:10:43 2022 +0800
Change-Id: I2a402fd6982c77c6705911a4bd9f37f74467028e
Original commit hash: 379d455e9b60da21657a5cb8c4c764fe0a21ad13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/IpCsi.h
ClientOneSiliconPkg/IncludePrivate/Library/IpWrapper.h
ClientOneSiliconPkg/IncludePrivate/Library/IpWrapperDeprecated.h
ClientOneSiliconPkg/IncludePrivate/Library/IpWrapperOptional.h
ClientOneSiliconPkg/IncludePrivate/PrintService.h

================================================================================ 
Commit: 15ceb94573183a97319523997930727c7de526ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:08:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update secure boot handling with AMT Storage Redirection

[Issue Description]
Secure Boot disable should only be applied right before AMT storage
redirection is dispatched.

[Resolution]
move the disable secure boot to BDS phase, not DXE.
And force restore it in DXE phase if it is changed for previous
Storage Redirection.

Package/Module: PlatSamplePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 14017725886
Original commit date: Thu Oct 20 15:41:52 2022 +0800
Change-Id: I55f8b7a3e9fd23d079bc4f55d7c47fef7be31fdb
Original commit hash: f1858692d780be08d29d321d64743687681f5f20

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: f0898b39da0fb857fa5834f6a24d641f09b143f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:08:25 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2444_01

Hsd-es-id: N/A
Original commit date: Thu Oct 27 21:36:03 2022 -0700
Original commit hash: d939c57c128a7350ed52148805debd372153bff9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 42c4d1b945cb352aceb63b3b8c3e881531a49574 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:08:23 2022 +0530 
-------------------------------------------------------------------------------- 
[TSE] Correct Null check ordering

[Issue Description]

Null check is occurring after a dereference operation.

[Resolution]

Place the Null check before any dereference operation in the logic flow.

Package/Module:
TseFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15012195757
Original commit date: Tue Oct 25 23:43:03 2022 -0700
Change-Id: I838067ce02cac59b318df1561996ae7d194491ba
Original commit hash: 78d7a9b432cbabab8bd3fd4c066b9f70ab536534

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIoCrypto.c

================================================================================ 
Commit: 101d1c7c57e8ed9e09c25bb9db65b48afc923f17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:08:10 2022 +0530 
-------------------------------------------------------------------------------- 
ISH is not available in BIOS menu

[Issue Description]
ISH is not available under ISH configuration Menu.

[Resolution]
Build only 1 hob for gIshSupportedGuid

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16018486270
Original commit date: Thu Oct 27 12:17:01 2022 -0700
Change-Id: I5ee689ca4d568011642cf7d6c75eb3e5cc40f7b6
Original commit hash: 83a8fbb6263c23d0084c757dba3c5b839b50d35a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c

================================================================================ 
Commit: fc6ad8f6b689bd71de93f712d541043a3cd4544d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:07:59 2022 +0530 
-------------------------------------------------------------------------------- 
Rework MeUefiFwHealthStatusLib.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove non IGN FW related entries.
Remove calls for library APIs outside of IGN related libraries.

Package/Module:
ClientOneSiliconPkg
LoganvilleRpPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024634824
Original commit date: Tue Sep 27 15:54:28 2022 +0200
Change-Id: I0b4e33894f110113b1e752a18a14f93085a0ad6c
Original commit hash: d7ad942f5c824cdb683ba1d3fc700a11f85a68b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Include/Library/MeUefiFwHealthStatusLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusNullLib.inf
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc

================================================================================ 
Commit: 9c8d0827400113d186408954fc0b920d9c6e028f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:07:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][PCIe] HWEQ setup options are broken

[Issue Description]
PCIe BIOS setup options for Preset/coefficient is not programming the
lists correctly for all speeds - gen3/gen4/gen5

[Resolution]
fixed policy update in ClientOneSiliconPkg

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14017787538
Original commit date: Thu Oct 20 05:25:02 2022 +0530
Change-Id: I8f667836693bddebe811d27629430c3a1c1ae3d9
Original commit hash: 65010e3810f712384ee5f25c9a11c72f41441287

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: a1efc50652401ec0616590943ffa5af51662627d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:07:52 2022 +0530 
-------------------------------------------------------------------------------- 
One Click Recovery code cleanup and cosmetic changes

[Feature Description]
Return from NetworkDevicePathParam if error conditions are met

Package/Module: MeteorLakePlatSamplePkg/Features/Amt

[Impacted Platform]
All

Hsd-es-id: 14017484774
Original commit date: Fri Oct 21 12:50:39 2022 -0700
Change-Id: If548ad20bd0f7253f0862ce9e537be379b2bb218
Original commit hash: 849f4bb7c114f7cd3a708e742a30a07660007419

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h

================================================================================ 
Commit: 8dce33e280ed162ddfaba455269e2815002d8a58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:07:20 2022 +0530 
-------------------------------------------------------------------------------- 
BT CHINA PPAG enablement control via UEFI variables

[Feature Description]
New ability for OEM to control BT EU and CHINA PPAG feature enablement/
disablement via UEFI var

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16018213448
Original commit date: Thu Oct 13 23:55:59 2022 +0530
Change-Id: I5eae409204bc2756babd3ae2acfffbda424dcabb
Original commit hash: bb2228c3bc87d6b1ed5ab678753937e675221a44

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer2.c
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesBt.h

================================================================================ 
Commit: 88d3dfd5d1dbdf1db6e58c7a43e83b2f99ce62c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:07:17 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest]Test case for CnvUefiConfigVariableVer1

[Feature Description]
Add test for CnvUefiConfigVariableVer2.c to test:
InstallSgom, InstallBbfb, InstallBtPpag, CnvConfigInit,
InstallGpc, InstallCnvUefiVariables

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011299160
Original commit date: Thu Oct 27 14:20:53 2022 +0800
Change-Id: I2f310cf1d7999c92af70d064013af9c6e6a48a5c
Original commit hash: e455ef9a3e59aa99580fd90104991025921bf96b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariablesHost.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/CnvConfigInit/TestCaseCnvConfigInit.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/CnvConfigInit/TestCaseCnvConfigInit.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallBbfb/TestCaseInstallBbfb.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallBbfb/TestCaseInstallBbfb.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallBtPpag/TestCaseInstallBtPpag.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallBtPpag/TestCaseInstallBtPpag.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallCnvUefiVariables/TestCaseInstallCnvUefiVariables.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallCnvUefiVariables/TestCaseInstallCnvUefiVariables.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallGpc/TestCaseInstallGpc.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallGpc/TestCaseInstallGpc.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallSads/TestCaseInstallSads.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallSgom/TestCaseInstallSgom.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallSgom/TestCaseInstallSgom.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.h

================================================================================ 
Commit: e392bdf5eb04233f5c540bc89c055bf428f704b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:07:13 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Reverted BIOSID from Edk2Master"

This reverts commit ab0bcd51f01468ad5e08d59fb994b7b7a280e676.

Original commit date: Wed Nov 2 12:39:15 2022 +0530
Change-Id: I65a5d2dac48698b25ef452c7b28737f18e7608bb
Original commit hash: 3eabc2a0c3ee20ede0429aa07027acc92080b748

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f0a9cc06791554fea56e9e482d2f7232c61acc18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:07:10 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2444_80"

This reverts commit 193ded9cd2729784c3e5399c2634c2a9a63ccccd.

Wed Nov 2 12:39:09 2022 +0530
Original commit date: Wed Nov 2 12:39:09 2022 +0530
Original commit hash: 9b73ac1f4ba7aa518afe2529dd83787a3be31825

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3175fb59888f8fc9598be2d81275ecd88e8ab838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:07:08 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2444_81"

This reverts commit a44ba54cff2755d3ea45bc48b28021414e7483b5.

Wed Nov 2 12:39:02 2022 +0530
Original commit date: Wed Nov 2 12:39:02 2022 +0530
Original commit hash: fb850e60de83cf3041eb9e71204a02a388027de7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 06b71fec3573269181935c6597d5518f6014a3af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:07:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2444_81

Hsd-es-id: N/A
Original commit date: Thu Oct 27 11:36:19 2022 -0700
Original commit hash: a44ba54cff2755d3ea45bc48b28021414e7483b5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 140a6feea28ef50aaeeff6b8f64becc7c8de19d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:07:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2444_80

Hsd-es-id: N/A
Original commit date: Thu Oct 27 04:46:01 2022 -0700
Original commit hash: 193ded9cd2729784c3e5399c2634c2a9a63ccccd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e8621543359038e4d0403f206d081b523ea14ac6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:07:01 2022 +0530 
-------------------------------------------------------------------------------- 
Reverted BIOSID from Edk2Master

[Issue Description]
Facing TeamCity failure

[Resolution]
Reverted the BIOS ID

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: NA
Original commit date: Thu Oct 27 15:43:59 2022 +0530
Change-Id: I0f4a4acb1b93d1d7a49c57e121fdd82fe7b3a198
Original commit hash: ab0bcd51f01468ad5e08d59fb994b7b7a280e676

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b0e4a90c091747688bd3fa10266688f42846160b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2444_00

Hsd-es-id: N/A
Original commit date: Thu Oct 27 02:28:02 2022 -0700
Original commit hash: f967ccbd095118c366c645ca5ac32cea5df7fd6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 890a9673dddebe39f8a253ee974a79ccdba4f1d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:52 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unused MeServerPolicyHob.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove MeServerPolicyHob

Package/Module:
ClientOneSiliconPkg
ServerPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024634824
Original commit date: Thu Oct 13 12:39:01 2022 +0200
Change-Id: I13bcf5b052d9277e0e9dfdd9a101f64296e9e182
Original commit hash: 4906a68c69f69a3c9ba9a2c325f92a92f2c1c237

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 23d2d29a8082fe4ab020d9d7ca22ac8c4d7fad32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:45 2022 +0530 
-------------------------------------------------------------------------------- 
PowerLossNotifyDxe: add test case v2

[Feature Description]
add mock for POWER_LOSS_NOTIFY_SETTING_PROTOCOL
add test case for PowerLossNotifyEntryPoint
add test case for NvmePassthruNotificationEvent

Package/Module: NvmeFeaturePkg/PowerLossNotifyDxe

[Impacted Platform]
LNL.

Hsd-es-id: 15011299060
Original commit date: Fri Sep 30 14:44:15 2022 +0800
Change-Id: I065eed6f502679bca1cb846c0d11f2bfe1d07578
Original commit hash: ec421eb45ddda29f8758b3be7723df1773dc427b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PowerLossNotifyDxeHost.inf
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PrivateMock/NvmePassThruProtocolMock.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PrivateMock/NvmePassThruProtocolMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PrivateMock/PlnSettingProtocolMock.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PrivateMock/PlnSettingProtocolMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmePassthruNotificationEvent/CleanUp.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmePassthruNotificationEvent/NvmePassthruNotificationEventMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmePassthruNotificationEvent/PreRequisite.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmePassthruNotificationEvent/TestCase.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/PowerLossNotifyEntryPoint/PowerLossNotifyEntryPointMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/PowerLossNotifyEntryPoint/TestCase.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.h
Features/Storage/NvmeFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/Storage/NvmeFeaturePkg/Test/CommonMock/BootServicesMock.h
Features/Storage/NvmeFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: fc7256dfe0bf6b9590f734ca17244c94830d9a9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:42 2022 +0530 
-------------------------------------------------------------------------------- 
SataFeaturePkg: Add test case V3

[Feature Description]
add mock for AtaPassThruProtocol
add test case for SataRemovePassword
add test case for SataPrepareSecureErase
add test case for SataGetEraseTimeout
add test case for SataSendEraseCommand

Package/Module: SataFeaturePkg/SataEraseDxe

[Impacted Platform]
LNL.

Hsd-es-id: 15011299073, 15011299103
Original commit date: Wed Oct 26 14:25:22 2022 +0800
Change-Id: I7f2a5d27ea058812a5f7e7137dee4c3da7e3d3f0
Original commit hash: 2616f43ba4dc322ae64b9bb3e16de634b93536ad

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/PrivateMock/AtaPassThruProtocolMock.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/PrivateMock/AtaPassThruProtocolMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/SataEraseDxeHost.inf
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataGetEraseTimeout/SataGetEraseTimeoutMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataGetEraseTimeout/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataGetIdentify/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataGetIdentify/SataGetIdentifyMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataGetIdentify/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataPrepareSecureErase/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataPrepareSecureErase/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataPrepareSecureErase/SataPrepareSecureEraseMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataPrepareSecureErase/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataRemovePassword/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataRemovePassword/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataRemovePassword/SataRemovePasswordMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataRemovePassword/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSendEraseCommand/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSendEraseCommand/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSendEraseCommand/SataSendEraseCommandMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSendEraseCommand/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSetDefaultPassword/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSetDefaultPassword/SataSetDefaultPasswordMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSetDefaultPassword/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: d3eb47c16839e63880b0ea418acfd1f3e62dab74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:39 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][FSP] Remove unused UPDs in FSP-T

[Feature Description]
Removed unused UPDs in FSP-T.

Package/Module:
MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012180348
Original commit date: Tue Oct 25 15:53:46 2022 +0800
Change-Id: I1b1f311ffeaa555b1e2377d7120101f4b88c523d
Original commit hash: 25745fb43c65c777d387a91177a31a3c2cc28dd2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: a7ba84340f1312b9078e4132f4795b0d926c9bf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:36 2022 +0530 
-------------------------------------------------------------------------------- 
Extended BIOS range is not enabled in IFWI

[Issue Description]
BIOS doesn't configure extended BIOS decode range feature despite
enabling it through setup option.

[Resolution]
It was root caused due to missing Fixed PCD setting in SiPkg that lead
to extended decode range code to be cut out and not executed.
This change fixes that by setting missing PCD and removing setup option
if flag wasn't provided during build time.

Package/Module:
BoardPkg/prep script
PchSetup.hfr

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012119508
Original commit date: Wed Oct 26 13:18:30 2022 +0200
Original commit hash: c2bacd2f99892d99c7fd93b17f66450ab621f581

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/prep.bat
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 2527cbbbc4a822d527a84e8643d6bbb7d2f9de5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:32 2022 +0530 
-------------------------------------------------------------------------------- 
Change LMemBar address allocation

[Feature Description]
Change LMemBar address to 0x70000000

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018631810
Original commit date: Thu Oct 27 10:42:48 2022 +0530
Change-Id: I84eeb455f22673cc3de7d158a792791d7241eb3b
Original commit hash: 1ddb7c76a383fc8359f34fecf0ddf3099d0f00b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 548eeb956da4403e67a3260c9d81c5d5ef9c0efe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:30 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][PCIe]: PCIe Configuration Retry Status (CRS)
settings not matching BWG

[Issue Description]
Configuration Retry Status bit is not set

[Resolution]
Configuration Retry Status bit should be set

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 14017804415
Original commit date: Thu Oct 27 05:04:09 2022 +0530
Change-Id: I7808bca3cfbc50a1fed8e97d7819a6454ec5edfe
Original commit hash: 740d37f1ed1fed32067d9ea47d60588d862b32ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 736a4f7538e587125f0637f702951dc4c4708892 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:27 2022 +0530 
-------------------------------------------------------------------------------- 
Crashlog SRAM not to be initialized if Crashlog triggered
after Re-arm command

[Feature Description]
Crashlog IP FSM not initialize SRAM if Crashlog triggered
after Re-arm command due to REARM command will not take effect
if it is sent after storage off.
This will cause hang waiting for the SRAM to be initialized.
Changed bios flow to not send storage-off command by default.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL

Hsd-es-id: 15012180773
Original commit date: Wed Oct 26 14:26:10 2022 +0800
Change-Id: Ie1158b7827d4505191c7271d3606c4ddab178a7b
Original commit hash: 86bb4579438fb4ed10d119d44ab0cbeb5b181780

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: a3d15ebc861075a00e2104fd2cec03ffa902a20f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:23 2022 +0530 
-------------------------------------------------------------------------------- 
System assert when select TraceHub memory to 4GB

[Issue Description]
When select TraceHub memory to 4GB, System will assert
due to invalid memory size when building memory allocation HOB

[Resolution]
Using LShiftU64 instead of leftshift operator << to resolve
compiler overflow error over 32-bits.

Package/Module:
Intel/ClientOneSilicon
Intel/MeteorLakePlatSamplePkg
Intel/LunarLakePlatSamplePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012182781
Original commit date: Wed Oct 26 15:39:08 2022 +0800
Change-Id: I3292104bc655937e6d4ea61ea27bb7408ec2088e
Original commit hash: 29cfa78cab9b0c9637bc0e7db691bba813649b3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/TraceHub/TraceHubConfig.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.c

================================================================================ 
Commit: 80d42f5c8ce45573c2dffd92bd7c2e74741489ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2443_00

Hsd-es-id: N/A
Original commit date: Wed Oct 26 21:37:00 2022 -0700
Original commit hash: 7a753a55f549e03b98f1cb2727f016d931b94259

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 956df9a32fc0912ace26179315180ddf669342ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:06:18 2022 +0530 
-------------------------------------------------------------------------------- 
Missed to expose Memory V/F point options in BIOS setup

[Issue Description]
There's no any memory V/F points options in BIOS setup menu.

[Resolution]
Add V/F Point Ratio Value in BIOS setup menu.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22016052185
Original commit date: Wed Oct 26 13:48:24 2022 +0800
Change-Id: I221fd8e5733dc6b9ae7f7db4a33c45eb199767e6
Original commit hash: 09060ddf75d280d66249c5354c6e3a9a34e32558

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c

================================================================================ 
Commit: 1389835cedee010a73a868e3adf2a651f146cad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:04:37 2022 +0530 
-------------------------------------------------------------------------------- 
Increase FSP-M FV Size to support External GCC11 build for MTLS

[Issue Description]
External GCC11 Release build fails due to insufficent FSP-M FV Size

[Resolution]
Increase FSP-M FV Size by 1 block

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011545567
Original commit date: Thu Oct 20 19:46:17 2022 +0530
Change-Id: Id23b2adceb9e8bd8613f52484e04a79463daf1fc
Original commit hash: ff9a53a2f0028619839b39e7c6626b94888f83b2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcm.fdf

================================================================================ 
Commit: a6f6cc484497fcec083ea45ef9563a03324ffe91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:04:34 2022 +0530 
-------------------------------------------------------------------------------- 
MTL: Disable Turbo MCP A0 in External BIOS

[Feature Description]
Disable Turbo MCP A0 in External BIOS.

Package/Module: MeteorLakeBoardPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
M/P

Hsd-es-id: 15012170266
Original commit date: Thu Oct 20 22:43:46 2022 +0530
Change-Id: Ia435105b60f5037f863642836111fb65f6b680fc
Original commit hash: 553a1a724a012555a3e0a3c971de4265d05048ab

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 6a968fa9a39757506040998a182ea84ed04bcb40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:04:28 2022 +0530 
-------------------------------------------------------------------------------- 
Clear the DISB bit after BIOS/Monolithic capsule update

[Issue Description]
- Capsule update would get hang at PC-00D5 after BtGAcm
toggle the TopSwap.
- BIOS change the bootmode to BOOT_ON_FLASH_UPDATE and MRC
match the bmWarm condition rather than bmCold.

[Resolution]
- Clear the DISB bit after BIOS/Monolithic capsule update.

Package/Module: BoardPkg/PlatformBiosUpdateHookLib

[Impacted Platform]
ALL

Hsd-es-id: 15011913479
Original commit date: Mon Oct 24 23:34:05 2022 +0800
Change-Id: I69c45ee9ddd31fc6a2e3e6adb6be316e9ec9f5b9
Original commit hash: 8192cd74d5cd2097b203afd6de27bfe49473eea5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformBiosUpdateHookLib/PlatformBiosUpdateHookLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformBiosUpdateHookLib/PlatformBiosUpdateHookLib.inf

================================================================================ 
Commit: 3402c31d0651221f846c43335451408e6b57eeff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:04:24 2022 +0530 
-------------------------------------------------------------------------------- 
Change Pad Mode from 0x02 to 0x01 for GPIO_FUNCTION_PCIE_CLKREQ(5)
functionality.

[Issue Description]
Native Library for GPIOV2 wrongly sets Pad Mode to 0x02
for GPIO_FUNCTION_PCIE_CLKREQ(5) functionality.

[Resolution]
Modify Native Library for GPIOV2 to properly set Pad Mode
to 0x01 for GPIO_FUNCTION_PCIE_CLKREQ(5) functionality.

Package/Module:
GPIOV2

[Impacted Platform]
MTP-S

Hsd-es-id: 16018575205
Original commit date: Thu Oct 20 15:21:09 2022 +0200
Change-Id: I5dfc59fe0b16ad5d089a857486c0020d5b6e2b3b
Original commit hash: 173c5ca1101d46bed9d8c153431bcd2c2473185e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c

================================================================================ 
Commit: 83d71fb59fb2164a9c10d03717b58e53efc15333 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:04:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2442_00

Hsd-es-id: N/A
Original commit date: Tue Oct 25 21:35:36 2022 -0700
Original commit hash: b4aca049b9c6ca224d9310730866fc2b8bc4e268

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b7a2260bc2c85fd5e3b53306f86bfd9f5e89f5cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:04:06 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M] Support 2+4 CPU (DID0:7D10h) and configure corresponding VR data

[Feature Description]
Support 2+4 CPU (DID0:7D10h) MTL-M and configure corresponding VR data.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
MTL M

Hsd-es-id: 15012206940
Original commit date: Tue Oct 25 13:54:01 2022 +0800
Change-Id: I61f166406b07bfe3ce8dc5fbcacf195d19530792
Original commit hash: 8dab900b9d44b30f0e29213bbc1d71190c8e316f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 1db088164a229be25a444c95a487a3dc0fc91559 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:04:04 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] remove CnvDxeHost.inf

[Feature Description]
There is a C1S dependence from CnvFeaturePkg
therefore remove CnvDxeHost.inf from CNV unit test.

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011299160
Original commit date: Tue Oct 25 17:44:01 2022 +0800
Change-Id: I573ae053a9a16dcb7438f4ee457de918c34c3b5e
Original commit hash: cf005b71721bbf2563c580ef99554a3accb78556

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariables2Host.inf
Features/Connectivity/CnvFeaturePkg/Test/CnvFeaturePkgHostTest.dsc

================================================================================ 
Commit: 9f16033aae64051d7c13f7cbeed5e57aa5adc548 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:04:02 2022 +0530 
-------------------------------------------------------------------------------- 
Rework Remote Platform Erase driver.

[Issue Description]
Rework Remote Platform Erase driver.

[Resolution]
Rework Remote Platform Erase driver.

Package/Module:
PlatSamplePkg/Features/Rpe

[Impacted Platform]
ALL

Hsd-es-id: 15012203585
Original commit date: Tue Oct 25 15:39:52 2022 +0800
Change-Id: I7e4ded25c3c78054c11a60d59b1c858d51b4a811
Original commit hash: da7dd375cd31277f3aa1adc810e3d7717c22cd78

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/Include/RpeParameter.h
MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: b57ea373e9910c8b77607590175bb03ac95d0188 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:03:59 2022 +0530 
-------------------------------------------------------------------------------- 
Remote Platform Erase option is listed under Platform Erase
in vPro Essentials system

[Issue Description]
Remote Platform Erase is vPro Enterprise feature,
the option should not be listed in vPro Essentials system.

[Resolution]
Use full manageability in FW capability to
determine the setup option exposure.

Package/Module:
PlatSamplePkg/Features/PlatformErase

[Impacted Platform]
ALL

Hsd-es-id: 15012203585
Original commit date: Tue Oct 25 15:35:01 2022 +0800
Change-Id: I81508570fedebc262a6dac9ba0a88a139ac87421
Original commit hash: e52637d520273297a5900bc5bc71acd764d92bd1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Guid/PlatformEraseVariable.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/EraseHelperLib/EraseHelperLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Nvme.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Sata.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Documentation.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.uni
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr

================================================================================ 
Commit: 8a9a4058f84dddfb012fe8e6401c09469bd5b1ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:03:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update OCR Username/Password handling to avoid memory leak

[Feature Description]
Update OCR basic authentication implementation to avoid
username/password memory leak.

Package/Module: MeteorLakePlatSamplePkg/Features/Amt/

[Impacted Platform]
All

Hsd-es-id: 14017803278
Original commit date: Fri Oct 21 09:42:57 2022 -0700
Change-Id: I1b6ea9b075e3d894515b49d917fe39ed13d02768
Original commit hash: a680fe18191111b80896fbd6d88f8624b880a8da

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: 8dbb70fb6529835d43cdb8adf3ee6971bae636ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:03:24 2022 +0530 
-------------------------------------------------------------------------------- 
Wrong SAI agents values assigned to SAI definitions

[Issue Description]
[GPIOV2] Wrong SAI agents values assigned
to SAI definitions in "ClientOneSiliconPkg\Include\Register\Sai.h"

[Resolution]
B_SAI_HOSTIA_BOOT BIT0 -> BIT4
B_SAI_HOSTIA_SUNPASS BIT1 -> BIT3
B_SAI_HOSTIA_UCODE BIT3 -> BIT1
B_SAI_HOSTIA_POSTBOOT BIT4 -> BIT0

Package/Module:
SAI, GPIOV2

[Impacted Platform]
ALL

Hsd-es-id: 18024943636
Original commit date: Tue Oct 25 13:18:07 2022 +0200
Change-Id: Ib65038e5b6ea2c3c6f0bf92011611a57e19b88a1
Original commit hash: c2f519fa136a640cfb5a14b6f6c807a233aae5b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/Sai.h

================================================================================ 
Commit: 5159d0ed2bada096d3874e4cedede22f438690f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:03:18 2022 +0530 
-------------------------------------------------------------------------------- 
Provide method to restrict write access (WAC) to group1
for requested community

[Feature Description]
Method to restrict write access (WAC) to group1
for requested community added

Package/Module:
GPIOV2

[Impacted Platform]
ALL

Hsd-es-id: 18024248589
Original commit date: Thu Sep 29 16:09:28 2022 +0200
Change-Id: I9b0090aa42de1a8fc018a823c1f453b7d1729c1b
Original commit hash: a29887d2dace26444fadfd726ada7a7aa292a8f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/Include/Register/Sai.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 042d89b6d4d136a617c798b6493513948f5ae70f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:02:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] [PowerMeter] Incorrect resistor values reported for
the PowerMeter rails

[Feature Description]
correcting the index values for resistor package

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018614218
Original commit date: Tue Oct 25 09:12:57 2022 +0530
Change-Id: I38668d1c1f9addeaeab301290658a2eb02152727
Original commit hash: 1d144dd48f1a44547bdd3b590620fee27aeb39ea

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: db31a3a5b5c8ffb61ef426c5262add92550a367e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:02:53 2022 +0530 
-------------------------------------------------------------------------------- 
Disable ATS replay mechanism for all MTL/ARL SOC SKUs

[Feature Description]
BIOS FW needs to disable ATS replay mechanims during ATS invalidation
for GFX in case of all MTL/ARL SOC SKUs when VT-d is enabled.

Package/Module:
C1S/PeiGraphicsInitFruLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18024772006
Original commit date: Wed Oct 19 11:34:46 2022 +0200
Change-Id: Ief487072a058caf4e6e5e9fb728cc81ea5f11dde
Original commit hash: 045400d661dd7daec56f0e325e390268b77fa3c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf

================================================================================ 
Commit: 0bc1d5f58e1d6559f74b730326c314f759790ba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:02:50 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS support to simulate Lid switch via _DSM for validation

[Feature Description]
Added Lid switch simulation support in _DSM method

Package/Module:ClientOneSiliconPkg, Ec

[Impacted Platform]
MTL

Hsd-es-id: 16018133586
Original commit date: Tue Sep 20 10:33:44 2022 +0530
Change-Id: I32b2d8de466b42f17934a0c424378e5aa88d885f
Original commit hash: 36edd617a2670dc159ef89fac22d959e30495015

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieRpDgEdpFeatureHook.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Lid0.asl

================================================================================ 
Commit: d4cc7bbaa4abac8ba3903aea5a253cbb87bfad10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:02:46 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] CPU Setup defaults do not match silicon reference code defaults

[Feature Description]
Make the CPU Setup defaults match silicon reference code defaults.
So far, there are the following mismatches, but they can be ignored
because they are caused by safe patch.
1. CpuPowerMgmtBasicConfig->TurboMode= 0x1 mismatch with
CpuSetup->TurboMode= 0x0
2. CpuPowerMgmtBasicConfig->EnableItbm= 0x1 mismatch with
CpuSetup->EnableItbm= 0x0
3. CpuInitConfig->X2ApicEnable= 0x1 mismatch with
CpuSetup.X2ApicEnable= 0x0 (only for A0 Si)
4. CpuPowerMgmtTestConfig->ThermalMonitor= 0x1 mismatch with
CpuSetup.EnableThermalMonitor= 0x0

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012183210
Original commit date: Tue Oct 11 14:58:35 2022 +0800
Change-Id: I0f86513fd281f40191a53f97a7953e5549e4ff6c
Original commit hash: 2ec94846ff62428c4bbc430816a3c98dbb155b3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuTestConfig.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPostMem.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 8b7e3e0bc05e8c0c72b1eb1c0e36d52939499d5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:02:43 2022 +0530 
-------------------------------------------------------------------------------- 
[RPE] BIOS ask for password after storage erase successfully

[Issue Description]
After erase completes, bios asks for the drive passwords
even after entering the correct password.

[Resolution]
BIOS shall check if opal is enabled to perform opal revert

Package/Module:
MeteorLakePlatSamplePkg/PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 22015919903, 22015919933
Original commit date: Wed Oct 19 16:37:04 2022 +0800
Change-Id: I083ab0a24f055d2c98c73342552adab24481f55e
Original commit hash: d3f44ec1051c510147cc6a216cb78476ba1a689d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/PlatformOpalProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/DeviceHandler.c

================================================================================ 
Commit: 62ace18d491fed9cad8b705996ab32e6543b47cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:02:39 2022 +0530 
-------------------------------------------------------------------------------- 
Enable VTd Abort DMA Mode

[Feature Description]
Enable VTd Abort DMA Mode by set PcdVTdSupportAbortDmaMode

Package/Module: MeteorLakeBoardPkg/VTd

[Impacted Platform]
ALL

Hsd-es-id: 15012179956
Original commit date: Thu Oct 20 14:59:14 2022 +0800
Change-Id: Id9f06f1bf84832792627a4e97c6dfcfe5114538e
Original commit hash: ba47777c4449a86e16bfaeb1625da6a56177b9c7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.c
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.inf

================================================================================ 
Commit: 7425c47c517c00ee380664679f93fd3442dc4d4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:02:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2441_00

Hsd-es-id: N/A
Original commit date: Mon Oct 24 21:36:13 2022 -0700
Original commit hash: 070d3bbb8424004430661ed8698b3d8f9474c1f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 68f7382a31f898e55410cafe538db615ce99dd7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:02:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] cleanup 1.25 Multiplier of PL2 for Non-ctdp case

[Feature Description]
Cleanup 1.25 Multiplier of PL2 for Non-ctdp case.

Package/Module:
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
ALL

Hsd-es-id: 15012171028
Original commit date: Thu Oct 20 11:06:23 2022 +0800
Change-Id: Ib8fa8c9cbe71e24d07a2a527da5a38f6ac6ef766
Original commit hash: 5d59846eafeea24e10690b240efe2d7b8e5fd82b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c

================================================================================ 
Commit: 3369eacbfff860b23d93eb8f99fb9860010da066 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:01:55 2022 +0530 
-------------------------------------------------------------------------------- 
[PMC] Update LPM_EN register to enable S0i2.0 for PCH-S

[Issue Description]
PCH PMC LPM_EN register to 0x7 which is not correct.

[Resolution]
Program LPM_EN register to 0x1 for PCH-S to enable S0i2.0 only.

Package/Module:
ClientOneSiliconPkg/Pmc

[Impacted Platform]
MTL-S.

Hsd-es-id: 16018556620
Original commit date: Fri Oct 21 18:42:14 2022 +0530
Change-Id: I92a8d200e22d108ea5d36a4aee2efac5d3e806f4
Original commit hash: d24595c4dea548f1e9f396b47fc512be0ed0c847

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 80a9d59b7a669044bc2a254c3902bede7911afa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:01:29 2022 +0530 
-------------------------------------------------------------------------------- 
MeteorLake: Fix ACPI bugs affecting table loading

[Issue Description]
\_SB.PC00.XDCI and \_SB.PC00.RP02.HPEX are not defined on MTL-S SOC

[Resolution]
Add CondRefOf around common code which references those varibales.
Package/Module: MeteorLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18024878492
Original commit date: Fri Oct 21 18:43:55 2022 +0200
Original commit hash: e52966a935b642b3cf5eb3b07ba3e8355333982e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocCommonSsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl

================================================================================ 
Commit: 2a8a4e730986e5dd8f9084f7066b58aa030cd11a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:01:20 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/MtlSoc/Gpio: Add group descriptors for SOC-S

[Issue Description]
Missing GPIO group descriptors for SOC-S

[Resolution]
Added descriptors

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18024880022
Original commit date: Sat Oct 22 00:37:27 2022 +0200
Original commit hash: fb9d5aff126511da0cc8a59183bf48aeb1ff6928

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioV2PinsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c

================================================================================ 
Commit: 9f1f6b2c4766f4e8bff806b06c4dd7fcf7d042ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:01:02 2022 +0530 
-------------------------------------------------------------------------------- 
Board support for MTL S with UDIMM DDR5 RVP board - part 2

[Feature Description]
Added board support for MTL-S UDIMM 1DPC RVP board

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 14017179483
Original commit date: Fri Oct 21 23:26:42 2022 +0800
Change-Id: I7a8c5e72cc977dbf97c797ce950806cd2a029962
Original commit hash: be11e99df3ae08ec94d5995707e9f5613eaef538

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc

================================================================================ 
Commit: f888ba04fa4d414be7f78dd145fb12a06dedf57b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:00:46 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Remove unused CTDP PL1 in PM table

[Feature Description]
Remove unused CTDP PL1 in PM table.
Refine the PPM_PLX_PROFILE table

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012170987
Original commit date: Thu Oct 20 10:56:05 2022 +0800
Change-Id: Ie4e49e4f70a23ce0960d9121c6f618c45a2505b1
Original commit hash: 10c34ec470fef94fb881b3432805ff377966bc1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h

================================================================================ 
Commit: 12983eea01cebc90934a95353d1876dfbbad8ff3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:00:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2437_00

Hsd-es-id: N/A
Original commit date: Sun Oct 23 21:35:35 2022 -0700
Original commit hash: e308c83eb5252253a0bd361ea2c99caeed4f9700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5d90e569d534b45dacd71136bb70ad8b662ba729 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 17:00:12 2022 +0530 
-------------------------------------------------------------------------------- 
IPT: limit IPT to set the memory size.

[Issue Description]
Set IPT memory size to 128M,
It need total memory 128M * ThreadCount * 2 for IPT.
Current system memory is not enough for IPT, memory test fail.

[Resolution]
According the system memory to add the limition in IPT setup menu.
when IPT memory needed is larger than system memory,
popup a windows to prompt user can't set,
and revert the setup to last setting.

Package/Module: MeteorLakePlatSamplePkg/DebugSetup

[Impacted Platform]
MTL.

Hsd-es-id: 22015964066
Original commit date: Fri Oct 21 14:00:12 2022 +0800
Change-Id: I05342c8bd243e3720636cc214d43539bb07ccce9
Original commit hash: e3eb4fba4f08a92cc6f9b595416576c5fd763f28

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 006d888e7513f6041381aec50b16edccdb7540ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:59:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2436_00

Hsd-es-id: N/A
Original commit date: Sat Oct 22 21:35:32 2022 -0700
Original commit hash: 5fcc2f6531e18a018fb09364ea8459ec005fdb78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 30b9bb447eb9c32b45f2add9e828243c04dd3f88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:59:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2435_02

Hsd-es-id: N/A
Original commit date: Fri Oct 21 21:33:58 2022 -0700
Original commit hash: ac752a6071e5601bbfbb23a1d0a20e5843ae19f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 04731482f9d4fd6c0c6c14028f80832ec6f3b043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:59:38 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2435_01

Hsd-es-id: N/A
Original commit date: Fri Oct 21 16:53:01 2022 -0700
Original commit hash: 90d9eba6d38355d2b10a17468727e99dc647589b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c4e65fece9f70da04b8f15e21686669c85fc8a36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:59:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2435_00

Hsd-es-id: N/A
Original commit date: Fri Oct 21 15:21:36 2022 -0700
Original commit hash: d0e08603404e650e599b7070a2319250b3e0a70c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: affd2a811e3cc2bf96f0b308148f7108bbb1eb35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:59:24 2022 +0530 
-------------------------------------------------------------------------------- 
DPDMI/UPDMI BIOS settings mismatch

[Issue Description]
DPDMI/UPDMI BIOS settings mismatch

[Resolution]
Fixed DPDMI/UPDMI BIOS settings mismatch

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL S

Hsd-es-id: 15012076533
Original commit date: Fri Oct 21 22:00:32 2022 +0530
Change-Id: Iccad844628ea0432cfd6002580590875a4d9bf16
Original commit hash: ecd82cf3f64fbe8a625573a31c18fd6a29b180fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 7e25292e72c93320149ee1a02f09d33d621470c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:59:22 2022 +0530 
-------------------------------------------------------------------------------- 
Fix for PUIS mode enable for SATA HDD failure

[Issue Description] or [Feature Description]
Feature failing due to miss in exposing SATA ports scope for MTLS PCH

[Resolution]
Added scope for sata ports under appropriate root bridge for MTL-s PCH

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 16018539380
Original commit date: Wed Oct 19 14:48:09 2022 +0530
Change-Id: Ibb89a7bfa568458a52a602b9e553d1a89320b356
Original commit hash: 2ba3eca2b8acb8bfde8a5e7ebc710270990b925b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 8e48b713b1fac98487aab91397dc181dcc7d17da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:59:20 2022 +0530 
-------------------------------------------------------------------------------- 
[TSE] Add BlockIoTestApp support for CryptoIvInput and NULL Index input.

[Feature Description]

Refactored BlockIoTestApp to use configuration input structures instead
of using individual parameters.

Included missing help usage option entries.

Added support for the BlockIoTestApp to call the BlockIoCrypto
protocol without performing TSE encryption.

Added support for the new BlockIoCrypto API which requires a
valid CryptoIvInput structure parameter when performing
inline encryption operations.

Package/Module: ClientOneSiliconPkg, TseFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 14017131738, 14017714845
Original commit date: Mon Oct 17 14:05:17 2022 -0700
Change-Id: Ie8a5b78536659130cf1f4dea56ff1ea050cfaa92
Original commit hash: f6e7c6646d8c26958078e5cbba4b18c992f5c6ba

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/TseFeaturePkg/BlockIoTestApp/BlockIoTestApp.c
Features/Security/TseFeaturePkg/BlockIoTestApp/BlockIoTestApp.uni

================================================================================ 
Commit: 20a566295d75e2246eba85a2faf174dab014a440 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:59:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TSE] BlockIoCrypto support for unencrypted IO & custom tweak values.

[Feature Description]

The BlockIoCrypto protocol API defined in the UEFI specification
describes two parameters for read & write extended operations:
Index and CryptoIvInput:

1) BIOS will consume the optional Index parameter to determine if
the operation should be handled by the BlockIoCrypto protocol
performing inline encryption through the TSE engine or deferred
to the BlockIo protocol to perform a regular NVMe IO.

2) BIOS should consume the caller's CryptoIvInput as a
EFI_BLOCK_IO_CRYPTO_IV_INPUT_AES_XTS structure as defined in
the UEFI spec to determine the tweak value for the AES XTS
algorithm. This parameter becomes mandatory for the
BlockIoCrypto protocol supporting TSE.

Package/Module: ClientOneSiliconPkg, TseFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 14017131738, 14017714845
Original commit date: Mon Oct 17 14:01:41 2022 -0700
Change-Id: I477ddec9b493a77c7aededee19f8950b453d7f26
Original commit hash: 48d4f2f260db9a4893bafebe7b78b7e8cef9d8ab

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIoCrypto.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressPassthru.c

================================================================================ 
Commit: f315c5493496d032a4ba53fd1d044d22e9df68c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:59:16 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Update SetupMenu SATA device string for non-zero PCH bus

[Issue Description]
On MTPS platform, SATA device info is not updated in Setup page.

[Resolution]
Check SATA controller on non-zero PCH Bus if MTL PCH is attached.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012023348
Original commit date: Sat Oct 22 02:53:44 2022 +0800
Change-Id: Icbfe7aa6642ee9405b3b5efde60b5336bcb51f0c
Original commit hash: 4b1f795ddc989fb52ae1dd62c9a01c655070563f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: fc1a9f874d8c3f7c49254b48aad6f14eb0c0f2c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:59:13 2022 +0530 
-------------------------------------------------------------------------------- 
Correct some MTPS ISH GPIO setting

[Issue Description]
Pin and Pmode setting of ISH GP(11) and I2C(2) are incorrect

[Resolution]
Correct it.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTLS/MTPS

Hsd-es-id: 16018573773
Original commit date: Fri Oct 21 20:11:26 2022 +0800
Change-Id: I956b2ef0ea5a2da36cf17135b716293fa1eb0e0c
Original commit hash: 2596d2a14cb5f2388d9c52811bd8f4e1d9e193c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c

================================================================================ 
Commit: 8f820be53e1f1a2e1c919292b93e75e73e776c3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:59:09 2022 +0530 
-------------------------------------------------------------------------------- 
Enable boot using HFPGA platform ID

[Issue Description]
Enable boot using HFPGA platform ID

[Resolution]
Add IsHfpgaEnvironment check to follow similar boot path as Simics.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14017796755
Original commit date: Thu Oct 20 14:16:49 2022 -0700
Change-Id: I0360ffc0ce1918848860f5eb60b204e53fcbc817
Original commit hash: e57a86483978739908d71ae04dddb6b4273d0303

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/IpBlock/Bpk/LibraryPrivate/PeiBpkPrivateLib/PeiBpkPrivateLib.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiPrivateLib/EspiPrivateLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c
MeteorLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c

================================================================================ 
Commit: 24fa88c2ef80e10005c4eb3a2eecae1c15cade6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:58:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS][PCIe] Change value of ADVMCTRL.PMREQCWC

[Issue Description]
Set PMREQCWC to 0x6
Old value 0x2 had been inherited from ADL
New value - 0x6 - matches latest BWG

[Resolution]
ADVMCTRL.PMREQCWC = 0x6

Package/Module:
ClientOneSiliconPkg/Tcss

[Impacted Platform]
MTL, LNL

Hsd-es-id: 14017797296
Original commit date: Fri Oct 21 13:06:28 2022 +0200
Change-Id: I880d3a54f872932aae5b6ae56a657a1eaa301dc3
Original commit hash: 60e252c0f9aab637aa1a157d841ce06d39f0e1b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: ca6912d2efd7dc1e10d30bf2af639143570e0511 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:58:45 2022 +0530 
-------------------------------------------------------------------------------- 
Add sample HTTP Boot Device Path in InstallNetworkCallback()

[Feature Description]
Add comments describing sample HTTP Boot Device Path

Package/Module: MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery

[Impacted Platform]
All

Hsd-es-id: 14017484774
Original commit date: Thu Sep 8 15:38:34 2022 -0700
Change-Id: Ie275574f60894b1f84ea6820459ecb8b45cca546
Original commit hash: dbf755f79cc99e812dc424c738c0b4b6e9309f5c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: bac7b2b78373898cd66897010e16436b6977f22a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:58:26 2022 +0530 
-------------------------------------------------------------------------------- 
Introduce PcieBusPei driver

[Feature Description]
This change introduce PcieBusPei library. This library allows to assign
resources for necessary devices, serve interface
to access and allow to enumerate them in PEI phase.

Package/Module: ClientOneSiliconPkg/PcieBusPei

[Impacted Platform]
MTL

Hsd-es-id: 18021420416
Original commit date: Fri Oct 14 16:12:07 2022 +0200
Change-Id: Ia7048248674b2e068a8058dec81c3e4bc8d25e40
Original commit hash: b26dc4146624a447fce84855b35e595b9ec38c6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResourceHelpers.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.h
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.inf
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 553c1622d2ed00a2526a65498210b16badae00fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:58:14 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][Static Analysis] Delete deadcode in SetDpOutbondPath in Usb4Cm

[Issue Description]
DEADCODE in SetDpOutbondPath in Usb4Cm

[Resolution]
Delete the Deadcode in SetDpOutbondPath in Usb4Cm

Package/Module:
MeteorLakePlatSamplePkg/Features/Usb4Cm

[Impacted Platform]
MTL

Hsd-es-id: 15012169813
Original commit date: Wed Oct 19 17:11:39 2022 +0800
Change-Id: Ib455fa3d96496f64eadf3d351552859fa0935b36
Original commit hash: b5f7fe689739dcad7040fbe924056a31b4fcfd46

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c

================================================================================ 
Commit: a932f4e5026a9961837d265fab42a6661e05b864 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:58:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][Static Analysis] Delete deadcode in SetDpInbondPath in Usb4Cm

[Issue Description]
DEADCODE in SetDpInbondPath in Usb4Cm

[Resolution]
Delete the Deadcode in SetDpInbondPath in Usb4Cm

Package/Module:
MeteorLakePlatSamplePkg/Features/Usb4Cm

[Impacted Platform]
MTL

Hsd-es-id: 15012167076
Original commit date: Wed Oct 19 23:10:05 2022 +0800
Change-Id: If36b054d73a42137d444de9f0d7de82fb8cfb63d
Original commit hash: 5396a50f0c7defd784a5666bb9b325e7de148a48

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c

================================================================================ 
Commit: b1aae61695c4e3e29a1e69adaf0ed851eee4cfa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:58:08 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][Static Analysis] UNUSED_VALUE in Usb4RtDsDisconnect in Usb4Cm

[Issue Description]
UNUSED_VALUE in Usb4RtDsDisconnect in Usb4Cm

[Resolution]
Add if statement for UNUSED_VALUE

Package/Module:
MeteorLakePlatSamplePkg/Features/Usb4Cm

[Impacted Platform]
MTL

Hsd-es-id: 15012172493
Original commit date: Thu Oct 20 16:26:05 2022 +0800
Change-Id: I87a72d00978d8661d983a42baeee70f0d49f84cb
Original commit hash: 5498a22d5788ff44f8da034e1f5d0cc38c279954

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c

================================================================================ 
Commit: d908e8de8bdfff5c509604a57045ef301fbd2bca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:40:23 2022 +0530 
-------------------------------------------------------------------------------- 
Change LMemBar address allocation

[Feature Description]
Change LMemBar address to 0x70000000

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018507634
Original commit date: Wed Sep 21 15:00:57 2022 +0530
Change-Id: I3d92871bef4527b184f7bd0fe5b91a17e9718972
Original commit hash: 98e055da06f7a588114b75621111c0b40a63819b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: dca7b1d8007b6291f74a125ddb46d33f1c8eff1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:40:16 2022 +0530 
-------------------------------------------------------------------------------- 
Correct a value DMAR Table revision in MTL and ARL

[Issue Description]
The value of DMAR revision is set to '2', but according to the VT-d
specification it should be set to '1'.

[Resolution]
Changed a value of EFI_ACPI_DMAR_TABLE_REVISION to '1'.

Package/Module:
ClientOneSiliconPkg\Fru\MtlSoc\IncludePrivate\DmaRemappingTable.h

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18024843692
Original commit date: Thu Oct 20 10:50:07 2022 +0200
Original commit hash: 9c189b50a46efec9305cc604f7fd7ab49ef98252

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/DmaRemappingTable.h

================================================================================ 
Commit: 34fcb18705e77140d8d0155f07631bbd7d4cbd71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:40:09 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLS][DMI] Fixing DMI flow for speedchange and Aspm APIs.

[Issue Description]
Implement UpDmi ASPM, SpeedChange Wrappers.

[Resolution]
Fix DMI ASPM, SpeedChange flow.

Package/Module:
Dmi/PeiDmiInitLib

[Impacted Platform]
MTLS

Hsd-es-id: 16018564616
Original commit date: Thu Oct 13 01:05:06 2022 +0530
Change-Id: I7e182b0254a2729bf26c2a8cdf142e807b29b951
Original commit hash: 70527d31fc65ab5bfafa3e7747b04ec37be60d0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 035395c8c72265a578d3d8cc36cecf100b25bb38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:40:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2434_00

Hsd-es-id: N/A
Original commit date: Thu Oct 20 21:34:00 2022 -0700
Original commit hash: 520c3d395f551df8ee9ac3687a22ab0c0efb47a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f7c17be8279fde6728eab87007d6dc72add02a91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:39:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLS][ARL] Get MultiAcm base address from FIT

[Issue Description]
ARLS TXT: LockConfig is been accessed from MTL ACM instead of ARL ACM

[Resolution]
Get BiosAcmBase from FIT table

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTLS, ARL

Hsd-es-id: 16018211493
Original commit date: Thu Oct 6 10:12:58 2022 +0800
Change-Id: I4b02f59ac2d3f6e3e2f37e95d8f7ec8ad960c06b
Original commit hash: 5161def453f8a5c4d95ef418ff5bb0d375d6f387

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLibFsp.inf

================================================================================ 
Commit: 26fdf280ed2bc1c47141cdcef7cbb8c38bdf2d53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:39:38 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] RTD3 support: MTL-S 2DPC UDIMM DDR5 RVP board

[Feature Description]
PCIe RPs RTD3 support for UDIMM 2DPC DDR5 RVP board.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14017322296
Original commit date: Tue Sep 20 11:23:49 2022 -0700
Change-Id: Id5e84253a3cc8cc0454601a7a6375d10b9ba954b
Original commit hash: 82494886d98d35c3264eed6395652e38d2717bf8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 8b3ac8bb9073372ec9f6a0dc794d98400ec2880c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:39:29 2022 +0530 
-------------------------------------------------------------------------------- 
MTL : Fix Clang Build error when BDAT Enabled

[Issue Description]
below Clang Build error observed when BDAT Enabled
error: undefined symbol: _memcpy
>>> referenced by MrcBdat.c:595
>>> PeiMemoryInitLib.lib:(MrcFillBdatStructure)
This issue caused by the use of a char array type
(Margin2DSchemaString) instead of a char pointer type
(*Margin2DSchemaString). The compiler inserts a memcpy call to
instantiate the local stack array which results in the linker error.

[Resolution]
Used char Pointer instead const char array to fix clang build error
when BDAT Enabled.

[Impacted Platform]
MTL

Package/Module: MemoryInit

Hsd-es-id: 16018515711
Original commit date: Wed Oct 12 14:05:25 2022 +0530
Change-Id: Iebdac3af3adb203f4b2f0abace52bd56a693e09d
Original commit hash: ffcfe216253d114ea316df81b654e99c01340df4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c8d915a2574662fc2da3999f651601e00463f140 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:39:22 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest]Test case for CnvUefiConfigVariableVer2

[Feature Description]
Add test for CnvUefiConfigVariableVer2.c to test:
InstallBbfb, InstallSgom, InstallCnvUefiVariables
Find a redundant function under CnvUefiConfigVariableVer2.c:
InstallCnvWwanCoEx which is duplicate with InstallWwanCoEx
so remove InstallCnvWwanCoEx

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011299160
Original commit date: Thu Oct 20 10:17:41 2022 +0800
Change-Id: I5b9e09f7098cb7fb591ec62600ac4eb1e596d31f
Original commit hash: 3480afce012bfd20581b2371f22da957bd32d4d1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariablesVer2Host.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallBbfb/TestCaseInstallBbfbVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallBbfb/TestCaseInstallBbfbVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallCnvUefiVariables/TestCaseInstallCnvUefiVariablesVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallCnvUefiVariables/TestCaseInstallCnvUefiVariablesVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallSgom/TestCaseInstallSgomVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallSgom/TestCaseInstallSgomVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWwanCoEx/TestCaseInstallWwanCoExVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWwanCoEx/TestCaseInstallWwanCoExVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWrdd/TestCaseInstallWrdd.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMainVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMainVer2.h

================================================================================ 
Commit: 7e2e52f6c92c6473644635f4664645353569d46b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:39:20 2022 +0530 
-------------------------------------------------------------------------------- 
MTL Enable Turbo Mode by default in BIOS setup for MTL P but not
for MTL M

[Issue Description]
Observing issue when Turbo mode enabled for MTL-M

[Resolution]
Disabling the turbo mode for MTL-M.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]

MTL

Hsd-es-id: 16018603415
Original commit date: Thu Oct 20 17:16:35 2022 +0530
Change-Id: Ia0d7adc1b2ee6478a19ce0f1cfa049a200bf3c86
Original commit hash: a3ee35f9352fee7e6e5230dec1c2321bd57028f2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 05bebc4b02a742d16fe42e98f3205ef1aa7d9327 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:39:07 2022 +0530 
-------------------------------------------------------------------------------- 
Remove MeRegs.h to reduce maintenance effort

[Issue Description]
MeRegs.h file contains un-used information but requires maintenance.

[Resolution]
Remove MeRegs.h

Package/Module:
ClientOneSiliconPkg
Features
PlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012160940
Original commit date: Tue Oct 18 19:15:48 2022 +0800
Change-Id: Ieb9e00d69a0f8317dbc8ef1916e7497a766a6341
Original commit hash: 2a3fd89a114025cdd67624c66db5e7d14bfb4338

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HeciFruRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/MeRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MeSocLib/MeSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/DxeMeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitCommonLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/PeiMeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEse.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MeFwHob.h
ClientOneSiliconPkg/Include/MebxData.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLib/DxeAmtSupportLib.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/DxeAmthiMsgsLib/AmthiMsgsLib.c
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.c
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/ComponentUpdateLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/MeResiliencyDxe.c
Features/Manageability/MeExtMeasurementFeaturePkg/AmtExtConfigDxe/AmtExtConfigDxe.c
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
MeteorLakePlatSamplePkg/Features/LifeCycleState/LifeCycleState.c
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h
MeteorLakePlatSamplePkg/Library/PeiSecurePreMemoryDataLoadLib/PeiSecurePreMemoryDataLoadLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/Setup/MeSetup.c
MeteorLakePlatSamplePkg/Setup/SetupPrivate.h

================================================================================ 
Commit: 7e5278b9cf5424f9f084d78a13bf837477f11a8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:38:49 2022 +0530 
-------------------------------------------------------------------------------- 
SataFeaturePkg: Add SataGetIdentify and SetDefaultPassword test

[Feature Description]
add mock for AtaPassThruProtocol
add test case for SataGetIdentify
add test case for SataSetDefaultPassword

Package/Module: SataFeaturePkg/SataEraseDxe

[Impacted Platform]
LNL.

Hsd-es-id: 15011299073, 15011299103
Original commit date: Thu Sep 29 10:05:32 2022 +0800
Change-Id: Id49e1a18f843aeba5365acd9b2a2738a7f3f8bec
Original commit hash: bc64437484055a3a0177c4d15d95a4520cdff4c2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/PrivateMock/AtaPassThruProtocolMock.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/PrivateMock/AtaPassThruProtocolMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/SataEraseDxeHost.inf
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataGetIdentify/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataGetIdentify/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataGetIdentify/SataGetIdentifyMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataGetIdentify/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSetDefaultPassword/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSetDefaultPassword/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSetDefaultPassword/SataSetDefaultPasswordMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataSetDefaultPassword/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 87c1615d67ccf0cc3ac59b926ad9326e81afb50d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:38:46 2022 +0530 
-------------------------------------------------------------------------------- 
SataFeaturePkg: Add SataEraseDxe test case V2.

[Feature Description]
Add test case for GetPortNum

Package/Module: SataFeaturePkg/SataEraseDxe

[Impacted Platform]
LNL.

Hsd-es-id: 15011299073
Original commit date: Tue Sep 27 10:20:23 2022 +0800
Change-Id: I38937d71485bb20f6965b4b2a1ae9eb41d19cc43
Original commit hash: 5201ab077ccc1a7547fbedd557b0a94036706bb2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/SataEraseDxeHost.inf
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetParentProtocol/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetPortNum/GetPortNumMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetPortNum/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/IsSataDevice/IsSataDeviceMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 266426ff087acda58adafb11deea7a61a4323b2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:38:35 2022 +0530 
-------------------------------------------------------------------------------- 
LPE BIOS Knob is observed when AMT is disabled completely

[Issue Description] LPE BIOS Knob is observed when AMT is disabled
completely

[Resolution] Remove RPE\LPE knobs when AMT is disabled

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16018523970
Original commit date: Mon Oct 17 22:20:05 2022 +0530
Change-Id: Ie047b69d87255a7cad66558ed38b8087a650a571
Original commit hash: 602bf277b767b21f9939503c7bf516d133b9f701

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseDxe.inf

================================================================================ 
Commit: 8830c426a75afa119b1ced20956a001619c8bb85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:38:33 2022 +0530 
-------------------------------------------------------------------------------- 
Modify PcdBatteryPresent to PcdBatterySupport and move to EC FeaturePkg

[Issue Description]
Locate battery protocol fail

[Resolution]
Modify PcdBatteryPresent to PcdBatterySupport and move to EC FeaturePkg

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012129025
Original commit date: Thu Oct 20 02:41:47 2022 +0800
Change-Id: Ie66d9aa348069c678578a28c178925f26e2e5c6d
Original commit hash: 88d1a700cbc7649177c82a2a36445b9fdf9583cf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5DpHdmiRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: f70e569454e4d370011377494931f677c5ded11a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:38:28 2022 +0530 
-------------------------------------------------------------------------------- 
Modify PcdBatteryPresent to PcdBatterySupport and move to EC FeaturePkg

[Issue Description]
Locate battery protocol fail

[Resolution]
Modify PcdBatteryPresent to PcdBatterySupport and move to EC FeaturePkg

Package/Module:
EcFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012129025
Original commit date: Wed Oct 19 20:12:32 2022 +0800
Change-Id: I0a995e0f5ec2fd35678659f789c71e1882f2cbdb
Original commit hash: d29abe19eafb178652c405771b1b7e1e08e467f4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Bat0Virt.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Bat1Real.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcNvs.asl
Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.c
Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.inf
Features/Ec/EcFeaturePkg/EcFeaturePkg.dec
Features/Ec/EcFeaturePkg/Include/EcNvsAreaDef.h
Features/Ec/EcFeaturePkg/Include/Library/DxeBatteryLib.h
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.c
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.inf
Features/Ec/EcFeaturePkg/Library/DxeBatteryLibNull/DxeBatteryLibNull.c

================================================================================ 
Commit: be2b4233e8a2f628c41141d59090acae7ea70060 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:38:25 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTestInstallBatteryProtocol.

[Feature Description]
Change Test Case UnitTestInstallBatteryProtocol
- Remove mock layer for EC NVS
- Add PcdMockLib to mock dynamic PCD PcdBatterySupport

Package/Module: EcFeaturePkg/BatteryDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Wed Oct 19 17:25:17 2022 +0800
Change-Id: I8138c23a62422e4e2261fdaf4be92ba7375df985
Original commit hash: 66ce8ccd8e215c76467c3f98df3522c40f05cc52

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/BatteryDxeHost.inf
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/InstallBatteryProtocol/TestCaseInstallBatteryProtocol.c
Features/Ec/EcFeaturePkg/Test/CommonMock/Library/BasePcdLibMock/BasePcdLibMock.c
Features/Ec/EcFeaturePkg/Test/CommonMock/Library/BasePcdLibMock/BasePcdLibMock.inf
Features/Ec/EcFeaturePkg/Test/EcFeaturePkgHostTest.dsc

================================================================================ 
Commit: 6b15af9d08554ae9941925ec82087e55a87330e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:38:20 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2433_02

Hsd-es-id: N/A
Original commit date: Wed Oct 19 21:35:36 2022 -0700
Original commit hash: 81fc49eae8f565aeb69cd542b8436a0681d7cf2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 20039d8cd03a6f3ce4e7a8b6438280c192be7089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:38:18 2022 +0530 
-------------------------------------------------------------------------------- 
Fix a DEBUG macro usage issue.

[Issue Description]
DEBUG () function miss parameter.

[Resolution]
Add more parameters to the DEBUG macro.

Package/Module:
ClientOneSiliconPkg\IpBlock\Hda\LibraryPrivate\PeiAceInitLib

[Impacted Platform]
ALL

Hsd-es-id: 15012155727
Original commit date: Wed Oct 19 09:42:50 2022 +0800
Change-Id: If8ebe8cb3d6ae594ab4b201d2e9aa259402cf5a2
Original commit hash: 03dc03a0efc55fabd43b02c6e2d94185405ec6b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 105c1b937c93edbd0a5ee971afc7e0273ada9e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] VMD RAID _ON/_OFF ACPI methods are not triggered.

[Issue Description]
VMD RAID _ON/_OFF ACPI methods are not triggered.

[Resolution]
VMD RAID ACPI methods are moved under VMD0 scope.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL P/M/S

Hsd-es-id: 22015989949
Original commit date: Mon Oct 17 22:52:59 2022 -0700
Change-Id: I4f6e8c90de68329d75c18b3e35f0469e39b03e58
Original commit hash: 390fe18a61784c66578b66879eef91669f384d79

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl

================================================================================ 
Commit: f666f66182f92d0d503a361fe5961c514ebc8b0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:46 2022 +0530 
-------------------------------------------------------------------------------- 
Board support for MTL S with UDIMM 2DPC RVP board

[Feature Description]
Added board support for MTL-S UDIMM 2DPC RVP board

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 14017180956
Original commit date: Wed Oct 19 14:27:57 2022 +0800
Change-Id: I2071658c28a73a0463559f89dd7767a1b72513bf
Original commit hash: 2fb680087cbfbd7aaf4ef8e4212756057b069601

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: b021739da77bab1f9782094d957f4c09b6084b7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:42 2022 +0530 
-------------------------------------------------------------------------------- 
Thc needs to support preOS cases for TrackPad and TouchPanel

[Feature Description]
Quick SPI/Thc supports only Touch Panel devices and
requires changes for other HID device like TouchPad
- Redefined HID parsing
- Distinguish between TouchPad/Panel/Mouse when processing Input Reports
- New Usage capblities for MOUSE/BUTTON and TOUCHPAD
- Added relative Pointer support
- Skip Efi Touch Panel GUID usage when TouchPad device is detected
- Handling only reports with valid non 0 X and Y coordinates

Package/Module:
ClientOneSiliconPkg\IpBlock\Thc\QuickSpiDriver

[Impacted Platform]
ALL

Hsd-es-id: 14017755776
Original commit date: Fri Oct 14 16:46:58 2022 -0700
Change-Id: I31f2b6082735be2c04fac30d2c9a38b1cd15b948
Original commit hash: dc81c71010013f86cca208c65abdb3340e2be245

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: c890f456dd969cb6de2ce837ec69cbf80fab892b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:39 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2433_02"

This reverts commit 191663f1ac737b3a8f7fb4d34180e2b6d95bfb9c.

Wed Oct 26 18:20:24 2022 +0530
Original commit date: Wed Oct 26 18:20:24 2022 +0530
Original commit hash: d8ec6a12f33616d88d7046e58ff382499529af3f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 374b01a934871be0a356fedda6f9b38788e8769c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:35 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "MTL Enable Turbo Mode by default in BIOS setup for MTL P but not"

This reverts commit 79e815e7112dda2e3474902f075756f5e04d2d01.

Wed Oct 26 18:20:05 2022 +0530
Original commit date: Wed Oct 26 18:20:05 2022 +0530
Original commit hash: 9b91dc53e36f234771aeb21b4988257d37fc3664

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 6898aef4797ed4f225b2dfbabae0b1193b5905db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:32 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2434_80"

This reverts commit 40d46d5790d23ff33677c65519f8a209b41d6f67.

Wed Oct 26 18:19:58 2022 +0530
Original commit date: Wed Oct 26 18:19:58 2022 +0530
Original commit hash: f2808e8b234d36c20c61bd156217c3dce0ea423b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3acc64001b3e99361bb758a9d5160ccbff36bef3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:30 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2434_81"

This reverts commit 103ccd3ddde6306a317d793c734ae06551443941.

Wed Oct 26 18:19:49 2022 +0530
Original commit date: Wed Oct 26 18:19:49 2022 +0530
Original commit hash: e98b212e5f1352a38c1fecead70cbff45ee8076a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 739c83aff6b8cdb33eb4164cfa90df881342f16b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:28 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "MTL: Disable Turbo MCP A0 in External BIOS"

This reverts commit 03d232b602471d0cb615f1147374fced4b88bdb5.

Wed Oct 26 18:19:36 2022 +0530
Original commit date: Wed Oct 26 18:19:36 2022 +0530
Original commit hash: f430b93dd2c73b249dc7a13fd80a14156f0275e6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 8c5f8e65cdb65d6c5fc04f5ef5ec52fb1dc79368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:25 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2434_82"

This reverts commit 49489c67698f9977cc57f502c050a5f03edab6ae.

Wed Oct 26 18:19:26 2022 +0530
Original commit date: Wed Oct 26 18:19:26 2022 +0530
Original commit hash: d1ad0623ab78e9217a9bd4d8202b99a6e1ebd5f1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cd9cdf9006f3801fa8a5651d9805b0040e46f85d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:23 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2435_80"

This reverts commit c7e08c2ac3849075063f0719b3c4bfde083c57a5.

Wed Oct 26 18:19:16 2022 +0530
Original commit date: Wed Oct 26 18:19:16 2022 +0530
Original commit hash: d02225613b4693e068837094c15f42553cefffd9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e982c5ad5a4a0b8ae9dc09890b744ff26d0dbada 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2435_80

Hsd-es-id: N/A
Original commit date: Fri Oct 21 03:33:59 2022 -0700
Original commit hash: c7e08c2ac3849075063f0719b3c4bfde083c57a5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e38c1b3d4ae5cc646c0d2b48300c5ac2e385a060 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2434_82

Hsd-es-id: N/A
Original commit date: Thu Oct 20 10:18:20 2022 -0700
Original commit hash: 49489c67698f9977cc57f502c050a5f03edab6ae

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8fae524708c319b2f096f8ce8e64886fbd19af8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:16 2022 +0530 
-------------------------------------------------------------------------------- 
MTL: Disable Turbo MCP A0 in External BIOS

[Feature Description]
Disable Turbo MCP A0 in External BIOS.

Package/Module: MeteorLakeBoardPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
M/P

Hsd-es-id: 15012170266
Original commit date: Thu Oct 20 22:18:49 2022 +0530
Change-Id: Idee8dac04d28192bbd1f3b1427dee99a50e96e8d
Original commit hash: 03d232b602471d0cb615f1147374fced4b88bdb5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 3faea83989a421fd652f77fb0143059c7ace149a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2434_81

Hsd-es-id: N/A
Original commit date: Thu Oct 20 07:36:50 2022 -0700
Original commit hash: 103ccd3ddde6306a317d793c734ae06551443941

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e961aca44e61ca975b2e85772d8219440b98cc03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2434_80

Hsd-es-id: N/A
Original commit date: Thu Oct 20 06:17:34 2022 -0700
Original commit hash: 40d46d5790d23ff33677c65519f8a209b41d6f67

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0a1ed145963cb2af5e16f6922e6854ec1775e353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:09 2022 +0530 
-------------------------------------------------------------------------------- 
MTL Enable Turbo Mode by default in BIOS setup for MTL P but not
for MTL M

[Issue Description]
Observing issue when Turbo mode enabled for MTL-M

[Resolution]
Disabling the turbo mode for MTL-M.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]

MTL

Hsd-es-id: 16018603415
Original commit date: Thu Oct 20 18:25:51 2022 +0530
Change-Id: Ie335d6c3add46a3de901108cabd4bcc6a5212af1
Original commit hash: 79e815e7112dda2e3474902f075756f5e04d2d01

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: dab1f6aa31336ebd459acbbb7f019e05dc281f7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2433_02

Hsd-es-id: N/A
Original commit date: Wed Oct 19 10:14:30 2022 -0700
Original commit hash: 191663f1ac737b3a8f7fb4d34180e2b6d95bfb9c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 08226c9aa0eae5028c1e463d9ab1abe4b1dff14b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2433_01

Hsd-es-id: N/A
Original commit date: Wed Oct 19 09:08:38 2022 -0700
Original commit hash: 5e19e53f707a79c643a1e793a7253941d96abb11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ca7f4b183c54abc57641915920a5b51dbff58bc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:37:00 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][HID WoV LED] : Slave Device not Getting Recognized

[Feature Description]
Slave address missed due to inhertance, correcting it

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018561749
Original commit date: Wed Oct 19 20:15:48 2022 +0530
Change-Id: Ia176e7adf5796d8d121e1c4885fb1c45ad7caf24
Original commit hash: 98d4909f269243cc92d0af1801ff78537556d2ee

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc

================================================================================ 
Commit: 68621bd04d4f2369a1d699c7f0dec5c01e07d544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS] DXE lib to check IOM lock bits

[Feature Description]
DXE interface to check IOM_TYPEC_SW_CONFIGURATION_1,
IOM_TYPEC_SW_CONFIGURATION_3 and
IOM_TYPEC_SW_CONFIGURATION_4 lock bits

Package/Module: ClientOneSiliconPkg/Tcss

[Impacted Platform]
LNL/ MTL

Hsd-es-id: 22015552007
Original commit date: Mon Oct 10 13:27:07 2022 +0200
Change-Id: Iac341b5da31dcf7df25cabddea9f1b100ae26b0e
Original commit hash: 0b01eebd7ef7c394436e9a91265266e4b050f220

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TcssInfoLib.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.c
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 5cc248b198dcd9205da5d08ff4318f22e8497080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:51 2022 +0530 
-------------------------------------------------------------------------------- 
clearing SPD structure memory allocation to avoid
heap overflow

[Feature Description]
SPD memory allocation is causing heap overflow issue

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018385075
Original commit date: Fri Oct 14 17:00:40 2022 +0530
Change-Id: I7ee9306d6842f3e3b1bb93c3d1b7dacc0c16f865
Original commit hash: 6b67b10f4a512d67bc3e9e7e5ff0ae5e3d089da2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: b81a9b72a001d3aa828f425bbd0370ac98d6db2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:49 2022 +0530 
-------------------------------------------------------------------------------- 
[GNR A0 PO][X1]Hang after unhide ACPI device

[Issue Description]
After unhiding PMC/ACPI IBL device, BIOS hang after ready to boot.
PMC Bar was not restored properly, only 32 bits lower part of PWR base
was restored.

[Resolution]
Fixed PMC function which set only lower 32 bits of BAR.
Higher 32 bits part is cleared. Function takes only 32 bits BAR as
input.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
BHS, KVL, MTL, LVL

Hsd-es-id: 14017677365
Original commit date: Wed Oct 5 23:18:21 2022 -0700
Original commit hash: b122d25571fbf23ccac8814caef28e600ec0f95d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: fb278b8a7a0bf3e53932f56000104613e5c4c569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2433_00

Hsd-es-id: N/A
Original commit date: Wed Oct 19 06:20:12 2022 -0700
Original commit hash: 9d5e02f2605ddcf60ee8dc396d8aafcc0885e8b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a0e6aef5fdbf99d6d491070c9da75fbf704a970d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:40 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS assign IOE & PCH SSRAM MMIO addresses.

[Feature Description]
BIOS Assign IOE & PCH SSRAM MMIO addresses and notifies
PMC

Package/Module: ClientOneSiliconPkg/Pmc

[Impacted Platform]
ALL.

Hsd-es-id: 16017948298
Original commit date: Thu Sep 29 11:13:50 2022 +0530
Change-Id: I74c1a44b04893f3ac3ef555aeea01bf211224aae
Original commit hash: bc873d4c58786a8c117a46b426c65ce084b484f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPsfLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchReservedResources.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlPmcSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchReservedResources.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlPmcSocLib/MtlPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: d7c9dac34de5826400634f720fcffc5783d1e604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:37 2022 +0530 
-------------------------------------------------------------------------------- 
MSR and IMR PRMRR in NGU is not consistent is observing with HSTI

[Issue Description]
MSR PRMRR and IMR PRMRR read by HSTI are not equal in value

[Resolution]
Change the mask length for reading IMR PRMRR registers

Package/Module: MeteorLakePlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 18024661570
Original commit date: Tue Sep 20 05:36:32 2022 -0700
Change-Id: I4d320419024760efebba6ac65e7b6e06313ed4b5
Original commit hash: 05eccd3cb440bc56d96342114137a86ba1b6a15c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 775d8c9d58ea4ed4cc665d856498e87111f7281e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:35 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] Apply VR and TDP 28W limits if a 45W fused MTL-P is present.

[Feature Description]
BIOS RCR is to request implementation in BIOS to detect 28W VR vs 45W VR
and to apply VR and TDP 28W limits if a 45W fused MTL-P is present in a
system which is only 28W VR capable (not reworked for 45W VR config).

Package/Module:
ClientOneSiliconPkg/Fru

[Impacted Platform]
MTL-P

Hsd-es-id: 14017647590
Original commit date: Mon Oct 17 19:06:08 2022 +0800
Change-Id: I0b5e1c9eb60b444b8b118dabd06e661ca8a75b45
Original commit hash: fd1b94ffe797f946e11e9c7a90b4ba7461b1ba8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 0f186f922ec2d5eda9cb374a08eca7fc56be645e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:33 2022 +0530 
-------------------------------------------------------------------------------- 
MTL: Enable Turbo for M and P

[Feature Description]
Turbo can be enabled with several fixes from different components.

Package/Module: MeteorLakeBoardPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
M/P

Hsd-es-id: 15012170266
Original commit date: Wed Oct 19 16:48:29 2022 +0800
Change-Id: I531c41653e473d0da16f908b22f0548d310c4f10
Original commit hash: 4d1cda4f6946fb37ab6d7e9e4e2e4b6ebcb73e3e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: e5c5b34ab14d71575296160ae15bc5ea786c35a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:30 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fix the debug resiliency BIOS build failed

[Issue Description]
Debug Resiliency BIOS build would get failed due to FV size
capacity not enough.

[Resolution]
- When build resiliency BIOS set DebugLibNull as Default
in PEI phase. (DXE phase would not get impacted.)
- Set the following driver DebugLib to use PPI
- PlatformInitRecoveryPei (CapsuleFeatureResDbg.dsc)
- ReportFvPei
- BiosInfo
- SiliconPolicyPeiPostMem
- CapsulePei.inf
- When build resiliency BIOS set TraceHubDebugLib as
Null by default.
- AmtStatusCodePei driver would not be build in BIOS When
build for debug resiliency BIOS.
- Change the DEBUG_CODE_BEGIN ();/DEBUG_CODE_END (); into
macro in case of the DebugLib get changed to Null.
The code inside it would not get executed.

Package/Module: BoardPkg/Include
BoardPkg/Setup
BoardPkg/PlatformInitAdvanced

[Impacted Platform]
MTL

Hsd-es-id: 15012149122
Original commit date: Wed Oct 19 16:38:20 2022 +0800
Change-Id: I0820648a49f56345ec68366797b3f1e51055e3f5
Original commit hash: 7c139c12e26dafd30cd4915be624566333b9095f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcmRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 8973bd564da5b7bd07c5edef2dc04f370394ec2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:27 2022 +0530 
-------------------------------------------------------------------------------- 
CapsuleFeaturePkg: Assign the PEI driver DebugLib in DSC

[Issue Description]
Debug BIOS might assign the DebugLib as Null by default.

[Resolution]
- When build the debug BIOS, set PEI driver as Ppi library

Package/Module: CapsuleFeaturePkg/Include

[Impacted Platform]
ALL

Hsd-es-id: 15012149122
Original commit date: Wed Oct 19 16:37:36 2022 +0800
Change-Id: I44165c39165e915d6deeb85931c93bd6d2708593
Original commit hash: 10e41fb891041ccb88e8bb0119b239b80efbf50a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Include/CapsuleFeature.dsc

================================================================================ 
Commit: c3446e1de7c1c7f2604949bd16fa010edae0b34c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:21 2022 +0530 
-------------------------------------------------------------------------------- 
Program a portion of High MMIO as UC instead of WB

[Feature Description]
A portion of High MMIO region needs to be configured as UC. Currently
it's programmed as WB. This implementation makes that only one
additional variable MTRR is used.

Package/Module:
C1S/SiMtrrLib

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018417375
Original commit date: Mon Oct 10 17:24:25 2022 +0200
Original commit hash: a66b1717d0c9f5bc376ff2e431cfdedef5fc0a75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c

================================================================================ 
Commit: 75f54561ac1f5e532fefd939837687b65d3d8dc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:06 2022 +0530 
-------------------------------------------------------------------------------- 
Remove MEBx version information.

[Issue Description]
Legacy MEBx items are still in use in the code.

[Resolution]
Remove MEBx version information from Firmware Version Info
and SMBIOS tables 131 and 221.

Package/Module:
ClientOneSiliconPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 18024606079
Original commit date: Tue Oct 11 15:32:23 2022 +0200
Change-Id: Ie7e7209ecb4503e0b26da39cf23107adf17c62da
Original commit hash: b92ab29cec17bf1da67a21b36e29ec78ecdadbcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType131.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 35c5b87840066c7247714a8291dc128172282f13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:36:01 2022 +0530 
-------------------------------------------------------------------------------- 
Change the MEM64 base address and reduce the GT LmemBar size

[Issue Description]
Change the MEM64 base address to 128GB to LNL Since Max addressable
range for LNL is 256GB, and Allocate GT LMem bar to 256MB only.

[Resolution]
Change the MEM64 base address to 128GB to LNL Since Max addressable
range for LNL is 256GB, and Allocate GT LMem bar to 256MB only.

Package/Module: Graphics, MMIO

[Impacted Platform]
ALL

Hsd-es-id: 16018427802
Original commit date: Thu Oct 13 22:54:22 2022 +0530
Change-Id: I095f0b02d45436a7211d519e278893dbba665996
Original commit hash: 450ebe7f9a35f96fc51c3b693b6e9e94643b5377

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c

================================================================================ 
Commit: 29badeb7e395b329cd3c7f5d9b3b6c8adfc44a69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:35:59 2022 +0530 
-------------------------------------------------------------------------------- 
ASSERT in Debug Bios when calculating VSEC Header Offset

[Issue Description]
DXE_ASSERT!: [AdvancedAcpiDxe] k:\Intel\ClientOneSiliconPkg\Library\Base
PciSegmentMultiSegLibPci\PciSegmentLib.c (445): ((Address) &
(0xfffffffef0000000ULL | (1))) == 0

[Resolution]
BIOS asserts in function which calculates WLAN Vsec Header Offset.
VSEC calculation is required only for discrete modules. Hence
restricting this function execution only to CNVd.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017996319, 16018011741, 16018288519
Original commit date: Thu Oct 13 11:12:22 2022 +0530
Change-Id: Ib318ce0d40c5742e0426f401a1520da8e6a5bf16
Original commit hash: 5972fde0fab869fe78ab72670a7a9c1928529f1a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf

================================================================================ 
Commit: 29e7128d8ebb3b8100cfb132a5b0740677462188 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:35:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] RTD3 support: MTL-S 1DPC SODIMM DDR5 RVP board

[Feature Description]
PCIe RPs RTD3 support for SODIMM 1DPC DDR5 RVP board.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14017322384
Original commit date: Wed Sep 21 01:29:53 2022 -0700
Change-Id: Id5e84253a3cc8cc0454601a7a6375d10b9ba954b
Original commit hash: 13cf207250a38677f629fb30f25dc4d2ca90abb9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SRvpLpss.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc

================================================================================ 
Commit: a8807559fc4233798f2439158513d9e5c483f7a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:35:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2432_00

Hsd-es-id: N/A
Original commit date: Tue Oct 18 21:35:54 2022 -0700
Original commit hash: 81281c5400fd3e762b53dec195b63971a0efa8ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2e769fd1426aba5e56ff64b715dce3744eca8d27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:35:44 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][LNL][iTBT] Clean up ADBG tags on .asl file

[Feature Description]
Clean up ADBG tag in EcExternalMethod.asl.

Package/Module:
Intel\Features\Ec\EcFeaturePkg\AcpiTables\EcSsdt

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012157065, 15012157109
Original commit date: Tue Oct 18 18:18:23 2022 -0700
Change-Id: I0d46ed54a21166b966cb013aa9d531e619c0c3db
Original commit hash: acbc38582db62a79a4bc13e3d87125bcc47f85a2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl

================================================================================ 
Commit: f10a4d6d5fb95e16a70b8e4d45bc66fe7d22a62f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:35:41 2022 +0530 
-------------------------------------------------------------------------------- 
CrashLog BIOS knob status is in incorrect

[Issue Description]
Global reset Trigger mask status reverted back to Modify
when the global reset trigger masks were set to some value
other than default settings.

[Resolution]
BIOS shall not reference global reset trigger masks to change status
when user set mask status to default.

Package/Module:
MeteorLakePlatSamplePkg/CrashLog

[Impacted Platform]
MTL

Hsd-es-id: 16018484930
Original commit date: Wed Oct 19 00:55:01 2022 +0800
Change-Id: I2307cecbd45964b5279f5e97969cde1d2b4ab524
Original commit hash: 64a51a428d128120da95ab1217f569de7fdd13fc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c

================================================================================ 
Commit: b2ccaaf90d5338f586aa6b8c991e1aa82f2aad07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:35:35 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unnecessary code in header file

[Issue Description]
Remove PssMonzaNewRequestPacket() and <Pi/PiI2c.h> in I2cPssMonza.h
[Resolution]
Remove unnecessary code.

Package/Module: Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Oct 18 17:33:38 2022 +0800
Change-Id: I11b86dbc95466d1cf9c522c988c1b6c1854e6ca6
Original commit hash: 449746a521b00277d1f7f5fdfdbd11104d2c28bf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/I2cPssMonza.h

================================================================================ 
Commit: 1b3a056fd7d394b19fcd54874713ac3476e7affc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:35:30 2022 +0530 
-------------------------------------------------------------------------------- 
PCH P2SB SBI access failures for PSF

[Issue Description]
PCH P2SB SBI access failures for PSF

[Resolution]
Program SoC RS0 and RS3.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14017623736
Original commit date: Fri Sep 30 17:13:54 2022 -0700
Change-Id: Iddeee3cad02fa7d1fd2f946c42d158ff1a72b88f
Original commit hash: 1dbc73225bed6ba42b438b7b9436341d780b1f3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/PsfRegsMtlPch.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PsfRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c

================================================================================ 
Commit: cf2fd29b8604fc9aecc904ce44404d9c47827b9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:35:28 2022 +0530 
-------------------------------------------------------------------------------- 
[PM] PCH LPM Enable is not programmed

[Issue Description]
PCH LPM Enable is not programmed

[Resolution]
Enable PCH LPM

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16018556620
Original commit date: Tue Oct 18 10:45:00 2022 -0700
Change-Id: I601b45635613b7a201e92c9698d6e618152b07b2
Original commit hash: f3380efbc13555bedd7b6846f2acd5108bcaf169

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: af3ad8df890ff612c46c17652a6c1f6b3b9f051c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:35:24 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Updating 'MeteorLake' name tag

[Issue Description]
TGL and ADL name tags are present in MeteorLake Platform files

[Resolution]
- Remove Tigerlake and Alderlake name tags.
- Replace with MeteorLake name tag

Package/Module:
ClientOneSiliconPkg/Product/MeteorLake
MeteorLakeBoardPkg
MeteorLakeFspBinPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018578747
Original commit date: Mon Oct 17 11:38:10 2022 +0530
Change-Id: I3f15580e6b8928392d4c3c1a571ea0bbaf8cf597
Original commit hash: 4c2190429e8055abe42d5d172d9ac3fd85ff6a1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Pei.dsc
ClientOneSiliconPkg/Fru/MtlCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/SataSocIntegration.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PeiDxeSmmPsfSocLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPei.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
MeteorLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/ReadMe.md
MeteorLakeFspBinPkg/MeteorLakeFspBinPkg.dec
MeteorLakeFspPkg/FspBuildSteps.md
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: b5634f1b2a561ec9c064ebc5180a12219055390e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:35:19 2022 +0530 
-------------------------------------------------------------------------------- 
[MTP-S][Z0]PCH DMI stuck in L1PREENTRY when entering L1

[Issue Description]
PCH DMI stuck in L1PREENTRY when entering L1

[Resolution]
Incorrect offset used in Gen3Preset function

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15012086930
Original commit date: Wed Oct 5 15:23:56 2022 -0700
Change-Id: Ied1d682f5778b3526212d17cdd64ad41c37fdfaf
Original commit hash: 8c4cb4f716e80f60209e12d36cc5a5ad00cea557

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: 36f730474a9c649621afb4e716da80285ecaf472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:35:14 2022 +0530 
-------------------------------------------------------------------------------- 
Board support for MTL S with SODIMM 1DPC RVP board

[Feature Description]
Added board support for MTL-S SODIMM 1DPC RVP board

Package/Module:
Board pkg

[Impacted Platform]
S

Hsd-es-id: 14017246613
Original commit date: Tue Oct 18 00:59:10 2022 -0700
Change-Id: I7afbf232de397a104c8ffb9703d5fd26f2fa5df8
Original commit hash: fbdae1c1ec2a495a9823a3b59248896fe15b6610

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc

================================================================================ 
Commit: 84a68fce7d3f609cb2f31dec505c356f59796097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:57 2022 +0530 
-------------------------------------------------------------------------------- 
Update MTL-PS TDP values.

[Feature Description]
Set cTDP PL1 values to zero and set cTDP PL2
same as TDP PL2.

Package/Module: TDP/VR

[Impacted Platform]
MTL-PS

Hsd-es-id: 15012029982
Original commit date: Tue Oct 18 15:22:21 2022 +0800
Change-Id: Ifebe3c09330a60745c33d24e8a7079ce19497e2e
Original commit hash: 2b28491574910404cb407ba691add0e65758ece5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 187a924fc391fab6e8c74a1f2ede19f4d38c35f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:53 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL][TCSS] TCSS XHCI DID definitions

[Feature Description]
There is a different value fo XHCI in TCSS for fuced and unfused parts
This commit provides the DID definitions

Package/Module:
ClientOneSilicone/Usb

[Impacted Platform]
LNL

Hsd-es-id: 22015890031
Original commit date: Mon Oct 3 14:59:10 2022 +0200
Change-Id: Ieae15a4b12c6350ba0446daf6cba71ee0511eab1
Original commit hash: fd1af6ca2cf397378d83a3437d89bcff534a3e15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: bd0cbd7dd18bdb73c84cb19459587a4016cbba33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:46 2022 +0530 
-------------------------------------------------------------------------------- 
PSMI Handler reservation once the memory is up

[Issue Description]
PSMI Handler reservation once the memory is up

[Resolution]
PSMI Handler reservation once the memory is up

Package/Module: PSMI

[Impacted Platform]
ALL

Hsd-es-id: 15012134629
Original commit date: Mon Oct 17 20:27:27 2022 +0530
Change-Id: I47884a11abb754a10ffb18e6d338aa85baa9838c
Original commit hash: abd0637db4f48a4dbb10988e2acfe6b277e67ceb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.c

================================================================================ 
Commit: de846329bf14741f4efaded5d4d84da333d24d54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:42 2022 +0530 
-------------------------------------------------------------------------------- 
Fixing the memory leaks in the code

[Issue Description]
Static code analysis reported few errors which needs
to be reviewed and fix if needed.

[Resolution]
Added required conditional checks to handle the error cases, enforced
boundary limits for start/end address of memory pointer access.

Package/Module: XmlCliFeaturePkg

[Impacted Platform]
All

Hsd-es-id: 15011822925
Original commit date: Sun Sep 25 16:33:28 2022 +0530
Change-Id: I3269b06b9a4960f0059037e36862551b3c89352b
Original commit hash: baf72f63ea7261d3712695aa028d5a94c5081d75

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/BiosKnobsElement.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c

================================================================================ 
Commit: 377cc9c51a0f34b032fb4bdc8ee6db2518fca58a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:33 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS needs to present cores in order of relative performance
in MADT

[Feature Description]
Sort MADT from big core first than small core.

Package/Module:
MeteorLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 22016025452
Original commit date: Fri Oct 7 10:40:25 2022 +0800
Change-Id: Ib5f79d7da46c0507aee5a4cdc28ce9a7ac0fde08
Original commit hash: b7ec775924000c929a8976bbbd81e91de930baec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h

================================================================================ 
Commit: 9100b9f6928d5937937454ce5c27ef4c15a5b6a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:25 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2431_01

Hsd-es-id: N/A
Original commit date: Mon Oct 17 21:36:03 2022 -0700
Original commit hash: fba5893a39eb464092dea80f701e45f65471ff94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 88184b15e0e1b672ec58cb64d7d3a20e1344be53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:16 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.22.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Thu Oct 6 20:08:20 2022 -0700
Change-Id: I683e12ec0bf53a8e543ef7c44b1e02426a5ebf77
Original commit hash: 22df4bf194b50aa4d3840e124f8312901fcfbfea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d11f60876167d4737c071eddbbc4aab70e40072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:14 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.37

(cherry picked from commit d212a62f32880915a8a3e4fdcc7f7228164e78b2)

Fri Oct 14 02:24:11 2022 -0700
Original commit date: Fri Oct 14 02:24:11 2022 -0700
Original commit hash: 0d11ec5ab0edb0988f03c0ee04ce70ec0534d420

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c4c87e1b8ed0e1790655374b306d9f70989a249e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:11 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5 DDR5] Enable Fast Boot as default

[Feature Description]
Enable fast boot as default in MRC

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016015232
Original commit date: Thu Oct 13 14:55:03 2022 -0700
Change-Id: I4dd63780271b083806e3f5289ec834ddaf884d27
Original commit hash: 55a368f3a31f2966b4ff59870954c56181b7c13d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e37d59a8d6444d5ae470fc10436071b58d571616 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.36

(cherry picked from commit c2e91a7550b60c8e831b6d665037243d844ef49a)

Thu Oct 13 17:25:16 2022 -0700
Original commit date: Thu Oct 13 17:25:16 2022 -0700
Original commit hash: c3487482bc743e1bbfbd01ef98481d6d224d1fc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6cc66f61453a42fc5b89b83df901b575791b488 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:06 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] fast boot fixes

[Feature Description]
For fast boot + LP5 the following updates needed:
1. Use MR20 w/a for fsp op changing due to OEMx issue on cold boot
(since on fast flow we do FSP switching)
2. MR16 first entry should be 0x41 matching cold boot flow
instead of sagv flow
3. Added ZqCL enabled on fast flow, and disable refresh on
MRS for fast boot JedecInit flow
4. Correct Restore RefPi Registers when going from low freq to high

For fast boot + DDR5 the following updates needed:
1. If scrambler is supported, disable scrambler
before Fastboot reset sequence, and set it after JedecInit
2. Rename GsmIocScramWrite0En to GsmIocScramEn

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015975106, 22015945812
Original commit date: Wed Oct 5 17:11:29 2022 -0700
Change-Id: Ibf13311a8114dabbb8491d94ae3dacbf0bcfad01
Original commit hash: 4a7e5e452d3878ef7dd1f975cadb99eee7384fd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 254932b1b51cfbc7032f35327eab3076eacd347d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.35

(cherry picked from commit ab12f0946ace754d160539ec26fc003b84b776f7)

Thu Oct 13 16:59:03 2022 -0700
Original commit date: Thu Oct 13 16:59:03 2022 -0700
Original commit hash: e6494a423a52c4f6e20b9f801045d3bb14951264

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 44755b31eeda2b233ab6b11af49157ca4dc6510c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:34:00 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] PORT [ADL-S][DDR5] DimmOdt

[Feature Description]
- Port changes to MrcJedecInitDdr5 from ADL to MTL
program average WrV in non-PDA mode, before PDA enumeration.
- Remove the DLL Reset command and mpcApplyVrefCa in DDR5
SAGV MR sequence.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15011855599, 22015762725
Original commit date: Fri Sep 30 22:01:50 2022 -0700
Change-Id: I7e4542e7a2b9a054e8b1df2de878d8902e86a447
Original commit hash: aef493e3f6fb66515ccd6fb10b7c58d8c34c1105

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: fcb7cd636a068a0b9c53864ae59e34964f203618 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.34

(cherry picked from commit 6d9902fb9bd44402bc27e66efe37441d3892d57c)

Thu Oct 13 16:30:37 2022 -0700
Original commit date: Thu Oct 13 16:30:37 2022 -0700
Original commit hash: 80afe5d693c39de185defd396536e8c0f181aaec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ddc5dbab4fdbaf6ecb917e73a78f52103696d95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] MRC update for the Rx DQS delay calculation

[Feature Description]
It is possible for Early ReadMPR 2D to fail minimum eye
width requirements due to the Rx unmatched NUI which was
chosen to be locked to. Instead of failing MRC, should
try locking the Rx unmatched NUI to another UI and rerun
ReadMPR to see if better results are found

Add a check to determine if the current locked NUI passes
the minimum eye width check from ReadMPR. If not rerun
Rx Unmatched Calibaration and force locking to another NUI.
Rerun Early ReadMPR 2D to see if that yeilds better margins.
This limit check should only be run for Early ReadMPR during
the final centering phase.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22015933195
Original commit date: Wed Oct 5 06:32:28 2022 -0700
Change-Id: I4f23ca6490c3000e1a69f75d89c06ddee990edcb
Original commit hash: 3a47b7e2d63faaafb9091b040645b7b1a0756e84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 416522437d4f0874001bb5ccba8941095b81e3d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.33

(cherry picked from commit baba63043dd338c28dfbe06539c45c1fb055754e)

Thu Oct 13 14:52:44 2022 -0700
Original commit date: Thu Oct 13 14:52:44 2022 -0700
Original commit hash: d47e91bc1203d67c2695d890446253e912993aa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b801c86046d200fdb7b7a3adea55dd8af9039886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:50 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] VccClkFF training workarounds

[Feature Description]
Workarounds needed for VccClkFF training

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015936227
Original commit date: Wed Oct 12 10:40:31 2022 -0700
Change-Id: I64d70f47f76a4c979b680ddef0b44b7e7fb5564d
Original commit hash: dacec6c01207b35bb7f5d83e5dbaeacc8c5a8abe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: cae0323d8f2e759991c72462727c352853aaf8d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit f071b1b2d094c1d319ee2587adc376fe77b98e5a)

Fri Oct 7 02:18:57 2022 +0000
Original commit date: Fri Oct 7 02:18:57 2022 +0000
Original commit hash: 0870997e5e85b7d5adac2a260c906dc3ee42c877

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d5c470cc32f8929a341c03dfcefff41e772ca37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:45 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC Program new tc_mr.premrr MC field

[Feature Description]
MTL-A0 LP5 WA was introduced to program tOSCO to the max(tOSCO, tMRR)
It can be removed and tOSCO can be programmed based on spec timing
A new CR field (field is not active in DDR5) was added to MC as bugfix
MRC must program tc_mr.tPREMRR = MAX (Read to MRR, Write to MRR)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S MTL-M MTL-P

Registers impacted: MC

Hsd-es-id: 22014634801
Original commit date: Wed Jul 20 13:53:04 2022 +0530
Change-Id: Iff0207d4c885625577637ebea4836552c33636cf
Original commit hash: f9baf1b0b268633e622d5ee10e255468db00b6b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h

================================================================================ 
Commit: bffcb8786803b8f9ead301b7084eb3772febb86c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:43 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 93fb8436ab82ee26804f8a3868210b110b27ce65)

Fri Oct 7 01:39:04 2022 +0000
Original commit date: Fri Oct 7 01:39:04 2022 +0000
Original commit hash: 1b8acfef911f1917752b8e46f771fd0790bd0df9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8955867c5dbb01c4628b3b866aa97fe9078b7526 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:40 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Clean up MC functions

[Issue Description]
Clean up MC function by removing software multicasts and optimizing
the code flow.

[Resolution]
Reorganize the code to help remove potential mistakes in register
programming

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22015588703
Original commit date: Thu Aug 4 09:06:07 2022 -0700
Change-Id: I2265e4fb98882253edf59f86958457fe779eca39
Original commit hash: a2412afe9704e89e957f304d980a344251bf1dfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c

================================================================================ 
Commit: 0de063bd46125d643f3bcb7f8c2ac077ae92e67e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 16c9a10b8afa6f19687fadc9bfe94b9bfe3fe37e)

Fri Oct 7 00:26:38 2022 +0000
Original commit date: Fri Oct 7 00:26:38 2022 +0000
Original commit hash: 661c0f23d5587e7bab13e8fd3134b026749d296d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 08d99ddf1c6cbb7afb2f89fc3b790f04dd625401 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:35 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update RcvEnRxFifoDelta for G2

[Feature Description]
Based on CTE trace, RcvEnRxFifoDelta needs to be
updated to 4 for G2

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012089549
Original commit date: Tue Oct 4 21:21:17 2022 +0800
Change-Id: I6e3444fc9cd75818a53fa1f811e51912973af7c2
Original commit hash: 54a94cd7abbb03c601da5a40b47bb00c402cacf0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: deb7cb8134e59d7df7e1db3ea4a862ae465ecf5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e1f74f9a2972b6622248877aec309155600059c3)

Fri Oct 7 00:05:53 2022 +0000
Original commit date: Fri Oct 7 00:05:53 2022 +0000
Original commit hash: 75916dcd6bca86386d35c885482b477cf808a61b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b7e2fa3855f9f2539587c55b8a663a03b01709b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:31 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M A0 | LP5] WR to PRE spec violation during 32B read/write with TRR
enabled in LPDDR5 --> MRC WA

[Issue Description]
There is a JEDEC spec violation occurring. The error seen is a write
followed by a precharge too close to the write, violating the tWRPRE
timing

[Root Cause]
Fix is to address the problem in D310 pipestage in mc_pgt by creating a
new block condition.

[Resolution]
The WA is when using LP5 16B G4 config only two of the three features
can be enabled
at the same time: 32B traffic + TRR + PCIT

[Impacted Platform]
All

Registers impacted: MC [x] Phy [ ] Both [ ]

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

Hsd-es-id: 22015324666
Original commit date: Tue Jul 26 11:41:55 2022 +0530
Change-Id: Idc5b4b08d9d92ab706131b6935a4072fe2a028c2
Original commit hash: 90b6f3aa62f478239a105a536cbb484e5470f577

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ac31acf19f778af6471cddacfcfc358090133f61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit fe3d6aa3b8f48d0a634129ce388a5dd7b9c08cd2)

Thu Oct 6 23:46:03 2022 +0000
Original commit date: Thu Oct 6 23:46:03 2022 +0000
Original commit hash: 3dcc3f87fd53135d1c9bae040a0b43b01900b089

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd6a35c4ff8215cd1a48bf13ceff47ba1f098304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:26 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] ECC CPGC error checking should always use lower nibble

[Feature Description]
CPGC is using the lower nibble for error checking for ECC,
therefore MRC needs to use CPGC to check lower nibble always
regardless of controller.
Due to special mapping for PHY ECC byte, ECC bits is loop based
on PHY mapping:
MC0 - upper nibble (4:7, first bit = 4)
MC1 - lower nibble (0:3, first bit = 0)
Added MrcCpgcErrStatusMask to return CPGC ECC byte mask accordingly
Added MrcGetCpgcBitMask to return ECC bit mask for CPGC result
Added MrcIsStartBit to check if bit is first bit
Remove MrcBitExist in GetBERSetupMarginArray due to
GetBERCollectResultsAndUpdate will use bit0 when LevelOfMargin
is not BitMarginLevel

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22015670979
Original commit date: Fri Sep 30 15:03:22 2022 +0800
Change-Id: I5989f1c6ea9ad289567c9c35bd3275469e22545b
Original commit hash: 4463f90feeabdea23ec76e3a1b63a9a89217e028

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 224e31f0b628a3ecf899b1fb239a61ec0c066854 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 9d8774e5f6cc0ef01154130dd4f16dd9945224ac)

Thu Oct 6 22:26:16 2022 +0000
Original commit date: Thu Oct 6 22:26:16 2022 +0000
Original commit hash: 04c3dccb5b047a394d377aa74a73e04d0822fb95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae3552fda1865ab28798dd7965f00e459f0ae844 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:21 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Current/Voltage sensor enabling code in
RMT broken

[Feature Description]
Voltage and Current Sensor data gathering in RMT was enabling scrambler
and then disabling scrambler.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015523761
Original commit date: Fri Aug 12 15:16:45 2022 -0700
Change-Id: If8a4848675d2adb3025d3487564c887b28f5e8c4
Original commit hash: bc4891fbb6e920183714f48c016d1c7ad0d120f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: c419ddaa524e296cfea9a58be6d4dde881009106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 6fe0e21772cc01e32216b6328a498f5bad000b90)

Thu Oct 6 20:50:41 2022 +0000
Original commit date: Thu Oct 6 20:50:41 2022 +0000
Original commit hash: 8b9fbc92e0994497847925f4d6843d79dc9d5c22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00f97e30b3137c45137deb93ec196ed897d993da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:16 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] [Code Inspection] OVERRUN
in Ddr5EnableDFE and Lpddr5CalcDimmImpedance

[Issue Description]
CID 10501 - Index out of bound in Ddr5EnableDFE().
CID 10663 - Lpddr5GetOptDimmParamMrIndex() potentially
return out of bound MrIndex.

[Resolution]
CID 10501 - Use Mr111Index instead of the wrong argument mrMR111.
CID 10663 - Added checker to returned status from
Lpddr5GetOptDimmParamMrIndex().

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
Default ALL

Hsd-es-id: 22015837776
Original commit date: Wed Sep 21 11:08:59 2022 -0700
Change-Id: I7f6a012cd7913c35b23e6cdf3b87f37004eb943a
Original commit hash: 3a68c6d079e07a6c00c00e1cf19ce3cad8119ef0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 71ffc751a7b28ca1c25c673259011f0352e6ae3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c3beb6208dedeb36b3065f3d278c4c1feb9bae2d)

Thu Oct 6 19:13:54 2022 +0000
Original commit date: Thu Oct 6 19:13:54 2022 +0000
Original commit hash: 2ef72fa9980185c2a1cf7d4456f3cf4cb51d7f9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e8cd5cdec9b50f882435c203b3f79dfc77ef976 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:11 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC task MRC_RECEIVE_ENABLE
training fails when boot the system @ frequency 5200G4 .

[Issue Description]
MRC task MRC_RECEIVE_ENABLE training fails when boot the
system @LPDDR5 frequency 5200G4 2R.

[Resolution]
Port MrcCommon.c changes from ADL to MTL based on
HSD: 16012944661

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
Default ALL

Hsd-es-id: 22015876753
Original commit date: Wed Sep 28 11:57:38 2022 -0700
Change-Id: Ie2b717a770a2decb8d02bae5b0940581e354456c
Original commit hash: 05be63fcec379d74ab074c0b586e1151eaa2a737

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 832655beaa1c34e3fc7536d9acd3ecaf8ca8ef67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 9412c71e85cf5c6144e6adcdc2bfc56efe4cd71c)

Thu Oct 6 18:53:23 2022 +0000
Original commit date: Thu Oct 6 18:53:23 2022 +0000
Original commit hash: 73140414a02b43a28bb35f08971ac9b99520bc6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad08882a89dbd39d0828d20fbf3f3554830dffd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:06 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Remove Multicast Offsets from
MrcGetDdrIoConfigOffsets

[Feature Description]
Remove Multicast registers offsets within MrcGetDdrIoConfigOffsets to
keep cache coherency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014059997
Original commit date: Mon Oct 3 15:10:47 2022 -0700
Change-Id: I7089207ca868cc062e3527059c80101858e8796c
Original commit hash: e163fd9c43e4af39762e0f44573e0493c312aca4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c

================================================================================ 
Commit: fa087ee2e320b268e1900b5e30fd3d5c0ae75ba2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e7c9c8bee252b50cb2a9021949bcd8810cf41e01)

Thu Oct 6 18:35:11 2022 +0000
Original commit date: Thu Oct 6 18:35:11 2022 +0000
Original commit hash: 771c8cc4972bb8665911fcee81db6a1ea07788a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 26275a1b9f3381175e89e80b4a04e5d0cd90b328 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:33:01 2022 +0530 
-------------------------------------------------------------------------------- 
Fast Boot failure to Cold Boot

[Issue Description]
Once you enable fast boot mode, it will fail and trigger another fast
boot. This is causes an infinite loop of fast boots. Expected behavior
is that after a fast boot mode failure, we should re-run
cold boot training essentially.

[Resolution]
We check for the failure via the Sticky Scratchpad Register, but the
original implementation was doing a cold boot and that was clearing the
stick scratchpad register. So change is to do a warm reset, to preserve
the sticky scratchpad register so we can check properly if there was a
failure on the previous boot. This was somehow missed in MTL but
existed in ADL.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015694899
Original commit date: Thu Sep 29 13:02:27 2022 -0700
Change-Id: I3c437311efbc164291513fdebd1c1a2947797776
Original commit hash: 033804517798b5d2cc4b55a71f9db01134d4cb2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: ec6c464643b5d57adf93d67a5b124c4b39addc86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.22

(cherry picked from commit 1a64679086ef445e5124c79c7c5e41bc78f5097b)

Thu Oct 6 11:26:38 2022 -0700
Original commit date: Thu Oct 6 11:26:38 2022 -0700
Original commit hash: 788890b207d0930a18b334943c7df96b9a7d8ecf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8cb7456c3baa8674b8114290bb5e5084c8dd3d03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:56 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Install 'MrcColdBootRequiredPpi'
to indicate MRC cold boot

[Feature Description]
MRC needs to install a PPI to report MRC bootmode to BIOS if MRC
bootmode is bmCold and going through FullTraining path.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22014882157
Original commit date: Mon Sep 26 10:48:26 2022 +0530
Change-Id: I19ad1a4079744cd31f58209480a03e84db458bd3
Original commit hash: 237a6ea93a83a7d5cda564effce4adb79a7167f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: b5bf3cd8d74265bda5de2445f2685d793dacf750 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 6387346f9c10637a897d7ea128d9ada57ad7615d)

Thu Oct 6 18:20:44 2022 +0000
Original commit date: Thu Oct 6 18:20:44 2022 +0000
Original commit hash: b257ed18785d78af7f49c3af8f220f2f5312c65f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7c7ebde2bceac83e8c15a595575f7ba42c3b3c1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:51 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5]Need to change tcwl padding for MTL S for pda enumeration

[Feature Description]
Change tCWL calculation for PDA enumeration to be +4Qclk (Gear2) and
+12Qclk (Gear4)

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22015872235
Original commit date: Tue Sep 27 10:55:30 2022 -0700
Change-Id: Ife7d94ef0d89a12fa7ec12127df97d96a1d9d88c
Original commit hash: 933340b40317ec0b8d486a1a63ec07679fb50eae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 3fc4ba6e82c569f87bf64e6763b7e7ea4a2a2bdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.20

(cherry picked from commit f661b10a27c6284324d09d23cbac09f13f790a13)

Thu Oct 6 10:30:26 2022 -0700
Original commit date: Thu Oct 6 10:30:26 2022 -0700
Original commit hash: a2622194cb5feb3955a90847eb2ccfd6f509c75e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eb57ec8048f98db34eff79100576e4b52022b5e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:46 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] LP5 BIOS unable to reserve PSMI memory
if "RemapEnable" bios knob set to 0

[Issue Description]
This change is ported from ADL.
While allocating memory for PSMI region, MRC fails to allocate PSMI
region if 'Top of Upper Usable Memory'(TOUUD) is less than 4GB. MRC
compares 'Top of Upper Usable Memory'(TOUUD) with 'PSMI base address'
(which is usually above 4GB address range) instead of 'PSMI region
size' to be allocated and skips if TOUUD is less than PSMI base
address.

[Resolution]
MRC compares 'Top of Upper Usable Memory'(TOUUD) with 'PSMI region
size' instead of 'PSMI base address' while checking to see if
there is sufficient space for allocating PSMI memory

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015865783
Original commit date: Tue Oct 4 10:14:47 2022 -0700
Change-Id: I4712c15515b17c9c4c8aa242d283657fe1213359
Original commit hash: befa3719c3760bf5354f0ea7c2c2fb996510f3f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: b17d2297f5ea322be393918e7b62a78c09e248b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:43 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7c17ebad238d9a11a5c19597be515ef2429f2ecd)

Wed Oct 5 18:46:32 2022 +0000
Original commit date: Wed Oct 5 18:46:32 2022 +0000
Original commit hash: eab260644de31021be4a7fa07d34e13d6ff06d2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47562c4841cc8acbcb4a05ef6c5a24ec4c567f33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:41 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC MTL - Fix loop counter to mitigate
Per-Bit RxVref margin loss

[Issue Description]
EV noticed minor degradation in RxVref margins and found out that
MRC code had a bug where its not looping correct number of times

[Resolution]
Fix the loop counter

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015872244
Original commit date: Fri Sep 30 14:56:22 2022 -0700
Change-Id: I0b4f4acd3649f5de3c4e6026ddba07f946c3138f
Original commit hash: 157285d8d5bbcddb30e78b007f567dd5795f923e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 7f51dc8a8b0ea089bf639e4d41e5d205a538fe8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0bbf866b3efb1a32f5afbdebe5582555cb144443)

Wed Oct 5 17:51:54 2022 +0000
Original commit date: Wed Oct 5 17:51:54 2022 +0000
Original commit hash: e6f8a750fc420b041d9b023ffb60460a3fbd6387

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 69a0d0bdf5348ad6f8518006357ea78c66f29a95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:35 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] LVR output voltage error increases with
auto trim enabled

[Issue Description]
When LVR Auto Trim was enabled, the LVR output voltages error would be
incorrect

[Resolution]
1. Lvr Auto Trim needed Comp partition to be setup and run
2. To get correct results, needed to setup Comp Partition, all PgCombo
Partitions and all VttPgCombo Partitions prior to kicking off the FSM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015866745
Original commit date: Wed Sep 21 13:12:27 2022 -0700
Change-Id: I9ad6d4a4747929cacf8fa5377718fafb5ae9f080
Original commit hash: 0da6b5374f855ba3ce10436468683e3b5786c44d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: bbd68d9649bf7081e33a60d846d7619fee402b5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2f97b79a1d7a5fafdf2afd84d6619fcf7269398c)

Wed Oct 5 15:05:24 2022 +0000
Original commit date: Wed Oct 5 15:05:24 2022 +0000
Original commit hash: 99036d40c7461a0fb80db28b62f96d72d242665b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0ccf48056c725ec05b1c594c946997a8df75dca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 63e3f8ce4a21071c24bb13408de7bbb1bcb423e2)

Tue Oct 4 21:33:22 2022 +0000
Original commit date: Tue Oct 4 21:33:22 2022 +0000
Original commit hash: 1a648a072d3519ea13b3ca1457bc906fa9646822

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09c845036ea577bc99145d1bc20eb219115e626e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:25 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Convert all MC registers that are part
of MrcSchedulerParameters to GetSet

[Issue Description] or [Feature Description]
All register accesses within MrcSchedulerParameters should be
done using GetSet. Find the registers that are being directly
written to within MrcSchedulerParameters and convert them to
GetSet. Appropriately name each MC register field being
converted to GetSet. Be aware if a MC register is Per MC or
Per MC/CH, and call the appropriate GetSet function. Rework MC
Init so that there are no GetSets that use multicast parameters
(MAX_CONTROLLER, MAX_CHANNEL). Instead of using Multicast
parameters, place the Get Sets within appropriate scoped for()
statements. This will help improve runtime and clean up code.

[Resolution]
Replaced all MRC Writes and Reads in MrcSchedularParameters
with GetSet calls.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22015557065
Original commit date: Wed Aug 3 21:19:53 2022 -0700
Change-Id: Ia1245c7b873efced33493101caefd018f2998676
Original commit hash: 0f63a92016a485ff81fe175ad8606cb84a4e6e57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 7a901a5a1d4914602634f37f247e42548f56eef5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:22 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 38c3810ebdcdf2cccb609761c454d4d21352b44c)

Tue Oct 4 21:06:55 2022 +0000
Original commit date: Tue Oct 4 21:06:55 2022 +0000
Original commit hash: 6cbdf96c02eecebcf5d1e1b293548594f6e2f4d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 830027eeb2a84f43c181b80c3943b07abe9438ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:20 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Convert all MC registers that are part
of ZoneConfiguration to GetSet

[Issue Description] or [Feature Description]
All register accesses within ZoneConfiguration
(ZoneConfiguration()) should be done using GetSet. Find the
registers that are being directly written to within
ZoneConfiguration and convert them to GetSet.
Appropriately name each MC register field being converted
to GetSet. Be aware if a MC register is Per MC or
Per MC/CH, and call the appropriate GetSet function.
Rework ZoneConfiguration so that there are no GetSets that
use multicast parameters (MAX_CONTROLLER, MAX_CHANNEL).
Instead of using Multicast parameters, place the Get Sets
within appropriate scoped for() statements. This will help
improve runtime and clean up code.

[Resolution]
Replaced all MRC Writes and Reads in ZoneConfiguration
with GetSet calls.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22015845997
Original commit date: Tue Sep 27 15:20:15 2022 -0700
Change-Id: I0ecb7cb822aa5a78b7479b05236b774bcd5a4f01
Original commit hash: b3e52ebcbb082ed53d5763db71a30dc43f6579ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 578d25d870a4ad5dd9cfe1d878df0fe72b9a2daf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:17 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 82f2b56700c6e11b807816b42d648d961c41d28c)

Tue Oct 4 14:24:59 2022 +0000
Original commit date: Tue Oct 4 14:24:59 2022 +0000
Original commit hash: 315dff841bfbca8da1b5d8c0fba6d7198b4a9c60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1de2d69a882b4203eb6ca2849c5a9582d1c16d5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:14 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] GetSet GsmMccLpddrCurrentFspTrk Hash
value not being assigned

[Issue Description]
Getet value GsmMccLpddrCurrentFspTrk hash value not being set correctly

[Resolution]
Add a break in the switch statement when assigning
GsmMccLpddrCurrentFspTrk hash value

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 14017655933
Original commit date: Mon Oct 3 20:54:29 2022 -0700
Change-Id: I560e1f7d1dfc007b352138320050444a9f347217
Original commit hash: 85d6813f4c67a6a5847bf9602a733bbd6f129877

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: cfe58b76890a956025a5376df4c2b87d7c13f9b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 6240ae4d746ec4b2ffa72f98f651b4d6a887ad21)

Tue Oct 4 04:27:09 2022 +0000
Original commit date: Tue Oct 4 04:27:09 2022 +0000
Original commit hash: 4fa00237ded62f94c6b5e780fb7f312cf65bc03a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9589a8473149334448f3a6623f4901a570d66f33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:09 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] System not booting with bytemode DRAMs

[Issue Description]
Early Command training fails with bytemode DRAMs on boards with byte
swapping enabled between CPU and DRAM byte lanes. MRC needs to mask
DQ7 bit of DRAM after reading 'datatrainfeedback' during command
training. Currently DQ7 index of alternate byte(of byte pairs) is used
while masking 'datatrainfeedback' which results in ECT failures.

[Resolution]
Use DQ7 index of correct byte to mask 'datatrainfeedback' results.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015876400
Original commit date: Thu Sep 29 17:30:26 2022 +0530
Change-Id: Iccdd2e184eb84d6d11237ccbb32b878d74d0fdc5
Original commit hash: 4b3713fec880c329b2d249ce886cd6550880eb6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 819da610a6abf67f06becb0a60a34079e898aa48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 13aa83f48e500ea1f3f1b6a9c26babc2ad6e10d0)

Mon Oct 3 22:08:56 2022 +0000
Original commit date: Mon Oct 3 22:08:56 2022 +0000
Original commit hash: 8a381bd4959062793a0bc6ba4e05f6e3ce2d2d93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 385572359dbd9f8e782ed2bde96683befa128d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:05 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Refpi Calibration Monotonic check only
works in one direction (small -> large), however it should support
(large -> small) as well.

[Feature Description]
Current RefPi Calibration Monotonic check only considers increasing
values. Added decreasing values to be considered as monotonic.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015500618
Original commit date: Thu Aug 4 10:45:15 2022 -0700
Change-Id: I8a336048d50cc2ca208d580bff557f9a278d103e
Original commit hash: 409a8622cc582fee1cac0fe4438546b865c2536a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 2f77b0d209993b2e2be276d6d1cd1d4497dec973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:32:02 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0f2f2ad88ef28fde95de8b7d12d0c7be6af14633)

Mon Oct 3 21:50:49 2022 +0000
Original commit date: Mon Oct 3 21:50:49 2022 +0000
Original commit hash: 2c7038921bdf98083c795931faf76000f4c3e133

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92c945c45b1247cc150002683e570d888ebc7da9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:59 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Changes for XTalk cancellation

[Feature Description]
Disable XTalk Cancellation for Mobile A0/B0 and Desktop A0 by default.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015590366
Original commit date: Fri Aug 5 16:40:15 2022 -0700
Change-Id: I44c19988c59ac49c1211a816f7321f386dd4ed87
Original commit hash: 958a7cc532292ca0f75aef1e78b1d5255e137f12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: b032a5b9d7885ea9c10606fe739bcb8bd9f662a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 9fd2ac1633cd44fd0312befbcc89f2a121493a63)

Mon Oct 3 21:08:56 2022 +0000
Original commit date: Mon Oct 3 21:08:56 2022 +0000
Original commit hash: 58fd0545dc5233dfb72b77f5c6a68829060f3055

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: afefe511dd2d09f369793623827183fb5d57b4ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Update VTT Partition when Data Partition
DdrCRForceOdtOn changes

[Feature Description]
The MAS provides an equation for the expected value of the VTT partition
DDRVTT0_CR_DDRCRVTTGENCONTROL.DdrCRForceODTOn as follows:
(DDRControl0.OdtForceQDrvEn or DDRControl5.OdtForceOn or EnOverClocking)
&& EnVttOdt

The DDRControl0 and DDRControl5 registers can change during training.
When these fields change the VTT partition DdrCRForceODTOn field must be
updated to satisfy the equation.

This is addressed through a MrcGetSetSideEffect implementation which
triggers on GsmIocForceOdtOn and GsmIocForceOdtOnWithoutDrvEn updates.
This side effect reads back the dependent field values and then updates
the VTT partition based on the MAS defined equation.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Registers impacted: MC [ ] Phy [x] Both [ ]

Hsd-es-id: 22015506001
Original commit date: Wed Jul 13 00:34:47 2022 -0700
Change-Id: If2c4e693426582fe800a92659c9c9164d50b1692
Original commit hash: 0c7fd27c5cf374b7756c4c727191bbb39dce23fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 2e184ae8b784b16df6a74e8fe22d610d791b6a37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0f520de2b0d724844ae41e0ca97d187989d06b68)

Mon Oct 3 18:21:52 2022 +0000
Original commit date: Mon Oct 3 18:21:52 2022 +0000
Original commit hash: 2694015239794f0d975af1780dda94226d1385c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 51eb97fc5c9048496bf6facaa5e951af017b6f34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:48 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Fix sweep range error print condition

[Issue Description]
Currently the print message to print when a sweep range is beyond
the limits is not properly printing due to error in conditional
statement

[Resolution]
Fix the conditional statement that determines when the sweep range
exceeds the limits

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015883877
Original commit date: Thu Sep 29 07:48:29 2022 -0700
Change-Id: I81ed70841b21be7c0648b1cd07caa397f21f9341
Original commit hash: 4f4d3dd799ff4fa536a0688b14abcbcb1c4e3ceb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 981418190d7a2ed19167a70937ae8998df6deecb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.8

(cherry picked from commit 32e272d9b70f939ab9ea455171e7e507166ce1b8)

Mon Oct 3 11:10:20 2022 -0700
Original commit date: Mon Oct 3 11:10:20 2022 -0700
Original commit hash: 501c98ada5931d119d67a9028eb89d99a4dcacdf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00b375f62ae7b66dcf72acfae2cce691611edf14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:42 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Issue JEDEC reset in CmdV point tests when
a error is detected.

[Feature Description]
Fast boot margin check algorithm does not
run DDR5 JEDEC resets for parity CAC traffic CmdV point tests.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015889043
Original commit date: Fri Sep 30 13:26:42 2022 -0700
Change-Id: Ic676befb5ab9cbee77e692fe4dc662d40baa5cf0
Original commit hash: 75879c53b9d083f8e50467b47e6caaa766050ac2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: cf3ae857a24ff08db528029509ddeec5203eeb60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 970289d7e2ab474a3342d99a5cd8f3cbd81c8ef4)

Fri Sep 30 19:18:16 2022 +0000
Original commit date: Fri Sep 30 19:18:16 2022 +0000
Original commit hash: e1e91e4326c7fdee80ba5dca4907be937e86c936

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc10208610b0c41d2d688553684841a9396d9473 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:37 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] 2R Config Needs a total of +5 in tWRWR_dg

[Issue Description]
DDR5 2R DIMM configs were failing training at 3200 Gear 4.

[Resolution]
Test build to add +1 to tWRWR_dg for safe value for a total of +5 and
add +5 for non-safe mode for a total of +9. This change resolved
the failures with 2R DIMM configs.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
S, M, P

Hsd-es-id: 22015837094
Original commit date: Tue Sep 27 14:44:38 2022 -0700
Change-Id: I0544ae16447173b00c8b5dac2610cd49fa20229c
Original commit hash: 4f5a0420dc26de3090a4c148e1626dc6ffd77976

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcTurnAround.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: b7c456c42cadaa8e7470fdd69b4284bc92349e01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 35e857bed64b257fae8cf3d2ed9c1db2e3b1f0fd)

Fri Sep 30 17:56:41 2022 +0000
Original commit date: Fri Sep 30 17:56:41 2022 +0000
Original commit hash: dbd40a3fc4395112fe40bc38509bbe7a96822045

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5cbea31b29f7e9be71d2894479cb8e53b4c6d37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:32 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Change the DDR5 write leveling cycle
alignment sweep range to 16

[Issue Description]
DDR5 MR3 Write Leveling Cycle range increased from 0-7 to 0-15

[Resolution]
Increase the sweep range of MR3 to meet the full range of MR3 during
DDR5 Write Leveling

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22015695430
Original commit date: Tue Aug 30 09:43:35 2022 -0700
Change-Id: I1f4c959877da14b53c070f2ac74c3fa7f0fc85cd
Original commit hash: 469c680fe34dd68d25ed2c49630174109bf84233

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h

================================================================================ 
Commit: 849c98c8ab698f776a0c320e03e7755b45ec2847 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.5

(cherry picked from commit 93a0f8591d7d1d860cedc7bf0190018862dcd49f)

Fri Sep 30 10:35:38 2022 -0700
Original commit date: Fri Sep 30 10:35:38 2022 -0700
Original commit hash: fb1197c3314954fc6e0bd5b86f816dd115a734c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f774d9bd9d9505c77ed20cf2326c154262089581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Use undivided clock for voltage sensor
in vttpgcombo and phclkvttpgcombo partitions during FF
offset cancellation flow

[Issue Description]
MRC needs to use undivided clock for voltage sensor in vttpgcombo and
phclkvttpgcombo during feed forward calibration

[Resolution]
Disable LVRVoltageSensor.EnDiv before FF Calibration and enable at the
end of training. Only set EnDiv within Vtt and PhClk partitions

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015784335
Original commit date: Thu Sep 15 12:13:04 2022 -0700
Change-Id: I4d9bb2441adc0574ad7e8583ccf0d38b023754ce
Original commit hash: 785e1258ea84903e4ad275f4a83b94382fb073e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 92d7142a160de9c7912765c8a1b3d864328b954e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.4

(cherry picked from commit ba143339be6d71fbb13b8e33b8415d06dfbbd9d2)

Fri Sep 30 10:27:21 2022 -0700
Original commit date: Fri Sep 30 10:27:21 2022 -0700
Original commit hash: 4966d2ffd0268d7f9fb5a1d9af30527efc2cf7ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49470113f80fed17e00477fad9ad7ea4be42d359 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:22 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Support CS ODT by default for LP5x

[Issue Description]
LP5x CS ODT should be enabled by default, however MRC is currently
disabling by default
MRC has misnamed the MR fields to indicating a value of 1 would enable
CS ODT, however according to JEDEC Spec, a value of 1 is disable

[Resolution]
Set MR17[4] = 0 within JEDEC Init which will enable CS ODT.
Rename the MR feilds to correctly indicate that setting the MR field
to a 1 will disable the feature.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22015851239
Original commit date: Thu Sep 22 13:43:50 2022 -0700
Change-Id: Iaafe137c6cb3ef27149783587e6d1fc82367d6ee
Original commit hash: 3face6dc4fc5fe653d2c7485c8c579019fa113ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h

================================================================================ 
Commit: 1b7657c31d0bc3a7938483415e78d519321b64ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.3

(cherry picked from commit 86f24b286e72de52dfbe7fa886c570e18b8e203c)

Fri Sep 30 10:25:46 2022 -0700
Original commit date: Fri Sep 30 10:25:46 2022 -0700
Original commit hash: c17e97c4aa8f412f51349cd076568697080f8daf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6545fadf870bc8bbabeb6eb4d4cb757ef5d890e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:17 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Increase tMRR for MTL DDR5 Gear4

[Issue Description]
tMRR needs to be increased by 60 clocks for DDR5 Gear4 to prevent
traffic issues when running back to back traffic after retraining flow

[Resolution]
For DDR5 : max (14ns , 16 clocks) + Gear4 ? 60 clocks : 0;

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015852652
Original commit date: Tue Sep 27 11:32:18 2022 -0700
Change-Id: I186060085e8b55237cde34e2657b04ec64efa844
Original commit hash: 529efdb9764082be8f4afb2a6952efd98858f6d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: ad20e3ddd70b440ab5d75544824d4568e5131ecc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5422c9be198d17f51e50a66ddae5d7edb78c9a8b)

Fri Sep 30 14:39:31 2022 +0000
Original commit date: Fri Sep 30 14:39:31 2022 +0000
Original commit hash: 0ba36f5cb7c8eca7a547b3923c5bf618927ffc1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d1e41bae37143c19e530515f16a18663d544b73c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] DDR5 2 Rank config needs extended read preamble

[Issue Description]
MTL M/P DDR5 2 Rank config sees better preformance when read preamble
is extended

[Resolution]
Increase the read preamble to 2S_2T (4tck Preamble) for DDR5 2 rank

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22015852580
Original commit date: Tue Sep 27 08:10:36 2022 -0700
Change-Id: If4da51187aed87394ca8154b8812accd1a3c3fc4
Original commit hash: 6f15019416e8e9987247108d236bd7002559aa33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 0f4b2302cb372fcbf07f76f630b0f6a273bc0127 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 91f336c02302c18c57ff45b9b934b62fac40a724)

Fri Sep 30 00:45:11 2022 +0000
Original commit date: Fri Sep 30 00:45:11 2022 +0000
Original commit hash: 6d7905c60ed79cf4cd39457d1587382dc3380a6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8267d582d829b53dab3a0b5da833294353ec5c12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:07 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC not populating the BDAT HOB tables,
impacting PPV BDAT/RMT enabling

[Issue Description]
MRC is not populating BDAT table after enabling BDAT

[Resolution]
2 Issues found:
1. Pointer issue at point of copying the BDAT Hob
2. Wrong SchemaIndex value used

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015713543
Original commit date: Thu Sep 15 18:52:45 2022 -0700
Change-Id: I4cacb9a6160ad571e9cd0586c795e8c5236bf11c
Original commit hash: 6d6ebc0930af3e3f270cdd298f48df4bbe852abb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c

================================================================================ 
Commit: 40eeee5583b26455e6b102c7bcb460823ceaf6ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.21.0

Hsd-es-id: 22015879731
Original commit date: Thu Sep 29 00:13:53 2022 -0700
Change-Id: If7bddae25fe5cb1cad7a54adc61a749704a04265
Original commit hash: 70e0aed7105f7e525a46470d6918b6500163bcda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff70c3328656663a2cea9d229751359ecc213017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:31:00 2022 +0530 
-------------------------------------------------------------------------------- 
Condition check fix

[Issue Description]
If EFI_ERROR (Status) was true then it would have returned,
but going forward under false branch the same condition is
checked.

[Resolution]
This was resolved by adding proper Status checks when necessary.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 16017531437
Original commit date: Wed Oct 12 15:55:52 2022 -0700
Change-Id: I0c9a54ef6c2df9a948c90b3795b37684a4ce3234
Original commit hash: 5bde12c5309e6b7253224fe94b3bc5e2e2d5fbb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c

================================================================================ 
Commit: 838d239a9c452a5ed2d4ac1e5b1939d9e20ce627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:30:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2431_00

Hsd-es-id: N/A
Original commit date: Mon Oct 17 14:34:07 2022 -0700
Original commit hash: 71da33a64094be33040f2f8a71f7a53e66db73b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 798f9db16aa541b4432bc1b27c1386e8f32cdc1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:30:34 2022 +0530 
-------------------------------------------------------------------------------- 
Remove remaining legacy MEBx items.

[Issue Description]
Legacy MEBx related items still available in the code.

[Resolution]
Removed existing references to legacy MEBx.

Package/Module:
CpPcPlatPkg
LunarLakePlatSamplePkg
MeteorLakePlatSamplePkg
ServerPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024630917
Original commit date: Mon Oct 17 10:05:26 2022 +0200
Change-Id: I0672f593a3a966bf40000e3ad3516faf7242e55e
Original commit hash: e4706c951cf0aff2ae4659893595f2ced43dda41

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.c
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: c131bf9c6a1f2d704fbfd463bfb474c7fc600e66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:30:32 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unused ME and AMT GUIDs.

[Issue Description]
Legacy MEBx related items still available in the code.

[Resolution]
Removed MEBx items from BIOS scripts.

Package/Module:
C1S
LoganvilleFspPkg
LunarLakeFspPkg
MeteorLakeBoardPkg
MeteorLakeFspPkg
MeteorLakeOpenBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024630905
Original commit date: Thu Oct 13 10:25:43 2022 +0200
Change-Id: Iad043ba203dd9b62077d7ab7713fae764e3c8711
Original commit hash: 537d5dc33f07416cb3b71381776632e4e6c7ae81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf

================================================================================ 
Commit: 43a3af3faacb85bd25aef174887f988bcb8e6b65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:30:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]Remove MEBx items from scripts.

[Issue Description]
Legacy MEBx related items still available in the code.

[Resolution]
Removed MEBx items from BIOS scripts.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 18024606282
Original commit date: Tue Oct 11 15:56:12 2022 +0200
Change-Id: I8e3c607c66bc059a339873b4be89a6b21ccfdc6d
Original commit hash: 60952f31831ee645517e4282834cc76e3cbdbfa6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: 766e32baabf0ed9e584d7b9d0bbfb18a9bb82e36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:30:25 2022 +0530 
-------------------------------------------------------------------------------- 
Remove Mebx Protocol.

[Issue Description]
Legacy MEBx related items still available in the code.

[Resolution]
Removed legacy MEBx Protocol.

Package/Module:
ClientOneSiliconPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024606394
Original commit date: Tue Oct 11 15:59:01 2022 +0200
Change-Id: I91c2a0ed511a109b060d63c28bdd160a6d2d1dc8
Original commit hash: 225a617f106c9e34188cd20aa2e8df6910eabaa2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.c

================================================================================ 
Commit: b632eff7f29bdd7abb8ae84a16a3b07a151a649d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:30:23 2022 +0530 
-------------------------------------------------------------------------------- 
[GNR-WS] Incorrect AMT policy update.

[Issue Description]
Server Platform AMT policy update code does not update
AMT SoL state correctly.

[Resolution]
Updated the flow so it follows the one for modern MEBx.

Package/Module:
C1S
ServerPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024576627
Original commit date: Tue Oct 11 15:18:51 2022 +0200
Change-Id: I1fc2d1e5b4796353492a6daef364ccd1ad0ccde2
Original commit hash: 3dd05849334f0c57318a50fc111db83590d285b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MebxData.h
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c

================================================================================ 
Commit: c59d27ce0bf46a4912f5bd6dfb625bf1363a4235 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:30:20 2022 +0530 
-------------------------------------------------------------------------------- 
Remove deprecated ME and AMT policies.

[Issue Description]
Legacy MEBx related items still available in the code.

[Resolution]
Removed deprecated ME and AMT policies.

Package/Module:
BirchStreamFspPkg
ClientOneSiliconPkg
LoganvilleFspPkg
MeteorLakeFspPkg
ServerPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024605797
Original commit date: Tue Oct 11 14:55:57 2022 +0200
Change-Id: Ic63b2b051e1ff86613e5b5e119fcbceb4d162196
Original commit hash: c58d6ca3b64c562d8da98895f55e3305d32938cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: fb49c33f1f7668ee9e99663ea612b1c6e339162b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:30:11 2022 +0530 
-------------------------------------------------------------------------------- 
RPL-LPE DXE driver allocate memory at wrong place and not clean up.

[Issue Description] DXE driver memory allocation happend in wrong place
un-necessarily the memory is allocated and not cleared.

[Resolution] allocated Memory after all checks completed.

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16018549536
Original commit date: Mon Oct 17 12:45:11 2022 +0530
Change-Id: Ife1e4abeac9a4af41aca8902376cd8b1d43c88af
Original commit hash: 8434bcdd90a7e47cfc7350bb7579f401e397bbd1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 304d9598b0aa2b254c752fbde420057f77c73b8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:30:08 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest]Test Cases for CnvUefiConfigVariableVer2

[Feature Description]
Add UpdateVariables test case for CnvUefiConfigVariablesVer2
to confirm the code is healthy.
Add new TestMainVer2 to distinguish the functions to be tested
by CnvUefiConfigVariableVer1 and CnvUefiConfigVariableVer2.

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011299160
Original commit date: Thu Oct 13 14:21:38 2022 +0800
Change-Id: Iec9cbcb8752c04b946cd40c4b9957d89a81e5b04
Original commit hash: cb69c101c93c155be21431270ec7fb4f05484b9f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvUefiPolicyInitDxe/TestCaseCnvUefiPolicyInitDxe.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariablesHost.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariablesVer2Host.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallBrds/TestCaseInstallBrds.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallBrds/TestCaseInstallBrds.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallCnvWwanCoEx/TestCaseInstallCnvWwanCoEx.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallCnvWwanCoEx/TestCaseInstallCnvWwanCoEx.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallEwrd/TestCaseInstallEwrd.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallEwrd/TestCaseInstallEwrd.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallMpcc/TestCaseInstallMpcc.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallMpcc/TestCaseInstallMpcc.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallSads/TestCaseInstallSads.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallSads/TestCaseInstallSads.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallSplc/TestCaseInstallSplc.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallSplc/TestCaseInstallSplc.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWand/TestCaseInstallWand.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWand/TestCaseInstallWand.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWcsc/TestCaseInstallWcsc.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWcsc/TestCaseInstallWcsc.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWgds/TestCaseInstallWgds.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWgds/TestCaseInstallWgds.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWpfc/TestCaseInstallWpfc.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWpfc/TestCaseInstallWpfc.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWrdd/TestCaseInstallWrdd.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWrdd/TestCaseInstallWrdd.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWrds/TestCaseInstallWrds.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/InstallWrds/TestCaseInstallWrds.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/UpdateVariables/TestCaseUpdateVariables.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVar/UpdateVariables/TestCaseUpdateVariables.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallAold/TestCaseInstallAoldVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallAold/TestCaseInstallAoldVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallBrds/TestCaseInstallBrdsVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallBrds/TestCaseInstallBrdsVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallBtlc/TestCaseInstallBtlcVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallBtlc/TestCaseInstallBtlcVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallCnvWwanCoEx/TestCaseInstallCnvWwanCoExVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallCnvWwanCoEx/TestCaseInstallCnvWwanCoExVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallEckv/TestCaseInstallEckvVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallEckv/TestCaseInstallEckvVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallEwrd/TestCaseInstallEwrdVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallEwrd/TestCaseInstallEwrdVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallMpcc/TestCaseInstallMpccVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallMpcc/TestCaseInstallMpccVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallPpag/TestCaseInstallPpagVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallPpag/TestCaseInstallPpagVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallSads/TestCaseInstallSadsVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallSads/TestCaseInstallSadsVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallSplc/TestCaseInstallSplcVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallSplc/TestCaseInstallSplcVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWcsc/TestCaseInstallWcscVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWcsc/TestCaseInstallWcscVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWgds/TestCaseInstallWgdsVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWgds/TestCaseInstallWgdsVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWrdd/TestCaseInstallWrddVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWrdd/TestCaseInstallWrddVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWrds/TestCaseInstallWrdsVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWrds/TestCaseInstallWrdsVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWtas/TestCaseInstallWtasVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVarVer2/InstallWtas/TestCaseInstallWtasVer2.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMainVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMainVer2.h
Features/Connectivity/CnvFeaturePkg/Test/CnvFeaturePkgHostTest.dsc
Features/Connectivity/CnvFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: 57c407681128bda4fb3ce43ddd47eab74f389546 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:30:05 2022 +0530 
-------------------------------------------------------------------------------- 
[UnitTest] Patch for code change in CnvFeaturePkg

[Feature Description]
Add a patch to support new code change at CnvDxe.c

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011299160
Original commit date: Thu Oct 13 14:16:26 2022 +0800
Change-Id: Ic3c2a3f3cca71a264382d524d16417c6ddf931e9
Original commit hash: da468115fee4d8a83e1e86ab198d35bc2d7c8066

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/CnvDxeHost.inf
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/PrivateMock/Library/LibMock/LibMock.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/PrivateMock/Library/LibMock/LibMock.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWrdd/TestCaseInstallWrdd.c
Features/Connectivity/CnvFeaturePkg/Test/CnvFeaturePkgHostTest.dsc
Features/Connectivity/CnvFeaturePkg/Test/CommonMock/Library/BasePciLibMock/BasePciLibMock.c
Features/Connectivity/CnvFeaturePkg/Test/CommonMock/Library/BasePciLibMock/BasePciLibMock.inf

================================================================================ 
Commit: 57556b79ddbef7681147a2878f2bef0a2da10326 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:30:01 2022 +0530 
-------------------------------------------------------------------------------- 
Board support for MTL S with UDIMM DDR5 RVP board

[Feature Description]
Added board support for MTL-S UDIMM 1DPC RVP board

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 14017179483, 22015251916
Original commit date: Tue Jul 26 11:30:38 2022 -0700
Change-Id: I65f9c3fca38bc440bb8c51498ae632ff208509f4
Original commit hash: beb126b44ab888e6e992b9e51cca52dc840924fe

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/Include/Library/BoardConfigLib.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Pct/PlatformConfigTool.inf
MeteorLakePlatSamplePkg/Features/Pct/PlatformConfigToolDataParser.c
MeteorLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
MeteorLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: 1cd236db349b1b0855e723d0d10af5b23895df43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:29:45 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][Bug]Execution can't reach "return Status"

[Issue Description]
Code can never be reached because of a logical contradiction
Line388 action will never occur

[Resolution]
Remove line388 and add a new condition

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15012146445
Original commit date: Mon Oct 17 14:17:07 2022 +0800
Change-Id: I3401e888fb77d6b9ee01210d14357f7c240097fa
Original commit hash: 8ea4077fb0d54a66a1f8c80449040d48d387a0ea

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuHiiConfigAccess.c

================================================================================ 
Commit: b8d1c8a2c7853e7c6950c39d372353856f9f0444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:29:43 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL-P]String patch table for string type question data update."

[Issue Description]
SUT hangs at PC AC10 After provisioning and Enabling TXT with DTPM.

[Resolution]
reverts commit c4c364cecc097a6e8ee752d810412e67223158f5.

Package/Module:
MeteorLakeBoardPkg,MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-P

Hsd-es-id: 16018549805
Original commit date: Mon Oct 17 14:11:31 2022 +0800
Change-Id: If1bcb35700488de56023011d6583bf6dfcfafa20
Original commit hash: 69a93a006f140a68358ea2f88e1fb5a89aed47e1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
MeteorLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
MeteorLakeBoardPkg/Include/Library/BoardConfigLib.h
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/HiiConfigAccess.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: c8c47481a793a51262decc09b80990d1e0344c53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:29:33 2022 +0530 
-------------------------------------------------------------------------------- 
Clean up ADBG tags

[Feature Description]
When the ADBG confined tags are unnecessary, they must be removed.

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15012131049
Original commit date: Thu Oct 13 12:58:04 2022 +0530
Change-Id: I21e0de9e9321d51047e0b3e7847bf18fd713c42c
Original commit hash: 7231571fd0bd33b70f73e200b6d19ca573534693

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtReset.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/DiscreteWifiReset.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc2.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc4.asl

================================================================================ 
Commit: f982173e6f2ccffbe2a3dbd6b5492cd7abd42a58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:29:29 2022 +0530 
-------------------------------------------------------------------------------- 
MTL P DDR5 Board Powermeter Table correction

[Issue Description]
Incorrect resistor value in powermeter.

[Resolution]
Corrected the resistor value

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 15011538605
Original commit date: Fri Oct 14 16:25:37 2022 +0530
Change-Id: I4916e0da2e858d124a896c0a7509b383cc7c32fc
Original commit hash: e59c9d48e3a12eb3952a611bc4aae316013b44b5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc

================================================================================ 
Commit: 42f513575d85d859319089cd5829cbdfd0207a5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:29:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2427_00

Hsd-es-id: N/A
Original commit date: Sun Oct 16 21:35:13 2022 -0700
Original commit hash: 5d5ad67f3017e006c3b5d6071881ed9b9205d817

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9c2df860e7e1cb9dc8a110ed10568e7908bf90a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:29:17 2022 +0530 
-------------------------------------------------------------------------------- 
Add BIOS setup default for MTL-P GCS

[Feature Description]
Add BIOS default setting for camera, touch panel and Type C to support
MTL-P GCS boot

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P GCS

Hsd-es-id: 15012016066
Original commit date: Fri Sep 23 18:20:45 2022 +0800
Change-Id: I5f49d9f70ebf0b445435214c1a847a7220494c4d
Original commit hash: db9252fb23e95a48190018cc271f756ca49a201b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 381c4f8c14c06040b1f9972d01c163e18ea8ac10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:29:14 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Deprecated items clean up - Amt and Me part

[Feature Description]
To improve the reference code quality, remove the Deprecate items of
policies/config blocks/variable and reset the Rev to 1,
also clean up the un-used files/APIs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012091396
Original commit date: Wed Oct 5 13:51:51 2022 +0800
Change-Id: Ie95441d6f0e01b391abf70e3e6f7b024992cdfba
Original commit hash: e30eeb3eeb6a013d7aeb7280412a88235d354de9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h

================================================================================ 
Commit: 188b66ea9eb5afff2601e97f27efe8c9cfedf13f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:29:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Deprecated items clean up - Hsio part

[Feature Description]
To improve the reference code quality, remove the Deprecate items of
policies/config blocks/variable and reset the Rev to 1,
also clean up the un-used files/APIs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012091404
Original commit date: Wed Oct 5 14:40:01 2022 +0800
Change-Id: Ie0f8d559a78478693580831aec931d1444c417ae
Original commit hash: 8dde06f2fd5dab3a37c22c234ae6b4379070cb70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioConfig.h

================================================================================ 
Commit: c33464f56ac0663b574e8addc43bfd14fc19acd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:28:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2426_00

Hsd-es-id: N/A
Original commit date: Sat Oct 15 21:34:22 2022 -0700
Original commit hash: 6e1521b7d450fb87a9b6e9e300a547a8f03deb06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0088bd93b052eaf1cab43d6414cb797a227866af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:28:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2425_00

Hsd-es-id: N/A
Original commit date: Fri Oct 14 21:34:53 2022 -0700
Original commit hash: 40792b903ac65511303b5d663d744b93d3c225dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4457a4daf38a66aac0e505f31bc33cb31d68506d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:28:23 2022 +0530 
-------------------------------------------------------------------------------- 
Support required to retrieve MAC address from PSS chip.

[Feature Description]
Default MAC Address is read from the Flash region.
MAC Address is read from PSS Chip.
New MAC Address is checked with the Default MAC Address.
Default MAC Address is updated with the New MAC Address.
Setup option is created in the BIOS Setup Menu.
It is by default Enabled.
Upon updating the Default MAC Address with New
MAC Address the Setup option is the Disabled.

Package/Module: Features/MacUpdate

[Impacted Platform]
MTL

Hsd-es-id: 15011172467
Original commit date: Thu Oct 6 13:11:26 2022 +0530
Change-Id: Idb755559cc67f96746070cf08dfffbbb034dd2d3
Original commit hash: 293c5626c777b7f9175b13d4fb6db2d209249c6c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdate.inf
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateDefines.h
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c
MeteorLakePlatSamplePkg/Include/Library/PssLib.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 8fde2e9aba67c209d96f68112e2e18f78a7d0033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:28:20 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update CryptoDxe binary to support UEFI WPA3

[Issue Description]
Ec Bn services are the basis of WPA3 feature, and introducing them
would result in 200+kb size increase (100+kb after compression).
So a new binary was added in CommonBinPkg/CryptoLibWPA3, to avoid
affecting other platforms. MTL should consume this binary.
But there will be ~100K byte size increase in FvSecurity, should
increase size of it.

[Resolution]
1. Increase FlashFvSecuritySize by 0x10000 B.
2. Replace CryptoDxe.efi in CryptoLib with in CryptoLibWPA3

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012139466
Original commit date: Fri Oct 14 10:02:08 2022 +0800
Change-Id: I1a93b23560a99b1e48119955beae3f6235b7f04c
Original commit hash: 80fd5ebb140672388451337f8fa17d27bf9b1a7f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcm.fdf

================================================================================ 
Commit: d5d7b70ff3e64dd7bc49603c1151d7ee8d50914d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:12:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Correcting PMC IOE mask value.

[Issue Description]
Mask value should be complemented before ANDing

[Resolution]
Mask value complemented before ANDing

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
All.

Hsd-es-id: 22015963913
Original commit date: Wed Oct 12 10:16:21 2022 +0530
Change-Id: I8d7ea20ab5c871effece032b09d0f775282a92cd
Original commit hash: 23fdf4b1d4c61bebef3f40843a37935931822d25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 5c4b5ddf90070a2be5c3cbfa8a61dd9d2a93920b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:12:10 2022 +0530 
-------------------------------------------------------------------------------- 
[Smbios] Fix error handling and buffer overflow in SmbiosMiscDxe

[Issue Description]
SmbiosStrInit() should retrun EFI_BUFFER_TOO_SMALL if StrBuffSize is
zero. However, it doesn't retrun EFI_BUFFER_TOO_SMALL and is still
running the code after causing error(Invalid Parameter) in StrCpyS() and
may causes buffer overflow.

[Resolution]
1. Replace StrBuffSize with *StrBuffSize in line 612
2. Check status returned by StrCpys()

Package/Module:
ClientSmbiosFeaturePkg\SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 15012130550
Original commit date: Fri Oct 14 10:04:39 2022 +0800
Change-Id: I900701a5b9a38db1e6fb3caa7fbe3dcfea47fd89
Original commit hash: fa9cb2dbede2285642d6f6e615401f98f158116b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: a15cf309e62fa0fcf696b8f9f927578bdb7240e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:12:01 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS shall configure PL1 = PL2 for all K SKUs

[Feature Description]
BIOS has to configire as PL1=PL2 & PL1 Tau should be 56 Sec

Package/Module:MtlCpu

[Impacted Platform]
MTL

Hsd-es-id: 16018536759
Original commit date: Fri Oct 14 12:41:38 2022 +0530
Change-Id: If99d97ceda6b4723c8b061bc4e193c15c959ecda
Original commit hash: 0341abba79f238b04f3e90e3fc42f9f195de9c5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: a8fdc9bacfe613d54489474a00af07f77fd6c3d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:11:57 2022 +0530 
-------------------------------------------------------------------------------- 
Incorrect P2SB access to second PCIe root port

[Issue Description]
P2sb access to second PCIe rootport is pointing to first PCIe root port.

[Resolution]
Corrected P2sb access initialization to handle two PCIe RP under one
controller.

Package/Module: ClientOneSiliconPkg/MtlSoc

[Impacted Platform]
MTL-S

Hsd-es-id: 18024631574
Original commit date: Thu Oct 13 11:02:30 2022 +0200
Change-Id: I6e88f81b355ec304e921c2a6aae0087fd597ca99
Original commit hash: 54608370ed501ebf4df36ee8db25c5a450904f54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PcieRpSocLib/PcieRpSocLib.c

================================================================================ 
Commit: e23b10993227ce5a2a7bfa9e3179e6f4d491ca7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:11:37 2022 +0530 
-------------------------------------------------------------------------------- 
Adding the instance of SmmControlLib in MeteorLakeBoardPkg/BoardPkg.dsc

[Feature Description]
Adding the instance of SmmControlLib in MeteorLakeBoardPkg/BoardPkg.dsc

Package/Module:
MeteorLakeBoardPkg/BoardPkg.dsc

[Impacted Platform]
ALL

Hsd-es-id: 15012139598
Original commit date: Fri Oct 14 14:02:51 2022 +0800
Change-Id: Ifaa911982054f8c2ceefc280a2c23add396a7e7d
Original commit hash: aac7d60da025f78cf497e3c57de4e36252c7d651

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 7d3db36b9e8a7beb51ed1e7807f666d68ba2dba6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:11:33 2022 +0530 
-------------------------------------------------------------------------------- 
Fix FSPAPI boot assert on MTL-M/P

[Issue Description]
FSP policy update attempts to update DMI policy which doesn't exist on
MTL-M/P.

[Resolution]
Move DMI policy update under PCH connected check.
Removal of RST Policy update.

Package/Module: MeteorLakeFspPkg, ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018464886
Original commit date: Wed Oct 12 14:51:43 2022 +0200
Change-Id: I70a1e05006612d0f47c019123565755389d1bcdd
Original commit hash: 7e8215911c29fdc373fbe150a5299f11efcde4cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: e9c5441445baa1ec511649295a87acc65e35ade9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:11:22 2022 +0530 
-------------------------------------------------------------------------------- 
Part_1 Remove ITbtImrControl and clean up unused tags

[Feature Description]
Remove ITbtImrControl and clean up unused tags

Package/Module:
ClientOneSiliconPkg
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012041215
Original commit date: Tue Oct 11 17:47:38 2022 +0800
Change-Id: I19d520dd9a81439759f7771d219b06fef0dbebcb
Original commit hash: e10a266719425cd0f17319a806b3ec463e6067f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr
MeteorLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: c4f83d588cedf507f667385c7c9d5db9ccb21503 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:11:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2424_00

Hsd-es-id: N/A
Original commit date: Thu Oct 13 21:35:39 2022 -0700
Original commit hash: e895235868b37c6c8844b8826ab61dd3455ce1b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a205e156990a6f0585ceb326da7c1c38a1bb7d3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:11:13 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Deprecated items clean up - Sata part

[Feature Description]
To improve the reference code quality, remove the Deprecate items of
policies/config blocks/variable and reset the Rev to 1,
also clean up the un-used files/APIs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012091414
Original commit date: Wed Oct 5 15:16:03 2022 +0800
Change-Id: Ic0c26442001b5a314d9cb478d2e7d54f0b0fabb4
Original commit hash: 2921de3d195b5a293137d49a16c1dac9a30f2fce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h

================================================================================ 
Commit: 4934397198ea4be62e1452d00584914130518356 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:11:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Deprecated items clean up - Fivr part

[Feature Description]
To improve the reference code quality, remove the Deprecate items of
policies/config blocks/variable and reset the Rev to 1,
also clean up the un-used files/APIs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012093086
Original commit date: Wed Oct 5 17:07:51 2022 +0800
Change-Id: I0e469c774ff624e983fa9463e7bee8ff935a23a0
Original commit hash: 5bf2cd2bc4d9222fa976a06b210738ce41a48868

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/MtlSocPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: f054c770baf8c88fa32977898cd40f78e3b56696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:11:06 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Deprecated items clean up - Tcss part

[Feature Description]
To improve the reference code quality, remove the Deprecate items of
policies/config blocks/variable and reset the Rev to 1,
also clean up the un-used files/APIs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012091418
Original commit date: Wed Oct 5 15:25:34 2022 +0800
Change-Id: Id011cb3b5b193240af61d63e77f44613673ecd6e
Original commit hash: d6bf4e8428425856e5d93cb91bef6669cfe75992

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiPreMemConfig.h

================================================================================ 
Commit: 7d374920d69bdab4428a2f43cd044f5729479b33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:10:18 2022 +0530 
-------------------------------------------------------------------------------- 
Trusted storage connection with multiple root buses

[Feature Description]
PCH bus could be non-zero value.
Still connect SATA in ConnectTrustedStorage() if the
controller is under SOC/PCH.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011969110
Original commit date: Thu Oct 6 22:48:00 2022 +0800
Change-Id: I81b64810771cae7a7cc4346d979b4f929aa3252a
Original commit hash: 559072c3bda4b857705dcff07272fb8a3c056eed

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 016df1b6756d1c68752f8f31105af74c849b4001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:10:15 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Deprecated items clean up - SaMiscPeiPreMemConfig part

[Feature Description]
To improve the reference code quality, remove the Deprecate items of
policies/config blocks/variable and reset the Rev to 1,
also clean up the un-used files/APIs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012093518
Original commit date: Wed Oct 5 17:23:01 2022 +0800
Change-Id: I0ca233e2db94cd78f9439515d50f2ba5b631daab
Original commit hash: 1f4b218d11de8cb643206e892e307b6f740f4637

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 6939e9c8a3d476a9c0accd87ee80d2d879f24440 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:10:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Deprecated items clean up - Setup part

[Feature Description]
To improve the reference code quality, remove the Deprecate items of
policies/config blocks/variable and reset the Rev to 1,
also clean up the un-used files/APIs.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012123007
Original commit date: Wed Oct 12 14:28:24 2022 +0800
Change-Id: Ic3522bb7ffba7fd970e89b47098c466716f6f6d1
Original commit hash: 144cb1d2d8bdcd1741fe48909c590270a89c4186

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: ae148d50d872a83ef9f708a386dec6668eef1b3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:10:02 2022 +0530 
-------------------------------------------------------------------------------- 
Scan Matrix Setup option is default set to Enabled for mobilesku.

[Issue Description]
Scan Matrix Setup option is changed from default set to Disabled
to Enabled for mobilesku.

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module: Ec/EcFeaturePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16017169019
Original commit date: Thu Oct 6 12:38:34 2022 +0530
Change-Id: Ib14651c051fdabb09c9142da3cd11f22f533e270
Original commit hash: b90d905b9ae4a1ce752d457b30701fe1727bd14a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: fe1e5031e60e25bb78f28e2b9fbcdc9273c1b615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:57 2022 +0530 
-------------------------------------------------------------------------------- 
Replace GPIO library in PlatformPasswordLib to GPIOV2

[Feature Description]
In this change PlatformPasswordLib has been changed to use
funtionality of GPIOV2. There was a need to change platform
code to set GPIOV2 PCD for all BHS platforms. Also
PlatformPasswordLib unit test has been modified, because of
GPIOV2 function usage. New GpioV2ServicesMock library has been
created.

Package/Module:
BirchStreamOpenBoardPkg, BirchStreamRpPkg, BirchStreamRpPkg/Test

[Impacted Platform]
BHS

Hsd-es-id: 18023915023
Original commit date: Mon Sep 12 19:51:42 2022 +0200
Original commit hash: bc699823dc938bfe106a2a7815080c7b1d6d2182

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioV2AccessLib.h

================================================================================ 
Commit: c2bae6fb245d02bfbc2a2aff642331bad01dc292 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:55 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestPssMonzaGetSerialNumber

[Feature Description]
Add PssMonzaGetSerialNumber test case for I2cPssMonzaDxe.

Add UnitTestPssMonzaGetSerialNumber
Mock Protocol: I2cIoProtocol().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Thu Oct 6 18:30:42 2022 +0800
Change-Id: I5f5c3bed4e8a8cba56a665b1725e76157a176ad3
Original commit hash: 512d6b1757dab1e7575eaf9372fd20514a625224

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/I2cPssMonzaDevice.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/I2cMonzaDxeHost.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaGetSerialNumber/TestCasePssMonzaGetSerialNumber.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaGetSerialNumber/TestCasePssMonzaGetSerialNumber.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: d25fdbe08d40c24ed97ec4c11798217f5c5a441b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:52 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestIsPssMonzaExist

[Feature Description]
Add IsPssMonzaExist test case for I2cPssMonzaDxe.

Add UnitTestIsPssMonzaExist
Mock Protocol: I2cIoProtocol().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Wed Oct 5 01:02:08 2022 +0800
Change-Id: I9b20b22f64423a4a864cbf9b0cf9e863544d64fd
Original commit hash: 2f124be059c19d81a554fd5c850dc702e0f7a8e1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/I2cMonzaDxeHost.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/IsPssMonzaExist/TestCaseIsPssMonzaExist.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/IsPssMonzaExist/TestCaseIsPssMonzaExist.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 079fa1ad37a6fa87e4cba8e99afbb1d40d4a299f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:49 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestPssMonzaReadData

[Feature Description]
Add PssMonzaReadData test case for I2cPssMonzaDxe.

Add UnitTestPssMonzaReadData
Mock Protocol: I2cIoProtocol().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Mon Oct 3 11:05:22 2022 +0800
Change-Id: I8707a0c744d6f0e6c51f83c40fd7e6e7ece50dfe
Original commit hash: b8372cdadb135f8a41863de5261c9b12b74154f7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/I2cMonzaDxeHost.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/PrivateMock/PrivateMock.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaReadData/TestCasePssMonzaReadData.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaReadData/TestCasePssMonzaReadData.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 1e58624d0c953c060ecb0a91e6c696c81db46a5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:46 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestPssMonzaDeleteRequestPacket

[Feature Description]
Add PssMonzaDeleteRequestPacket test case for I2cPssMonzaDxe.

Add UnitTestPssMonzaDeleteRequestPacket

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Fri Sep 30 10:33:53 2022 +0800
Change-Id: Ic6e1a2c58c7eb784088546bf170a0dfaf2063a4f
Original commit hash: 1ccf8534f29a94096d97dce6f8a7803e898c8f3c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/I2cMonzaDxeHost.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDeleteRequestPacket/TestCasePssMonzaDeleteRequestPacket.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDeleteRequestPacket/TestCasePssMonzaDeleteRequestPacket.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 50f4b92bb9a89355dd013409f93d4b4102fd9c7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:43 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestPssMonzaNewRequestPacket

[Feature Description]
Add PssMonzaNewRequestPacket test case for I2cPssMonzaDxe.

Add UnitTestPssMonzaNewRequestPacket

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Thu Sep 29 16:59:46 2022 +0800
Change-Id: Icbc972b4d9d50ca96c3e559c79483ad3e66ddb1a
Original commit hash: f44c9daf212fcf9699dcbeb8041133c85283ba9e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/I2cPssMonza.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/I2cMonzaDxeHost.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverEntryPoint/TestCasePssMonzaDriverEntryPoint.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaNewRequestPacket/TestCasePssMonzaNewRequestPacket.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaNewRequestPacket/TestCasePssMonzaNewRequestPacket.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: c936d4548364982cd24a7afd525f1c9a7c08e3f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:41 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestIsSerialIoI2cDeviceIdCp

[Issue Description]
Modify UnitTestIsSerialIoI2cDeviceIdCp incorrect comment.

Package/Module: I2cFeaturePkg/I2cPlatformDxe

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Thu Sep 29 14:25:06 2022 +0800
Change-Id: I5a5df103ce2e55dc08963182a7e70d3a11974fef
Original commit hash: a8c67ae2dac3ef1edce9162d4a4640bdbb94ca56

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/IsSerialIoI2cDeviceIdCp/TestCaseIsSerialIoI2cDeviceIdCp.c

================================================================================ 
Commit: abf6a55c5f2221cde3f263c6deca383eeff68faa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:38 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg:TestCase UnitTestPssMonzaDriverComponentNameGetDriverName

[Feature Description]
Add PssMonzaDriverComponentNameGetDriverName test case
for I2cPssMonzaDxe.

Add UnitTestPssMonzaDriverComponentNameGetDriverName

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Thu Sep 29 14:06:17 2022 +0800
Change-Id: I5fca7b89539913e4d1b5ceb7ac438951eb4da50a
Original commit hash: 0eb5f6d0b9a56eda796de63c95297372e5cde070

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/I2cMonzaDxeHost.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverComponentNameGetDriverName/TestCasePssMonzaDriverComponentNameGetDriverName.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverComponentNameGetDriverName/TestCasePssMonzaDriverComponentNameGetDriverName.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 4ef1a6d5d956bd0ce7d0816fcd3a930344f7c1e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:35 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestPssMonzaDriverBindingStop

[Feature Description]
Add PssMonzaDriverBindingStop test case for I2cPssMonzaDxe

Add UnitTestPssMonzaDriverBindingStop
Mock Protocol:OpenProtocol().CloseProtocol().UninstallMultipleProtocolInterfaces()

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Fri Sep 23 09:54:05 2022 +0800
Change-Id: I6ac462892c79004cde66e4dca0c8baf4ed381c5b
Original commit hash: 36115eeec5dcf8d5686f8f585e8da4b6c0afdd21

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/I2cMonzaDxeHost.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverBindingStop/TestCasePssMonzaDriverBindingStop.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverBindingStop/TestCasePssMonzaDriverBindingStop.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: 201d3671897aaefd4f191ffeaabee8c78ebb7a30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:32 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestPssMonzaDriverBindingStart

[Feature Description]
Add PssMonzaDriverBindingStart test case for I2cPssMonzaDxe

Add UnitTestPssMonzaDriverBindingStart
Mock Protocol:OpenProtocol().CloseProtocol().InstallMultipleProtocolInterfaces()

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 20 18:01:36 2022 +0800
Change-Id: I5be21c6a0422cc00abc603385dbb913975f51cac
Original commit hash: 6b5415fd904f9aadc60bc7e50d5e2583abb611a3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/I2cMonzaDxeHost.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverBindingStart/TestCasePssMonzaDriverBindingStart.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverBindingStart/TestCasePssMonzaDriverBindingStart.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 0a0bcec02b7a1d4d59e1ff37514d44348fe3e4d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:29 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestPssMonzaDriverBindingSupported

[Feature Description]
Add PssMonzaDriverBindingSupported test case for I2cPssMonzaDxe

Add UnitTestPssMonzaDriverBindingSupported
Mock Protocol:OpenProtocol().CloseProtocol().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Mon Sep 19 14:35:03 2022 +0800
Change-Id: Ib11588740cd8168d199397b39dfcfeea5d1ef566
Original commit hash: 960881e2b2aafdfbd60bb92c5ae1afc6ec9a061a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/I2cMonzaDxeHost.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverBindingSupported/TestCasePssMonzaDriverBindingSupported.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverBindingSupported/TestCasePssMonzaDriverBindingSupported.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 183ec95ad9d5e0066188541424d3919e8dde65f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:27 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestPssMonzaDriverEntryPoint

[Feature Description]
Add PssMonzaDriverEntryPoint test case for I2cPssMonzaDxe

Add UnitTestPssMonzaDriverEntryPoint
Mock Library: EfiLibInstallDriverBindingComponentName2().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Thu Sep 15 16:10:44 2022 +0800
Change-Id: I6069eb74ffebcc70534a1f7eff40e0daa63e48c7
Original commit hash: e1ab2f9ca9a53a6be13f3070cfb26667c4eb103a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/I2cMonzaDxeHost.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverEntryPoint/TestCasePssMonzaDriverEntryPoint.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/TestCase/PssMonzaDriverEntryPoint/TestCasePssMonzaDriverEntryPoint.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/I2cFeaturePkgHostTest.dsc

================================================================================ 
Commit: fb3d71e5069e562dd847058983a73f4f3efc0751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:24 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Deprecated items clean up - Thermal part

[Feature Description]
To improve the reference code quality, remove the Deprecate items of
policies/config blocks/variable and reset the Rev to 1,
also clean up the un-used files/APIs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012091420
Original commit date: Wed Oct 5 15:42:47 2022 +0800
Change-Id: I56425d8b9af5a6c215ff3238b3ca11ecbbecdac6
Original commit hash: 5db0560cf446ee72769e6ba8474e72ca63f2c512

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Thermal/ThermalConfig.h

================================================================================ 
Commit: af22afbbaa7276835cb7af21b0e4be90c79474ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:21 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] policies/config blocks/variable Deprecated items clean up - UPD

[Feature Description]
To improve the reference code quality, remove the deprecate item of Fsp
Upd.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012128821
Original commit date: Wed Oct 12 14:53:12 2022 +0800
Change-Id: I6874bbc8f24ef16ae162e972ec1d96a65e8b7e10
Original commit hash: 13e94631fca16ee2489f1288ad90d73a6cfbfcb8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 1dcbb5fa1a818b0567267fb697af5f08dcc896f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:16 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Deprecated items clean up - SiConfig part

[Feature Description]
To improve the reference code quality, remove the Deprecate items of
policies/config blocks/variable and reset the Rev to 1,
also clean up the un-used files/APIs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012091422
Original commit date: Wed Oct 5 16:45:49 2022 +0800
Change-Id: I9b24bff4dbc2f7a3e2dacf2fd7d4b8ddf6492ad3
Original commit hash: a4e3a5e65edccf0e25d45048f68b85c08d285a7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/SiConfig.h

================================================================================ 
Commit: b81bbe3dbce18f0c594ccfac35f9a22e3b7d39b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:11 2022 +0530 
-------------------------------------------------------------------------------- 
MTL S with SODIMM DDR5 RVP board

[Feature Description]
TCSS Board support for MTL S SODIMM DDR5

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MeteorLake S

Hsd-es-id: 22012118470
Original commit date: Sun Sep 18 21:10:01 2022 -0700
Change-Id: I0787a2e39c8ed44d6e20162b46566f7c68eb815b
Original commit hash: 7812b4e7dc4e6d2cc8c24f27b50fdccdc3fb309f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 8f4f848a6489496add470dce780a8f7d2067026d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:08 2022 +0530 
-------------------------------------------------------------------------------- 
Set MC1 channel 0-3 to right default value.

[Issue Description]
MC1 CH0-3 was default disabled by
change:e5fab1437674b70f93855321785480b38bf5bd75

[Resolution]
Set MC1 CH0-3 default Enable

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-P

Hsd-es-id: 22015611773
Original commit date: Thu Oct 13 11:36:46 2022 +0800
Change-Id: I0a281e2e659aa4af007981dfb59f051545ded2ba
Original commit hash: 4e2feeb8cf25f3b8c9a393884cb9949d1fa64e17

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 166bc70abdfeaa1c0afb2ea1f4fbc512e33ceba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:09:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2423_02

Hsd-es-id: N/A
Original commit date: Wed Oct 12 21:35:31 2022 -0700
Original commit hash: 3734f426224303d3be646b00bcf4316c3f746e30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6c2cd94de360d36d8b9a4eccfc2f7cfe0d643a2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:08:52 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Assert when calling ConfigureSerialIoAtS3Resume function

[Issue Description]
Assert is caused by accessing MMIO with PciSegmentLib
inside ConfigureSerialIoAtS3Resume

[Resolution]
Use MMIO Library to access MMIO region.

Package/Module:
C1S/UART

[Impacted Platform]
MTL-S

Hsd-es-id: 14017496420
Original commit date: Tue Oct 11 16:16:12 2022 -0700
Change-Id: Ifde5f1d4ec26253d2c5dafef7c06510c11e6c0c7
Original commit hash: 078ec853b81d7d8dd5bf9e3e78dbabe47c25b457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c

================================================================================ 
Commit: 394e4496b9acb93fe1c5b41cc8815861d3974212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:08:49 2022 +0530 
-------------------------------------------------------------------------------- 
AMT : "System boot failure" can be seen in AMT Event Log

[Issue Description]
System hits a watchdog timeout when stay in setup over 5 minutes.

[Resolution]
Send Asf Stop Watchdog if system uses corporate IFWI.

Package/Module:
ClientOneSiliconPkg/Amt

[Impacted Platform]
ALL

Hsd-es-id: 15012117406
Original commit date: Wed Oct 12 10:31:38 2022 +0800
Change-Id: I5a9d0570991036ee02fb97a0131d4a632b46d1e0
Original commit hash: 28d17900ab4a0ad06035c954152b8784f5b66c2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/Kvm.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/PetMessage.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
MeteorLakePlatSamplePkg/Setup/SecuritySetup.c

================================================================================ 
Commit: c73583cf856cd27729db362221dd6aa8928979f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:08:34 2022 +0530 
-------------------------------------------------------------------------------- 
Add P-state reflect for PPPC Method

[Feature Description]
After using ACPI Method SPPC to set the max allowed p-state,
the Method PPPC should reflect the right p-state.
Add variable PPPS to store the value set by SPPC,
then return the PPPS for PPPC Method.

Package/Module: Features\Thermal\DptfFeaturePkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15012105984
Original commit date: Sat Oct 8 13:53:56 2022 +0800
Change-Id: Ida131ae1ae10dc968903e28dd0dfc90f367a2fbe
Original commit hash: 5878f37a2a88df6a539502751252160a1838e9f9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/AcpiTables/ChrgParticipant.asl

================================================================================ 
Commit: b0cb87de5112de5de46ab62e04b30cf34871fac1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:08:03 2022 +0530 
-------------------------------------------------------------------------------- 
Board support MTL-P DDR5 Mem Solder down dTBT RVP

[Feature Description]
Contains spd data size changes

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 16018385075
Original commit date: Wed Oct 12 18:28:36 2022 +0530
Change-Id: Id71d57b3872bdbf71db893dbc35dae9087bf8438
Original commit hash: 5c6514a5e91439ba56975cf011e0f5680975b027

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc

================================================================================ 
Commit: ec29b2781986f8e2abeb09dcbd169389aa4f0907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:08:01 2022 +0530 
-------------------------------------------------------------------------------- 
Align MMIO Size to 256MB so that it will consume lesser DRAM

[Feature Description]
Changing the MMIO Size allocation method to which it will consumer
lesser DRAM space for the MMIO

Package/Module: HostBridge

[Impacted Platform]
ALL

Hsd-es-id: 16018358501
Original commit date: Mon Oct 10 18:52:45 2022 +0530
Change-Id: I2e4e27ecac046db1bd6aa8588ac87999c5f317d8
Original commit hash: 64eaf70a4c2464fae6b9611d5ba702c4bc43644b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/TempRamExit.c

================================================================================ 
Commit: c6b2e908a890f2fe3f4191543be53a3af51125d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:07:58 2022 +0530 
-------------------------------------------------------------------------------- 
Remove EDK2 mention in DxeLib.dsc

[Issue Description]
Edk2 is mentioned in DxeLib.dsc that may cause customer build failure.

[Resolution]
Remove EDK2 mention in DxeLib.dsc

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 18024598355
Original commit date: Wed Oct 12 01:49:47 2022 -0700
Change-Id: Iadc5e9eff3774590e91c829fd967f1fe6e25c159
Original commit hash: 27a6511467d0516ad77a326cc33b51da1cadb3c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc

================================================================================ 
Commit: 0b7c00f306cd93b4ae73c008162cde77bcaff31a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:07:12 2022 +0530 
-------------------------------------------------------------------------------- 
PMC header indentations fix and comments update

[Feature Description]
In this change, PMC header indentations has been fixed and
comments have been updated according to MTL OSXML.

Package/Module:
ClientOneSiliconPkg/PMC

[Impacted Platform]
mtl-m mtl-s lnl-m bhs ksv lvl

Hsd-es-id: 18016155704
Original commit date: Thu Sep 1 16:30:23 2022 +0200
Original commit hash: 15d1934ca51ddc771d4839c98b2398426fc4c582

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 08f2ff362b65a46c9d74c4cc7d6e2e2d900270b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:07:09 2022 +0530 
-------------------------------------------------------------------------------- 
PMC defs format fix OSXML

[Feature Description]
PMC header contains value formats not valid with OSXML.

Package/Module:
ClientOneSiliconPkg/PMC

[Impacted Platform]
mtl-m mtl-s lnl-m bhs ksv lvl

Hsd-es-id: 18016155704
Original commit date: Wed Aug 31 12:05:29 2022 +0200
Original commit hash: 6261d7fc2e2b8e3c1776567babb202054f60c535

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: c6447e6aab23384b3465b9253fda28dfffc1637e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:07:06 2022 +0530 
-------------------------------------------------------------------------------- 
PMC and ACPI defs rename

[Feature Description]
PMC header was not aligned to PMC header generated by OSXML
(MTL version). This change contains PMC and ACPI defs bulk
rename.

Package/Module:
ClientOneSiliconPkg, BirchStreamFspPkg, BirchStreamOpenBoardPkg,
EagleStreamOpenBoardPkg, LunarLakeBoardPkg, LunarLakePlatSamplePkg,
MeteorLakeBoardPkg, MeteorLakeOpenBoardPkg, MeteorLakePlatSamplePkg,
ServerPlatformPkg, ServerSecurityPkg

[Impacted Platform]
mtl-m mtl-s lnl-m bhs ksv lvl

Hsd-es-id: 18016155704
Original commit date: Wed Aug 31 11:04:37 2022 +0200
Original commit hash: 6867c7664b143325a76f97212aa0be47ec302c2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/GbeSxSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/SpiCommon.c
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxeLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiDxeSmmWdtCommonLib/WdtCommon.c
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmPeriodicTimer.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSw.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSx.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmUsb.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PcieSmmClient.c
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmiDispatch.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmCore.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmEspi.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmGpi.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmPeriodicTimer.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmSw.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmSx.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmUsb.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchxSmmHelpers.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PcieSmmClient.c
ClientOneSiliconPkg/Product/MeteorLake/SmmControl/RuntimeDxe/SmmControlDriver.c
MeteorLakeBoardPkg/Library/WakeupEventLib/WakeupEventLib.c
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.c

================================================================================ 
Commit: 9a8c063a05bae02aa2d00e27299d14f5567cc3a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:07:03 2022 +0530 
-------------------------------------------------------------------------------- 
EBG defs move from PMC header

[Feature Description]
In PMC header there were definitions not common (values/offsets) for
all products. Definitions not common for all products were moved to
specific headers.

Package/Module:
ClientOneSiliconPkg/PMC

[Impacted Platform]
mtl-m mtl-s lnl-m bhs ksv lvl

Hsd-es-id: 18016155704
Original commit date: Tue Aug 30 15:06:12 2022 +0200
Original commit hash: e3df4c74ece608ea19eda1629b973ffa87a6db68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 3b7ae70044127bab5a2e1de559aa39411989985a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:07:01 2022 +0530 
-------------------------------------------------------------------------------- 
PMC header unused defs removal

[Feature Description]
PMC header contains unused definition. This change is a bulk clean up
for unused defs in PMC header.

Package/Module:
ClientOneSiliconPkg/PMC

[Impacted Platform]
mtl-m mtl-s lnl-m bhs ksv lvl

Hsd-es-id: 18016155704
Original commit date: Tue Aug 30 13:54:06 2022 +0200
Original commit hash: cdb540c383c764e52cd0d645cd97cf73430e66db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 047d18c26671cc3dcf6e280aa5fb1c26b874ef30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Change the Default Board ID to MTL

[Feature Description]
Changing the Default Board ID to MTLP DDR5 RVP

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018517037
Original commit date: Wed Oct 12 15:29:34 2022 +0530
Change-Id: I2313491af2c827ea55d6105cf5c896ab64d07847
Original commit hash: 3e2d6ae049501c55898d20e3569b9c8bcd83d273

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 8e166a7cf74ffed7328399af76ae111b0747685c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:48 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] PCIE Configuration Page should align with PCIe Topology

[Issue Description]
PCIE Configuration Page should have 3-SOC,2-IOE,24-PCH ports for MTL-S

[Resolution]
Mapped the PCIe Port Index as per Topology

Package/Module:
ClientOneSiliconPkg, MeteorLkaeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018435165
Original commit date: Fri Sep 16 18:07:35 2022 +0530
Change-Id: I616ca986094f3a3649a2996ebecccfb980b16a86
Original commit hash: ed0106952a315786481b9d1e2ccfd6a3b568a1a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchInfoLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/DxeMtlPchInfoLib.inf
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/PeiMtlPchInfoLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchLimits.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
MeteorLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 9bc6892e20062edadc5e745a4edfe4cde3c401a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:31 2022 +0530 
-------------------------------------------------------------------------------- 
MTL CycleDecodingLib updates for more eSPI devices

[Feature Description]
Adding new APIs to PchCycleDecodingLib to accomodate for more eSPI
devices. Those APIs allow for changing IO routing enables, Generic IO
range and generic memory range programming for more eSPI devices.

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc/PchCycleDecodingLib

[Impacted Platform]
MTL

Hsd-es-id: 18022713943
Original commit date: Wed Jun 22 19:05:28 2022 +0200
Original commit hash: 9e25c784e144edd21114d6f22c91260c897770e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
ClientOneSiliconPkg/Include/Register/EspiRegs.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.h

================================================================================ 
Commit: 5029323ef7f6351de776942627023b8e81eee9bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:29 2022 +0530 
-------------------------------------------------------------------------------- 
LNL PchCycleDecodingLib updates for more eSPI devices

[Feature Description]
Adding new APIs to PchCycleDecodingLib to accomodate for more eSPI
devices. Those APIs allow for changing IO routing enables, Generic IO
range and generic memory range programming for more eSPI devices.

Package/Module:
ClientOneSiliconPkg/Fru/LnlSoc/PchCycleDecodingLib

[Impacted Platform]
LNL

Hsd-es-id: 18022713943
Original commit date: Tue Jun 21 21:55:47 2022 +0200
Original commit hash: ad1b76930f5b73df23e0acad2ebf6dd2ac16763c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/EspiRegs.h
ClientOneSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h

================================================================================ 
Commit: dcce1f858829ce50267e384c68353a9843c86da1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:27 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: IOC library changes for more eSPI devices

[Feature Description]
Adding more interfaces to IocLib to accomodate for more eSPI devices.
Added new APIs for General IO programming and General Memory range
programming and register definitions for those.

Package/Module:
ClientOneSiliconPkg/IpBlock/Ioc

[Impacted Platform]
MTL, LNL

Hsd-es-id: 18022713943
Original commit date: Tue Jun 21 19:56:36 2022 +0200
Original commit hash: 9e6d57474c8f9704ac9ee16434353a510f2ed575

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ioc/IncludePrivate/Library/IocLib.h
ClientOneSiliconPkg/IpBlock/Ioc/IncludePrivate/Register/IocRegs.h
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: 8377966edf08b1a78feabf43d4579d9e74987abf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:24 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: More eSPI devices support in eSPI private lib

[Issue/Feature Description]
This change modifies EspiPrivateLib to support more devices connected
under eSPI.
Changes consists of:
- Removed IsEspiSecondDeviceSupported function
- Added improved IsEspiDeviceSupported function instead
- Added ESPI_DEVICE_ID enum that can be used in other libraries
- First batch of more eSPI devices register definitions

Package/Module:
ClientOneSiliconPkg/IpBlock/Spi
ClientOneSiliconPkg/IpBlock/Espi

[Impacted Platform]
MTL, LNL

Hsd-es-id: 18022713943
Original commit date: Mon Jun 20 19:46:59 2022 +0200
Original commit hash: f883d94ac7186dfbb9713f256959f9b1d53fa76e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchLimits.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
ClientOneSiliconPkg/Include/Register/EspiRegs.h
ClientOneSiliconPkg/IncludePrivate/Library/EspiPrivateLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiPrivateLib/EspiPrivateLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmEspi.c

================================================================================ 
Commit: 5a7a6c9b10c06db113469cfb09fbc0c7dfee581b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:22 2022 +0530 
-------------------------------------------------------------------------------- 
Deemphasis parameters change

[Feature Description]
Due to low pass rate of compliance tests there is a request for
updated deempahsis equalization parameters to improve pass rate.
Values where modified only for TCSS.

Package/Module:
ClientOneSiliconPkg/Product/Meteorlake/SiInit

[Impacted Platform]
MTL-M/P

Hsd-es-id: 18024440158
Original commit date: Tue Oct 11 17:46:34 2022 +0200
Original commit hash: cc992da8e972d338bccc601817644cbb9a58a9e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: 1bf255038131d365fdb2ca4fecd2d66179158f3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:17 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2423_02"

This reverts commit 34eda629054248820e75e288ed592d0c1b60d3d6.

Original commit date: Wed Oct 19 18:48:37 2022 +0530
Change-Id: I2ca15a1f2fe7b2c3aa32748db1e0286f32661627
Original commit hash: 34f2d10e6136ab20217bdf5e786e9662f03a4638

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 54b144b0e4359b0000d6883e9986a9c843871156 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:15 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2423_03"

This reverts commit 849063047e9171b60cf141c527db6893b5578234.

Wed Oct 19 18:48:33 2022 +0530
Original commit date: Wed Oct 19 18:48:33 2022 +0530
Original commit hash: cb725d9a6a0b8d39073ec19a1a333d4761fbf486

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 33ac41a6fb8bd8d9c0a128b35a70f227fc1683e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:13 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2426_80"

This reverts commit bec02ce195f62c21586cb519d2e6537fb92b8016.

Wed Oct 19 18:48:30 2022 +0530
Original commit date: Wed Oct 19 18:48:30 2022 +0530
Original commit hash: de1ca0d1db4ae60c999bbc04eca822fc17387ffe

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f61a287a2f84a58d0a2ccd2ae2ce3bc12874aca6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:11 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[MTL-P]String patch table for string type question data update.""

This reverts commit 4b481f654d37ed173ef8274283ee0ef354eb7ce2.

Wed Oct 19 18:48:26 2022 +0530
Original commit date: Wed Oct 19 18:48:26 2022 +0530
Original commit hash: 8cac146db689dc02edd131b7dd4836b3354cf724

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
MeteorLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
MeteorLakeBoardPkg/Include/Library/BoardConfigLib.h
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/HiiConfigAccess.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: b915571f69f402a416da65c53c8cd14a316dbc6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:08 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2427_80"

This reverts commit d0626ed1d87dabd640a8f6281de10bf8b9b395a1.

Wed Oct 19 18:48:22 2022 +0530
Original commit date: Wed Oct 19 18:48:22 2022 +0530
Original commit hash: b4cc372182802f7d9a15f400e20df9723e4acaa3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 641c20320191fb7a8506ed2a6566891b3b9c7b7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:06:06 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2431_80"

This reverts commit 437237a06d143aecd69c90403f9c9ab3c6f70234.

Wed Oct 19 18:47:24 2022 +0530
Original commit date: Wed Oct 19 18:47:24 2022 +0530
Original commit hash: 1aa252cc1bc9d6d6620a0af13560221b968d4c17

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8d22e952d1a928b1ac105f9a8f4cd4e320e5f2b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 30 16:03:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2431_80

Hsd-es-id: N/A
Original commit date: Mon Oct 17 12:35:18 2022 -0700
Original commit hash: 437237a06d143aecd69c90403f9c9ab3c6f70234

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: 409dad2ea45a4855c47e697eadf131f51ca6dcb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 10:51:10 2022 +0530 
-------------------------------------------------------------------------------- 
Added: ClientOneSiliconPkg/SiPkg.dec and LICENSE.txt
Removed redundant files

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/DataServicesMsg.h
ClientOneSiliconPkg/Include/Protocol/MebxProtocol.h
ClientOneSiliconPkg/Include/TrustedChannelMsgs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: edd74414648534d0017deb566d1d367d07347a71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2431_80

Hsd-es-id: N/A
Original commit date: Mon Oct 17 12:35:18 2022 -0700
Original commit hash: 437237a06d143aecd69c90403f9c9ab3c6f70234

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cb5faf54ee33b34f7519daa895b805a42307a3ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2427_80

Hsd-es-id: N/A
Original commit date: Sun Oct 16 23:28:10 2022 -0700
Original commit hash: d0626ed1d87dabd640a8f6281de10bf8b9b395a1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 77d6d7a9db37537dee74cdc1a7f09c17093b80a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:37 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL-P]String patch table for string type question data update."

[Issue Description]
String type question in setup menu can not load F3 default patch table value correctly.
This reverts commit 59ffea32cb7582044f4f9b5a204545a0f388c9fd.

[Resolution]
Add patch table for string type question var.

Package/Module:
MeteorLakePlatSamplePkg,MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 22015611773
Original commit date: Mon Oct 17 11:08:59 2022 +0530
Change-Id: Ic443781339148060664149277382e7831422896f
Original commit hash: 4b481f654d37ed173ef8274283ee0ef354eb7ce2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
MeteorLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
MeteorLakeBoardPkg/Include/Library/BoardConfigLib.h
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/HiiConfigAccess.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 9cdf6cc017d36d6302fa2901a9c701704146df6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2426_80

Hsd-es-id: N/A
Original commit date: Sat Oct 15 08:23:44 2022 -0700
Original commit hash: bec02ce195f62c21586cb519d2e6537fb92b8016

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 716315c6c820778be2bee550023b15cd5fefaa6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2423_03

Hsd-es-id: N/A
Original commit date: Wed Oct 12 08:44:42 2022 -0700
Original commit hash: 849063047e9171b60cf141c527db6893b5578234

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 992f3c1690114383c0f88e81c617f6fb3a78556f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2423_02

Hsd-es-id: N/A
Original commit date: Wed Oct 12 06:43:06 2022 -0700
Original commit hash: 34eda629054248820e75e288ed592d0c1b60d3d6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 96b926c2d2cb4bd9664365c102979cc594caac5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2423_01

Hsd-es-id: N/A
Original commit date: Wed Oct 12 02:03:23 2022 -0700
Original commit hash: 6cd9624983a3c4bf937ec734dab5c3e18224407e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 86cc146f31158804c3ea73692a741338368405a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.20.3

Original commit date: Thu Oct 6 10:46:37 2022 -0700
Change-Id: I806af17a80242246aa2bc80ab1315b7a6ba679ca
Original commit hash: 7cada9876ba3eb37a19b31ae0c9ebdf7a4a2dffb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e611bef0408f29434c5c8f0a9dd00324f68a668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:24 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Update DDR5 max freq. to 4400

[Feature Description]
Update BIOS/MRC default DDR5 frequency to 4400 G4 for SAGV disabled
configs.
Update DDR5 SAGV configuration to:
{WP0, WP1, WP2, WP3} = [3200 G4, 4000 G4, 4400 G4, 4000 G2]

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015905414
Original commit date: Mon Oct 3 13:42:46 2022 -0700
Change-Id: I97bae4cb7afa00b3363ca64a88d4510ec1f72fa8
Original commit hash: f77f549dcb342b35ff591c73ef46717587ada53f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: e312e1d11baa5a78a1e27b906f87a2cd50bf5ab4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:20 2022 +0530 
-------------------------------------------------------------------------------- 
Move the TopSwap Control from BiosGuard to BIOS side

[Issue Description]
To support the capsule update for uCode/BtGAcm not only on
Resiliency BIOS. Need to move the control back to the BIOS
side to prevent the TopSwap would be set even there no boot
partition in here.

[Resolution]
- Move TopSwap control out of BGSL to BIOS FMP.
- Add the LibraryPrivate to move all the TopSwap into single
library.
- TopSwapSupportPeiLib: Used for PEI phase.
- TopSwapSupportDxeLib: Used for DXE phase.

Package/Module: CapsuleFeaturePkg/TopSwapSupport

[Impacted Platform]
ALL

Hsd-es-id: 15012088146
Original commit date: Tue Oct 4 16:23:40 2022 +0800
Change-Id: I28b30a350a972a966315f772ad07731a948db1ea
Original commit hash: 65c9496d39181c17ed93893660a1fe9fb32ab230

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/BiosResiliencyDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/BiosResiliencyDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Include/CapsuleFeature.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/BiosUpdateHelpersLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/IncludePrivate/Library/TopSwapSupportLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBtGAcm/BtGAcmUpdateByConfigProfile.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/MicrocodeUpdate.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/TopSwapSupportDxeLib/TopSwapSupportDxeLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/TopSwapSupportDxeLib/TopSwapSupportDxeLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/TopSwapSupportPeiLib/TopSwapSupportPeiLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/TopSwapSupportPeiLib/TopSwapSupportPeiLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/MeResiliencyDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/MeResiliencyDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.inf

================================================================================ 
Commit: 50c09ca653c7bfa1a87ac54c0a1633c10b3ab218 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:18 2022 +0530 
-------------------------------------------------------------------------------- 
Improve some code for emulation system

[Feature Description]
Improve some code for emulation system part2

Package/Module:
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
LNL

Hsd-es-id: 15011994575
Original commit date: Tue Oct 11 13:54:46 2022 +0800
Change-Id: I139a48dda42b06593fefeb43111cf0717ccbb516
Original commit hash: e7c7ef496c3a3b2c247444f5c741398aa27f1369

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c

================================================================================ 
Commit: ca2dd565d671bdb47948d126e6783733b7f3a942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:15 2022 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Oct 12 06:35:55 2022 -0700
Original commit date: Wed Oct 12 06:35:55 2022 -0700
Original commit hash: ca1a4fe5be36628b190296c3e1137cbe2d483e0c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 66086d4321d521da64cba4c18cf466ecf90682fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2423_01

Hsd-es-id: N/A
Original commit date: Wed Oct 12 05:13:16 2022 -0700
Original commit hash: 19e891f73acb6d172e617dfa97c4094897b9fa85

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2342337c72d685bdf72a1503e2b3cf102598f5fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2423_00

Hsd-es-id: N/A
Original commit date: Wed Oct 12 00:00:54 2022 -0700
Original commit hash: d9b8fd05419057a181695c64204fc9f1c944cd0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4ff4b3abed901b114003066ca0594293e8a62bb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:09 2022 +0530 
-------------------------------------------------------------------------------- 
Board support MTL-P DDR5 Mem Solder down dTBT

[Feature Description]
contains USB port mapping and SPD
change for board support

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL P dTBT board

Hsd-es-id: 16018385075
Original commit date: Mon Oct 10 17:16:28 2022 +0530
Change-Id: I24edfc4cbca64b578e7cd4f5c304fff160c8d814
Original commit hash: 9f2b78ced81472f6100c47efe40a46ceff8bc82f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc

================================================================================ 
Commit: dddba49f42b50b017ca8084fd8d7f64e0fc14df3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:07 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Update SBR power gating hysteresis value"

This reverts commit 12180a084442ce341d16c44c7a216b3a48d3f55c.

[Feature Description]
Bios to Program SBR Power-gating Hysteresis Value (SBR_PG_HYST_VAL)

Package/Module: ClientOneSiliconPkg/Pmc

[Impacted Platform]
All

Hsd-es-id: 16018206422
Original commit date: Wed Oct 12 10:15:30 2022 +0530
Change-Id: I563c6bd683f84a57c192a46881995d4a7f728270
Original commit hash: 7617a0f5312436147ef3543fbb44d4a5aaf99ce0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcHandle.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c

================================================================================ 
Commit: 1a1ae81973828618d2af351ae123a0f7de223bc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2422_02

Hsd-es-id: N/A
Original commit date: Tue Oct 11 23:09:44 2022 -0700
Original commit hash: fb2cd4265168a775e5469306703c4faf3ac5f93d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6e16ee79464f9758407d252a475a8e0d541a19cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:24:04 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Introduce PcieBusPei driver"

[Issue Description]
System not booting to BIOS/EDK/OS.

[Resolution]
This reverts commit 8830e129cde168d9d18ea9d7aa7cf7a51306ef3f.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 14017702452
Original commit date: Wed Oct 12 10:00:11 2022 +0530
Change-Id: Iacffdc28632c1788347198d4a328bbdba99eae6d
Original commit hash: a86fafc4692eff1492edce9d27ea6160d8eff32b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResourceHelpers.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.h
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.inf
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5ee553c2311115c4f50437717d790d86df0f4be3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2422_01

Hsd-es-id: N/A
Original commit date: Tue Oct 11 21:36:06 2022 -0700
Original commit hash: b9e4e148e391cc5c1d11635050f312db11325eb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 62acb7cc44ba3a5f72e6d5cc6188708ffd3c45f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:53 2022 +0530 
-------------------------------------------------------------------------------- 
Trigger RMT test based on status of RunRMT runtime variable

[Feature Description]
MRC shall run RMT and provide results based on input setting from BIOS.
BIOS shall check the status of the RunRMT runtime variable.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018090497
Original commit date: Mon Oct 10 22:04:43 2022 +0530
Change-Id: I37f73905c4e889025039f686720238170409ce15
Original commit hash: 44eb031b40f85dfb7944ec89d14492dd13d1bd70

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: 2d4e6af3858c02d49839ab0bec622cab0f82bb84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:42 2022 +0530 
-------------------------------------------------------------------------------- 
Remove GPE1 WA

[Issue Description]
Remove GPE1 WA

[Resolution]
reverted iTBT RP WA along with native PCIe RP and RP PXSX PRW to enable
GPE1 PCI_EXP_EN instead of HOTPLUG_EN

Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015161910
Original commit date: Tue Sep 20 16:31:45 2022 -0700
Change-Id: I036a5ad1e90c7854536c1bf91824ba8ad40d5fbb
Original commit hash: 8e15d05ec279e365526780c976791e0def2fc7f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: b238083f00495aefbe64d65d99030819d3046aeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:38 2022 +0530 
-------------------------------------------------------------------------------- 
TraceHub memory size cannot select none/OS

[Issue Description]
Once select NPK buffer memory to None/OS
will be restored to "8M" subsequently.

[Resolution]
Add checking conditions in NPK memory size callback function.
Callback will not restore size 0 and 1M to 8M
when total NPK buffer size exceed.

Package/Module:
MeteorLakePlatSamplePkg/Setup
LunarLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012094493
Original commit date: Mon Oct 10 21:36:54 2022 +0800
Change-Id: I1e7613487a185709c6d77daa33c06c9e66b24f9b
Original commit hash: eefd0aded5e52bfc0336271585aa1fdbfec79f19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubLib.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.c

================================================================================ 
Commit: b1cf715a64ea347c54cf495497deabf3d3399316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:33 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS code update for VR spec update in WW32'22

[Feature Description]
BIOS code update for VR spec update in WW32'22.

Package/Module:
ClientOneSiliconPkg/PeiVrFruLib

[Impacted Platform]
MTL

Hsd-es-id: 15012112252
Original commit date: Mon Oct 10 16:46:58 2022 +0800
Change-Id: I74cd91f7774cddbff66be1353da440c26859b159
Original commit hash: 60b54d576ef8e0a4e57a857b005bfa5e0c7d27c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: f030ba60097aa49196702a461584f97790e30f1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Deprecated items clean up - BootGuard part

[Feature Description]
To improve the reference code quality, remove the Deprecate items of
policies/config blocks/variable and reset the Rev to 1,
also clean up the un-used files/APIs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011663335
Original commit date: Wed Oct 5 14:19:51 2022 +0800
Change-Id: I613b4b6263707df525988b6000a4b500169342a3
Original commit hash: 1745f716993a9ce6e5c175c3fb7df1e6c58cf24f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/BootGuard/CpuSecurityPreMemConfig.h

================================================================================ 
Commit: 98046614dda0394c543ecdce34958ffc49a0761b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:24 2022 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: remove the NvmePciHcPei.

[Feature Description]
1. There is PcieBusPei for enumlate the pcie device in pei,
so remove the NvmePciHcPei and AhciPciHcPei.
2. For the RstVmdPeim should run after VMD configuration finished,
move the RstVmdPeim after SiliconPolicyPeiPostMem,
make sure RstVmdPeim run immediately after gVmdInitDonePpi installed,
so it can run before PcieBusPei.

Package/Module: NvmeFeaturePkg/NvmePciHcPei

[Impacted Platform]
MTL.

Hsd-es-id: 15011103478
Original commit date: Tue Oct 11 11:17:52 2022 +0800
Change-Id: I631bbed15cc379247181983cc4dac4152a80e421
Original commit hash: e01d59a7cef3fa395fd1f298956e45c4f6ebe437

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 43e3a21c42b4f6b30bab17730938a2a008d403bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2422_00

Hsd-es-id: N/A
Original commit date: Tue Oct 11 00:35:36 2022 -0700
Original commit hash: 38f2bfb6f642d16855a8925e00698a5400976307

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f9375d0504bf5cd17b249a2191c6f28969366894 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:21 2022 +0530 
-------------------------------------------------------------------------------- 
LNL - BiQuad enablement control

[Feature Description]
To Allow BiQuad filter for power saving in
non-LTE platforms the OEM shall update Intel software
via an Intel-specific UEFI variable

Package/Module: CmvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16017939306
Original commit date: Fri Oct 7 12:07:12 2022 +0800
Change-Id: I5e80106b15c7ffc7e2a9df2d83f72acd3a98438a
Original commit hash: 3c38d072fdaa0acfca9a8a45d3539044ffaeb89c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer2.c
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesBt.h

================================================================================ 
Commit: bd816f373b5dad36a748339dc7d6711d4abe0ac5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:17 2022 +0530 
-------------------------------------------------------------------------------- 
Update ALC256 Dmic X4 verb table

[Issue Description]
Wrong value of ALC256 Dmic X4 verb table.

[Resolution]
Update verb table for Dmic X4 configuration.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL/LNL

Hsd-es-id: 18024043008
Original commit date: Wed Oct 5 12:13:12 2022 +0200
Original commit hash: 3a2fabb5ac5682da4ae0266a03ab8533e5a8e0bf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: c9cc0b4a7902026b9c8d91fc107fcdc047582dfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:16 2022 +0530 
-------------------------------------------------------------------------------- 
System hang observed after Bios reset

[Issue Description]
System hang observed after Bios reset

[Resolution]
Do not run Pch Espi init for Simics

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16018464886
Original commit date: Mon Oct 10 17:18:55 2022 -0700
Change-Id: I6ac4eaf2358e2193a7e6a0d1b46756f48fccb212
Original commit hash: 6e2dd8578ad31342161a8cc7bcf20bf0503e9f54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c

================================================================================ 
Commit: 4bae7d1e8a564bf7a574e20d3086741cbc20d7dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2421_00

Hsd-es-id: N/A
Original commit date: Mon Oct 10 21:35:53 2022 -0700
Original commit hash: caad7988eed0c4f0ce921e46918e9e80b14456a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9e3e60368a0afa820bf51d4b661ea817d6ece284 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:08 2022 +0530 
-------------------------------------------------------------------------------- 
Disable read retimer function for specific board

[Issue Description]
Set retimer number to 0 for specific board

[Resolution]
Test to see if disable this can be pass the boot

Package/Module:
MetorLakeBoradPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 22015938994
Original commit date: Fri Oct 7 14:47:31 2022 +0800
Change-Id: Ic9e03b0b153a88eb208fdade0ff2c8c0d55b29e6
Original commit hash: 6b802cfedc3916b6ccd3059bc98588d5a8ceac1e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc

================================================================================ 
Commit: 04dc71d1d0dca75c32c5ae4c5e28ee49745a42dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:23:06 2022 +0530 
-------------------------------------------------------------------------------- 
System not booting 10f+gfx2

[Issue Description]
System not booting 10f+gfx2 on simics

[Resolution]
Correct SkuId used for Simics (0x1).

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 14017702466
Original commit date: Mon Oct 10 08:45:06 2022 -0700
Change-Id: I8c8569045d1ea98dc57d2a2afaf74d2def450cbf
Original commit hash: 5868659a965d4d35211a78a75764356946e282eb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc

================================================================================ 
Commit: dc60a0618f58255e654635801fe85478e6fbae4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:22:53 2022 +0530 
-------------------------------------------------------------------------------- 
Fix For THC BSOD issue

[Issue Description]
Observing BSOD While THC enabled with BIOS 2415.81

[Resolution]
Missed Updating THC CONFIG BLOCK

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015955323
Original commit date: Mon Oct 10 18:38:51 2022 +0530
Change-Id: If1236dca0b9bd35617dcdf5304d8d57d4834a968
Original commit hash: 8c37b2a28d371bac94ac234830304051d9e61219

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c

================================================================================ 
Commit: a27af1b135c6f93800dc586c2af04ce0d242636b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:22:42 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-S PCH SATA missing GPIO configuration.

[Issue Description]
MTL PCH SATA init does not implement GPIO configuration callbacks and
this breaks device sleep, LED control and hot plug features.

[Resolution]
Callbacks implemented and added to the SATA handler initialization.

Package/Module: ClientOneSiliconPkg/PeiMtlPchInitLib

[Impacted Platform]
MTLS.

Hsd-es-id: 18024438740
Original commit date: Fri Oct 7 16:17:55 2022 +0200
Change-Id: Ib70aeae06a3173dca4c3a9f60fae55259d9a177e
Original commit hash: e5a1d61d55547a59e270935ae3e1aae1828042e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSataInit.c

================================================================================ 
Commit: 4f05a4203a5895026d6b67592daaa455519efa8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:22:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2417_00

Hsd-es-id: N/A
Original commit date: Sun Oct 9 21:35:51 2022 -0700
Original commit hash: 08b9a918b3f30dd2b20b01fca232171650faea4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 55f5e4e6ca5164147bb3a816d4552b858fced97f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:22:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2416_00

Hsd-es-id: N/A
Original commit date: Sat Oct 8 21:35:48 2022 -0700
Original commit hash: 721a59167eda367e6813351e2f796c18fe66e9fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fa715b5cac5104ff3fab7ccc09277b3796cc3d4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2415_00

Hsd-es-id: N/A
Original commit date: Fri Oct 7 21:35:31 2022 -0700
Original commit hash: 3697cbb6f51450a50a6e3b529083b23e1c3d839a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2a2f14c7de2617473443fc2b095c4b0d43c6b482 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:35 2022 +0530 
-------------------------------------------------------------------------------- 
[OC]Correction in Voltage Target value for VF per-point programming

[Issue Description]
While programming VF per-point offset, voltage target value should be
zero to avoid pcode failure.

[Resolution]
1. OC Command 0x11 is used to program VF per-point offset setting.
For per-point programming making Voltage target value as zero to avoid
pcode returning failure.
2. In BIOS setup menu, hidding Voltage Target mode and value when user
is selecting per-point VF programming.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 14017526008
Original commit date: Mon Oct 3 10:58:05 2022 -0700
Change-Id: Ica7d820cf5ef512d635c0c48bc78318593a44543
Original commit hash: fe5a4bbf6903224bffd5001231604204e7fccbfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 2d81fe3a4d95e3b1da4296ccfc3a89ffee5e8d00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:30 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unused gSmmHeciProtocolGuid.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove unused gSmmHeciProtocolGuid.

Package/Module:
C1S
CpPcPlatPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024356287
Original commit date: Fri Sep 30 12:42:52 2022 +0200
Change-Id: Ide59433091bcfe393f3926a6d95a86f89f01cd5e
Original commit hash: d8428998382d57979995400d3095717540e37276

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c

================================================================================ 
Commit: 725056cb80547d847c5d1f9e8a44fce011320932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:29 2022 +0530 
-------------------------------------------------------------------------------- 
GetHeci() API in DxeSmmMeUtilsLib doesn't support client Heci Protocol.

[Issue Description]
GetHeci() API doesn't return HeciApiHeciProtocol enum.

[Resolution]
Rework GetHeci() API for SMM and DXE Phase, fixing HECI
compatibility driver.

Package/Module:
C1S

[Impacted Platform]
Default ALL

Hsd-es-id: 18024356287
Original commit date: Fri Sep 30 13:25:22 2022 +0200
Change-Id: I6c34ffac39ee9268ad5317d957fe353b9486fc58
Original commit hash: e8c95380aeb45b80647806d5eabdcddf7ee2bef0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/DxeSmmMeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c

================================================================================ 
Commit: 9acff81da9ed67002c057222ac2a92c069e13e21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:27 2022 +0530 
-------------------------------------------------------------------------------- 
Remove SPS items from ME UEFI FW Health Status.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove SPS related items from ME UEFI FW Health Status.
Remove SPS related items from MeUefiFwHealthStatusLib.

Package/Module:
C1S
LoganvilleRpPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024324934
Original commit date: Wed Sep 21 09:59:05 2022 +0200
Change-Id: I3775950ecde236182c38811248a03e000f7b6060
Original commit hash: 8fe655bd8ddba49b169d9c2c89916f9d49f18eb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeUefiFwHealthStatusLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: 0144fea391a60173f02630d6da0d307d07c6bdbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:26 2022 +0530 
-------------------------------------------------------------------------------- 
Remove SERVER_BIOS_FLAG definition.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove SERVER_BIOS_FLAG, which is only used in server projects
and enabled by default on those.
Changed SERVER_BIOS_FLAG flag to ME_WS_SUPPORT flag for MEBx.

Package/Module:
BirchStreamFspPkg
C1S
Features/Manageability/MebxFeaturePkg/
Features/RasFeaturePkg/
GnrwsRpPkg
KaseyvilleRpPkg
LoganvilleRpPkg
ServerPlatformPkg
ServerRasPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024158868
Original commit date: Wed Sep 21 13:12:26 2022 +0200
Change-Id: I4a36ddb8ffe7d90c36ccf0e1da0ccbd2536a1099
Original commit hash: c5c445d3895c457d6103503dab0ad735a877aab6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: 6cabe086b4e46865994fd1b3d44d24cbf5fdd5e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:23 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Align MMIO Size to 128MB so that it will consume lesser DRAM"

[Feature Description]
Changing the MMIO Size allocation method to which it will consumer
lesser DRAM space for the MMIO

Package/Module: HostBridge

[Impacted Platform]
ALL

Hsd-es-id: 16018358501
Original commit date: Fri Oct 7 12:48:28 2022 +0530
Change-Id: I6c17f860af6b86a87722c0278d62b1d77364e522
Original commit hash: 245b4aba468381223f03391bf2682e29a0e5b3b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/TempRamExit.c

================================================================================ 
Commit: 0cf0e757fcafe6ff85753a8e3898ed4e3e699d0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update the IOE max CPU msg LTR value as per BWG.

[Feature Description]
IOE M/P max CPU msg LTR must be one value larger than
SOC max CPU msg LTR

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
All.

Hsd-es-id: 16018452066
Original commit date: Thu Oct 6 15:48:58 2022 +0530
Change-Id: I675057c1aafe007f8eda49635797fe8ff55e46e7
Original commit hash: 3052ca8861d94df5bb4343392d1ebccc42cc2b30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: c7ae109451bd25ee64ff59152f360746413147d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:14 2022 +0530 
-------------------------------------------------------------------------------- 
1700 Socket Type is not defined in SMBIOS Type 04.

[Issue Description]
[LNL-MX][Code Review] LNL platform LGA
1700 Socket Type is not defined in
SMBIOS Type 04

[Resolution]
Removed the respective code from
CpuInfoFruLib.h.

Package/Module: ClientOneSiliconPKg

[Impacted Platform]
LNL-MX

Hsd-es-id: 15012023207
Original commit date: Wed Sep 28 12:55:13 2022 +0530
Change-Id: I149f166eef7bb482ae448a3e3b4d1315f7a6b794
Original commit hash: 00f4b5bbba966e71e226a667d8fddcc425bdd11d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h

================================================================================ 
Commit: 076b7b34f637c82895a07a57ffdf8d97330ea782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:10 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTestBInstallBatteryProtocol.

[Feature Description]
Add Test Case UnitTestInstallBatteryProtocol
- Check InstallBatteryProtocol whether install correct protocol
- Check gEcNvsAreaProtocolGuid revision
- Check InstallBatteryProtocol with NULL input parameter

Add Mock function InstallProtocolInterface
- Return mock protocol
- Return mock status

Package/Module: EcFeaturePkg/BatteryDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Wed Sep 28 11:31:02 2022 +0800
Change-Id: I7aa597ec5b1d94c76ceb60bc4324f635ff81070e
Original commit hash: 17efc0356c068cfbc9806a9236d7e369433c89c5

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/BatteryDxeHost.inf
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/InstallBatteryProtocol/TestCaseInstallBatteryProtocol.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/InstallBatteryProtocol/TestCaseInstallBatteryProtocol.h
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.h
Features/Ec/EcFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/Ec/EcFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: 5ac8987f283ac1c315d1ab3d92a8b163292b76c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:09 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTestBatteryEnableCharging.

[Feature Description]
Add Test Case UnitTestBatteryEnableCharging
- Check BatteryEnableCharging enable case
- Check BatteryEnableCharging disable case
- Check BatteryEnableCharging with NULL input parameter
- Check BatteryEnableCharging with mock parameter

Package/Module: EcFeaturePkg/BatteryDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Wed Sep 28 08:58:15 2022 +0800
Change-Id: I080b016d27cbdb8927d12155c6bcbeb7fdc20cab
Original commit hash: c329c0fdf58740fc932cddf71c1408f107f689ec

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/BatteryDxeHost.inf
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/BatteryEnableCharging/TestCaseBatteryEnableCharging.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/BatteryEnableCharging/TestCaseBatteryEnableCharging.h
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 39afa527c59e5cc3a0fcd2e7271744a9fe62631c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:07 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTestGetBatteryStatus.

[Feature Description]
Add Test Case UnitTestGetBatteryStatus
Add mock library for IoRead8/IoWrite8
Add mock library for MicroSecondDelay

Package/Module: EcFeaturePkg/BatteryDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Tue Sep 27 16:44:15 2022 +0800
Change-Id: Ib88acf2b197eb94011b7c1f324b20ea38091da5b
Original commit hash: baf24a5f7e6520e3f12aa42093122adaaea4450b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/BatteryDxeHost.inf
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/GetBatteryStatus/TestCaseGetBatteryStatus.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/GetBatteryStatus/TestCaseGetBatteryStatus.h
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: b8dc2ef65d4612491a181686d54d7d196583bdfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:06 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTestGetBatteryInformation.

[Feature Description]
Add Test Case UnitTestGetBatteryInformationRealBat
Add Test Case UnitTestGetBatteryInformationVirtualBat
Add mock library for IoRead8/IoWrite8
Add mock library for MicroSecondDelay

Package/Module: EcFeaturePkg/BatteryDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Tue Sep 27 16:38:43 2022 +0800
Change-Id: Ia76fb2864358d105eee330029bc898c0350dd4a1
Original commit hash: e71ff99fbb49d29086dcac11c818fffa40141adf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/BatteryDxeHost.inf
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/BatteryDxeTestCase.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/GetBatteryInformation/TestCaseGetBatteryInformation.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/GetBatteryInformation/TestCaseGetBatteryInformation.h
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.h
Features/Ec/EcFeaturePkg/Test/CommonMock/Library/BaseIoLibMock/BaseIoLibMock.c
Features/Ec/EcFeaturePkg/Test/CommonMock/Library/BaseIoLibMock/BaseIoLibMock.inf
Features/Ec/EcFeaturePkg/Test/CommonMock/Library/BaseTimerLibMock/BaseTimerLibMock.c
Features/Ec/EcFeaturePkg/Test/CommonMock/Library/BaseTimerLibMock/BaseTimerLibMock.inf
Features/Ec/EcFeaturePkg/Test/EcFeaturePkgHostTest.dsc

================================================================================ 
Commit: d5ae110fefd67bab92717960ded6a4bb9623bfcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update SBR power gating hysteresis value

[Feature Description]
Bios to Program SBR Power-gating Hysteresis Value (SBR_PG_HYST_VAL)

Package/Module: ClientOneSiliconPkg/Pmc

[Impacted Platform]
All

Hsd-es-id: 16018206422
Original commit date: Wed Sep 28 16:20:20 2022 +0530
Change-Id: Icb51143d6dd47ef841712ce355bb046050f2b2f3
Original commit hash: 2ad1cbc8650cf0004833eabb7c3a161dcce3f50f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcHandle.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c

================================================================================ 
Commit: ef70adaf926c38c801718b47e71b4a6724def760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:02 2022 +0530 
-------------------------------------------------------------------------------- 
Connection between BIOS SVID PS4 disable and BIOS-PCode mailbox broken

[Issue Description]
BIOS incorrectly send mailbox VR sub command, SVID_SET_PS_CUTOFF for
PS3/PS4 enabled or disabled

[Resolution]
Due to the mailbox encoding is reversed as 1 = Diabled, 0 = Enabled;
Resolved the code logic properly

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018449665
Original commit date: Wed Oct 5 19:47:41 2022 -0700
Change-Id: I19679f302bb69f65ba6f7dfc8a1b91be35beba0d
Original commit hash: aa8d4aab776b539bd6318cfc733792b8b54f1722

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 3eaff35af5ed9dbec8c6c884c9036ecca88fb282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:21:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2414_01

Hsd-es-id: N/A
Original commit date: Thu Oct 6 21:33:37 2022 -0700
Original commit hash: 8b86fd7f2be9b2ccc01bcaf0cb976a74d143f745

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9ae2ffef5a087fa11304018e757d31b5d85413f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS] BIOS shall set respective LOCK bits of IOM registers by
TcssInitEndOfPei

[Feature Description]
BIOS shall lock below IOM_TYPEC_SW_CONFIGURATION_x (x = 1, 3 and 4,
offset 0x40, 0x48 and 0x98 of IOM REGBAR) by end of Pei to prevent
device enumeration and configuration relevant setting down in the
runtime. All TCSS related initialization must be completed before
locking those bits.

Package/Module: ClientOneSiliconPkg\

[Impacted Platform]
Default ALL

Hsd-es-id: 15011729685
Original commit date: Thu Oct 6 14:13:04 2022 +0800
Change-Id: I177c71c9369c5cc7235763111d17ddd199da164c
Original commit hash: 0587e0f4299a5dcade33ceb393c02ac5ed691ec0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 80b3ca90ab20e1936ad344454c1190ea13154be6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:55 2022 +0530 
-------------------------------------------------------------------------------- 
Clean up ADBG tags

[Feature Description]
When the ADBG confined tags are unnecessary, they must be removed.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012068450
Original commit date: Tue Oct 4 20:40:55 2022 +0530
Change-Id: I881587edf3ce48ad08ce31c255085fd2e09db7f3
Original commit hash: c8be9256eb99ed05e3e6bc20abfb0c2e2f84136d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtReset.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl

================================================================================ 
Commit: 9b0586591914767ea96302bfaa204f8440580ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:46 2022 +0530 
-------------------------------------------------------------------------------- 
[VMD] BIOS to program VMD DID.

[Feature Description]
BIOS to program VMD DID for MTL-S as per the DID HAS document.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14017610413
Original commit date: Mon Oct 3 11:21:08 2022 -0700
Change-Id: Idd9613a74cb2b3d840a8f8475a2eea552c18e84b
Original commit hash: fc3919a5bf27f8cce4c3d4dadc7332820094ef1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c

================================================================================ 
Commit: b442c999984b511c5deda9ede05e1d4b0f0bb505 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:39 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS not programming the PTMCTLR_PTME & PTMCTLR_RS Registers as per BWG.

[Issue Description]
BIOS code is not setting the values of PTMCTLR_PTME and PTMCTLR_RS
registers as per BWG 2.8.

[Resolution]
The PTMCTLR_PTME and PTMCTLR_RS registers were being set at a
location where the code was not able to reach for 0_28_0 and
0_28_5 ports.

Package/Module: PCIe

[Impacted Platform]
MTL and LNL

Hsd-es-id: 22015887727
Original commit date: Thu Oct 6 09:19:11 2022 +0530
Change-Id: Ia6812ea32f7ed56c38f96ad513f7bac108b7cf46
Original commit hash: e80a1cee3ffff79f98587b4476615f581aaac100

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 575304f1db80a9fad3ffab2d1f46a42e8dbcf8e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:38 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2414_00

Hsd-es-id: N/A
Original commit date: Thu Oct 6 09:43:12 2022 -0700
Original commit hash: 1de99b34b7d2aad21fe6a683a7fb4790deb47c3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0cac06b03e298a842abe2d04c571eee28c4b524c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:35 2022 +0530 
-------------------------------------------------------------------------------- 
align platform mapping document to update display configuration

[Feature Description]
align platform mapping document to update display configuration

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16018410908
Original commit date: Thu Oct 6 11:16:28 2022 +0530
Change-Id: I9d24ea5725676054d227fff7bd33de2c1b3e885c
Original commit hash: 73460c6121caf915f1d0c283c04e5535fe3cac39

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc

================================================================================ 
Commit: 2c98a5324fed6c088ed4dcec1d8c9b7a551f0ce2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:33 2022 +0530 
-------------------------------------------------------------------------------- 
Configure PCH SATA LTR Slumber

[Issue Description]
Latency value/scale on LTR Slumber is not programmed.

[Resolution]
Provide LTR Slumber config value

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL S

Hsd-es-id: 15012072151
Original commit date: Thu Oct 6 01:22:27 2022 +0800
Change-Id: I44813502fe8f8f3cf97531f6dff153d4d3d875d2
Original commit hash: 0cf5cb217c632c225e68f294876c02e0f976ce77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSataInit.c

================================================================================ 
Commit: 03d7b420dfaedd8e142f691704bdd454179f9d8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:29 2022 +0530 
-------------------------------------------------------------------------------- 
PCIE root ports SSVID cannot be overridden via BIOS polices

[Issue Description]
SSID for Pcie root ports was not being updated correctly because the
capability list has to be programmed first and also because of function
remapping.

[Resolution]
Moved the SSID programming for Pcie rootports to end of pei after
function remapping and capability list programming is completed.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22015870889
Original commit date: Tue Sep 27 14:02:32 2022 -0700
Change-Id: Icc606e1b45a4fb8ccf3de7f458fb01815947e531
Original commit hash: fb20dcbb2c24565238058321da740213c00e8412

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiSiSsidLib.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c

================================================================================ 
Commit: 976d7566e96161de650501a7da6f3e77d0ce85b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:26 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues.

[Issue Description]
Code quality issue.

[Resolution]
Address code quality issues.

Package/Module: ClientOneSiliconPkg.

[Impacted Platform]
LNL

Hsd-es-id: 15011818984
Original commit date: Fri Sep 23 20:05:05 2022 +0530
Change-Id: If29ff313df1cbc4d41482639c5684c03018945a7
Original commit hash: 1f170ee1ba25576ee93bd50c0be699a29064ba5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c

================================================================================ 
Commit: 2da4f5d58b5736a06dfe712a6748363fdf9d4e66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:25 2022 +0530 
-------------------------------------------------------------------------------- 
RPE\LPE RPE code sync and flow correction

[Issue Description] Rpe driver code sync with MTL-RPE code base

[Resolution] Rpe driver code sync with MTL-RPE code base

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16017637136
Original commit date: Fri Sep 23 16:01:04 2022 +0530
Change-Id: I56f765119870621fdc92531e627d79f0b5ff9f0d
Original commit hash: cd1417175a9365604c096baeb9e11d6d77b37b48

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: 9e1790a2fff8f56b8a1d0a7bb570274d7ddf0050 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:20 2022 +0530 
-------------------------------------------------------------------------------- 
Reference clock delay programming on MTL IOE

[Issue Description]
Reference clock is present immediately after asserting CLKREQ.

[Resolution]
Added TREFCLKONTMR programming for FIA-P instance on IOE-P die.
Delay has been programmed to value recommended by BWG (5us).

Package/Module: ClientOneSiliconPkg/Fia

[Impacted Platform]
MTL

Hsd-es-id: 14017663566
Original commit date: Wed Oct 5 15:52:45 2022 +0200
Change-Id: I2ab377ee853523f8cd0245c56758d48c68d042fb
Original commit hash: 42f46a33c98ead6831f0049f9371c18cd18bcc17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchFiaLib/MtlPchFiaLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFia19.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c

================================================================================ 
Commit: a95655f7fce4b59033cbae2f27d0011e030e9139 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:19 2022 +0530 
-------------------------------------------------------------------------------- 
SEC phase Pad Termination is incorrectly programmed.

[Issue Description]
SEC phase Pad Termination is incorrectly programmed.

[Resolution]
Corrected SEC phase Pad Termination programming.

Package/Module: ClientOneSiliconPkg/Fru/

[Impacted Platform]
LNL, MTL

Hsd-es-id: 16018442261
Original commit date: Thu Oct 6 10:49:22 2022 +0530
Change-Id: Ib25c0df1f6df58d7621feae14feeebc555aaa294
Original commit hash: 0f35ca24a6a81cb7c8797a4c7d01ede77f7c6ca2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.c

================================================================================ 
Commit: 520e5b427a4008f9c40d1a97e8eacd34904c4095 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:16 2022 +0530 
-------------------------------------------------------------------------------- 
Align MMIO Size to 128MB so that it will consume lesser DRAM

[Feature Description]
Changing the MMIO Size allocation method to which it will consumer
lesser DRAM space for the MMIO

Package/Module: HostBridge

[Impacted Platform]
ALL

Hsd-es-id: 16018358501
Original commit date: Tue Sep 27 12:33:04 2022 +0530
Change-Id: I1bb4d6ee165a2392a6eaf10052546483a3157649
Original commit hash: 394ba4e73226288df7e4d4a5ce571c292c2ad42b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/TempRamExit.c

================================================================================ 
Commit: 80aa1c02f73c0173982083b41cb74200642bd5a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:14 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Deprecated items clean up - Ipu part

[Feature Description]
To improve the reference code quality, remove the Deprecate items of
policies/config blocks/variable and reset the Rev to 1,
also clean up the un-used files/APIs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012091406
Original commit date: Wed Oct 5 14:49:16 2022 +0800
Change-Id: Ic60bcada6095e18deaa71d55ea7e41c787ecf6fa
Original commit hash: 6ae655e38ec4eed5e120ab7731403cc82838fe78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h

================================================================================ 
Commit: c06fa54a7e828a6c2e334d50af0ea88d6cc51da9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:13 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][ARL-S] System not booting to BIOS /EFI Shell & OS.

[Issue Description]
After add SHA-1: 938a2947a968234823ce8fcc1e17673b9224fa56.
The system can't boot to EFI shell/ OS, Due to BIOS guard
defualt was enabled.

[Resolution]
Remove __GNUC__ build flag , only use TESTMENU_FLAG
to determine biosguard if need to include it into
patch table as default disable.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S/ARL-S

Hsd-es-id: 15012079699
Original commit date: Wed Oct 5 18:34:41 2022 -0700
Change-Id: I150672e95d318259dfd94ec263118a0ca433e92d
Original commit hash: cc7f0fad732acaf23870b816d21b1014d1ad079e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: de34f2ebd1a2573255e317c7b0dcb1af361bd9c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.20.2

(cherry picked from commit 1f396f81d7dd82b7f5a46620e4ebde8d0acc9aed)

Wed Oct 5 22:11:42 2022 -0700
Original commit date: Wed Oct 5 22:11:42 2022 -0700
Original commit hash: 5a83c55122b6a8dc88ef926985b247282838d8ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f91bb9d9595ba841c7c37a214a0ebda03b7a1ad4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:07 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Update DDR5 max freq. to 4000

[Feature Description]
This reverts commit 8d265028d50b501f4bf9783490427337afd5fc32.

Update BIOS/MRC default DDR5 frequency to 4000 G4 for SAGV disabled
configs.
Update DDR5 SAGV configuration to:
{WP0, WP1, WP2, WP3} = [4000 G4, 4000 G4, 4000 G2, 4000 G2]

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015938720
Original commit date: Wed Oct 5 17:02:05 2022 -0700
Change-Id: Ib08691812f55db754cf37501a7c6a066466d901e
Original commit hash: b3277f27962f16352374f77c5c439e7acb10e0b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a9346f994fd4428db8df741272d04b97b45592b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:04 2022 +0530 
-------------------------------------------------------------------------------- 
DDR typo as DRR.

[Issue Description]
- DDR typo as DRR.

[Resolution]
- Change to DDR.

Package/Module: ClientOneSiliconPkg, LunarLakeFspBinPkg, LunarLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012009767
Original commit date: Tue Oct 4 13:17:21 2022 -0700
Change-Id: I8c069b0a802d997c39a62739eefb722f143cd89a
Original commit hash: 9c75cec2effe0683afb80c1c6b60803ab6b33dd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MemInfoHob.h

================================================================================ 
Commit: 7bf66bc39f05571087de6cf1aab994fa42951c7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:20:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2413_01

Hsd-es-id: N/A
Original commit date: Wed Oct 5 21:33:47 2022 -0700
Original commit hash: 85b28eb79e33eeecaaaf8035dc041e293f47cf82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d97acb0c4911ba1e3e52dbd219eb440522e44fd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:19:59 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P]String patch table for string type question data update.

[Issue Description]
String type question in setup menu
can not load F3 default patch table value correctly.

[Resolution]
Add patch table for string type question var.

Package/Module:
MeteorLakePlatSamplePkg,MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 22015611773
Original commit date: Thu Sep 29 22:06:39 2022 +0800
Change-Id: I0a3552718846e3481c5dd17674f015c1ac34dd3e
Original commit hash: 59ffea32cb7582044f4f9b5a204545a0f388c9fd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
MeteorLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
MeteorLakeBoardPkg/Include/Library/BoardConfigLib.h
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/HiiConfigAccess.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: b4cb5701ff4017fdf655c16938613f7c561228e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:39 2022 +0530 
-------------------------------------------------------------------------------- 
Addressing code quality issues

[Issue Description]
Code quality issues.

[Resolution]
Resolved code quality issues.
Fixed some casting issues.
Fixed an error paths to return proper values.

Package/Module:
Features/Audio/SndwDevTopologyFeaturePkg

[Impacted Platform]
All

Hsd-es-id: 15012046442
Original commit date: Tue Oct 4 17:52:38 2022 -0700
Change-Id: I1e3a45d7687f1e34db0dd29a2880421018d3313a
Original commit hash: 3d1f64a49d421acb19c700cabfbde9b9e6cb454e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/SndwInstallDevTopology/SndwInstallDevTopology.c

================================================================================ 
Commit: f85b1b2dc75bc6d8dc951512057bc27077dfb016 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:38 2022 +0530 
-------------------------------------------------------------------------------- 
Use HOB to store FDO and PMC value.

[Issue Description]
When checking ME status or ME operation mode,
need to read SPI Flash Descriptor Override value everytime.

[Resolution]
Use HOB to store Flash Descriptor Override value and PMC data.

Package/Module:
ClientOneSiliconPkg/ME

[Impacted Platform]
MTL

Hsd-es-id: 15011892490
Original commit date: Wed Oct 5 01:12:56 2022 +0800
Change-Id: Id181e644adcfcdfa8aed0737c1dcbda5c6916104
Original commit hash: 51dc46fde16d3ee8517e7ef35c68ddb792d819ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitPreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PchSpi.c

================================================================================ 
Commit: 55e3984df54c4eea79866534580112d221f18f65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:36 2022 +0530 
-------------------------------------------------------------------------------- 
Trusted Channel Key is not generated.

[Issue Description]
Key Service Pei driver cannot send HECI command and
lead to trusted channel key is not generated.
The issue only happens on MTL-S.

[Resolution]
Rework early HECI initialization flow.

Package/Module:
ClientOneSiliconPkg/Me

[Impacted Platform]
MTL

Hsd-es-id: 15011892490
Original commit date: Fri Sep 23 15:12:52 2022 +0800
Change-Id: If99a1419ce5efcf4c78549c3f3e486322a827cc3
Original commit hash: 6e6dabdfc1e627196dd7c13a8c6705c6045f467e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MeSocLib/MeSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/PeiMeSocInitLib.c
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/MeHandle.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitPreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: 1b46f9cf85ad248a5171a5d8916e5d68281944e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:34 2022 +0530 
-------------------------------------------------------------------------------- 
Create ProtectedVariableFeaturePkg to contain RPMC changes.

[Issue Description]
RPMC changes should be cross platform/generation.

[Resolution]
Create Features/Security/ProtectedVariableFeaturePkg to contain changes.

Package/Module:
PlatSamplePkg/Features
Features/Security/ProtectedVariableFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011892490
Original commit date: Fri Sep 23 14:52:15 2022 +0800
Change-Id: Ic6c173066a0277f0f775ed73fdfae5946aa945ac
Original commit hash: b8c65c3411f2292660a5eb2e21a14230d3783810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
Features/Security/ProtectedVariableFeaturePkg/Include/KeyService.h
Features/Security/ProtectedVariableFeaturePkg/Include/Ppi/KeyServicePpi.h
Features/Security/ProtectedVariableFeaturePkg/Include/ProtectedVariableFeature.dsc
Features/Security/ProtectedVariableFeaturePkg/Include/ProtectedVariableFeaturePostMem.fdf
Features/Security/ProtectedVariableFeaturePkg/Include/ProtectedVariableFeaturePreMem.fdf
Features/Security/ProtectedVariableFeaturePkg/KeyService/Pei/KeyServicePei.c
Features/Security/ProtectedVariableFeaturePkg/KeyService/Pei/KeyServicePei.inf
Features/Security/ProtectedVariableFeaturePkg/Library/PeiRpmcLib/PeiRpmcLib.c
Features/Security/ProtectedVariableFeaturePkg/Library/PeiRpmcLib/PeiRpmcLib.inf
Features/Security/ProtectedVariableFeaturePkg/Library/SmmRpmcLib/SmmRpmcLib.c
Features/Security/ProtectedVariableFeaturePkg/Library/SmmRpmcLib/SmmRpmcLib.inf
Features/Security/ProtectedVariableFeaturePkg/ProtectedVariableFeaturePkg.dec
Features/Security/ProtectedVariableFeaturePkg/ProtectedVariableFeaturePkg.dsc
Features/Security/ProtectedVariableFeaturePkg/Readme.md
Features/Security/ProtectedVariableFeaturePkg/TrustedChannel/Smm/TrustedChannelSmm.c
Features/Security/ProtectedVariableFeaturePkg/TrustedChannel/Smm/TrustedChannelSmm.h
Features/Security/ProtectedVariableFeaturePkg/TrustedChannel/Smm/TrustedChannelSmm.inf
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Features/Me/HeciInitPei/HeciInitEarlyPei.c
MeteorLakePlatSamplePkg/Features/Me/HeciInitPei/HeciInitEarlyPei.inf
MeteorLakePlatSamplePkg/Features/Me/KeyService/Include/KeyService.h
MeteorLakePlatSamplePkg/Features/Me/KeyService/KeyServicePei/KeyServicePei.inf
MeteorLakePlatSamplePkg/Features/Me/TrustedChannel/Smm/TrustedChannelSmm.inf
MeteorLakePlatSamplePkg/Features/Rpmc/Library/PeiRpmcLib/PeiRpmcLib.inf
MeteorLakePlatSamplePkg/Features/Rpmc/Library/SmmRpmcLib/SmmRpmcLib.inf
MeteorLakePlatSamplePkg/Include/Ppi/KeyServicePpi.h
MeteorLakePlatSamplePkg/Include/Protocol/TrustedChannelProtocol.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/PlatformPkg.dsc
MeteorLakePlatSamplePkg/Setup/MeSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: a21c09150c63aacfba8769774d3c24de80d405ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:32 2022 +0530 
-------------------------------------------------------------------------------- 
ESE major version in SMBIOS log is not matching with
the actual ESE version

[Issue Description]
Version value section defined in FVI spec is not sufficient
to contain ESE version.

[Resolution]
According to FVI spec, component can use version string section
to indicate component version if version value section is not
sufficient to contain information.

Package/Module:
ClientOneSiliconPkg/FVI

[Impacted Platform]
ALL

Hsd-es-id: 16018364964, 16018363752
Original commit date: Tue Oct 4 11:43:42 2022 +0800
Change-Id: Ib7341127c89bb2ce613785b5b9706453246c4adc
Original commit hash: c9087e298f40e54e48b1e4123e01a3a40bbc26a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFviInitLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFviInitLib.inf

================================================================================ 
Commit: 628009eb5fa0edeac43724bba14e8a9b1f342727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:28 2022 +0530 
-------------------------------------------------------------------------------- 
Policy Check error

[Feature Description]
Correct rsvd number and fic policy check build error

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011532038
Original commit date: Wed Oct 5 17:50:03 2022 +0800
Change-Id: I9a8a11130b3fe1b519d62fd2791176166e397cf2
Original commit hash: 6948f78c7b19200b3212870d35d34cbd51523ba8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: df84d3ffa41f25e6942ac93d43d2cc79db56be2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:25 2022 +0530 
-------------------------------------------------------------------------------- 
USB programming changes

[Feature Description]
Request for BIOS to not touch D3HE enabling if debug connection is
happening, because PMC shall handle D3HE in that case.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/.../PeiUsbHostControllerInitLib

[Impacted Platform]
MTL PCH

Hsd-es-id: 18023881250
Original commit date: Mon Sep 12 09:40:27 2022 +0200
Original commit hash: 7046a51c728ac61dc483e61dbd3b0596688b646d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 25877be359e0261e21cafb55824fea154acb0d6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:21 2022 +0530 
-------------------------------------------------------------------------------- 
[MTPS Z0] System keeps rebooting when PCH TH is enabled

[Issue Description]
PCH XHCI MMIO base collides with PCH TH SW_BAR which
leads to PCH XHCI MMIO inaccessible and falls into
PDO unlock warm reset loop.

[Resolution]
Separate PCH XHCI MMIO base from SW_BAR

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib

[Impacted Platform]
MTLS

Hsd-es-id: 15012090796
Original commit date: Wed Oct 5 11:12:05 2022 +0800
Change-Id: Idf38dbad6cc04a6f2e701307dfbc5ce3aaa24547
Original commit hash: fd3880f122e3a6305639f572a64812b4b4c83655

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c

================================================================================ 
Commit: 947f3314e9deae1a9a1d0acfaf26b904c6fd3ab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:20 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2413_00""

This reverts commit f5bb84701e60ac3d5f5876b1353cdd0e04de0098.

Original commit date: Tue Oct 11 15:15:34 2022 +0530
Change-Id: Id1c2f1c52642f560249cc61d5039bba12182da3f
Original commit hash: 730f35e3ec9e281c067acdd26c7c00bf98798aef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f19188867d49157e18885c3edeca04bbf4101daa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:18 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Changed BIOS Minor version to resolve TC error."

This reverts commit da2a260ac4dd62dd65e79bc88af3cd8e632913a4.

Tue Oct 11 15:15:29 2022 +0530
Original commit date: Tue Oct 11 15:15:29 2022 +0530
Original commit hash: fac1c877434165535257835dc2ef0fb4c1f25f37

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3fb3ccb8eae6e7ad7ff947b99ef6721687275d5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:17 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2413_80"

This reverts commit 77856fef11a446f094616eb1cfb086897c3c3577.

Tue Oct 11 15:15:25 2022 +0530
Original commit date: Tue Oct 11 15:15:25 2022 +0530
Original commit hash: ca364e38243ca47c04bf1a2393e74aeb42519a1f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 97c2b9b26e0dee7b9834291a5367d210ac25a4f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:15 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL-M MTL-P | DDR5] Update DDR5 max freq. to 4000"

This reverts commit 8c8a6454ae6e0bf7b23a51fd1ff2db353c514d60.

Tue Oct 11 15:15:21 2022 +0530
Original commit date: Tue Oct 11 15:15:21 2022 +0530
Original commit hash: 9da74cae612a5588c906189e381cd34aa10fe6ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 87c955989c8d8b98455895fd37bcb1474e681334 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:14 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2414_80"

This reverts commit b0ad34447a6bb64c9e7783075e4182c3f87ff182.

Tue Oct 11 15:15:16 2022 +0530
Original commit date: Tue Oct 11 15:15:16 2022 +0530
Original commit hash: 5f2ed82791e7ce9b6e58c93489c2aa008724b50c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 01014712c528886033ffe8157fb5b5a0bb37b7c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:12 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Support showing retimer versions before booting to OS""

This reverts commit 82de1325bd66c8c089c426095d3f368d0791ae7d.

Tue Oct 11 15:15:11 2022 +0530
Original commit date: Tue Oct 11 15:15:11 2022 +0530
Original commit hash: ec33aaa0c4e3d321ecae30d72da2f50e7f03ef07

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/Library/TcssTbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TcssTbtRetimerSetup.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
MeteorLakePlatSamplePkg/PlatformCommonLib.dsc
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 5a1ab0c0ad559c408366821e3faf199ca41fe037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:10 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2415_80"

This reverts commit d6d7341379fc26912380215708f49b99758a4f4b.

Tue Oct 11 15:15:06 2022 +0530
Original commit date: Tue Oct 11 15:15:06 2022 +0530
Original commit hash: 97656bf14e14b1e843587bb316fb623dbf647542

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d6063961cdc8cfc1d0dc80b12be7683325f5ec01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:08 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2415_81"

This reverts commit 4a12e6c84e98de4d7ab4de4fdec87cfbc53fa834.

Tue Oct 11 15:15:00 2022 +0530
Original commit date: Tue Oct 11 15:15:00 2022 +0530
Original commit hash: 11b07a481b568c8567ba6363e1371e252b240aa3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3f4e5c1b1fdb8f0bb0d199bcf0a577a16edfa218 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2415_81

Hsd-es-id: N/A
Original commit date: Fri Oct 7 10:16:47 2022 -0700
Original commit hash: 4a12e6c84e98de4d7ab4de4fdec87cfbc53fa834

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4ce80ff7184f788e61893d4dab785fd2b8832f24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2415_80

Hsd-es-id: N/A
Original commit date: Fri Oct 7 01:39:05 2022 -0700
Original commit hash: d6d7341379fc26912380215708f49b99758a4f4b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 452268a73090f25e6385e5d427771aa292c84c8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:04 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Support showing retimer versions before booting to OS"

This reverts commit bdb13d4df4b94617914c62399d48b916a5e486ae.

Original commit date: Fri Oct 7 11:12:50 2022 +0530
Change-Id: I477d9d1e96840673982648e1d2e0b671b895ce69
Original commit hash: 82de1325bd66c8c089c426095d3f368d0791ae7d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/Library/TcssTbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TcssTbtRetimerSetup.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
MeteorLakePlatSamplePkg/PlatformCommonLib.dsc
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 997443e08c0f1a079a78d92435c187b75c2506f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2414_80

Hsd-es-id: N/A
Original commit date: Thu Oct 6 07:01:39 2022 -0700
Original commit hash: b0ad34447a6bb64c9e7783075e4182c3f87ff182

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e2319081a118eec8ee8d39bc5f726aaa0360b7b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:18:00 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Update DDR5 max freq. to 4000

[Feature Description]
This reverts commit 8d265028d50b501f4bf9783490427337afd5fc32.

Update BIOS/MRC default DDR5 frequency to 4000 G4 for SAGV disabled
configs.
Update DDR5 SAGV configuration to:
{WP0, WP1, WP2, WP3} = [4000 G4, 4000 G4, 4000 G2, 4000 G2]

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015938720
Original commit date: Wed Oct 5 17:02:05 2022 -0700
Change-Id: Ib08691812f55db754cf37501a7c6a066466d901e
Original commit hash: 8c8a6454ae6e0bf7b23a51fd1ff2db353c514d60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 5f429de7687c660211126c256575a9f2e5576739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2413_80

Hsd-es-id: N/A
Original commit date: Wed Oct 5 04:52:35 2022 -0700
Original commit hash: 77856fef11a446f094616eb1cfb086897c3c3577

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c34fae88ff2a427e2053e75aef4beb396cb13540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:57 2022 +0530 
-------------------------------------------------------------------------------- 
Changed BIOS Minor version to resolve TC error.

Hsd-es-id: NA
Original commit date: Wed Oct 5 16:52:23 2022 +0530
Change-Id: Ie59e786d54e4a951324274aa573650118601d5db
Original commit hash: da2a260ac4dd62dd65e79bc88af3cd8e632913a4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8024edcc1c4317bf9fd46f47c1f96b57945efc22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:56 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2413_00"

This reverts commit cd23907547a3e4749b8f118dc88e619a14cb9d72.

Wed Oct 5 16:50:46 2022 +0530
Original commit date: Wed Oct 5 16:50:46 2022 +0530
Original commit hash: f5bb84701e60ac3d5f5876b1353cdd0e04de0098

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e22b1285fd4811ba5e6fe340146c24fe34186cd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2413_00

Hsd-es-id: N/A
Original commit date: Wed Oct 5 01:22:51 2022 -0700
Original commit hash: cd23907547a3e4749b8f118dc88e619a14cb9d72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6aff5d1360ae1a1676a81b6724dcdf75d731bbe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:53 2022 +0530 
-------------------------------------------------------------------------------- 
Short L0s hit into L0s Exit Timeout.

[Issue Description]
Because it is not possible fix increase of OEMx from Phy side
it is necessary to increase OEMx value to 0xD6.

[Resolution]
Increase OEMx value to 0xD6.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024299449
Original commit date: Wed Sep 28 09:47:58 2022 +0200
Change-Id: Iaad064e872a58932f55319393d35b73fc0a7d76d
Original commit hash: fcf2546e4ae2e74dcb377185935a125e68d92314

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: e1f18326f818b400713c29a404737acf2cff871e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:51 2022 +0530 
-------------------------------------------------------------------------------- 
Added Lontium + SIO for MTL-PS.

[Feature Description]
Added Lontium + SIO for MTL-PS.

Control features enablement with newly introduced NVS variables,
such as I2SE, ITCM, ITHW and ITSI, where they will set to ENABLE
when PcdEmbeddedEnabled flag is set.

When PcdEmbeddedEnabled flag is NOT set, the NVS variables will
NOT be set and all the ACPI objects will be hidden.

Package/Module: MTL-PS

[Impacted Platform]
MTL-PS RVP, CRB, PPV

Hsd-es-id: 15012029982
Original commit date: Fri Jun 24 12:43:06 2022 +0800
Change-Id: If53ea4c5e14a5e3b8f2869995d8f11ffeccb0baa
Original commit hash: 3e570c808c74355ffb105767f873d9709a0f72ea

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/AcpiTables/DptfNvs.asl
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/Dptf.c
Features/Thermal/DptfFeaturePkg/Include/DptfConfig.h
Features/Thermal/DptfFeaturePkg/Include/DptfNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/EverestCodec8316.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/IT8659EHwMon.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/ItEHwMon.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/ItEHwMonFan2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/IteCom.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/IteSio.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Sen1Particip.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Sen2Particip.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
MeteorLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.inf
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsPpvBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/uart16550.h
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/PlatformPkg.dsc
MeteorLakePlatSamplePkg/Setup/Advanced.vfr
MeteorLakePlatSamplePkg/Setup/EcSetup.c
MeteorLakePlatSamplePkg/Setup/HhmSetup.hfr
MeteorLakePlatSamplePkg/Setup/InitStringList.h
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/SetupCallbackList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h
MeteorLakePlatSamplePkg/Setup/SioIT8659ESetup.c
MeteorLakePlatSamplePkg/Setup/SioIT8659ESetup.h
MeteorLakePlatSamplePkg/Setup/SioIT8659ESetup.hfr
MeteorLakePlatSamplePkg/Setup/SioIT8659ESetup.uni
MeteorLakePlatSamplePkg/Sio/It8659HwMonDxe/Config.h
MeteorLakePlatSamplePkg/Sio/It8659HwMonDxe/HwMonInit.c
MeteorLakePlatSamplePkg/Sio/It8659HwMonDxe/HwMonInit.h
MeteorLakePlatSamplePkg/Sio/It8659HwMonDxe/It8659HwMon.inf
MeteorLakePlatSamplePkg/Sio/It8659HwMonDxe/ItHwMon.c
MeteorLakePlatSamplePkg/Sio/It8659HwMonDxe/ItHwMonRegs.h
MeteorLakePlatSamplePkg/Sio/IteIt8659Dxe/ComponentName.c
MeteorLakePlatSamplePkg/Sio/IteIt8659Dxe/ComponentName.h
MeteorLakePlatSamplePkg/Sio/IteIt8659Dxe/It8659.inf
MeteorLakePlatSamplePkg/Sio/IteIt8659Dxe/Register.h
MeteorLakePlatSamplePkg/Sio/IteIt8659Dxe/SioChip.c
MeteorLakePlatSamplePkg/Sio/IteIt8659Dxe/SioChip.h
MeteorLakePlatSamplePkg/Sio/IteIt8659Dxe/SioDriver.c
MeteorLakePlatSamplePkg/Sio/IteIt8659Dxe/SioDriver.h
MeteorLakePlatSamplePkg/Sio/IteIt8659Dxe/SioService.c
MeteorLakePlatSamplePkg/Sio/IteIt8659Dxe/SioService.h

================================================================================ 
Commit: 6254594f623ab279c00e3f60e6a497e4f6660132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:46 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][ACE@Audio] Programming ACE GPIO pins properly

[Issue Description]
ACE GPIO pins are not programming correctly as they are getting locked

[Resolution]
Programming the ACE GPIO pins before GPIO pins getting locked

Package/Module:
ClientOneSiliconPkg\Fru\MtlSoc\LibraryPrivate\PeiMtlSocInitLib

[Impacted Platform]
MTL

Hsd-es-id: 15012028639
Original commit date: Wed Oct 5 00:52:31 2022 +0530
Change-Id: Ia435733ffa8ca6d1ebd23980d87b0b34b73ffc71
Original commit hash: c2951fc292f693f007d69bf467eda262dcd473aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c

================================================================================ 
Commit: 3429121c407b70452f43895911a6129aa9552606 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:45 2022 +0530 
-------------------------------------------------------------------------------- 
Check ArbH Anti-rollback SVN before Capsule update

[Feature Description]
Check ArbH Anti-rollback SVN before Capsule update.
Current check SVN: ACM, BPM, KM SVN.

Package/Module: CapsuleFeaturePkg

[Impacted Platform]
MTL/LNL

Hsd-es-id: 15011634500
Original commit date: Tue Oct 4 12:23:54 2022 +0800
Change-Id: Ica5e36a8e945429943cbf70a5ba07b9483037141
Original commit hash: 6d01ad15a6fd31883b2b372b8bcc926942a0d73d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.inf
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: b665b7c716c44b9cf27a69f7846f6d9f9cbe8d5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2412_00

Hsd-es-id: N/A
Original commit date: Tue Oct 4 21:35:26 2022 -0700
Original commit hash: 93e42f53de8586693ff3765b92392cb92f6a8af4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 006658d0d9ab3b7903f7f8fc1bc4f2ce20eddf2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:42 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Move out capsule update recovery mode check

[Issue Description]
- To detect the capsule update in progress to support the
seamless recovery/resiliency restore flow.
- Use the GUID HOB(gBiosInfoRecoveryGuid) to check.

[Resolution]
- Add new inner function IsCapsuleUpdateRecoveryBoot () to
check and make it reuseable.

Package/Module: MeteorLakeBoardPkg/PeiReportFvLib

[Impacted Platform]
ALL.

Hsd-es-id: 15012087676
Original commit date: Tue Oct 4 16:42:37 2022 +0800
Change-Id: I725c2b45e9926370dbf5a63521202b34ce2e32bb
Original commit hash: 51d462aface31a1650b636dd0d6ac1840daae5dd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: 65727d8e540eb65351a6947d68480a97939e1faa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:40 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-PS] Code change to support serial pci mode

[Feature Description]
Code change to support serial pci mode

Package/Module: uart

[Impacted Platform]
MTL-PS

Hsd-es-id: 1509151828
Original commit date: Mon Sep 26 18:22:03 2022 +0800
Change-Id: I46a926c1ba97c8cf1ef066112b9a28cb2a57bc7e
Original commit hash: 494516da4bf61e17916ea23b3cfcbcfa5afcd0b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.inf
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 5d4e81a04c1cd0f4ec559725be7a3ffff8d957b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:38 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012046951
Original commit date: Tue Oct 4 16:05:38 2022 +0530
Change-Id: I85cf4828a3b2437c19801cf9f820a63b49d9f8f3
Original commit hash: eeb1f4a8dc054da65f504ef8acf619d8c379ccf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: a94e97ca2ea6a785a75e6de348d1bf576ebeefb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:37 2022 +0530 
-------------------------------------------------------------------------------- 
Add MTL-P CRB config patch

[Feature Description]
Add MTL-P config Patch for crb

Package/Module: MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL P

Hsd-es-id: 1509151828
Original commit date: Sun Oct 2 20:26:32 2022 -0700
Change-Id: Icd53b42faaff53141358dd5c5af8899cb769128e
Original commit hash: 7bf0d5b504f92013f6039dcb270948cc608f6b68

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 3fcb15ac05d3e64a24f384f5857f4ea3b774c164 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:35 2022 +0530 
-------------------------------------------------------------------------------- 
MTLPS updates VBT for both ERB and reworked RVP

[Feature Description]
The MTL-PS reworked RVP has updated with DDIA DP1.4, DDIB DP1.4, and
TCP3 DP2.0. And, update VBT for ERB. Remove extra space in dsc files.

Package/Module: MTL-PS

[Impacted Platform]
MTL-PS RVP, ERB

Hsd-es-id: 15012029982
Original commit date: Fri Sep 30 10:59:48 2022 +0800
Change-Id: I8cc1ced9a251c39b4a1a74874458d3ff4d774e6a
Original commit hash: 03683c7624e7e35d0e8b76dd9927ca5d47f3a0dd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc

================================================================================ 
Commit: 81ab2a4507b4f78784ea490e6393a01217b9ac34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:34 2022 +0530 
-------------------------------------------------------------------------------- 
MTLPS updates VBT for both ERB and reworked RVP

[Feature Description]
The MTL-PS reworked RVP has updated with DDIA DP1.4, DDIB DP1.4, and
TCP3 DP2.0. And, updated VBT for ERB TCP2 HDMI port.
Remove extra space in dsc files.

Package/Module: MTL-PS

[Impacted Platform]
MTL-PS RVP, ERB

Hsd-es-id: 15012029982
Original commit date: Tue Oct 4 10:31:07 2022 +0800
Change-Id: I1627b98094d85888c37d614c09b107c9ce539036
Original commit hash: 2459f0fd42d9a87c5cd976e8247fef6311817f41

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc

================================================================================ 
Commit: c14a4d9e44603ddccb7d489069d3dcf2bc62ef9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:29 2022 +0530 
-------------------------------------------------------------------------------- 
[CPU]Changing default setting of autonomous EPP grouping BIOS knob
as Disable.

[Feature Description]
There is a request to change the default value of autonomous EPP
grouping to Disable.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL ALL

Hsd-es-id: 16018445224
Original commit date: Tue Oct 4 10:13:47 2022 -0700
Change-Id: Ifaf5d7c1fe055f9a11d0241e2a275317cb5c2606
Original commit hash: ba84b8c9324598e183270d913cb5242fab3d94fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 249064fb9219a33189048fbfd5e3cc0174347aff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:25 2022 +0530 
-------------------------------------------------------------------------------- 
MSR and IMR PRMRR in NGU is not consistent is observing with HSTI

[Issue Description]
MSR PRMRR and IMR PRMRR read by HSTI are not equal in value

[Resolution]
Use NGU PMA structures to read the value properly

Package/Module: MeteorLakePlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 16017986316
Original commit date: Tue Sep 20 05:36:32 2022 -0700
Change-Id: I0f3875bce6a53ebfdd4a4b598b1112708ab1f656
Original commit hash: c5a6d19275eede7d20748bc2dfdf4b76cecddacf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 3fa4d9cad01eeb3aafa4ac5ce7b2d4efd6cca7c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:23 2022 +0530 
-------------------------------------------------------------------------------- 
VMD ADBG tags clean-up

[Feature Description]
Clean-up ADBG tags in VMD asl code.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15011695792
Original commit date: Fri Sep 30 13:49:17 2022 +0800
Change-Id: I269e4796acfa811a920ee6acb7319b0c995e81e7
Original commit hash: c8a691bdf86532e09b2d0a2d766bcfffbfd2879a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl

================================================================================ 
Commit: 148da8bb2d130f55455059975d04a77d17aa5277 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:16 2022 +0530 
-------------------------------------------------------------------------------- 
[MTPS] MtlPchSerialIoInit consumes PMC SOC lib rather than MTL PCH.

[Issue Description]
SerialIoInit function uses the MTL SOC PMC versions of the functions.

[Resolution]
SerialIoInit uses and includes the aproppiate MTL PCH functions.

Package/Module: ClientOneSiliconPkg/PeiMtlPchInitLib

[Impacted Platform]
MTL.

Hsd-es-id: 15012034530
Original commit date: Wed Sep 28 12:17:04 2022 +0200
Change-Id: Iec1654442a7ed0f49e66f52714fa9a15f2fac1c5
Original commit hash: 9928da197513e99c224f4dad9b27ee8dc4663301

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c

================================================================================ 
Commit: c6c9bbc22b827fb5516a7e12f3224e1332475a5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:14 2022 +0530 
-------------------------------------------------------------------------------- 
MTL PCH eSPI initialization

[Feature Description]
eSPI controller in PCH die needs to be programmed according to software
flow spec.
It's going to be programmed similarly to the eSPI in SoC die. This
includes setting SBLCL bit to lock eSPI configuration, power management
options and error reporting.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib

[Impacted Platform]
All using MTL PCH-S

Hsd-es-id: 18023722687
Original commit date: Tue Aug 30 16:08:12 2022 +0200
Original commit hash: a66f6c69c781af2062991ceb7dc21a18338c3b9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEspi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c

================================================================================ 
Commit: 7351b367f8f46383c56127138ae1beab8cff4f37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:07 2022 +0530 
-------------------------------------------------------------------------------- 
DMI Link Width degradation x4 --> x2 during BIOS boot.

[Issue Description]
Issue rootcaused to wrong setting for Thermal Throttle Level 0.

[Resolution]
Change value for UPHWAWC.TS0TW to 2 (x4)

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024038298
Original commit date: Thu Sep 15 10:47:55 2022 +0200
Change-Id: I4aa498a7cad9148dd15f8902d06b7811dd74640c
Original commit hash: 2374c463b6312b9a63f6a7df0f1ce494ffe0c855

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: bce5fbe62d0f67574d057f313d4be4e9b40c670d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:17:05 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "BIOS shall support single binary for MTL-P and ORL-U SoC"

This reverts commit 2e9521e596fdbb21d8ede34481a6640be664bc55.

[Feature Description]
Single binary support for MTL-P and ORL-U Soc.
Enlarged release BIOS IBB size to 5.8 MB.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-M, MTL-P, ORL-U

Hsd-es-id: 16018265780
Original commit date: Tue Oct 4 16:34:32 2022 +0530
Change-Id: I9afc569e044d7216352e733b5a5c5f767b5cf188
Original commit hash: dcafd2d4da7e9359402b3dd45e51f337295af627

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: e69abfea763d9910d91a0b60f304b121d8f6038b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:58 2022 +0530 
-------------------------------------------------------------------------------- 
MTL Ported StepDownMode feature

[Feature Description]
Ported StepDownMode feature form ADL to MTL

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16016879880, 16016770379, 15011560535, 15011675846
Original commit date: Tue Sep 13 14:39:17 2022 +0530
Change-Id: Ia78b14c65fb0a91ad20b37c0dc091e267e6bf300
Original commit hash: 7efc693328b32b83888071d02e645b3526375d08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/CpuRegs.h
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 6a54cbfd79db104a906169edaf6d42f45cbfe073 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:54 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV] BT CHINA PPAG enablement control via UEFI var

[Feature Description]
New ability for OEM to control BT EU and CHINA PPAG feature enablement/
disablement via UEFI var

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018213447
Original commit date: Thu Sep 29 10:59:15 2022 +0530
Change-Id: I8cbf16359647570733c142763d856ed8692a03d6
Original commit hash: f8a003a8a0ef89e94638ffdf057d536168ff83e2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/Include/CnvVariables.h

================================================================================ 
Commit: f9b0365f12901a7122ef0961c9852a20b733c4af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:50 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS shall support single binary for MTL-P and ORL-U SoC

[Feature Description]
Single binary support for MTL-P and ORL-U Soc.
Enlarged release BIOS IBB size to 5.8 MB.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-M, MTL-P, ORL-U

Hsd-es-id: 16018265780
Original commit date: Wed Sep 28 15:09:27 2022 +0530
Change-Id: I86f92adecdab9600d7534a75ef457ddee9cd1eaf
Original commit hash: d0969617a6a06a6388c4ee964e7bec9d8d734c1a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: 481e06037f31dd6b52e911090835dc8446703097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:46 2022 +0530 
-------------------------------------------------------------------------------- 
Add TDP/VR tables for MTL-PS

[Feature Description]
Add TDP/VR tables for MTL-PS

Package/Module: MTL-PS

[Impacted Platform]
MTL-PS RVP, CRB, PPV

Hsd-es-id: 15012029982
Original commit date: Tue Aug 9 08:51:37 2022 +0800
Change-Id: I2412eceada0a18e6c9c99ae1287f01246c3e738e
Original commit hash: 1455d2ed1d6924394c557f9008b26b74634dea5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h

================================================================================ 
Commit: 53dcc99ba124833fd8cc9d1bcf79e42275721a2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:41 2022 +0530 
-------------------------------------------------------------------------------- 
USB4 design point only works with platforms with 4 TBT ports exposed

[Issue Description]
OS report receive USB4 _DSD while disable DMA and RP with HLK test.
It should be receive only support USB3 capacity.

[Resolution]
Adding check TBT DMA is enable or not when in SW CM mode

Package/Module:
ClientOneSiliconPkg/Tcss

[Impacted Platform]
MTL

Hsd-es-id: 15012039089
Original commit date: Thu Sep 29 11:12:07 2022 +0800
Change-Id: Ifea11908524c59f13ad727fb30395f8cf9dc7890
Original commit hash: 93662ff58b3fa4fe168331a2c3b2460eb3609676

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 3bc6173f7b7f716216e17f64b1508d5b70652515 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:40 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-S PCH PCIe root port config overrides MTL-S SOC PCIe config

[Issue Description]
PCH PCIe setup options are overlapping with SOC/IOE Port.
(Intel Advanced Menu->PCIE Configuration)

[Resolution]
Increased MAX_PCIE_ROOT_PORTS to 29 and
re-arranged setup option related code

Package/Module:
ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 18024106081
Original commit date: Thu Sep 22 16:50:10 2022 +0530
Change-Id: If0155ad21ae40e75836483e648cc2df0eb6e589e
Original commit hash: 983a61610fb037e58b159914f210f4ff4d8acdd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchLimits.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/PchPciePortsSetupSinglePortMenu.hfr
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: cc26103bea9daacc6cd82ee8b92ccb974dfb04b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:36 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-PS] Add Board String for MTL-PS boards

[Feature Description]
Add platform strings for MTL-PS boards.

Package/Module: PeiDxeBoardIdsLib

[Impacted Platform]
MTL-PS CRB, RVP

Hsd-es-id: 15012029982
Original commit date: Tue Sep 27 16:56:46 2022 +0800
Change-Id: I1f61af660e6b13a57c50123a829b66dc2d32326a
Original commit hash: c52889d5257ae56447305ea97bc2cf0c1e1f7f41

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: df7ad9205f7d61ecc9c1c433b952129e5f655721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:35 2022 +0530 
-------------------------------------------------------------------------------- 
Fix cometic changes in Wi-Fi PPAG

[Feature Description]
Fix antenna gain frequencies to be aligned with the driver
implementation

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018213449
Original commit date: Mon Sep 12 02:09:35 2022 +0530
Change-Id: I0a804b45c53f5aa43c0bfe35971294ad8610286d
Original commit hash: 54cd735cb4d18d9ed6ce32dadb886c477ceaae91

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 87976ac4e99cb79d1b76cce76f75683ec5e37fbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2411_01

Hsd-es-id: N/A
Original commit date: Mon Oct 3 21:35:25 2022 -0700
Original commit hash: 10732b610316214c8373367e15c51bf0f113d276

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6b8e88c5b460befcbfe330944e0a3b79258e484e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:22 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.20.1

Original commit date: Mon Oct 3 16:01:39 2022 -0700
Change-Id: I7bef8e67e06d7bd414ce179dadbab934aad78f55
Original commit hash: 43a9d7bb708b3aca6498f7c5cfda70d32f3ab9ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 80aa55d5be782e289db16cb05a645936b419686f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:20 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Update DDR5 max freq. to 4400

[Feature Description]
Update BIOS/MRC default DDR5 frequency to 4400 G4 for SAGV disabled
configs.
Update DDR5 SAGV configuration to:
{WP0, WP1, WP2, WP3} = [3200 G4, 4000 G4, 4400 G4, 4000 G2]

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015905414
Original commit date: Mon Oct 3 13:42:46 2022 -0700
Change-Id: I610e0c6b5def66129987bbb8bf84ec69487096d1
Original commit hash: 9708686f1814b2fb38a568c2700e49a70a56bf8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 56bbeb3fd35496157e6e7eafa7a047f559a6b693 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2411_00

Hsd-es-id: N/A
Original commit date: Mon Oct 3 14:26:56 2022 -0700
Original commit hash: 978ad594826f3991502befe9c664f11c8d208d20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 54e17fb64942a44bf6670f056b886215da6b7f8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:11 2022 +0530 
-------------------------------------------------------------------------------- 
[Regression]: F3 followed by bios reset not booting to OS

[Issue Description]
F3 followed by bios reset not booting to OS

[Resolution]
VMD setup menu condition

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16018375467
Original commit date: Fri Sep 30 08:51:47 2022 -0700
Change-Id: I1ce2694acf19921beb15ae9e6d171e743dfa3a63
Original commit hash: deb9b5e31e0cfb2a589afd18c105586a856a8a25

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 0bb525f2bed0a054b0ed277c4363fe7d3221c124 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:10 2022 +0530 
-------------------------------------------------------------------------------- 
Check the wrong SerialIoBar address

[Issue Description]
In some environment, the BIOS maybe get wrong SerialIoBar address
0xFFFFFFFFFFFFF000 of PCH UART, and read/write to wrong address cause
system hung.

[Resolution]
BIOS check the wrong SerialIoBar address of PCH UART.

Package/Module: C1S/IpBlock/SerialIo

[Impacted Platform]
ALL

Hsd-es-id: 15012073295
Original commit date: Sun Oct 2 11:36:14 2022 +0800
Change-Id: Icd009934dac257851f108071842dd9f1ea4cf76b
Original commit hash: dcafed405a5fb2131e0a6cf70ef4ccd287945cc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c

================================================================================ 
Commit: 39037fd18e6976f7d70942ebc60d69ae54868354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:16:07 2022 +0530 
-------------------------------------------------------------------------------- 
Adopt FSP Spec Version 2.4 (Non X64 PEI changes)

[Feature Description]
Adopted FspMultiPhaseMemInit API and common multiphase solution for
both memory and silicon initialization.

Package/Module:
ClientOneSiliconPkg, LunarLakeFspPkg, MeteorLakeFspPkg

[Impacted Platform]
MTL ALL, LNL ALL

Hsd-es-id: 16017952210, 15012053377
Original commit date: Thu Sep 22 16:03:58 2022 +0800
Change-Id: Ib0434217b8b038b2b6a5282b9b90c443891ea815
Original commit hash: d5378b393463cf5f095abe53b7394bddc3d8571c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Include/Library/PlatformFspMultiPhaseLib.h
ClientOneSiliconPkg/Library/BasePlatformFspMultiPhaseLib/BasePlatformFspMultiPhaseLib.c
ClientOneSiliconPkg/Library/BasePlatformFspMultiPhaseLib/BasePlatformFspMultiPhaseLib.inf
MeteorLakeFspPkg/BuildFv.cmd
MeteorLakeFspPkg/BuildFv.sh
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: 053169b09ea0c66c386ef547a63c3d781ce18905 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:15:58 2022 +0530 
-------------------------------------------------------------------------------- 
Add interrupt policy for MTL PCH-S

[Feature Description]
Added another instance of interrupt policy to PCH policy. This will
allow the platform to select different interrupt setting. This commit
also adds interrupt polarity programming for PCH-S devices.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18022460201
Original commit date: Tue Sep 13 13:11:21 2022 +0200
Original commit hash: 773152e729548c2e86435d5adcb1f4f3ba4fe99d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchGbe.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSataInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchTsn.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/MtlSocPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/MtlSocPreMemPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/MtlSocPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPreMemPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Library/PeiItssLib.h
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Library/PeiItssPolicyCommonLib.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c

================================================================================ 
Commit: 9a4b29b33b7ab1f16c89fb817c282560a2f91d8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:15:56 2022 +0530 
-------------------------------------------------------------------------------- 
Cleanup MTL policy

[Issue Description]
MTL SOC-S included a lot of unnecessary config blocks which wasted
space.

[Resolution]
Remove unnecessary config blocks

Package/Module: ClientOneSiliconPkg, MeteorlakePlatSamplePkg

[Impacted Platform]
MTL-M, MTL-S

Hsd-es-id: 18023862890
Original commit date: Mon Sep 5 12:53:52 2022 +0200
Original commit hash: 54c84f627df65fbe6f9b71e22ce7a6c4952dd13a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPolicyLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/MtlPchPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocPolicyLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/MtlSocPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf

================================================================================ 
Commit: 990c75eed2f24e48533e7a40fd1f2a14375548fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:15:54 2022 +0530 
-------------------------------------------------------------------------------- 
[IP_FW][cPcie] Set the removed bit CPGWAKECTRL in register ARCG3 when
program Pre Link Active.

[Issue Description]
Do not set the removed bit CPGWAKECTRL in register ARCG3

[Resolution]
Removed ARCG3.CPGWAKECTRL programming

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012064620
Original commit date: Fri Sep 30 17:28:51 2022 +0530
Change-Id: Ibd6b6bb21af6b6be08ea46f28fca1b1e6387e103
Original commit hash: e58b41df4d934d9c164d02edd16acbabcf04cad0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: e9e085fa672a897a174c0c759a62cf557a904a7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:15:53 2022 +0530 
-------------------------------------------------------------------------------- 
Enable Fsp Policy Check

[Feature Description]
Correct Fsp Policy check comments

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011532038
Original commit date: Mon Oct 3 18:37:51 2022 +0800
Change-Id: I6f57d63c13d92e33ffb12fed464e7ead03f19810
Original commit hash: cbfd4426acc53c30d8725c705e297ab9e1635feb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: 735385f224eecfe299e90afbdb826dd33214c599 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:15:49 2022 +0530 
-------------------------------------------------------------------------------- 
Introduce PcieBusPei driver

[Feature Description]
This change introduce PcieBusPei library. This library allows to assign
resources for necessary devices, serve interface
to access and allow to enumerate them in PEI phase.

Package/Module: ClientOneSiliconPkg/PcieBusPei

[Impacted Platform]
MTL

Hsd-es-id: 18021420416
Original commit date: Thu Apr 7 15:44:45 2022 +0200
Change-Id: I7ce523ee33d127debe23e417c2a930d3d988297c
Original commit hash: 456d5d649630735bca85dd7fc207639808d4462f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResourceHelpers.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.h
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.inf
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 59ea5fae992d1c0de01d4b302d90c3860d5c705a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:15:45 2022 +0530 
-------------------------------------------------------------------------------- 
GPIOV2 HDA Standbystate fix

[Issue Description]
MtlSocGpioEnableHda function doesn't contain StandbyState configuration
applied.

[Resolution]
I updated mMtlSocHdaPinMap table with Standbystate and terminate
values for each Hda Pins. Hda standby config has been updated by
SetIostandbyConfig method.

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc/Library

[Impacted Platform]
MTL

Hsd-es-id: 15012028639
Original commit date: Fri Sep 30 14:16:04 2022 +0200
Original commit hash: 0321d55a025be4822d430e5ead2738e4f3c21186

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: 7f648f6ad87a299dbdf95b79f2b7aaf75630c9f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:15:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2407_00

Hsd-es-id: N/A
Original commit date: Sun Oct 2 21:35:34 2022 -0700
Original commit hash: 2f88c12fc73c2cef0dddbb694ec011ef667a0d4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ef6997f6b176a3b37e95abd05f283723098fd79f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:15:34 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Board support: MTL S with UDIMM DDR5 RVP board - Overclocking

[Feature Description]
Apply Voltage Override functions

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 14017318214
Original commit date: Thu Sep 22 16:42:55 2022 +0800
Change-Id: I73c644d980736e9af3a4d6199b35df6327c46a91
Original commit hash: 8107e80ace5e781d9e70b85bcc9dd7b6eac9fe37

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/Library/PlatformVoltageControlLib.h
MeteorLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
MeteorLakeBoardPkg/Library/DccProgramLib/DccProgramLib.inf
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
MeteorLakeBoardPkg/Library/PlatformVoltageControlLib/PlatformVoltageControlLib.c
MeteorLakeBoardPkg/Library/PlatformVoltageControlLib/PlatformVoltageControlLib.inf
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: d4941928b0119ed26f90332826a141f4d58489bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:15:32 2022 +0530 
-------------------------------------------------------------------------------- 
Enable Fsp Policy check

[Feature Description]
Fix Fsp Policy check teamcity

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011532038
Original commit date: Mon Oct 3 09:34:05 2022 +0800
Change-Id: Ia2865064e0b7b4e08136ea9ff2a8d84a270a7927
Original commit hash: 3242a8433e095a6e428b364e3ba9dc0cd0e6a3cc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 16940ee3cb967d4753a4eeb689e69b71ec6f2955 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:15:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2406_00

Hsd-es-id: N/A
Original commit date: Sat Oct 1 21:33:35 2022 -0700
Original commit hash: 65ecdcda29b8e7489179e7cf5c9675fff69c9f64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d1ca0c6902e3e062b0e1845550024d10def620f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:15:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2405_00

Hsd-es-id: N/A
Original commit date: Fri Sep 30 21:33:40 2022 -0700
Original commit hash: 99cb2f74fac2bffa37b2d3a72f76ddc83b106d7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4d3f91366db17a9f85a9660b7eb4b2a58b8cb90b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:57 2022 +0530 
-------------------------------------------------------------------------------- 
TCSS support: MTL S with UDIMM DDR5 RVP board (OC)

[Feature Description]
TCSS Board support for MTL S UDIMM OC

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MeteorLake S

Hsd-es-id: 14017318214
Original commit date: Wed Aug 31 02:45:59 2022 -0700
Change-Id: I5a4e8a3354aeca3e0a3b2d54e6f67249f141ad5e
Original commit hash: fa20d52f6ae5584b75fe91761a63b19277302c9d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1DOC04Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: a18d85c371833de38ef349c3f6b86a032f0fb175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:56 2022 +0530 
-------------------------------------------------------------------------------- 
TCSS support: MTL S with UDIMM DDR5 RVP board (1DPC)

[Feature Description]
TCSS Board support for MTL S UDIMM 1DPC

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MeteorLake S

Hsd-es-id: 22015251891
Original commit date: Tue Aug 30 01:52:33 2022 -0700
Change-Id: I9f632d1b218023b34f5c5c3afc262a5200ca086f
Original commit hash: b5e78e3da8cfaf94bd2989eeb5f9ca191a1b87af

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1D01Rvp.asl
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 8c5bb104c817646aa73c5bb8e7a6bde896e1001d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:54 2022 +0530 
-------------------------------------------------------------------------------- 
TCSS support: MTL S with UDIMM DDR5 RVP board (2DPC)

[Feature Description]
TCSS support: MTL S with UDIMM DDR5 RVP board 2DPC.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MeteorLake S

Hsd-es-id: 14017180956
Original commit date: Tue Aug 30 00:26:16 2022 -0700
Change-Id: Idd832da3a2d2d6131d5d7c2545cca1a18573338c
Original commit hash: fb456bfedd86f0901748b9d6fb178479b3805d6c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU2D03Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: a9439d5dd669bfcebe46288d63af14e59bff2a43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS] AMO toggled when TBT is disable

[Issue Description]
ALL Monitor off pin raise only when FW CM mode, and in SWCM mode
should keep this to low, no matter TBT DMA controller is exist
or not.

[Resolution]
Change default value of template variable to low, and only raise
if TBT DMA controller is running in FW CM mode.

Package/Module:
PlatformPkg/Pep.asl

[Impacted Platform]
MTL

Hsd-es-id: 15012011165
Original commit date: Fri Sep 23 13:44:22 2022 +0800
Change-Id: I559b6fb679200570f05eeba4acde093f4c845c61
Original commit hash: 7213c297f608f21b6c08fc3e8a42cb7ee1501c9c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: e2d5d9def5563e5acd1718108b91e3fda37b6c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:41 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][UnitTest] Add Test Case for CnvUefiPolicyInitDxe

[Feature Description]
Add CnvUefiPolicyInitDxe test case for CnvDxe
to confirm the code is healthy

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011299160
Original commit date: Fri Sep 30 16:52:32 2022 +0800
Change-Id: I7a304315b04043f06631549ea905956af119243b
Original commit hash: 3b8a972bbee4bda06c48d5a9a694d0ac1cf3605f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/CnvDxeHost.inf
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvUefiPolicyInitDxe/TestCaseCnvUefiPolicyInitDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvUefiPolicyInitDxe/TestCaseCnvUefiPolicyInitDxe.h
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/UnitTestMain.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariablesVer1.h
Features/Connectivity/CnvFeaturePkg/Test/CnvFeaturePkgHostTest.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c

================================================================================ 
Commit: 15c8cf019aa1a8ddc763186e6a0cab73eaffb26f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:40 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][UnitTest] Add Test Case for CnvNvsAreaUpdate

[Feature Description]
Add CnvNvsAreaUpdate test case for CnvDxe
to confirm the code is healthy.

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011299160
Original commit date: Fri Sep 30 15:11:38 2022 +0800
Change-Id: I7a304315b04043f06631549ea905956af119243b
Original commit hash: 3a54d0c7f72eafd16a42a53cc0aa8f3d8d6fd410

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/CnvDxeHost.inf
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvNvsAreaUpdate/TestCaseCnvNvsAreaUpdate.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvNvsAreaUpdate/TestCaseCnvNvsAreaUpdate.h
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/UnitTestMain.h
Features/Connectivity/CnvFeaturePkg/Test/CnvFeaturePkgHostTest.dsc

================================================================================ 
Commit: 84aefd57d620e6a306b9084dd5a8f019763a78dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:39 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][UnitTest] Add Test Case for CnvNvsAreaInit

[Feature Description]
Add CnvNvsAreaInit test case for CnvDxe to confirm the code is healthy.

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011299160
Original commit date: Tue Sep 13 14:24:39 2022 +0800
Change-Id: I7a304315b04043f06631549ea905956af119243b
Original commit hash: c906db84bd03ebe7c945283209f9bf4be7ed840c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/CnvDxeHost.inf
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvDxeTestCase.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvNvsAreaInit/TestCaseCnvNvsAreaInit.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvNvsAreaInit/TestCaseCnvNvsAreaInit.h
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: ada182ab5d1cabd8b4712514e5aa01a4d6bab810 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:37 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLS] DMI BWG 2.9 Implementation.

[Feature Description]
Implement DpDmi BWG 2.9 Recommendations.

Package/Module:
ClientOneSiliconPkg\IpBlock\Dmi

[Impacted Platform]
MTLS

Hsd-es-id: 16018211216
Original commit date: Fri Sep 23 19:28:13 2022 +0530
Change-Id: Ifdf1d7ef212e8902e0465e750f26922d0a3d10d6
Original commit hash: a4f0f48876b254a7f4c3a1793c72c214c6fd0e72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Dmi/PeiDmiConfig.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiPolicyLib/PeiDmiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/DmiSetup.uni

================================================================================ 
Commit: 908b74abca02c0ba1145896f415a9f72dc84a6ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:34 2022 +0530 
-------------------------------------------------------------------------------- 
Clean up IMR1M11 and IMR1M12 base and mask APIs

[Issue Description]
Remove IMR1M11, IMR1M12 related APIs since those registers are removed

[Resolution]
Removed IMR1M11 and IMR1M12 base and mask APIs

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 16018399642
Original commit date: Fri Sep 23 16:36:55 2022 +0530
Change-Id: Id0c2a98d468c553cf140e3f938ab82a5edefa92d
Original commit hash: 26fd424be1c8fc22745db1e3ff6f79eda4c8aabc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/NguInfoLib/NguInfoLib.c
ClientOneSiliconPkg/IpBlock/Noc/Include/Library/NguInfoLib.h

================================================================================ 
Commit: cb7ea579f7e19829761c56d1680633e5d96d70b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update of PSR Support for CSME unconfigure

[Issue Description]
PSR Support for CSME unconfigure

[Resolution]
1.while updating the BIOS to refer Unconfigure reset bit, this bit under
SMBIOS Table also got removed.However, synced with CSME, setting
this bit 31 at SMBIOS Table 130 is not going to be useful and concluded
that we no need to set this bit.
2.Creating MACRO for Erase Source

Package/Module:
MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 13010135533
Original commit date: Thu Sep 29 21:56:58 2022 +0530
Change-Id: I53985c5639d64bf0111ca4bd3fcfdcc34a933b03
Original commit hash: 5890ee5c05024594b1547f773b8f64374165415e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h

================================================================================ 
Commit: 5b914111e7fd55b0d439d7664d4c5ce7159ce5e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update Resource ID's supported on LNL for Resource Priority Feature

[Issue Description]
LNL support only 3 resources L2 Cache, L3 Cache, and Memory Bandwidth

[Resolution]
Updated Resource ID's

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 16018401553
Original commit date: Thu Sep 29 17:22:37 2022 +0530
Change-Id: Ibc04525ebc908b54a0f6b39ce890009e6384e7ef
Original commit hash: cbce1b523c6d5a15c6a5d69a660512ee24879a33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl

================================================================================ 
Commit: 444e5ebbcedaf470496d1ebc99d2df2da3beb0e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:23 2022 +0530 
-------------------------------------------------------------------------------- 
Modify M-Ibb feature for CacheMissDetect to work.

[Feature Description]
Corrected some parts of MultiIbbCacheMissDebugCheck( ) function.
Changed debug messages to prevent misunderstanding.
Modified uncache process to start only after IBB1 is done
with ACM disable case.

Package/Module:
Features Pkg.

[Impacted Platform]
All

Hsd-es-id: 14017607085
Original commit date: Fri Sep 30 15:14:13 2022 +0800
Change-Id: I6967aa8bea1394d49ca9fc4d156261b814b88ebb
Original commit hash: 2fae51e3e41d537978b506edd4192f7b33282204

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/MultiIbbFeaturePkg/Library/PeiNemConfigMtrrLib/PeiNemConfigMtrrLib.c
Features/Storage/MultiIbbFeaturePkg/MultiIbbService/MultiIbbServicePei.c

================================================================================ 
Commit: 4a4f8395c730a8d085f64fc81e472dbe7b762a39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:20 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking

[Feature Description]
Add Fsp Policy check file

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011532038
Original commit date: Thu Sep 29 15:20:26 2022 +0800
Change-Id: I455b19cc715c3610ca383502223c91246ef4c3d2
Original commit hash: 8dc92a60e87d4e193f366c5fa7b1fc82c13e1c14

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: b3dbf81f5305dea8e85c39be69abb7138d11550b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:15 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Requesting TCCOLD setup to default enabled from IOE A1

[Feature Description]
TCCOLD setup option to be enabled by default from IOE A1

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
M and P

Hsd-es-id: 15012037853
Original commit date: Wed Sep 28 20:14:26 2022 +0800
Change-Id: I6d477075f6c456b00ae0af0e536012e7bfcd94ee
Original commit hash: 5ab644873df00851cd305983cfd546a08f1a3f41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeTcssConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6744ace490615d1cad29e7c17173f9af63013dc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2404_01

Hsd-es-id: N/A
Original commit date: Thu Sep 29 21:34:23 2022 -0700
Original commit hash: dfdda64f0dbe707e6b935df29223b7c94507c69d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 19f1d9cd5bd9b2860f13fc34ea118d3ddf349a97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:13 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Platform tags clean-up

[Issue Description]
Cleaning platform tags for MTL source code

[Resolution]
Cleaning PCD VpdPcds with SV tag in .c, .dse, .dec and .inf files

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011719904
Original commit date: Thu Sep 29 11:43:03 2022 +0800
Change-Id: Ia3a71707248937ce63259773f8cb33ee0c09cd98
Original commit hash: cb0a840b5d31b4d73d3b31516f982c595c8fbccf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: faa147cc627b03b9e2e4a5544d4393436b6d0b9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:11 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][UnitTest] Test Case for Install Var

[Feature Description]
Add Install Var test case for CnvUefiConfigVariables
to confirm the code is healthy

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011299160
Original commit date: Tue Sep 20 20:18:21 2022 +0800
Change-Id: I2a713a29985fc30dbe86d8b8abdc20b65ad04d04
Original commit hash: 4900af36899d327604b5dbc04e12dc54fea5f633

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariablesHost.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallBrds/TestCaseInstallBrds.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallBrds/TestCaseInstallBrds.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallCnvWwanCoEx/TestCaseInstallCnvWwanCoEx.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallCnvWwanCoEx/TestCaseInstallCnvWwanCoEx.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallEwrd/TestCaseInstallEwrd.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallEwrd/TestCaseInstallEwrd.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallMpcc/TestCaseInstallMpcc.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallMpcc/TestCaseInstallMpcc.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallSads/TestCaseInstallSads.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallSads/TestCaseInstallSads.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallSplc/TestCaseInstallSplc.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallSplc/TestCaseInstallSplc.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWand/TestCaseInstallWand.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWand/TestCaseInstallWand.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWcsc/TestCaseInstallWcsc.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWcsc/TestCaseInstallWcsc.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWgds/TestCaseInstallWgds.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWgds/TestCaseInstallWgds.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWpfc/TestCaseInstallWpfc.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWpfc/TestCaseInstallWpfc.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWrdd/TestCaseInstallWrdd.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWrdd/TestCaseInstallWrdd.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWrds/TestCaseInstallWrds.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/InstallWrds/TestCaseInstallWrds.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.h

================================================================================ 
Commit: bd4c5f6e1d42f9649a5c6a312b9f6bd712a7da49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:09 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][UnitTest] Add Test Case for UpdateVariables

[Feature Description]
Add UpdateVariables test case for CnvUefiConfigVariables
to confirm the code is healthy

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011299160
Original commit date: Thu Sep 15 11:15:58 2022 +0800
Change-Id: I7a304315b04043f06631549ea905956af119243b
Original commit hash: 69bff9dc13ad4aae3c936dbab2eae3b01eebd739

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariablesHost.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/PrivateMock/PrivateMock.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/PrivateMock/PrivateMock.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVariablesTestCase.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/UpdateVariables/TestCaseUpdateVariables.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/UpdateVariables/TestCaseUpdateVariables.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.h
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariables.h
Features/Connectivity/CnvFeaturePkg/Test/CnvFeaturePkgHostTest.dsc
Features/Connectivity/CnvFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/Connectivity/CnvFeaturePkg/Test/CommonMock/BootServicesMock.h
Features/Connectivity/CnvFeaturePkg/Test/CommonMock/RunTimeServicesMock.c
Features/Connectivity/CnvFeaturePkg/Test/CommonMock/RunTimeServicesMock.h

================================================================================ 
Commit: 1fd19ff726d104bb99db0d1bc4316754249c8c58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:14:04 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][OC] Move CPU / SOC BCLK setup knobs to BCLK Configuration menu

[Feature Description]
Move CPU / SOC BCLK PLL to BCLK configuration page.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake S

Hsd-es-id: 22015861226
Original commit date: Wed Sep 28 21:07:20 2022 +0800
Change-Id: Ia277122d27e6f457c0676d8d278e9838ff633291
Original commit hash: e5fdda355e8e45577824ec6eac9fd4eee5652c62

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/IccSetup.hfr
MeteorLakePlatSamplePkg/Setup/IccSetup.uni
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 81704dd9f75051c01d961bc8241c7dbba12ab289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:56 2022 +0530 
-------------------------------------------------------------------------------- 
[CNVi] BT is not enumerating after Warm Reset

[Issue Description]
Use the wrong GPIO API function when setting BT interface
and leads to BT is not enumerating after Warm Reset.

[Resolution]
1. Update the correct GPIO API function name.
2. Update BT initialization flow.

Package/Module:
ClientOneSiliconPkg/CNVi

[Impacted Platform]
MTL

Hsd-es-id: 15012015194
Original commit date: Fri Sep 23 16:05:07 2022 +0800
Change-Id: Ica4c66493cb44474e7071e723fe411187842af40
Original commit hash: c8ec7d77e154a5bb7dc26225afcf2cc6c22d4340

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiUsbFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/CnviLib/CnviLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiUsbFruLib/PeiUsbFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiUsbFruLib/PeiUsbFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc

================================================================================ 
Commit: 0e410f566242c4ff7f60db2773eea3319ce67a85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:53 2022 +0530 
-------------------------------------------------------------------------------- 
Allocate TCO IO region for MTPS

[Feature Description]
Allocate TCO IO region for MTPS

Package/Module:
ClientOneSiliconPkg/Tco

[Impacted Platform]
MTL-S

Hsd-es-id: 22013007790
Original commit date: Fri Sep 23 12:43:54 2022 -0700
Change-Id: I35dabff20a6a339a2d5eb30c9a8b34c8733f7192
Original commit hash: cbb175bad4a8781609fe5754ef71b6956a65bc46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchReservedResources.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLibFsp.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h

================================================================================ 
Commit: 84d54e0327880620e0bd770d645eb441a9533201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:52 2022 +0530 
-------------------------------------------------------------------------------- 
Support showing retimer versions before booting to OS

[Feature Description]
Show version in BIOS setup menu and update it after capsule update

Package/Module:
TcssCapsuleFeaturePkg, BoardPkg, PlatSamplePkg

[Impacted Platform]
MTL-P/M

Hsd-es-id: 15011538605
Original commit date: Wed Sep 28 10:51:20 2022 +0800
Change-Id: I9b989bc53edf06895a99111dbe9b5cd322ed12aa
Original commit hash: bdb13d4df4b94617914c62399d48b916a5e486ae

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/Library/TcssTbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TcssTbtRetimerSetup.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
MeteorLakePlatSamplePkg/PlatformCommonLib.dsc
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: b40e7c315463e8e1f602559a76ef3185834eb7e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:41 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS setup menu I2C# does not meet the 1MHz requirement.

[Issue Description]
SerialIoI2cBusFrequencySet function does not have flows to
program all registers unlike FrequencySet.

[Resolution]
Need to progam IC_CON once frequency parameters are
programmed. Adding SerialIoI2cStartOperation to
program IC_CON.

Package/Module:
ClientOneSiliconPkg/IpBlock/SerialIo
LunarLakeBoardPkg

[Impacted Platform]
LNL

Hsd-es-id: 22015876311
Original commit date: Wed Sep 28 11:37:01 2022 -0700
Change-Id: Iacbce14073f30e5956c3d1664c94d5625aa48fec
Original commit hash: fee3c7f20778885524a8709a3c701f1eb74ea721

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c

================================================================================ 
Commit: ae02d5917ff63cb73f5a7caad1a309d954bad8f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:40 2022 +0530 
-------------------------------------------------------------------------------- 
RC version is not matching between FVI table and BIOS page

[Issue Description]
RC versions are not matching FVI table's value w.r.t BIOS setup page

[Resolution]
Wrong values is updated. Updated the field with required PCDs.

Package/Module: MeteorLakeSamplePkg, ClientOneSiliconPkg

[Impacted Platform]

MTL

Hsd-es-id: 16018371000
Original commit date: Wed Sep 28 19:19:28 2022 +0530
Change-Id: Ica623d714c74ec02ea878cc087c443559d7440a5
Original commit hash: aa7b1dba228ea4950650e168d9ce8bf88891ea29

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf

================================================================================ 
Commit: 59cc1559096bda2a1a581fb4eb1cba70a283d976 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:39 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] HSTI include SOCIFTTL test

[Feature Description]
HSTI needs to confirm thermal throttling configuration is locked.
Since MTL new SoC Int Fabric Thermal Throttling Configuration
test is introduced to confirm that the setting has been locked
by BIOS while booting.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 14017471654
Original commit date: Thu Sep 22 04:17:38 2022 -0700
Change-Id: Ie91d4442f51391b2cdfd0e9382aa56fca6fd8891
Original commit hash: 01f8e4f6cb8a85eccaa212571ab61197902d7768

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: 675a546b033fc8caeb758aff476e21f8e43ec915 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:37 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2404_00""

This reverts commit a128769fb32d07810a6cbee4fe6acaec4e3874eb.

Original commit date: Wed Oct 5 15:01:44 2022 +0530
Change-Id: I2ae07891f3e0c7da25b9f01c4dd52a135345a0ca
Original commit hash: e8b228886c248c1751b79d146cd5e6d310644010

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 52cdda561d8a73cc8102bcb3a801f3b7a8c00c28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:35 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Changed BIOS Minor version to resolve TC error."

This reverts commit 49e9cb37fd91dab104c430aab4ce49d1b2df4f17.

Wed Oct 5 15:01:34 2022 +0530
Original commit date: Wed Oct 5 15:01:34 2022 +0530
Original commit hash: afb653eea627d9f794c1cc5f3a19d02de2bf865c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 58390409486236220aeaf6b6a901898a60671e48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:34 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2404_80"

This reverts commit 2ae666cec3421ef2acc9d19daec4ed29aca1a70a.

Wed Oct 5 15:01:19 2022 +0530
Original commit date: Wed Oct 5 15:01:19 2022 +0530
Original commit hash: a8c0793296d5382ce0d0b5cab7bd51942e9e59c6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4634bb323bc9bd6d8866e3948a1dd063146e0794 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2404_80

Hsd-es-id: N/A
Original commit date: Thu Sep 29 10:20:58 2022 -0700
Original commit hash: 2ae666cec3421ef2acc9d19daec4ed29aca1a70a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b2c5175110084aa735e9c4576db45a46ad05dc6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:31 2022 +0530 
-------------------------------------------------------------------------------- 
Changed BIOS Minor version to resolve TC error.

Hsd-es-id: NA
Original commit date: Thu Sep 29 22:33:22 2022 +0530
Change-Id: I1c27e67695a986eae58c6c98082c29392177d062
Original commit hash: 49e9cb37fd91dab104c430aab4ce49d1b2df4f17

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 29a534801257c9b0ede2d9635ec19e7a3a988ba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:30 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2404_00"

This reverts commit b49a6b570ba0e6fc4e847725c2edf0d7084971be.

Original commit date: Thu Sep 29 21:26:54 2022 +0530
Change-Id: I9a8aeb44055d7378d21a8d117262d17763e449cc
Original commit hash: a128769fb32d07810a6cbee4fe6acaec4e3874eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 205fd95909d4fdcd016113c8ad276eba245b6c28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 26 09:13:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2404_00

Hsd-es-id: N/A
Original commit date: Thu Sep 29 05:14:26 2022 -0700
Original commit hash: b49a6b570ba0e6fc4e847725c2edf0d7084971be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: 0182cd2e2098a2ce37345d2a00ac58c31b673144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:44:46 2022 +0530 
-------------------------------------------------------------------------------- 
Added  ClientOneSiliconPkg/SiPkg.dec and LICENSE.txt
Removed redundant files

-------------------------------------------------------------------------------- 
[Changed Files]
.pytool/CISettings.py
.pytool/ReadMe.md
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcieConfig.h
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusArp.c
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.h
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.inf
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusEntry.c
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: bcbaa634679c9391de81978e72ab46fa1de041f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2404_00

Hsd-es-id: N/A
Original commit date: Thu Sep 29 05:14:26 2022 -0700
Original commit hash: 442b62c78dd79c81f638249d3b27b1c85d271329

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8e1868a4bdd4f8445751fdd678b932da189fcf20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:44 2022 +0530 
-------------------------------------------------------------------------------- 
Remote Platform Erase Option is listed under Platform Erase
After Flashing AMT disabled IFWI

[Issue Description]
"Remote Platform Erase" option is getting listed with AMT Disabled IFWI.

[Resolution]
"Remote Platform Erase" option should be suppress if
it is Consumer IFWI or CSME is not in normal mode.
And should be gray out if AMT is disabled.

Package/Module:
PlatSamplePkg/Features/PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 16018234471
Original commit date: Thu Sep 29 16:57:58 2022 +0800
Change-Id: I54293aab66204d2f60eddbf9c7c4573f1f1f2aa4
Original commit hash: 92b408126bb911905fca2084300a828744578952

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr

================================================================================ 
Commit: 2020930fc0cf169f9f9348188137261a3d552ed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:26 2022 +0530 
-------------------------------------------------------------------------------- 
TraceHub SCRPD1 is not configured along with PSMI

[Issue Description]
When first access to SCRPD1 in PSMI init, TraceHub is off.
Thus the rest of PSMI flow are skipped.
Tracehub is on after PSMI init.

[Resolution]
Move PSMI init after TraceHub init to ensure TraceHub is
on and SCRPD1 register is available.

Package/Module:
ClientOneSiliconPkg/Product/*/SiInit

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012057254
Original commit date: Thu Sep 29 16:21:10 2022 +0800
Change-Id: I311109fc1311bc2b1dc3cd80ac2be95faf307d4b
Original commit hash: d329f0e4b2a13e34c3ad0544c705f30a1cc3ad4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 8c19558166b5e8968698ca1c5af5a7d5195a348e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:23 2022 +0530 
-------------------------------------------------------------------------------- 
Drop DP-IN mux topology support for Type-C ports

[Feature Description]
Remove DP mux requirement for discrete TBT controller implementation
on hybrid systems (dGFx +iGFX)

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg
MeteorLakeFspPkg
LunarLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012037609
Original commit date: Wed Sep 28 16:42:49 2022 +0800
Change-Id: I34629250ffac42452ebb5393db263058f78bfb59
Original commit hash: 06c397441a9bf333c7cd8a1b01fcc610768759e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/DpInPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInPolicyLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyPreMemLibNull.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 11456c4dfa99ce5494f2fc078fc88f930ee4b281 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:20 2022 +0530 
-------------------------------------------------------------------------------- 
Bwg Rev2.8 changes:

[Feature Description]
1) [LNL]Update Gen3,4,5 EQ preset list.
2) [LNL] Pipe stage Delay
3) Program Membar

Package/Module:
PCIe

[Impacted Platform]
LNL

Hsd-es-id: 16018133594
Original commit date: Wed Jul 27 14:52:06 2022 +0530
Change-Id: Ic87a413c398a0d1e587351783a7ddc3fb01c50aa
Original commit hash: cbf536a5cbcabf33f49ff4ed575f5529a9f230be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: f1dbb0b7131962a38468129bf14f3db5da61c558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:16 2022 +0530 
-------------------------------------------------------------------------------- 
PSR Support for CSME unconfigure

[Issue Description]
PSR Support for CSME unconfigure

[Resolution]
send as success(1) and fail(0) for erase actions

Package/Module:
MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 13010135533
Original commit date: Mon Sep 12 13:05:06 2022 +0530
Change-Id: I3efe33b9235ed85fc48edc0a7a99fa7555f75b01
Original commit hash: 0f9ee8dbefccb808b133d5b7911b10d58b71bc91

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 374415cb5e48b89fae9b0c30c7bc029001f82e89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:13 2022 +0530 
-------------------------------------------------------------------------------- 
Set LLPC.AL1NTP to 1 for Gen4/Gen5 PCIe controllers.

[Feature Description]
MTL-P ASPM L1 device is not stopping PM enter L1 request, after
NAK is transmitted from controller. Failure seen with Laguna card
(randomly).

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018307261
Original commit date: Thu Sep 22 12:19:53 2022 +0200
Change-Id: I3f57c629d2d01bb591ef365976aad3ba7975229e
Original commit hash: 5f1525d891c3d519ecedb761f5ae3e532a9e9470

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: ac2b523a99a851c500fc2819575cc7b9b26b8521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update BIOS flow for CPU CrashLog

[Feature Description]
Update bios flow to align with spec

Package/Module:
LunarLakeBoardPkg/CrashLog

[Impacted Platform]
LNL

Hsd-es-id: 15011951746
Original commit date: Wed Sep 28 14:53:25 2022 +0800
Change-Id: I1f4850ef932237d42ae8d9833729604613ff3091
Original commit hash: 72beb399de7ca23e7fb94664213ee4571c31da54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/TelemetryRegs.h

================================================================================ 
Commit: 52d2d8840bad171935a2009f3e4d912ad36fb378 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:00 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unsupported EC commands

[Feature Description]
Remove the unsupported BIOS guard EC commands.

Package/Module:
EcFeaturePkg/BaseEcMiscLib

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011969447
Original commit date: Fri Sep 23 10:32:25 2022 +0800
Change-Id: Ic52a64cec511690d9cff50c915039d6db04f87a8
Original commit hash: af63239e098e5e6a4d5462659b0404218063f1ba

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: 0cdf25e357881f8b5081428f283484af2884e3b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:35:51 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unused DxePolicyBoardConfigLib Dxe(Amt/Me)PolicyRestrictedLib

[Issue Description]
unused DxePolicyBoardConfigLib, DxeAmtPolicyRestrictedLib
and DxeMePolicyRestrictedLib

[Resolution]
Remove unused DxePolicyBoardConfigLib, DxeAmtPolicyRestrictedLib
and DxeMePolicyRestrictedLib.

Package/Module:DxePolicyBoardConfigLib, DxeAmtPolicyRestrictedLib
DxeMePolicyRestrictedLib

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15012039092
Original commit date: Wed Sep 28 15:59:46 2022 +0800
Change-Id: Ia5376505b2148f2135678457198542794bcab7b3
Original commit hash: d2535965e52bda7571dc7a08098a88fba33ab3d8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakePlatSamplePkg/Include/Library/DxePolicyBoardConfigLib.h
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxeAmtPolicyBoardConfig.c
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxeMePolicyBoardConfig.c
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxePolicyBoardConfig.h
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxePolicyBoardConfigLib.inf
MeteorLakePlatSamplePkg/PlatformDxeLib.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/AmtPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/AmtPolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/MePolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/MePolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/SaPolicyInitDxe.h

================================================================================ 
Commit: 9d1aefe333f86560eb9861c2cbb95aa4a3d6da1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:35:47 2022 +0530 
-------------------------------------------------------------------------------- 
MTL HAC: Restrictive CLOS way possibly causing IOC hang on PCIE ordering

[Feature Description]
Remove the BIOS WA for MTL-S B0

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018275220
Original commit date: Wed Sep 21 12:49:48 2022 +0530
Change-Id: Id09043f25dd42a61257d709552851838217f8b10
Original commit hash: c2a72a65ac71861cf039369fa2955c549fa691b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c

================================================================================ 
Commit: eeb9b04ea1200bbdb96d1ecc8955501498f4b1bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:35:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2403_01

Hsd-es-id: N/A
Original commit date: Wed Sep 28 21:33:40 2022 -0700
Original commit hash: 1f698cd574064fee7f6ed5688090af2cc51cc461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2786f06b4199987b1d2480810c0b169549bbbe17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:35:13 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.20.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 22015858973
Original commit date: Fri Sep 23 21:15:45 2022 -0700
Change-Id: I9f2c4ad4a1fc00d8c58363cc59cd563d16f505f0
Original commit hash: 02dda9b891b403aaa05dea6be2e69b78df29c9f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29938a9f3ca7ebc502c8ef1e58b8be9ac1b2e5ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:24:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 28 05:28:26 2022 +0000
Original commit date: Wed Sep 28 05:28:26 2022 +0000
Original commit hash: b88657f335c1eb068c2ff18ee26ba905eba31476

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7d60a694c0fa3f4ff6e86fe3d3ada0e3273a56c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:21:25 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Remove blank spaces from
ReleaseNotesMrcMtl file

[Feature Description]
Remove blank spaces from ReleaseNotesMrcMtl.txt file in order to
fix errors detected by git hooks.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015868199
Original commit date: Mon Sep 26 23:39:38 2022 -0700
Change-Id: I31c2e6732d6a9755adfa388a7f9eb4b25b6c2724
Original commit hash: 582f8309e1d927624558b951d8c130a1aeb40a9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: d9a27825abdecfdee94533e053fec7087243a343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:19:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 28 04:53:38 2022 +0000
Original commit date: Wed Sep 28 04:53:38 2022 +0000
Original commit hash: 5874c29a813ed9b4514719dd137b5754fd954a6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a391e818014ce19334a7c7a1914811aa90f47f8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:19:25 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] Need to limit SAGV WP3 for LP5 2Rx8
to 4800 gear 4

[Feature Description]
MRC must set for LP5 2Rx8 only, SAGV WP as follows:
- LP5{WP0, WP1, WP2, WP3} = [3200 G4, 4267 G4, 4800 G4, 4800 G4]
- SAGV disable set 5600 G4

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015868276
Original commit date: Mon Sep 26 19:06:53 2022 -0700
Change-Id: Ide261abff4d98d44f88bdf20925fbe65a6c90d8d
Original commit hash: 8fa9b2c39643424958d90b2e763f47750bb67e41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 0c47248031bf727483b6bc6989ea8a04f9f6bf47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:19:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Sep 24 02:37:36 2022 +0000
Original commit date: Sat Sep 24 02:37:36 2022 +0000
Original commit hash: 70e722f5dd9d874a932d4f13200b75ba23bf9b20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a2ed78421e6c7474a3968855e2eda5042697e2a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:30 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Need to limit Max Freq for Lpddr5 2rank x8
configurations to 4800 gear 4

[Feature Description]
MRC must configure LP5 Frequencies as follows,
When SAGV is disabled FreqMax = 5600 by default
When SAGV is enabled
Default : LP5 [3200 G4, 4267 G4, 4800 G4, 5600 G4]
For 2Rx8: LP5 [3200 G4, 4267 G4, 4800 G4, 4800 G4]

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015858324
Original commit date: Fri Sep 16 16:58:42 2022 -0700
Change-Id: I3d545ba8995ae848cb90a902db5ac98665b87818
Original commit hash: c7ae90b4f7aed59c6649510641f9c38d2ca66e3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 06a36e54802a14e82022c3c808272474cdbdc97a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:26 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Sep 24 00:18:19 2022 +0000
Original commit date: Sat Sep 24 00:18:19 2022 +0000
Original commit hash: 1f16f7e57cb00c57fa18d6bce470cadf56f3773a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a9230fc678821ff42739db4e6a13fa44f5e911e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:23 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Add Read Dqs Sweep Limit
based on requirements

[Feature Description]
Add in sweep limits into the 1D training algorithms to prevent
sweeping past requirments.
Remove unused function MrcRxDqsSaturationCheck()

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015825611
Original commit date: Mon Sep 19 19:21:35 2022 -0700
Change-Id: Iad2116f15184b42edb3952f35187ab99968a0940
Original commit hash: a0e7df6e6af98b506c2956ef9b4af81995ed9a1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: fe0fbcde5acb0f409054ad780a258702bf5ca18e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 23 23:38:06 2022 +0000
Original commit date: Fri Sep 23 23:38:06 2022 +0000
Original commit hash: d2f09ad17bbf72f55adb9fcd7428ef9f10512d46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f23dd297e59fadc9fecf65498d52e3955c2f591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:15 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Enable DDRPRECOMP, RXSALCAL, DATAPILIN, CMDVC
training steps for LP5

[Feature Description]
(1) MRC must enable following training steps for LP5 by default
DDRPRECOMP
RXSALCAL
DATAPILIN
CMDVC

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015846482
Original commit date: Fri Sep 16 19:03:18 2022 -0700
Change-Id: Ib848b309c012a9d601c886c7e0b9daf773915633
Original commit hash: 2cc2c745ecd95680e3d2f2c5c30be303bbb8e27c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c4df71f1b63b397272fff91c82ce1cad5e47193a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 23 23:18:11 2022 +0000
Original commit date: Fri Sep 23 23:18:11 2022 +0000
Original commit hash: db686bed5c493945ef0ec2877eb95939cc941ec2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f5ce75d504833dec70066823906a83045ad2188f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:08 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] 5600 enabling default Rd ODT settings especially
impacting 2r

[Feature Description]
Change LP5 CMOS RdOdt = 40ohms from 50ohms

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015846500
Original commit date: Fri Sep 16 17:18:12 2022 -0700
Change-Id: Id9f260dc2d79695e5d31922873822815ce1c719f
Original commit hash: a5e47ed7c9e3c5cc0e967df2ff7a5c149ca03dc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 29b39578e7e26c7d9fe1bde505e535690132a2cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 23 23:02:33 2022 +0000
Original commit date: Fri Sep 23 23:02:33 2022 +0000
Original commit hash: 916d2b12f13a8618d993d31516965162c38ce387

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5aebf8dd073417992aeb77de8e84c2194542b55a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:01 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MrcCallTable tasks reorder [R/W] [T/V]
training steps

[Feature Description]
MRC must reorder MrcCallTable tasks from:
Original order: WRVC1D -> WRTC1D -> RDVC1D -> RDTC1D
to New order: RDTC1D -> WRTC1D -> WRVC1D -> RDVC1D

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015845551
Original commit date: Fri Sep 16 17:15:26 2022 -0700
Change-Id: I8936f263b2066d1b8c6c3917b4c14764a0140fd8
Original commit hash: 8e1785a168e482b72323bf771332cb900ca1142b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: e9585e0c5a157166075a516cdccc0be869980f67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 23 22:36:52 2022 +0000
Original commit date: Fri Sep 23 22:36:52 2022 +0000
Original commit hash: 78075160d7598f9301a144edf332de3843cf0489

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af43a22e63bbbb8063eebb01e165f697f29d9b95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC to enable nbias short in
ddrdata3 partition

[Issue Description]
MRC needs to set ShortNBias = 1 for ddrData3

[Resolution]
Within Phy Init set:
VccClkFFNBias.Bits.ShortNbias = IsData3 ? 1 : !ChDis

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015788972
Original commit date: Fri Sep 16 12:15:27 2022 -0700
Change-Id: I228230e9760658df899c2470de963cdb9e8c9883
Original commit hash: 228cbaff5fc035c653340c55e435b8f3e9690bdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 395d7cecb67af45b70c266a204cc64413693665a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 23 22:12:51 2022 +0000
Original commit date: Fri Sep 23 22:12:51 2022 +0000
Original commit hash: 636dbb9faf28a583594dfb343dfd4a0df53e9c7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4bbe7065f88426216d0f40ad0ae006cd5d3e454 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:47 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Configure OdtForceQDrvEn = 1 in
MrcSetNormalMode

[Feature Description]
MRC must set DDRDATA_CR_DDRCrDataControl0_0_0_0_MCHBAR.OdtForceQDrvEn
to 1 in MrcSetNormalMode. This needs to be set to work-around ODT EN
timing issue to enable higher datarate.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015837558
Original commit date: Fri Sep 16 16:50:52 2022 -0700
Change-Id: If51d6bbafaa9d6b84828220f8b926940464c15d3
Original commit hash: 6ad9f06622ac77fd7be36d2e18c3d243d472cb86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5caad2c4d3ed105f3851ef4a52778d367bc35f48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 16 18:47:10 2022 +0000
Original commit date: Fri Sep 16 18:47:10 2022 +0000
Original commit hash: dbb70cb6dd5a1872549da0993e246778752c0a94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58bf7e2cc2d30b207fe9d0a3b233bdbfd2c95bfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:40 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] SenseAmpOffset training WriteToCache on
Comp Values pre ForceRComp

[Issue Description]
During SenseAmp Training tear down, registers are being programmed
using WriteToCache but are not being flushed before the ForceRComp.

[Resolution]
Issue a register flush before the ForceRComp during SenseAmp Training
tear down.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22015755885
Original commit date: Wed Sep 7 11:41:58 2022 -0700
Change-Id: I2f22bfab83b1223229dc6e1651a8c9065b12d85a
Original commit hash: 96a39811360681cb12bb7cc2e6f95cc44ce8cede

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cecc75791b93ff43f5e9526f4d892516ed5595b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 13 19:30:47 2022 +0000
Original commit date: Tue Sep 13 19:30:47 2022 +0000
Original commit hash: 88edf14250ae16e0587f205f138aa9cc8047b6cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8810671356571a9cebc31eac7c5ba8497a445e7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:33 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Add MTL-M/P A0 flag around tx fifo change
for multiples of 16 commands

[Issue Description]
Tx Fifo change which sends Writes commands in multiples of 16
should only be applied for MTL M/P A0. Moving forward, this is
no longer needed.

[Resolution]
Add condition around current Tx Fifo code needed for MTL M/P A0

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015529065
Original commit date: Thu Jul 21 08:43:04 2022 -0700
Change-Id: Ia889420c7892835d1552c9904d1aa6ad49ed06a9
Original commit hash: 6b595ce158bae77c289b4babb2154db621582672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: e21f21bb6f1bbe3d73214d0bf092db6a88d0d6b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 13 16:56:06 2022 +0000
Original commit date: Tue Sep 13 16:56:06 2022 +0000
Original commit hash: 9730db10204f61eefea9f1e7abd7d5ce268b9c5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f553dc779725f661aad4acaf718fc647f15e6047 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] DDRPHY rx park mode is not
supported in MTL

[Issue Description]
MTL does not support Rx Park Mode toggle feature, therefore
MRC should ensure parktoggle register field is disabled in
DdrioInit and does not get set during the MRC.

[Resolution]
Ensure ParkMode is always programmed to disabled

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22015514805
Original commit date: Fri Jul 15 07:33:40 2022 -0700
Change-Id: I6047b5eaaf98c483f67e3fcfe53e371c97198571
Original commit hash: b333bbd372774d5887a9fd77dc2b47f7038cecc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 44d407bac54d12fbcbd49e5229e6b6c3cbf57668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 13 16:14:11 2022 +0000
Original commit date: Tue Sep 13 16:14:11 2022 +0000
Original commit hash: b5ceb43388b06cdc9722a0dd124c6fd94a541e47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a4a4773700935ff25d72ed4bec43da206e80f0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:19 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Make MR30 as per rank in MRS FSM

[Feature Description]
Make MR30 as per rank in MRS FSM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015729178
Original commit date: Thu Sep 8 09:59:12 2022 -0700
Change-Id: I11b72efbb737dbefa82fdd9a4d9cde80358f01a0
Original commit hash: c42665ba2c28db393185d5d80ed5a940fccec33b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 18a7bdf4430f3000cb3b1eb66fd702e168c93cb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 13 00:58:15 2022 +0000
Original commit date: Tue Sep 13 00:58:15 2022 +0000
Original commit hash: 677cf4188c57e28dd0e628c3f43c60553e008449

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3aeaa1517c2043dbb57166d2ba74ef19acc3bfcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:11 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL | CTE] Enable multiple page spd data access

[Issue Description]
CTE doesn't support XMP prfoile data.

[Resolution]
get_spd can't pass XMP data to MRC.
Enable multiple page spd data access.
Clean up some codes around a few defines.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL CTE.

Hsd-es-id: 22015401576
Original commit date: Wed Aug 3 16:49:53 2022 +0800
Change-Id: I8ed98cb1023c418d76ce42ee54822518f667cc65
Original commit hash: 39ade164e25b61dc06f058bd6e247c0bb77a1525

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: ba0bb7f0a919c6edd450890ad40594b020aabc68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Sep 12 20:48:07 2022 +0000
Original commit date: Mon Sep 12 20:48:07 2022 +0000
Original commit hash: 3462853901773c2ee1cb46307f2c7269ae12f79f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 496a6e6e7ad50456d58f55b1015e30ffba6122d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:11:59 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] ReadB2BTATOverride need use 8 for RDRDsg

[Issue Description]
At high-freq training, MrcMapDqDqsSwizzle might fail as back to back
read might not succeed due to bubbles.

[Resolution]
MRC need configure RDRDsg to 8 for DDR5 memory before running some
early trainings.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL DDR5.

Hsd-es-id: 22015543531
Original commit date: Mon Sep 5 10:21:22 2022 +0800
Change-Id: Ia0b65cf2301e8171c9be1163453c2bebd935184a
Original commit hash: 11214e6a9ac46aa0fe7e44f7b19bf3a7ec62f3a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 90483bc00f72b0aa87eb68c2a91a25e42d4741d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:08:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Sep 12 19:48:19 2022 +0000
Original commit date: Mon Sep 12 19:48:19 2022 +0000
Original commit hash: bd4e84e71958f41f9bf1e5f5e9e37076c41efb59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8bf798147c822b0f0a53b48bb6483d77e0bced8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ MTL-S MTL-M MTL-P | LP5] Need to program MR11[7] (CsOdtOP)

[Feature Description]
Need to program MR11[7]=1 if CS ODT is Supported and using lpddr5x
(1) Check if it is LPDDR5X
(2) Check MR1. CsOdtOpSupport (If CS ODT is Supported)
(3) If above conditions are true set Write MR11.CsOdtOP to 1.

Package/Module: MemoryInit

[Impacted Platform]
All

Hsd-es-id: 22015425078
Original commit date: Wed Jul 27 13:51:33 2022 +0530
Change-Id: Ia9e90fbc94bd4b18941c05c19e96468bc7f6b633
Original commit hash: d7a6cc12b938b1ac91777aac9cfafe9d85593ab1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h

================================================================================ 
Commit: d308579c01ede6edc29be7fbc8b3dfeb85c83aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Sep 12 01:44:36 2022 +0000
Original commit date: Mon Sep 12 01:44:36 2022 +0000
Original commit hash: 8f6eb558878fd3bbd23c663bd732e79013cc2841

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2fd7882571fd881a184cf11a06ef30e8c249378 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Sep 8 23:01:53 2022 +0000
Original commit date: Thu Sep 8 23:01:53 2022 +0000
Original commit hash: b06cf479fda338fdc229536b57bf02cabd2cd93c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d53eedd7efb653d4e3c11592e9ae24a5cafe5e3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:49 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] REVERT Fast Boot Jedec Reset Clobbers Generic
MRS FSM Config

[Issue Description]
MTL needs to align to the Jedec Reset & Jedec Init flow used on ADL

[Resolution]
Revert c5288202b900c7ead176bcedb29d234081a94803

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015761972
Original commit date: Wed Sep 7 19:34:03 2022 -0700
Change-Id: I203e9a673829940336f38353de1c8f8d55ef7afd
Original commit hash: f77d6108a53308d85539c253dc779445fddc5c64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 43c95c8a769b26a7ed7d819113f6877d8933e2ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Sep 8 22:50:24 2022 +0000
Original commit date: Thu Sep 8 22:50:24 2022 +0000
Original commit hash: 40ddb756260f325e7a80838b02c7670753a2ecd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9441c8f6b486a78b666b5d750b24c9b252b5391e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Sep 8 01:35:35 2022 +0000
Original commit date: Thu Sep 8 01:35:35 2022 +0000
Original commit hash: 49b5a73a39c38510ee2e4e9d9775ec10b8dd7029

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 944c59c3bcd5968e934ff867b3b63d00a58f09b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:38 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | OC | DDR5] Use original values for tCL and tCWL

[Issue Description]
tCL and tCWL should use original values even when
no_gear2_param_divide or no_gear4_param_divide equals 1.

[Resolution]
Don't do manual divide 2 for tCL and tCWL.

As for other fields which need divide 2, round them up.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC DDR5.

Hsd-es-id: 15011849837
Original commit date: Wed Aug 31 11:20:50 2022 +0800
Change-Id: I6f222049f8a6bee6df068a4971ffa859cb88cf61
Original commit hash: d95ec673600df5e72a3edb077995ffd51faf64d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 777ec6ba8d142a4602b1e6b921298d8088a7aef6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.19.1

Tue Sep 6 18:11:58 2022 -0700
Original commit date: Tue Sep 6 18:11:58 2022 -0700
Original commit hash: f6b41d7a207c30f810525f6c032110c01cc3b389

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09f44dc7d8b9d09214f163190c219fe8b3b1ecc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:31 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MBSS Phase 2

[Feature Description]
MBSS Phase 2 implementation

1. Include MrcExtInputs.h in MrcInterface.h and use this structure as a replacement for the duplicate definitions
between MrcInputs and MRC_EXT_INPUTS_TYPE. To avoid much code changes inside MRC, change MRC_EXT_INPUTS_TYPE to
align with MrcInput structure instead of MEMORY_CONFIGURATION.
2. Create MRC_INT_INPUTS_TYPES structure which contains members in MrcInput not exposed to BIOS but critical to
expose (like Lp5FreqSwitch) and add the structure to MRC_INPUT_BINARY_BLOCK_TYPE as a part of binary block.
3. Create a new header file MrcExtTypes.h and move defines(MAX_CONTROLLER, MAX_CHANNEL, etc) and structures to
this file. This file avoids the interdependency between MrcInterface.h and MrcExtInputs.h and also prepare for
MBSS Phase 3 including MrcExtInputs.h in MemConfig.h.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 15011810784
Original commit date: Mon Jun 13 14:30:44 2022 +0800
Change-Id: I61cbd5de7531bf459802e2d94c5c1a09095d4330
Original commit hash: 09006534def01668e4adb02c4a867071ad9dd337

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 00eee59642bfdd49fa6bc57b39e27f62919e89ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.19.0

Hsd-es-id: 22015756757
Original commit date: Tue Sep 6 18:04:26 2022 -0700
Change-Id: I2b6a679e13fe12c48fdd8662c0056756f2d039d0
Original commit hash: 266bb5a83028b0feb350a62cb9190c6956f80c91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d49e8d24bdea6c83c98373517b6228a30e2b8cfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:59 2022 +0530 
-------------------------------------------------------------------------------- 
FSP DebugInterfaceFlags isn't initialized.

[Issue Description]
FSP DebugInterfaceFlags isn't initialized. It is possible that it can
be masked without first being initialized.

[Resolution]
Initialize DebugInterfaceFlags to 0.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012030567
Original commit date: Tue Sep 27 10:17:39 2022 -0700
Change-Id: Icf12699aaf81579232bf3caf468e9e454547747b
Original commit hash: 40176b9179761943ed44791895d69e6e3456edb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.c

================================================================================ 
Commit: afb885c5b8ed81c9ee6a01cb0df7a18c89895aa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:52 2022 +0530 
-------------------------------------------------------------------------------- 
SoC PCH Default Bus assignment

[Feature Description]
While booting, BIOS shall assign Bus 0-127 to Soc, Bus 128-223 to PCH

Package/Module:HostBridgeInit

[Impacted Platform]
MeteorLake-S

Hsd-es-id: 14017052273
Original commit date: Mon Aug 8 11:09:15 2022 -0700
Change-Id: Id14d53b5163de69c5351ce6294173ae31896c9d9
Original commit hash: 8a844443a229534a183cd228e735bf48fc21aeaa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h

================================================================================ 
Commit: 3f855ded37eb2330da76f7a50e99f5040d466cd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:30 2022 +0530 
-------------------------------------------------------------------------------- 
LPSS (UART, I2C/I3C, SPI) IP cleanup

[Feature Description]
Removed unused SiPolicy instance from SerialIo IpBlock.

Package/Module: ClientOneSiliconPkg/IpBlock/SerialIo

[Impacted Platform]
ALL

Hsd-es-id: 16018296765
Original commit date: Thu Sep 22 14:17:06 2022 +0530
Change-Id: I9d2f6991ec1e83b622acfe152044727baa368104
Original commit hash: b637b49742cd2b43e45f14b34c6f9a8f1a4436d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoUartSocLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 7ed80854170d53ba91cc593681171774380decb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2403_00

Hsd-es-id: N/A
Original commit date: Wed Sep 28 02:10:52 2022 -0700
Original commit hash: 5f038b1993f8863891247c0e6c7dea59011e38fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 29182b9439c1527488b45121b14ac2c96ec51076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:09 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL][RCR] Move CpuRegs.h to C1S root

[Feature Description]
1. Move CpuRegs.h from Cpu pkg to C1S root.
2. Remove unused CpuRegs.h due to redefinitions of BootGuardLib.h.

Package/Module: ClientOneSiliconPkg\Cpu

[Impacted Platform]
ALL

Hsd-es-id: 16018177953
Original commit date: Wed Sep 28 15:04:30 2022 +0800
Change-Id: Ieb4c581f72081c1e7e27adf3cc338c9eba464a0a
Original commit hash: 49eeda425e7f0303485d7922b87e0ef600d1ca69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuRegs.h
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: acdf3e19c896ff47ac766fb153f0186e751637c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:05 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS assert at MemoryInit for PsmiHob does not exist

[Issue Description]
BIOS assert at MemoryInit for PsmiHob does not exist

[Resolution]
Remove PSMI HOB assert

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015873719, 15012037116
Original commit date: Wed Sep 28 14:13:32 2022 +0800
Change-Id: I2d615b5c040b2b066affb10bddb80a37a00f8bfe
Original commit hash: 682e04e7b2f0a6cb5e8248097714b27243ccda64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 624810e2ca1166e38052b16ad254f8e9f8737f49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:02 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-P RPE Clear NVM hook is missing in the RPE flow

[Issue Description]
Clear NVM hook is missing in the RPE flow

[Resolution]
Made Clear NVM hook in RPE flow moved out from PSR check

Package/Module:
MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16018375980
Original commit date: Wed Sep 28 10:42:34 2022 +0530
Change-Id: I01fcfd7860fc96d6660395c76255f7c659026f5d
Original commit hash: beb9c660fc1a4cc9b1a9dbbdca386fdc954cbb64

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 2b2feaba8db7c19f98e0a3cfe20124021f84d229 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:58 2022 +0530 
-------------------------------------------------------------------------------- 
Support new _CPC object under CPC4

[Feature Description]
Added new object OSPMNominalPerformanceRegister under cpc4

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
LNL-MX

Hsd-es-id: 16018319471
Original commit date: Thu Sep 22 19:16:37 2022 +0530
Change-Id: I74a3a418763d1a1d95172faa1a1ec066bc06836c
Original commit hash: a3e10354778b5f42bba93d9ca3744654a30bd450

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl

================================================================================ 
Commit: 25f2323222ad94222d6d1a6c7957fa663ec87591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][RPE] RPE option should not get listed with AMT Disabled IFWI

[Issue Description]
"Remote Platform Erase" option is getting listed with AMT Disabled IFWI.

[Resolution]
RPE will work only if AMT is enabled.

Package/Module:
MeteorLakePlatSamplePkg/Features/PlaformErase

[Impacted Platform]
MTL

Hsd-es-id: 16018234471
Original commit date: Tue Sep 27 17:38:14 2022 +0530
Change-Id: I17c61dbea4b6e68f3a7869f69256d87f92dbf38c
Original commit hash: f980f693db952eb6d5b4a2ba13968ee697e234f9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.uni
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr

================================================================================ 
Commit: 6534f4d3e2004229b3bc5eca0b1868b0d61b0825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2402_00

Hsd-es-id: N/A
Original commit date: Tue Sep 27 21:33:38 2022 -0700
Original commit hash: 9bca96af94e30281f0c68272df46b5be73d86f47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7d1fd77ee1994c2afa0b4340bcd19952b9f610db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:31 2022 +0530 
-------------------------------------------------------------------------------- 
Dependency removal from DxeBatteryLib

[Issue Description]
DxeBatteryLib won't have dependency

[Resolution]
Remove dependency on DxeBatteryLib

Package/Module:
EcFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012025969
Original commit date: Tue Sep 27 13:08:36 2022 +0800
Change-Id: I9085932a490b4fb88c8052fa483cd0495ac857e1
Original commit hash: 5c2f935a8078f40371812878a278d9cbfeb2cd5a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.inf

================================================================================ 
Commit: a713b1d0cd54d81a5cc23818f3843971244138e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:24 2022 +0530 
-------------------------------------------------------------------------------- 
Possible overflow while casting type

[Issue Description]
In SataThrottlingConfiguration(), The result of expression:
'1+(Index*2)' generates 4-byte type
while casting to a bigger size of 8-byte

[Resolution]
Use (UINT32) in replace with (UINTN) to do type cast

Package/Module:ClientOneSiliconPkg\IpBlock\Sata

[Impacted Platform]
LNL

Hsd-es-id: 15011958282
Original commit date: Fri Sep 16 14:38:52 2022 +0800
Change-Id: I02c5db3ff63c772f87ed68443261c977251e7c4f
Original commit hash: dab357bc5ed311bb0a844f1f420b9f76195fd77a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 673a664f703b3e05b0854bece93c52c996f3b1db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:15 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/WOL: Support PCH WOL Fast Setting

[Feature Description]
Configuring PCH Lan WOL Fast Support as per policy

Package/Module: C1S/PCH

[Impacted Platform]
ALL

Hsd-es-id: 15011699318, 15011699319
Original commit date: Fri Sep 23 16:02:10 2022 +0800
Change-Id: I897d030e1f0b324a6ef1a2e4c778c325ef260b14
Original commit hash: b73c084a7c7e307d53de4db6f18e0dff73859a5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/GbeSxSmm.c

================================================================================ 
Commit: 4b1eacd4381ea3d878653c55e056fbe2680240e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:12 2022 +0530 
-------------------------------------------------------------------------------- 
Check size and assign fixed size in GetMebxConfig and SetMebxConfig

[Issue Description]
If VariableSize is bigger than sizeof(MEBX_DATA)
data overflow would be occurred

[Resolution]
Check size and assign fixed size in GetMebxConfig and SetMebxConfig.

Package/Module:
MebxFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012029579
Original commit date: Tue Sep 27 11:21:38 2022 +0800
Change-Id: I5c3f0895964c5a00dac161439a7a01adedc58ad2
Original commit hash: 9e099096eaffe57997ae6c7c52e619f2bb59d84d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: ab4b0da67b4c1f96dfce525a484394274841a1c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:58:57 2022 +0530 
-------------------------------------------------------------------------------- 
PCH P2SB: MSG failed Device Error

[Issue Description]
P2SB: MSG failed Device Error, 1

[Resolution]
P2SB write MSG needs to be posted

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 14017553573
Original commit date: Tue Sep 20 21:40:00 2022 -0700
Change-Id: I573ef7af3e8ee520add8e581ea22df24a81072a4
Original commit hash: 8a204c56b8f4e0a1569de524c48d2fcf4b066223

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c

================================================================================ 
Commit: 8e11695b1208e083e0844a15781779b93b152af0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:58:29 2022 +0530 
-------------------------------------------------------------------------------- 
Possible overflow issue while casting type

[Issue Description]
In PeiHeciDevicesInit(), The result of expression:
'PmcGetPwrmBase()+0x1020' generates 4-byte type
while casting to a bigger size of 8-byte

[Resolution]
Remove redundant type cast (UINTN)

Package/Module:ClientOneSiliconPkg\IpBlock\Tme

[Impacted Platform]
LNL

Hsd-es-id: 15011958282
Original commit date: Fri Sep 16 13:42:01 2022 +0800
Change-Id: I122e0e3e3db4046f0c1372096e8e707bbffb57b6
Original commit hash: b172683a852664ac5668d9e98fb97c55e5b00fac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c

================================================================================ 
Commit: c8778b78af90dae09b42a75463d456cebe19ed9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:58:17 2022 +0530 
-------------------------------------------------------------------------------- 
Clock reqs remains active when HD Audio is function disabled in BIOS

[Issue Description]
HDA on SOC was removed but BIOS still try to programm HDA.

[Resolution]
Check if HDA device is accessible before programming.

Package/Module: C1S

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15011977916
Original commit date: Thu Sep 15 11:13:00 2022 +0200
Original commit hash: c62c12752cdcb5f050e97df6055d7eeea39186e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: 1bed66a5d0fa7b3106c0d6b75f7957384f9b2398 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:58:14 2022 +0530 
-------------------------------------------------------------------------------- 
[PCIe] BWG 2.9 changes

[Feature Description]
BWG 2.9 changes

Package/Module: PCIe

[Impacted Platform]
MTL/LNL

Hsd-es-id: 16018211204
Original commit date: Mon Sep 19 17:30:45 2022 +0530
Change-Id: I1d64190392627e37eab6bd3bd062774ccc4d08a6
Original commit hash: 2b2c015ab5b02e017a13b839719bed3530632754

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: ce03754bb60e719593f9fdaa4e772e77b2e5e037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:58:07 2022 +0530 
-------------------------------------------------------------------------------- 
PCIe root ports are grayed out under PCH configuration.

[Issue Description]
PCH PCIe port setup menu entries are not available, being grayed out.
Incorrect initialization sequence caused PCH PCIe HOB to not being
created, and updated correctly.

[Resolution]
Correct function call sequence.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16017979164
Original commit date: Tue Sep 6 11:04:36 2022 +0200
Change-Id: Ifd94314e6269112a3aaa3524fffcdfdfe9472bb4
Original commit hash: 724b7064c19e198a2f4849122692ca7c67602a3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c

================================================================================ 
Commit: 039680a86531db6f0a0f0c8c9765eb6e78dae9d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:57:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Logical vs. Bitwise operator error in DxePolicyUpdateLib.

[Issue Description]
Incorrect operator used.

[Resolution]
Used bitwise AND operator instead of logical AND.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 18024245287
Original commit date: Mon Sep 26 11:14:53 2022 +0200
Change-Id: I259b2a5eb75be8e2eed4f16468fa0c4fff070299
Original commit hash: 08cc9946080108bdfcc2b3ec858492ddd5beb118

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c

================================================================================ 
Commit: 7ba03d816fe729fe09c99128f647c92c176a8a22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:57:48 2022 +0530 
-------------------------------------------------------------------------------- 
Expose SoundWire Device Topology SSDT table.

[Feature Description]
Enable ACX support.
BIOS should expose SoundwWire Device Topology in OS.

Package/Module: Features

[Impacted Platform]
LNL, MTL

Hsd-es-id: 18022768497
Original commit date: Mon Sep 5 10:23:46 2022 +0200
Original commit hash: af03e79b8ea04c49e82ecb481063f2c22c0e17e2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologyNvs.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySsdt.inf
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt00Ssdt/SndwDevTopologySt00Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt00Ssdt/SndwLegacyCodec.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAggregationAudioComposition.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc1316Swd1.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc1316Swd1Af04.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc1316Swd2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc1316Swd2Af04.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc711Swd0.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc711Swd0Af01.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc711Swd0Af03.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc714Swd3.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc714Swd3Af02.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwDevTopologySt01Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt02Ssdt/SndwAiocG4p1Alc1316AmpAf04Ssid10EC3044.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt02Ssdt/SndwAiocG4p1Alc714MicAf02Ssid10EC3044.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt02Ssdt/SndwDevTopologySt02Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt02Ssdt/SndwJackAf01Af03Ssid10EC3044.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt03Ssdt/SndwAiocG4p1Alc714MicSwd1Af02Ssid10EC3046.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt03Ssdt/SndwDevTopologySt03Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt03Ssdt/SndwJackSwd0Af01Af03Ssid10EC3046.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt04Ssdt/SndwAiocG4p1Alc1318Swd2Af04Ssis10EC3048.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt04Ssdt/SndwAiocG4p1Alc714MicSwd1Af02Ssid10EC3048.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt04Ssdt/SndwDevTopologySt04Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt04Ssdt/SndwJackSwd0Af01Af03Ssid10EC3048.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwDevTopologySt05Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc1319DSwd1Af04.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc1319DSwd1DisableSpk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc1319DSwd1EnableSpk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc714Swd3Af02.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc714Swd3DisableMic.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc714Swd3EnableMic.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAudioComposition.asl
Features/Audio/SndwDevTopologyFeaturePkg/Include/SndwDevTopologyConfigurationVariable.h
Features/Audio/SndwDevTopologyFeaturePkg/Include/SndwDevTopologyFeature.dsc
Features/Audio/SndwDevTopologyFeaturePkg/Include/SndwDevTopologyFeaturePostMem.fdf
Features/Audio/SndwDevTopologyFeaturePkg/IncludePrivate/SndwAcx.h
Features/Audio/SndwDevTopologyFeaturePkg/IncludePrivate/SndwDevTopologyNvs.h
Features/Audio/SndwDevTopologyFeaturePkg/Readme.md
Features/Audio/SndwDevTopologyFeaturePkg/SndwDevTopologyFeaturePkg.dec
Features/Audio/SndwDevTopologyFeaturePkg/SndwDevTopologyFeaturePkg.dsc
Features/Audio/SndwDevTopologyFeaturePkg/SndwInstallDevTopology/SndwInstallDevTopology.c
Features/Audio/SndwDevTopologyFeaturePkg/SndwInstallDevTopology/SndwInstallDevTopology.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Setup/Advanced.vfr
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: ddfc74792c2aaeb49587bcc98c6fe1772b769a22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:57:32 2022 +0530 
-------------------------------------------------------------------------------- 
Adding the Phase nibble in PostCode for FSP DISPATCH mode.

[Issue Description]
Unable to identify/track PostCode Values for BIOS with FSP
DISPATCH mode as the phase nibble is missing.

[Resolution]
Added logic to add phase nibble while printing PostCodes in
FSP DISPATCH mode.

Package/Module:
SiInit

[Impacted Platform]
MTL-M,MTL-S,MTL-P

Hsd-es-id: 16017686792
Original commit date: Thu Sep 22 15:46:17 2022 +0530
Change-Id: Id30da492c22996276729639a23ddab5f02360cd6
Original commit hash: e5d2183273d86ddc383b54b23b61ef22bb42d47e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 61b1ab6a150d5bb874a614cfe9b90c4cf831aa58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:57:23 2022 +0530 
-------------------------------------------------------------------------------- 
Check the value of EpNum before accessing the EpHandles.

[Issue Description]
EpNum shouldn't larger than (16 * 2), since basing on the usb
protocol, a USB device can only have up to 32 endpoints
(16 OUT and 16 IN).

[Resolution]
Check the value of EpNum before Using EpNum to access data.

Package/Module:
MeteorLakePlatSamplePkg/Features

[Impacted Platform]
ALL

Hsd-es-id: 15012016034
Original commit date: Mon Sep 26 11:10:32 2022 +0800
Change-Id: I6430353390053ef16fe6b3d12bbff46c5abc4d85
Original commit hash: f0dde84ceffdafd82790b2e6b49644f066e4c76e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c

================================================================================ 
Commit: 58b9de83d15c3133f54906f0229c775bce8d526f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:57:04 2022 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] [AccessControl] In SetAccessControl() function in order
not to block RAC and WAC modification move CP register setting
to be done after RAC and WAC settings

[Issue Description]
Currently in SetAccessControl() function CP register is programmed
before RAC and WAC registers. That could prevent RAC and WAC
from being properly programmed. The simplest solution is to move
CP register programming after RAC and WAC.

[Resolution]
CP register programming moved after RAC and WAC registers
programming.

Package/Module:
GPIOV2

[Impacted Platform]
ALL

Hsd-es-id: 18024206174
Original commit date: Fri Sep 23 15:15:09 2022 +0200
Change-Id: I8f013e13f99f29a606800e5bcc49c44af44a34c3
Original commit hash: e9da9b9edea0064cca679f34c5f900dee8fd848c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/GpioV2ServicesCommonLib.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: b419aae5bb91ef765a0295e6d642d4ab05683b29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:56:46 2022 +0530 
-------------------------------------------------------------------------------- 
Rename existing RVP to ERB and create a new RVP DSC

[Feature Description]
ERB does not have BOM Id while RVP has BOM Id.

Package/Module: MTL-PS

[Impacted Platform]
MTL-PS RVP, CRB

Hsd-es-id: 1509151828
Original commit date: Thu Sep 22 16:47:33 2022 +0800
Change-Id: Id3ed1270607c9e2f6bcef8fce814305013ddb1d6
Original commit hash: 22ae662419b04409fe6aa7e410a0aa8813c48473

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc

================================================================================ 
Commit: 507dd03848705b683c285c8351f320a1b6de04a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:56:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update VTd policy VtdDisable default value

[Issue Description]
If Vtd silicon is not supported, VtdDisable default value should be 1.

[Resolution]
Get Vtd support state by function IsVtdSupported ().

Package/Module: ClientOneSiliconPkg/PeiVtdPolicyLib

[Impacted Platform]
ALL

Hsd-es-id: 15012022735
Original commit date: Mon Sep 26 14:13:03 2022 +0800
Change-Id: I0bb4485f338762896bdd7f5b530156e56571cbe3
Original commit hash: 37693369e6898791a5c0003bbd8ba1d1e7a9266a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: b1afa439cc6939aa5695626bc59ef4a5880bcf41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:56:36 2022 +0530 
-------------------------------------------------------------------------------- 
TraceHub memory is not configured

[Issue Description]
Tracehub MSC0/1 BARs are missed to be configured due to false
condition check

[Resolution]
Remove false condition check to ensure TraceHub post mem config
is executed.
Provide scratchpad1 read/write for PSMI use
ACPI callback function clean up

Package/Module:
ClientOneSiliconPkg/IpBlock/TraceHub
ClientOneSiliconPkg/IpBlock/Psmi

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012007145
Original commit date: Mon Sep 26 13:02:09 2022 +0800
Change-Id: I7a92d552589b3945f429f0b85bf83bf932790582
Original commit hash: 10681b1eee6b1c76322beb962ff48dd7a19cac07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiTraceHubPchLib/PeiTraceHubPchLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiTraceHubSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiTraceHubSocLib/PeiTraceHubSocLib.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/TraceHubHandle.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 900063e80be0cfe97c97ecb35f3bf9e5af3b4c30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:56:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2401_00

Hsd-es-id: N/A
Original commit date: Mon Sep 26 21:34:23 2022 -0700
Original commit hash: f86e18bcf3ab440a9c5b5ac0f35a77775a0286d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3ac58a6a97d09040fd13708d87669f1248e8ae50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:56:18 2022 +0530 
-------------------------------------------------------------------------------- 
Resloved PRMRR Issue.

[Issue Description]
PRMRR is not getting configured as per PRM

[Resolution]
PRMRR size is updated to 2MB as per PRM

Package/Module:LunarLakePlatSamplePkg

[Impacted Platform]
LNL-MX

Hsd-es-id: 16016233891
Original commit date: Thu Sep 22 15:42:56 2022 +0530
Change-Id: Iba7ce22d807c2a4a10736d248f026503b56c98c7
Original commit hash: db2e9274ce3772cd204d6536e18826ae357cb312

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPreMem.c

================================================================================ 
Commit: 46f2ba468b37c943a4577c1330880c02b1130384 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:55:20 2022 +0530 
-------------------------------------------------------------------------------- 
P2SB: Added new API GetP2SbController() for both P2SB instances

[Feature Description]
In scope of this requirement following BIOS changes are requested:
1. Extend Port ID (PID) definitions to 16-bit
- corresponding SbPortIds.h header file
2. Change PID names to include information about Segment ID
3. Define data structure for new PID definition at SoC layer:
typedef union {
UINT16 Pid16bit;
struct {
UINT8 SegmentID;
UINT8 LocalPID
} PortId;
} P2SB_PORT_16_ID
4. Change "Get P2SB Controller" API
a) Add new API: <SoC Generation>GetP2SbController()
- this API will consume 16-bit PID and return
P2SB controller corresponding to Segment ID
b) Rename existing API:
<SoC>GetP2SbController() -> <SoC>GetFirstP2SbController()
c) Leave existing API: <SoC>GetSecondP2SbController()

Package/Module:
ClientSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 18024058286
Original commit date: Mon Sep 19 10:39:01 2022 +0200
Original commit hash: fbba1e244b490266d53e5b62409b769051da8966

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcrDefine.h

================================================================================ 
Commit: 58eca981549a2b8fd769dcbd40ded91200143227 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:55:17 2022 +0530 
-------------------------------------------------------------------------------- 
P2SB: Rename PCH_SBI_PID to P2SB_PID

[Feature Description]
In scope of this requirement following BIOS changes are requested:
1. Extend Port ID (PID) definitions to 16-bit
- corresponding SbPortIds.h header file
2. Change PID names to include information about Segment ID
3. Define data structure for new PID definition at SoC layer:
typedef union {
UINT16 Pid16bit;
struct {
UINT8 SegmentID;
UINT8 LocalPID
} PortId;
} P2SB_PORT_16_ID
4. Change "Get P2SB Controller" API
a) Add new API: <SoC Generation>GetP2SbController()
- this API will consume 16-bit PID and return
P2SB controller corresponding to Segment ID
b) Rename existing API:
<SoC>GetP2SbController() -> <SoC>GetFirstP2SbController()
c) Leave existing API: <SoC>GetSecondP2SbController()

Package/Module:
ClientSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 18024058286
Original commit date: Mon Sep 19 09:41:58 2022 +0200
Original commit hash: be34b260d0a947b757f044f16db0486c2651986c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/MtlPchSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.c
ClientOneSiliconPkg/Include/Library/PchPcieRpLib.h
ClientOneSiliconPkg/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/Include/PcrDefine.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/P2SbSidebandAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PchSbiAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c
ClientOneSiliconPkg/IpBlock/Thc/Include/ThcCtrl.h
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchxSmmHelpers.c

================================================================================ 
Commit: 1536a5acfe81c3b962616d2dbdbe3d9889090501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:54:28 2022 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add Unit Test for NvmeEraseDxe

[Feature Description]
Add mock for boot service and UefiLib
Add Unit Test for NvmeEraseEntryPoint
Add Unit Test for NvmeEraseBindingSupported
Add Unit Test for GetParentProtocol
Add Unit Test for IsNvmeDevice

Package/Module: NvmeFeaturePkg/NvmeEraseDxe

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011299060
Original commit date: Mon Jul 25 09:27:19 2022 +0800
Change-Id: I1145529505899efe4757ee985e395e220b3f1841
Original commit hash: 091549263e4b704cb03fbcdcf6c9eb7a7f060aef

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/CleanUp/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/CleanUp/CleanUp.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/NvmeEraseDxeHost.inf
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/PreRequisite/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/PreRequisite/PreRequisite.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetParentProtocol/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetParentProtocol/GetParentProtocolMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetParentProtocol/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetParentProtocol/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/IsNvmeDevice/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/IsNvmeDevice/IsNvmeDeviceMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/IsNvmeDevice/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/IsNvmeDevice/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseBindingSupported/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseBindingSupported/NvmeEraseBindingSupportedMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseBindingSupported/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseBindingSupported/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseEntryPoint/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseEntryPoint/NvmeEraseEntryPointMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseEntryPoint/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseEntryPoint/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.h
Features/Storage/NvmeFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/Storage/NvmeFeaturePkg/Test/CommonMock/BootServicesMock.h
Features/Storage/NvmeFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 652be36aeac9fd38f6446cac7c5ec4ba89ecdf19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:54:19 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL S][PSS][OC] Setup VCCIA knob typo issue

[Issue Description]
Incorrect message displays on VCCIA Boot Voltage

[Resolution]
Correct typo error

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake-S

Hsd-es-id: 22015842367
Original commit date: Wed Sep 21 16:44:23 2022 +0800
Change-Id: Idbc2b8556e70c1e8be0ecb4ea99a79031542635d
Original commit hash: 8839559d06d9a37e25c83627b29d6a11926587c4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 1fd0a33df77665f5d5fbbd51e73fef0ed24b84ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:54:16 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unnecessary tags for DMI UPD related code

[Issue Description]
Some DMI UPD related code are covered by unnecessary tags.

[Resolution]
Remove unnecessary tags for DMI UPD related code

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011964439
Original commit date: Thu Sep 15 15:39:19 2022 +0800
Change-Id: I888b9aa2aa13ca7c23d64f074bdfd051c19e7eb9
Original commit hash: a0a29f7e603b806c40ee5890a7a9c8de7e24a8b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c

================================================================================ 
Commit: 6e75ef1818c2804c8890e0e06fc822ec2e1fda3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:54:06 2022 +0530 
-------------------------------------------------------------------------------- 
Implement UFS HS Gear 4 Rate B switching flow.

[Feature Description]
UFS HS G4 is newly added feature that requires specific programing
as per PHY vendor documents. And hence implemented PHY programming
that is required for swithing to High speed Gear 4 Rate B in
UfsPlatform driver.

Package/Module:
Features/Storage/Ufs

[Impacted Platform]
MTL-M.

Hsd-es-id: 16018134572
Original commit date: Thu Sep 15 00:20:07 2022 +0530
Change-Id: I0575289757708c6ccdc29865d4b6dcc4c443a321
Original commit hash: aaab56dc905e71050f130ac9f7b9bd0f64d309bf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatformHci.h

================================================================================ 
Commit: 8909e81a6ecf28f56c87c760703fa8a49411be3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:54:03 2022 +0530 
-------------------------------------------------------------------------------- 
MinPlatformPkg: Remove unnecessary feature controls

[Feature Description]
Remove SMI handler profile feature control.
Disable handler profiling on RELEASE builds.

Package/Module:MinPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012007990
Original commit date: Mon Sep 26 09:51:08 2022 +0800
Change-Id: Ied10a29d66e8e242458987f68220ae60abf8e14a
Original commit hash: d165395ffc8e7a676e1da9ae861e2b77f1ee4904

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc

================================================================================ 
Commit: 6b636ac7f2fbcdf5842d0c394c6398bf9ec5b994 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:53:59 2022 +0530 
-------------------------------------------------------------------------------- 
Programming USB2DBC.GP2 when PCH use bus number non zero

[Feature Description]
Program bus number of DBC.DBC to non 0 for MTPS.

Package/Module: ClientOneSilicon/DBC

[Impacted Platform]
MTPS

Hsd-es-id: 15011995216
Original commit date: Thu Sep 22 18:58:09 2022 +0800
Change-Id: I1363ea755ed0bf6be44b2d48ca14f771ad939595
Original commit hash: 49a251542d6be4b11447255a5a72b40c393b8d52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDci.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocDci.c
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/DciHandle.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Register/DciRegs.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c

================================================================================ 
Commit: d4e770eca04f0f89c6a5f9d72dde829aaf8ef4e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:53:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2397_00

Hsd-es-id: N/A
Original commit date: Sun Sep 25 21:33:34 2022 -0700
Original commit hash: d2413a479c41a4ae54bb3d6ae4ae6f021b56757a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 040b62e1bf6d7ec896572666b843bdd9cca566ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:53:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2396_00

Hsd-es-id: N/A
Original commit date: Sat Sep 24 21:38:34 2022 -0700
Original commit hash: 07399500b55323f72c7d9648273363be22a7fd1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a06d362ab7a2814c9aa5e7a85f759bc25965fc16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:53:06 2022 +0530 
-------------------------------------------------------------------------------- 
Adding a manually clear to PMC.ETR3.ER_DEBUG_EN

[Issue Description] or [Feature Description]
The PMC ER enable debug bit is set when ER is disabled.

[Resolution]
PMC.ETR3.ER_DEBUG_EN bit is now manually cleared.
Unused variable EnergyReportingDebugModeOnBit0 removed.

Package/Module: ClientOneSiliconPkg/IpBlock/Pmc

[Impacted Platform]
M

Hsd-es-id: 15011859501
Original commit date: Fri Sep 23 16:07:09 2022 -0700
Change-Id: I55a61316655a91ca2e5871f42feb79c45b215f89
Original commit hash: e712a9d52483c89fd8ff95229f6c47fa6bd48728

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c

================================================================================ 
Commit: 046983259d7f2db4bc1f36c65376e03dc24a5089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:52:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2395_00

Hsd-es-id: N/A
Original commit date: Fri Sep 23 21:33:29 2022 -0700
Original commit hash: c2d417ec85441d54467a79f13cf13b6a784ea0f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9ab2d255dd5402014d533bb690ea679961e10507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:52:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]Remove embedded PCD in USB IP

[Issue Description]
USB3 adopted CSI and IPSD methodology which doesn't support PCDs

[Resolution]
Removed embedded PCD in USB IP to be CSI compliant
Set default config values in policy lib

Package/Module:ClientOneSilicon/Usb

[Impacted Platform]
MTL

Hsd-es-id: 15012008692
Original commit date: Wed Sep 21 15:06:09 2022 -0700
Change-Id: Ib0c4383c49a8c7b09fd8a4cd855f78797b590cbf
Original commit hash: b03857c21e43e42b3e80bd344f49cd43b4f3d7d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 896a14aaa4af1caf6b54a178efba601cee1c0175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:52:07 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011956760
Original commit date: Wed Sep 21 17:00:46 2022 +0530
Change-Id: Ibc4ac9d8734abda4dd2a85c837a24141929278d5
Original commit hash: 28e3ee0f1e7cfbb2976e8c2d7b0543dd30ea661b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 889766f11331f93066f83a17e31dc09693117b1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:52:05 2022 +0530 
-------------------------------------------------------------------------------- 
Use SOC SMBUS on MTL-S HFPGA system

[Feature Description]
HFPGA connects SPD to SOC SMB controller similar to simics.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18023592510
Original commit date: Thu Sep 22 16:13:35 2022 +0200
Original commit hash: ba530bd72b5787e362748dfdd45268259abc4e25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c

================================================================================ 
Commit: dd4a056040b0bceb82cb4fc1956677448480ed53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:52:01 2022 +0530 
-------------------------------------------------------------------------------- 
BSOD issue in FSP API mode when Igfx enabled

[Issue Description]
PcdMediaDisplayGtStatus is returning incorrect value

[Resolution]
Added MediaDisplayGtStatus in Gfx data hob

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018268248
Original commit date: Fri Sep 16 16:50:34 2022 +0530
Change-Id: Ib68e86093a25cc15705da9160d9c20dd84913795
Original commit hash: 65dbae6834a19b3598fd7fdeeaefc78df495c22f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.inf
MeteorLakeOpenBoardPkg/BiosInfo/BiosInfo.inf

================================================================================ 
Commit: 32ea899fa40d820d5941b8bef04bbaec467d52d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:59 2022 +0530 
-------------------------------------------------------------------------------- 
Fix build error when build optimization is OFF

[Issue Description]
When build optimization is OFF we are facing below
build error
PeiDxeTelemetryLib.lib(PeiDxeTelemetryLib.obj) :
error LNK2001: unresolved external symbol __aullshr

[Resolution]
A structure named: field is defined as UINT64, it is causing the issue.
According to UEFI standards Bit fields may only be of type INT32,
signed INT32, UINT32, or a typedef name defined as one of the
three INT32 variants.Hence changing the structure to
UINT32 is helping in resolving the issue.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018293805
Original commit date: Thu Sep 22 14:27:08 2022 +0530
Change-Id: I76858625af400b05204617ece4961319e8dd51ea
Original commit hash: 575bc7c228ea283af120bca54da77843b1aee18a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TelemetryLib.h

================================================================================ 
Commit: c5d328a7e52b26eb1e85df49a6fba3fe6fee9ef5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][HLK] Updating USB Port properties

[Issue Description]
- USB3.2 Gen2x1 Type-A Port mapping got interchanged.
- Fingerprint Sensor Connector is not getting exposed.

[Resolution]
- Remapping USB3.2 ports with respect to Platform Mapping Document.
- Exposing FPS as part of the system.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015825751, 22015832863
Original commit date: Thu Sep 22 18:09:53 2022 +0530
Change-Id: If565f6bf4af9653d35aa6201fe5fe8d9f712399a
Original commit hash: feb96fae1358e33ee6d5d77f935dd773516123ec

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl

================================================================================ 
Commit: f70a13c671fe160ac7e43a102a32b562ec14bb2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:40 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add Rsvd items for all the UnusedUpdSpaceX on all UPD headers

[Feature Description]
Add Rsvd items for all UnusedUpdSpaceX in all UPD headers.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011972102
Original commit date: Thu Sep 22 10:24:23 2022 +0800
Change-Id: Ib7408bf1f481aa1db0ae972c667cc7a521e98cfe
Original commit hash: ef445defb2db3b87a434d751acc45a7be1a90e96

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: f1e6b247f3c917b6897447914027cdb8c4c597ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:38 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Error while loading .bsf file in BCT Tool

[Issue Description]
BCT fails to parse BSF string that have " in middle of string.

[Resolution]
Change BSF string quotes " to apostrophe '.

Package/Module:
MeteorLakePlatSamplePkg
MeteorLakeFspPkg

[Impacted Platform]
All

Hsd-es-id: 16018011876
Original commit date: Thu Sep 15 22:01:47 2022 +0530
Change-Id: I23901f2c2e6b59c9ed945929f9b426926f67ec9e
Original commit hash: d91f5b53f2565d19e853e6b8b7ceef5518dd6fe2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 00333f546b91b3827572a4845999255af85352b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:33 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTest:EcDxeInitialize

[Feature Description]
Add UnitTestEcDxeInitialize Test Case.
Add mock library for boot service
LocateProtocol(),
LocateHandleBuffer(),
HandleProtocol().
Add mock protocol for gEfiAcpiTableProtocolGuid
Add mock protocol for gEfiFirmwareVolume2ProtocolGuid
Add mock protocol for gEcNvsAreaProtocolGuid

Package/Module: EcFeaturePkg/EcDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Thu Sep 22 13:37:38 2022 +0800
Change-Id: I86f0224a2491d8d4487aeef0d99a1021346b8472
Original commit hash: cacc8253b54267c51c1c8b8db2ca6b82deb78b71

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/EcDxeHost.inf
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/EcDxeInitialize/TestCaseEcDxeInitialize.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/EcDxeInitialize/TestCaseEcDxeInitialize.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallEcSsdt/TestCaseInstallEcSsdt.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/UpdateAcpiDataTable/TestCaseUpdateAcpiDataTable.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: d982d4d7c33b48b74fc183d616672e9ae2a7dcfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:31 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTestInstallEcSsdt

[Feature Description]
Add UnitTestInstallEcSsdt Test Case.
Add mock library for boot service
LocateProtocol(),
LocateHandleBuffer(),
HandleProtocol().
Add mock protocol for gEfiAcpiTableProtocolGuid
Add mock protocol for gEfiFirmwareVolume2ProtocolGuid
Add mock protocol for gEcNvsAreaProtocolGuid

Package/Module: EcFeaturePkg/EcDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Thu Sep 22 12:56:35 2022 +0800
Change-Id: I8b64c73818844f79f2dbbfba865d23ec1674caa1
Original commit hash: 1765e8ed067969c26ecab408efa45d9b4779bd23

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/EcDxeHost.inf
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallEcSsdt/TestCaseInstallEcSsdt.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallEcSsdt/TestCaseInstallEcSsdt.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 80569d2bbb6d1f8089fa68743d90f0bbef6d5261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:29 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTestInstallSsdtAcpiTable

[Feature Description]
Add UnitTestInstallSsdtAcpiTable Test Case.
Add Unit Test for UnitTestInstallSsdtAcpiTable.
Add mock Lib for LocateProtocol(), LocateHandleBuffer(),
HandleProtocol().
Add mock protocol for EFI_FV_FILETYPE,
EFI_FV_FILE_ATTRIBUTES, EFI_SECTION_TYPE.

Package/Module: EcFeaturePkg/EcDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Thu Sep 22 11:29:01 2022 +0800
Change-Id: Ib832aa9aece0f364d3fc537a3b5052945ea4cdeb
Original commit hash: ad1dede71899a53229e34c70d95249ff2e4db621

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/EcDxe/EcDxe.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/EcDxeHost.inf
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/PrivateMock/PrivateMock.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallSsdtAcpiTable/TestCaseInstallSsdtAcpiTable.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallSsdtAcpiTable/TestCaseInstallSsdtAcpiTable.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/UpdateAcpiDataTable/TestCaseUpdateAcpiDataTable.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.h
Features/Ec/EcFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/Ec/EcFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: b59ed9c682ecbd24246e2e40ff95ec28b8823204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:27 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTestUpdateAcpiDataTable.

[Feature Description]
Add UpdateAcpiDataTable Test Case.
Add Unit Test for UpdateAcpiDataTable.
Add UnitTestUpdateAcpiDataTableSsdt Test case.
Add unit Test for UnitTestUpdateAcpiDataTableSsdt.
Add mock Lib for LocateProtocol().
Add mock protocol for EC_NVS_AREA_PROTOCOL

Package/Module: EcFeaturePkg/EcDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Mon Sep 5 19:43:22 2022 +0530
Change-Id: Ia76fb2864358d105eee330029bc898c0350dd4a1
Original commit hash: 99bda6d3e845a8658ad949ca350c3be4649e7ef8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/EcDxe/EcDxe.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/EcDxeHost.inf
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/PrivateMock/PrivateMock.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/EcDxeTestCase.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/UpdateAcpiDataTable/TestCaseUpdateAcpiDataTable.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/UpdateAcpiDataTable/TestCaseUpdateAcpiDataTable.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.h
Features/Ec/EcFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/Ec/EcFeaturePkg/Test/CommonMock/BootServicesMock.h
Features/Ec/EcFeaturePkg/Test/EcFeaturePkgHostTest.dsc

================================================================================ 
Commit: 260ecdffd9a9f6839d62b41de0fb7c203a88ae8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:22 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS to program BME, IO_EN and MEM_EN bits for DP DMI

[Issue Description]
BIOS is not programming BME, IO_EN and MEM_EN bits for DP DMI

[Resolution]
BIOS to program BME, IO_EN and MEM_EN bits in CMD register for DP DMI

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL S

Hsd-es-id: 16018314366
Original commit date: Thu Sep 22 23:54:23 2022 +0530
Change-Id: I438b6f6d07dbd250a8b58f7889fc7421f7668d91
Original commit hash: c162faf3f69991591798783294b4bc32784439bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: 332a902af3baa17b8e55ab938d68f4586f0d80bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:16 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg, LunarLakeBoardPkg, LunarLakePlatSamplePkg

[Impacted Platform]
ALL, LNL

Hsd-es-id: 15011957658
Original commit date: Wed Sep 21 23:32:02 2022 +0530
Change-Id: I77fbcb8ce98fe1e2f885178c5967196e1372f14b
Original commit hash: 644803d8b2792308317b4df614b8d8c90a8275c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.c

================================================================================ 
Commit: 06806623e99983da9779235a98e0b56b1ebe582d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:12 2022 +0530 
-------------------------------------------------------------------------------- 
[PCIe]Bios FOM scoreboard setting of 'auto' is reflecting gen3 fom only

[Issue Description]
FOMSCP programmed based on TLS but TLS programmed during speed change

[Resolution]
FOMSCP programming moved during speed change

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
Default all

Hsd-es-id: 13010140494
Original commit date: Fri Sep 16 01:55:19 2022 +0530
Change-Id: I5fc758004459b984e185700950c75bbd5d8f8c6c
Original commit hash: c0d0a85128ac554eb23a111bfb5dcb70573d6671

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 970af70e631a3a8c9c60ee11f20acd7bc829a8a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:08 2022 +0530 
-------------------------------------------------------------------------------- 
GPIO on SOC side Yellow bang issue observed in device manager

[Issue Description]
Number of communities are reported properly.

[Resolution]
Changed ACPI code to return correct number of communities.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL-SOC

Hsd-es-id: 16018107508
Original commit date: Wed Sep 14 15:23:37 2022 +0530
Change-Id: Idd67e2845710ce3dfbb6dd23c9d5e75599ef0bf6
Original commit hash: 06440f3a7aba157e03aea772e527e60d510daed2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioCommunitiesMtl.asl

================================================================================ 
Commit: 977ebe8508acdee8bab6ddfc705a8e95a784f2a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:03 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issue

[Resolution]
Address code quality issues

Package/Module:
Features/EcFeaturePkg/BaseEcLib
Features/EcFeaturePkg/BaseEcMiscLib
Features/EcFeaturePkg/BaseEcTcssLib
Features/EcFeaturePkg/DxeBatteryLib
Features/EcFeaturePkg/EcPrivateLib

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011849607
Original commit date: Mon Sep 19 15:57:08 2022 +0800
Change-Id: Ibbfceb4c371d41b776a4ded95aed5d19e6cf9cb8
Original commit hash: 99eb83f9f4476094085416dd2b5d787bfa3fab24

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcLib.h
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/Include/Library/EcTcssLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/Library/EcPrivateLib.h
Features/Ec/EcFeaturePkg/Library/BaseEcLib/BaseEcLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcLibNull/BaseEcLibNull.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: 18914e39523a5e45c3d31ee1e7b1fcfd135e606a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2394_01

Hsd-es-id: N/A
Original commit date: Thu Sep 22 21:34:00 2022 -0700
Original commit hash: dec9c541eff5fc72c5fa787fb8808eefad6585e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9b386055ebcc53676cf2ca84ec025201dd99179b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Correct the FvSecurity in BiosInfo and ReportFv

[Issue Description]
BtGAcm would consider the IBB hash get corruption since the
FvSecurity be reported as IBB which FV locate in OBB.
This would cause the seamless recovery/resiliency flow get
failed.

[Resolution]
- Move the FvSecurity from IBB into POST-IBB in BiosInfo.
- Remove the FvSecurity report in PreMemory.
- Add the FvSecurity report in FV list need taken into
account (or hashed) for the OBB verification.

Package/Module: MeteorLakeBoardPkg/BiosInfo
MeteorLakeBoardPkg/PeiReportFvLib

[Impacted Platform]
ALL

Hsd-es-id: 16017544519
Original commit date: Mon Sep 19 10:40:38 2022 +0800
Change-Id: I7ffb0a6e519feea6d6457cb7f0f6c3802abf455c
Original commit hash: c0aae4d8626ffe05ee6baf3e98664dd829b057b3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosInfo/BiosInfo.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: 07c9f337f99eceae9b63401adecda784e4ac43cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:51 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add 3rd Gen PD PS_ON support.

[Feature Description]
Support 3rd Gen PD PS_ON.

Package/Module:
Features/Ec/EcFeaturePkg
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 15011901780
Original commit date: Wed Sep 7 02:29:37 2022 -0700
Change-Id: I6167712e31b444932ebcfc150874c90320ec9705
Original commit hash: 857c5192e90f673fc52600cd2859ac98eee3b3ce

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcRam.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 44e74b8adf8261cb7758b47bb9d594cf988a95e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:22 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011956849
Original commit date: Wed Sep 21 17:40:21 2022 +0530
Change-Id: I62f4b4e25f35c0920a81645a4f784d981b356ac3
Original commit hash: da8d920f1fd72090495b0d93abbed4f5411d616a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c

================================================================================ 
Commit: b7e0aa8762083d85c81f597e5e354944d6f67c40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2394_00

Hsd-es-id: N/A
Original commit date: Thu Sep 22 06:58:48 2022 -0700
Original commit hash: 17a0b89edf4e99d1567ec074feea1fdf78e306ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 078380cb860d254b2ee7f05d34ab8aac55db4916 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][PCIe][Thermal Throttling]TNPT.TP setting to 4 for PCIe controllers

[Feature Description]
TNPT.TP programmed 0x2 for all PCIe contorllers
TNPT.TP need to program 0x4 for all gen4 controllers

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 16018308527
Original commit date: Tue Sep 20 07:02:45 2022 +0530
Change-Id: I2583888bcff6bdd1a6df00a814881fc78790a18e
Original commit hash: 4e42e67161a567e4f9c66e26d70e5fd23db06b6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: ea634a2578ac1610eb134851c58e32503f9ce6a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:08 2022 +0530 
-------------------------------------------------------------------------------- 
[GNR][IBL] PEI Assert on Enabling 'Unlock All IBL registers knob'

[Issue Description] or [Feature Description]
PEI Assert after the reset on Knob change

[Resolution]
Added ccondition for PadCfgLockOffset and PadCfgLockTxOffset if
they are defined. Virtual GPIOs doesn't have it.

Package/Module:
BirchStreamRpPkg

[Impacted Platform]
BHS, KVL

Hsd-es-id: 18024160886
Original commit date: Wed Sep 21 13:29:38 2022 +0200
Original commit hash: 4aea0399898e8538c32841f8b6684cc06325b784

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c

================================================================================ 
Commit: d2577c9c8395de9bdbfd8c23ec3bba4198815c5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:06 2022 +0530 
-------------------------------------------------------------------------------- 
RTD3 support for MTL P DDR5 Mem Solder down dTBT RVP board

[Issue Description] or [Feature Description]
Add RTD3 related changes to support MTL P DDR5 dTBT RVP board

[Resolution]
Added RTD3 related changes to support MTL P DDR5 dTBT RVP board

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
P

Hsd-es-id: 22012118355
Original commit date: Mon Sep 12 15:45:56 2022 +0530
Change-Id: Ic268a3f2474dace08af0328e72446ce921037cac
Original commit hash: 9f4cf59d302fb58f364899a334608deed75d7c68

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPDDR5dTBTRvp.asl

================================================================================ 
Commit: 457b6cd780e6da2be8eb6140937b24981a106104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:03 2022 +0530 
-------------------------------------------------------------------------------- 
Board Support for MTL_P DDR5 Mem Solder down dTBT RVP Board

[Feature Description]
Board Support for MTL_P DDR5 Mem Solder down dTBT RVP Board

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MeteorLake-P

Hsd-es-id: 22012130062
Original commit date: Mon Sep 5 22:56:36 2022 +0530
Change-Id: I35ed202d219772909834e3bbebb901395b78dd9a
Original commit hash: 12cedeae0aab0375adbab31a3e0bc9b520e16f30

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 09125a91b03a403351287176d10bd8b7d676e74a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:01 2022 +0530 
-------------------------------------------------------------------------------- 
Platform asl should not include CommsHub asl

[Issue Description]
Platform asl should not include CommsHub asl

[Resolution]
remove the deadcode

Package/Module:BoardPkg/Acpi

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15012009972
Original commit date: Thu Sep 22 16:45:45 2022 +0800
Change-Id: I8cbeca155078f9882e03ae182addcd5d327b261a
Original commit hash: 270fe8e4b08823405b9230b352e0bc3ac7e5d569

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/CommsHub.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/MeSetup.hfr
MeteorLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: 6f6203f7dc95277060525f71232756ea24d3abb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] PEP Errors Relating to TCSS and Other IPs

[Issue Description]
Observed PEP Errors Relating to TCSS and Other IPs
from PEP checker tool

[Resolution]
Revert ACPI PEP support for multiple root bridges
This reverts commit 06ae008aa5829711328fdb0f4e142ae1bc5856ee.

Package/Module: AdvancedAcpiDxe

[Impacted Platform]
MTL

Hsd-es-id: 22015847186
Original commit date: Thu Sep 22 14:52:20 2022 +0530
Change-Id: I8f63a2615e27c3c81e4f663c952ed772789e5875
Original commit hash: badf54e1881a05fc7d2061556592b67352561bb1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: a88beafc3b33eeb6a1cbd918b15d44e6ee0871bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:53 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Updating Copyright year for
Fixing the Power Boss issue for AC adapter

[Issue Description]
Copyright year was not updated

[Resolution]
Fixed by updating the copyright year

Package/Module: EcFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015413538
Original commit date: Thu Sep 22 00:34:40 2022 -0700
Change-Id: I57307de638d74abed0e3b31e51e951e1c2d88a70
Original commit hash: 77a8d2fbad03eea421622c8eae4d7e4afc6298e7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl

================================================================================ 
Commit: af848963322d1a7b5fad14ab9745f1c3465299fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:50 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLP A0] BIOS to resolve TCSS DEVEN based on CAPID disables

[Issue Description]
BIOS raises an Assert that TBT FW is not loaded and BIOS expected
TBT FW to load because TBT DMA is enabled in TCSS DEVEN
TBT DMA should not have reflected as enabled in TCSS DEVEN because
it is disabled in CAPID (because TCSS TBT is disabled in softstraps).
The same problem would also happen via port mask softstrap.

[Resolution]
Note that the bitmap layout between TCSS DEVEN and
capid0_d_0_0_0_mchbar is aligned.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTLP

Hsd-es-id: 15011945637
Original commit date: Wed Sep 21 10:55:33 2022 +0800
Change-Id: I6bd3ecd4da4bacdad1ddded94cc0b656a8d1aa3c
Original commit hash: f7ae7a4678caf7bb3cda0443c5b7f16e420152bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/IocMchBarRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/IocMchBarRegsMtlS.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: a6c251258123154d8ca93091dd9831d9571f7698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:44 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011957384
Original commit date: Wed Sep 21 19:52:18 2022 +0530
Change-Id: I4777ba99a864f19bc64251407b9798ddc2156b8f
Original commit hash: fd50aa8e453a28ab93fd353ddfbdfd5814823296

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c

================================================================================ 
Commit: dde3271242734a1590cd7aa8656713072aa7d6bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:41 2022 +0530 
-------------------------------------------------------------------------------- 
Remove deprecated DxeAmtConfig fields

[Feature Description]
Some of the DxeAmtConfig fields were removed
as they are no longer needed

Package/Module:
ClientOneSiliconPkg
EagleStreamRpPkg
LoganvilleFspPkg
LunarLakePlatSamplePkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024055655
Original commit date: Fri Sep 16 13:39:26 2022 +0200
Change-Id: Ifa3588ca68761f2c0ad7ab3b37f6223238ae93ee
Original commit hash: 892e2dbea2bb2b159b3e0335aa4f8dac32e5a962

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h

================================================================================ 
Commit: 8d0d60b138f48abb1b0498ce110b1feb375d5304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:33 2022 +0530 
-------------------------------------------------------------------------------- 
Removed Integrated Mebx Pcd

[Feature Description]
Removed PcdIntegratedMebxSupport as it is no longer needed

Package/Module:
ClientOneSiliconPkg
EagleStreamRpPkg
GnrwsRpPkg
ServerPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 18023919951
Original commit date: Fri Sep 9 12:02:49 2022 +0200
Change-Id: Ic9afb9fc3f2a37b91669e0b33664809e5e0fd3dc
Original commit hash: e131a9fa765c3e79164aad555f252b860ac1b9e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf

================================================================================ 
Commit: 76f0c84c9497e6c02f767e7dcec1d6aac77a3302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:25 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestI2cPlatformEntryPoint

[Feature Description]
Add I2cPlatformEntryPoint test case for I2cPlatformDxe

Add UnitTestI2cPlatformEntryPoint
Mock Library: EfiLibInstallDriverBindingComponentName2().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:55:29 2022 +0800
Change-Id: I21f62ba07c7dd036c136f1ffe77c19d535339922
Original commit hash: 83c85cc5710dcb360e82d085476759063cb00d06

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformEntryPoint/TestCaseI2cPlatformEntryPoint.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformEntryPoint/TestCaseI2cPlatformEntryPoint.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/PcdLibMock.c
Features/I2cFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: ef45c03bfb0d945173c36be95f0b3ff41dd19b84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:22 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestI2cPlatformDriverBindingStart

[Feature Description]
Add I2cPlatformDriverBindingStart test case for I2cPlatformDxe
Add UnitTestI2cPlatformDriverBindingStart
Mock library:PcdGetPtr().Pci.Read()
Mock Protocol:LocateProtocol().OpenProtocol().CloseProtocol().
InstallMultipleProtocolInterfaces().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:51:56 2022 +0800
Change-Id: I1d7c02fa48a52b84999da94587b9d118fc112488
Original commit hash: bcfa6eab5f033fb8886ccbf3c59f28737e4b32a0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDriverBindingStart/TestCaseI2cPlatformDriverBindingStart.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDriverBindingStart/TestCaseI2cPlatformDriverBindingStart.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: ef034e2594e328a3a6ea12778412ec553978f468 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:20 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestI2cPlatformDriverBindingSupported

[Feature Description]
Add I2cPlatformDriverBindingSupported test case for I2cPlatformDxe
Add UnitTestI2cPlatformDriverBindingSupported
Mock library:PcdGetPtr().Pci.Read()
Mock Protocol:LocateProtocol().OpenProtocol().CloseProtocol().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:46:53 2022 +0800
Change-Id: I79d8740151d4a59c5fc186aaf4d784acb3c9437f
Original commit hash: 27012d2f73310b7cd9afa5014107a5ac62a5303b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDriverBindingSupported/TestCaseI2cPlatformDriverBindingSupported.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDriverBindingSupported/TestCaseI2cPlatformDriverBindingSupported.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: 5bc9ff837f48985edf4b7f62ec159bee85e3ad6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:17 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestEnumerate

[Feature Description]
Add Enumerate test case for I2cPlatformDxe

Add UnitTestEnumerate

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:42:36 2022 +0800
Change-Id: If51a930be1002f1f5fa1389bd4f263c9b1551a8a
Original commit hash: 73810dde9a0d6a07af332611db3fe41db02b1f11

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/Enumerate/TestCaseEnumerate.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/Enumerate/TestCaseEnumerate.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: f6de6b33a7ae3be59d4a3beb322773a204422039 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:14 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestGetBusFrequency

[Feature Description]
Add GetBusFrequency test case for I2cPlatformDxe

Add UnitTestGetBusFrequency
Mock library:PcdGetPtr()

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:27:31 2022 +0800
Change-Id: I28d26eee6d99dc2bf362c71250e5f14b5472f025
Original commit hash: e6b3b664c3ae2addff194b889405f20f686c23d7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/GetBusFrequency/TestCaseGetBusFrequency.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/GetBusFrequency/TestCaseGetBusFrequency.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 2616b732197f7d2fcfb02c0a3810d02b5d0ec310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:11 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestGetPciDevId

[Feature Description]
Add GetPciDevId test case for I2cPlatformDxe

Add UnitTestGetPciDevId
Mock library: PcdGetPtr()
Mock boot service: OpenProtocol().CloseProtocol().
Mock protocol service: Pci.Read().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:12:41 2022 +0800
Change-Id: Ic9500686ff77d151ff63fe61f997016feede67f2
Original commit hash: 34ac93c2b4c46432bc98bcb4ebd97d77b34aa6c7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/PrivateMock/PrivateMock.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/GetPciDevId/TestCaseGetPciDevId.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/GetPciDevId/TestCaseGetPciDevId.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 5461b7288f5e469f666a67baabf15f3ca083618c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:08 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestSetConfiguration

[Feature Description]
Add SetConfiguration test case for I2cPlatformDxe

Add UnitTestSetConfiguration
Mock library:PcdGetPtr()
Mock boot services:OpenProtocol().CloseProtocol()

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:03:49 2022 +0800
Change-Id: I7438eb378c1355535a809d58ea7f914c948af454
Original commit hash: 023d6cef2bad215cd7d762dda40a95a0dca3ee0e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/PrivateMock/PrivateMock.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/SetConfiguration/TestCaseSetConfiguration.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/SetConfiguration/TestCaseSetConfiguration.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: 1e4addf13b908501a47dc2052ebbdc7b2454af28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:05 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestIsSerialIoI2cDeviceIdCp

[Feature Description]
Add IsSerialIoI2cDeviceIdCp test case for I2cPlatformDxe

Add UnitTestIsSerialIoI2cDeviceIdCp
Mock library:PcdGetPtr()

Package/Module: I2cFeaturePkg/I2cPlatformDxe

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 11:06:05 2022 +0800
Change-Id: Ic1f93a382277ae6a5997f3f8120568c8344fa24e
Original commit hash: 21c0c3d9e815919130ed0e2316a867022f29984d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/IsSerialIoI2cDeviceIdCp/TestCaseIsSerialIoI2cDeviceIdCp.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/IsSerialIoI2cDeviceIdCp/TestCaseIsSerialIoI2cDeviceIdCp.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/PcdLibMock.c
Features/I2cFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 1340fb54c2f0220d39749053f674f7ad1dab41bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:00 2022 +0530 
-------------------------------------------------------------------------------- 
Remove CheckVirtualBat API from EcFeaturePkg

[Issue Description]
CheckVirtualBat reads the wrong EC register.

[Resolution]
Remove CheckVirtualBat API from EcFeaturePkg.

Package/Module:
EcFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011954397
Original commit date: Mon Sep 19 18:36:00 2022 +0800
Change-Id: If282c1add2351ff9debbfc886d848e53cfed9fed
Original commit hash: ede49d377ec9d166993361b3b35f0cd9bdd0b64b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: a225cd456c5598ca198a998c2a5e4fb72c5f8732 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:54 2022 +0530 
-------------------------------------------------------------------------------- 
SoC PMC EOS bit access causes EFI boot error.

[Issue Description]
I/O cycles to PCH are blocked.

[Resolution]
Existing code invoking, to enable missing programming.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011978110
Original commit date: Tue Sep 13 14:03:48 2022 +0200
Change-Id: I02fc26f542df9a96ff796cd5694a699a9a7bd380
Original commit hash: 90af69b448ba4027c40bab9ef82ef62b7bf5966a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 4c5865b26d7950247177b79332bd9243c01a6ea4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:51 2022 +0530 
-------------------------------------------------------------------------------- 
LTSSM debug checks.

[Issue Description]
Add LTSSM debug checks

[Resolution]
Add LTSSM debug checks

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15011978110
Original commit date: Mon Sep 5 14:35:23 2022 +0200
Change-Id: I7eef5f585426238abcb3f5a99d3023ad36541b60
Original commit hash: c6150b1ca9f066b7b63a0b03e9fd77fbccfe7d1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0753192791d4f8fd70b22850c18be7d54f0ef234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:46 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues.

[Issue Description]
Code quality issue.

[Resolution]
Address code quality issues.

Package/Module: ClientOneSiliconPkg.

[Impacted Platform]
LNL

Hsd-es-id: 15011818984
Original commit date: Fri Sep 16 23:10:42 2022 +0530
Change-Id: I6b760e311ced65e7a94c0e5ee669227a0e909b8a
Original commit hash: dbb707a4c3f5e0742de322d653ee3872261caeab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c

================================================================================ 
Commit: 54aa6f8c372b30977b5ce8e400db477e4d8595e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:36 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] Disable Turbo Mode by default as WA - But not using patch table

[Feature Description]
Expected POR settings:
* Turbo Mode = Enabled
Requested Change:
* Turbo Mode = Disabled
Don't do it from patch table, but disable it in BIOS. If we do it
through patch table XML CLI overrides are not taking place.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 15011998209
Original commit date: Wed Sep 21 16:51:54 2022 +0800
Change-Id: I6e92bcf3588784a8c3370956c5a5de4ea8838a36
Original commit hash: 6b048076b3d5645e3dfe9609e92b83f1c529173b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 4dd3602f9440e912938beea46515ecfb3d9e0274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:28 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLS] BWG 2.8 DPDMI Implemenation.

[Feature Description]
MTLS BWG 2.8 DPDMI Implementation.

Package/Module:
ClientOneSiliconPkg\IpBlock\Dmi

[Impacted Platform]
MTLS

Hsd-es-id: 16018211192
Original commit date: Thu Jul 21 23:35:18 2022 +0530
Change-Id: If8a58d90a4bdb2fd51628dd0da933f8dd23b1180
Original commit hash: aa87744203e7534926174758d248235e000abec6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: 9754e463cf244fdd56b175dd18166a90f7a25ea5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:25 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fixing the Power Boss issue for AC adapter

[Issue Description]
Power Boss was not shifting to the
appropriate action policy based on
plug-in plug-out and battery charge percentage

[Resolution]
Fixed the issue by giving the complete path
to the power participant and Battery participant
This enabled the notification to be sent properly
to DTT

Package/Module: EcFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015413538
Original commit date: Fri Sep 16 13:55:03 2022 -0700
Change-Id: I4c5cb32538eba3e834e62b33bd75a71ee7f027ef
Original commit hash: 34218e433591a79a961826e29879205fba826b1f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl

================================================================================ 
Commit: c34b58211b166ae233549256b888c67c0a1212e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:11 2022 +0530 
-------------------------------------------------------------------------------- 
Add 0xdeadbeef to the query to find out if there is a valid crashlog

[Feature Description]
check 0xdeadbeef on first DW to determine if crashlog is valid

Package/Module:
MeteorLakePlatSamplePkg/CrashLog

[Impacted Platform]
ALL

Hsd-es-id: 15011998055
Original commit date: Thu Sep 22 10:38:51 2022 +0800
Change-Id: I16a93089bfd0592b0d218ec7886606f62c0e9d99
Original commit hash: 7e983028d97dfc9da6160573a8638ee3853a9374

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Include/ConvergedStruct.h

================================================================================ 
Commit: 4928d6e66ce26de61969d16507f832a1302a7768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2393_00

Hsd-es-id: N/A
Original commit date: Wed Sep 21 21:33:45 2022 -0700
Original commit hash: fa52ac8850620137bf1bca6c954dfed4125d0fe1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 42fdd3e10f1fb6c8388401a2cf9fec6c2457a062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:03 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS shall lock the configuration of the SOCIFTTC

[Feature Description]
WHILE BOOTING, BIOS shall lock the configuration of the SOCIFTTC.
WHILE BOOTING, BIOS shall have an API for HSTI to confirm Thermal
throttling configuration is locked.

Package/Module:
ClientOneSiliconPkg/IpBlock/Thermal

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011905924
Original commit date: Mon Sep 19 18:34:26 2022 +0800
Change-Id: I5d26a9d1d32f7a3f8e8271a2da01a3038abda29f
Original commit hash: b5cf9cc6d09d2aa00ee5961416930a3d575eac45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchThermal.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocThermal.c
ClientOneSiliconPkg/Include/Library/ThermalAccessLib.h
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/Register/ThermalRegs.h
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/ThermalHandle.h
ClientOneSiliconPkg/IpBlock/Thermal/Library/PeiDxeSmmThermalAccessLib/ThermalAccessLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.c

================================================================================ 
Commit: 3889c4c04054eb2a0cba3fa37e6a85b4977432d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update FspInfoHeader to align with FSP2.4

[Issue Description]
FSP_INFO_HEADER is added with two new entries in FSP 2.4 and this will
result in changes to the offsets in extended header.

[Resolution]
Below are required to align with FSP 2.4.
1.Updated FSP info header in FspHeader.aslc.
2.Updated the offset of BuildTimeStamp in build scripts.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018084875
Original commit date: Thu Sep 22 09:39:16 2022 +0800
Change-Id: I94c8defcdeda144b6287066b430f6c608e19fad8
Original commit hash: fe1e3087194a009bc22c20e85f931020a72caa20

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/BuildFv.cmd
MeteorLakeFspPkg/BuildFv.sh
MeteorLakeFspPkg/FspHeader/FspHeader.aslc

================================================================================ 
Commit: 7fa1287afd72a058d691a56fbf59832ff3140aec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:35 2022 +0530 
-------------------------------------------------------------------------------- 
MTLPS TCP2 HDMI for both RVP and CRB correction,
and remove TCP2 HDMI from PPV

[Issue Description]
No display on TCP2 HDMI for both RVP and CRB.
TCP2 HDMI for PPV has switched to Type-C.

[Resolution]
Correct the TCP port number for RVP and CRB.
Update VBT config for PPV.

Package/Module: MTL-PS

[Impacted Platform]
MTL-PS RVP, CRB, PPV

Hsd-es-id: 1509151828
Original commit date: Tue Sep 20 16:20:04 2022 +0800
Change-Id: I80c0d6c96e044dad78b665c58e878d81aebad969
Original commit hash: c8dc8f686ec02d27adadc89d9699ef15dbfc561b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc

================================================================================ 
Commit: 79c7dbc8161960c277c59566d194e6b673e05e92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:26 2022 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add Unit Test for ConfigureDevicePln

[Feature Description]
Add unit test for ConfigureDevicePln

Package/Module: NvmeFeaturePkg/PowerLossNotifyDxe

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011299060
Original commit date: Fri Sep 9 11:04:20 2022 +0800
Change-Id: I849625c00f2fcd6e70a25470283d989d9242fe9c
Original commit hash: c5f18235d511ccc74921fcaa232596ffe731468e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PowerLossNotifyDxeHost.inf
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/ConfigureDevicePln/CleanUp.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/ConfigureDevicePln/ConfigureDevicePlnMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/ConfigureDevicePln/PreRequisite.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/ConfigureDevicePln/TestCase.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: b41cd5f767568f41bcf290331ea9ce0415ddf3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:24 2022 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add Unit Test for NvmeGetFeature.

[Feature Description]
Add Unit Test for NvmeGetFeature

Package/Module: NvmeFeaturePkg/PowerLossNotifyDxe

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011299060
Original commit date: Thu Sep 8 15:26:23 2022 +0800
Change-Id: I467fcd5693f8c0b4bcc2015b4bce05c37fc769ec
Original commit hash: a15df02509ab1e673c46bc4b092fc30615cc7f7c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PowerLossNotifyDxeHost.inf
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeGetFeature/CleanUp.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeGetFeature/NvmeGetFeatureMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeGetFeature/PreRequisite.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeGetFeature/TestCase.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: fb87ad0f32d2681fd5986f1f608999d1c113c8a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:21 2022 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add Unit Test for NvmeSetFeature.

[Feature Description]
Add mock for EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL
Add Unit Test for NvmeSetFeature

Package/Module: NvmeFeaturePkg/PowerLossNotifyDxe

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011299060
Original commit date: Fri Aug 19 10:05:34 2022 +0800
Change-Id: I192d5d21407e2c193794bf27d3150b84c713845a
Original commit hash: da74fbda9669e205de920aa2edf0912426eff790

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/PowerLossNotify.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/CleanUp/CleanUp.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/CleanUp/CleanUp.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PowerLossNotifyDxeHost.inf
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PreRequisite/PreRequisite.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PreRequisite/PreRequisite.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PrivateMock/NvmePassThruProtocolMock.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PrivateMock/NvmePassThruProtocolMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeSetFeature/CleanUp.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeSetFeature/NvmeSetFeatureMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeSetFeature/PreRequisite.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeSetFeature/TestCase.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 602699f061cb7b2f8be62ff982c06d1a3bcab9fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TSE] BlockIoTestApp

[Feature Description]
UEFI test application for validating the BlockIoCrypto protocol
implementation.

Package/Module: TseFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 14017245166
Original commit date: Wed Aug 3 15:53:03 2022 -0700
Change-Id: Ic17732c84196cdb0db62b31e832d0979c22d3018
Original commit hash: 5e78eeb258391ecf61e5ae6420f89fe291034e2b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/TseFeaturePkg/BlockIoTestApp/BlockIoTestApp.c
Features/Security/TseFeaturePkg/BlockIoTestApp/BlockIoTestApp.inf
Features/Security/TseFeaturePkg/BlockIoTestApp/BlockIoTestApp.uni
Features/Security/TseFeaturePkg/BlockIoTestApp/HexPi.h
Features/Security/TseFeaturePkg/Include/TseFeature.dsc
Features/Security/TseFeaturePkg/Include/TseFeature.fdf
Features/Security/TseFeaturePkg/TseFeaturePkg.dec

================================================================================ 
Commit: 239b59d739f095121ca288713f855c69ea2b14f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:06 2022 +0530 
-------------------------------------------------------------------------------- 
Fix getting PMC ACPI base in EarlyDevices

[Issue Description]
PMC ACPI base can't be read from device on silicon.

[Resolution]
Get address from PCD on SOC and from ReservedIoBase on PCH.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14017496027
Original commit date: Wed Sep 21 16:15:13 2022 +0200
Change-Id: I9259a4da8f6f43c1730ea21b2760f4510ba9037b
Original commit hash: 1133a034ba5c787588aede520aa9b541966d227d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf

================================================================================ 
Commit: c34de1714ff3dceab0e2c3c7bdb559d1df6cdde2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:45 2022 +0530 
-------------------------------------------------------------------------------- 
SataFeaturePkg: Add SataEraseDxe test case.

[Feature Description]
Add Boot Service mock
Add UefiLib mock
Add test cases for GetParentProtocol
Add test cases for IsSataDevice

Package/Module: SataFeaturePkg/SataEraseDxe

[Impacted Platform]
LNL.

Hsd-es-id: 15011299103, 15011299073
Original commit date: Tue Sep 20 13:02:50 2022 +0800
Change-Id: I976ca091473ef60781c7d300bec95dbe4fc2a496
Original commit hash: 4bb738ea9d8403f746438e5dc9072a842d8278af

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/CleanUp/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/CleanUp/CleanUp.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/PreRequisite/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/PreRequisite/PreRequisite.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/SataEraseDxeHost.inf
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetParentProtocol/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetParentProtocol/GetParentProtocolMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetParentProtocol/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetParentProtocol/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/IsSataDevice/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/IsSataDevice/IsSataDeviceMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/IsSataDevice/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/IsSataDevice/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.h
Features/Storage/SataFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/Storage/SataFeaturePkg/Test/CommonMock/BootServicesMock.h
Features/Storage/SataFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 66d5e1350903e49bd9043d6a605abdda3cc42146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:38 2022 +0530 
-------------------------------------------------------------------------------- 
Added RSA 3k signed PPAM Manifest support

[Feature Description]
Added RSA 3k signed PPAM Manifest support in DGR.
Created new entry in EFI_CONFIGURATION table to support 3K manifest.

Package/Module: DGR

[Impacted Platform]
MTL

Hsd-es-id: 16018133201
Original commit date: Tue Sep 20 23:08:43 2022 +0530
Change-Id: I14a8becc271cbfba7be54120eade142b7f167dda
Original commit hash: ebb597d9158e5a4cf0bc7f8cdbd37a0472d63220

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 8b24940566f90f08f02c2150558346b39dbcf270 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:30 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS doesn't correctly check if PCH GbE is disabled

[Issue Description]
BIOS needs to check if PCH GbE is disabled.

[Resolution]
Function now checks the LAN disable bit from the PMC register.

Package/Module: ClientOneSiliconPkg/MtlPchPmcLib

[Impacted Platform]
MTL.

Hsd-es-id: 18024105572
Original commit date: Mon Sep 19 15:56:04 2022 +0200
Change-Id: I8678253689a76494dfc0bf87ee4e9cf12a5d70e3
Original commit hash: 31704b253ee1b763b4c22f0ff415989bb9bc2db4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.c

================================================================================ 
Commit: be4126ee5bb19bcad079dd805fa4a35f32d8286c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:25 2022 +0530 
-------------------------------------------------------------------------------- 
MultiIbb supports ACM disabled scenario.

[Feature Description]
M-Ibb service checks if the NEM setting is setup by ACM.
Added PcdAcmSetNem to pass value from board to feature Pkg.
If the initial NEM is setup by BIOS instead, M-Ibb will rearrange cache.

Package/Module:
Feature Pkg, LunarLakeBoardPkg

[Impacted Platform]
LNL

Hsd-es-id: 15011739845
Original commit date: Tue Sep 20 15:58:29 2022 +0800
Change-Id: Idc0ccd0bb90b06593f37eed90218a545af2e78f1
Original commit hash: 7b75c239363c8de3bfc0d96dcf1d789a95a813d9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/MultiIbbFeaturePkg/Include/Library/NemConfigMtrrLib.h
Features/Storage/MultiIbbFeaturePkg/Include/Ppi/MultiIbbConfig.h
Features/Storage/MultiIbbFeaturePkg/Library/PeiNemConfigMtrrLib/PeiNemConfigMtrrLib.c
Features/Storage/MultiIbbFeaturePkg/Library/PeiNemConfigMtrrLib/PeiNemConfigMtrrLib.inf
Features/Storage/MultiIbbFeaturePkg/MultiIbbFeaturePkg.dec
Features/Storage/MultiIbbFeaturePkg/MultiIbbService/MultiIbbServicePei.c
Features/Storage/MultiIbbFeaturePkg/MultiIbbService/MultiIbbServicePei.inf
Features/Storage/MultiIbbFeaturePkg/Readme.md

================================================================================ 
Commit: 3fe2be540599d04576afd6098af359d41b3bb5ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:17 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS does not expose Performance&Efficient Core options correctly

[Issue Description]
Active Performance-cores BIOS knob exposes no options except "All".
Active Efficient-cores BIOS knob exposes "All" and "0" options only.

[Resolution]
The VFR tool does not support arithmetic expressions for conditional
judgment, update BIOS code and use numerical value instead.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015774655
Original commit date: Fri Sep 16 21:51:59 2022 +0800
Change-Id: I10f895ac752332d0245ca6f46a34cb77166db8ae
Original commit hash: bb08cc935f5aa00fa35f144143a0ee175f7195e3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 9562a9bc0241e6570b715eaf3fbc320c4e0ea27c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2392_01

Hsd-es-id: N/A
Original commit date: Tue Sep 20 23:57:45 2022 -0700
Original commit hash: 8e74cc7d8bb1d20d9b3186a695aeb470e8df23d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8555429cc332bb8a147f84ea81ff76d99d883f69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.18.5

Tue Sep 20 17:29:51 2022 -0700
Original commit date: Tue Sep 20 17:29:51 2022 -0700
Original commit hash: 473daa0bbed40bf74eea442983f0e6d212b569d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eca1eed9f306acfd4db772cd67f2caa6ae03510c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Advance DDR5 default ddrFreqLimit to
4000 & SAGV to 4000g4 & 4000g2

[Feature Description]
(1) MRC must configure a default DDR5 SAGV work point config of
4200 G4, 4200 G4, 4200 G2, 4200 G2
(2) MRC must configure 4000 G4 by default for DDR5 when SAGV is disabled

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015836596
Original commit date: Tue Sep 20 17:18:24 2022 -0700
Change-Id: I128b385f8b54b8af61413bd868851434ea408ece
Original commit hash: 5d0d69af435331b1ff493e7d1d0fefd2fc578308

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: ce71687d36ce4cf2e37887f4741f34280f864000 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2392_00

Hsd-es-id: N/A
Original commit date: Tue Sep 20 21:33:58 2022 -0700
Original commit hash: 7d5d3d058ca281e64b20ad6a28900b0ed7ff7cff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 46b9ef64e0a631931061b6d652df30e70d894ab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:01 2022 +0530 
-------------------------------------------------------------------------------- 
Fix "Address not mapped" error observed in simics

[Issue Description]
"Address not mapped" error observed in simics.

[Resolution]
Remove global variable usage, mGpioServices, and
change to use local variable for GPIO instance when require.

Package/Module:
ClientOneSiliconPkg/CNVi

[Impacted Platform]
MTLS, LNL

Hsd-es-id: 16018260837
Original commit date: Mon Sep 19 17:04:54 2022 -0700
Change-Id: I97e3f13dedeefd45a00d8c76b56450257fe7ed70
Original commit hash: e28eac08ca3e99d6173a8d36c9df1e9b4d7b6912

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf

================================================================================ 
Commit: 3e636ff563e5af69cc57df76c59749da434fe857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:56 2022 +0530 
-------------------------------------------------------------------------------- 
Fix bus number decode on MTL PCH-S

[Issue Description]
On simics PCH DMI will claim type 0 cfg cycles forwarded from SOC.

[Resolution]
On real device use secondary bus number as the bus number for PCH.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 18024015879
Original commit date: Fri Sep 16 14:06:16 2022 +0200
Change-Id: I08ad4396eab717e137eb5b9e72d050141a74ca3e
Original commit hash: a62407b0d11bbc9d30290f1a5b72a9751388648a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: 8e9d076d2ffc492caedf04926476106459ed5aab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:53 2022 +0530 
-------------------------------------------------------------------------------- 
[HFPGA][SOCS][PCH] Enable HFPGA boot using main branch

[Issue Description]
Enable main branch for HFPGA environment

[Resolution]
Skip code not supported on HFPGA enviroment.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 14017556928
Original commit date: Tue Sep 20 11:15:11 2022 -0700
Change-Id: I6103c2eafce4e7cb2e5834f144f04350777f9760
Original commit hash: dd7f6cc3247adff00d54dc43f1cfc8132908a725

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEspi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: a3f9ab2e8c35f75aa72b871b24b3a0ca55e4b96a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:50 2022 +0530 
-------------------------------------------------------------------------------- 
[PSS][MTL-S][RTD3]BSOD observed with DDR5 UDIMM Board ID "0x821"

[Issue Description]
BSOD with ACPI BIOS ERROR is observed with Board ID set with "0x821"

[Resolution]
Fixed ACPI DSDT ASL code

Package/Module:MeteorLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16018051640
Original commit date: Mon Sep 19 16:57:43 2022 -0700
Change-Id: I46703dc0e15b6c71ec8f9c251d3454781704369b
Original commit hash: b727ea55089fe175a90c22e610dfd1f656de534e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchPcie.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/PcieStorage.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PinDriverLib.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl

================================================================================ 
Commit: afd3738bb313732e7a0413b11b49960343be6b2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:45 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Setting DIMM count correctly on LPDDR5 Board

[Issue Description]
`incorrect` DIMM count reported on LPDDR5

[Resolution]
Avoid calling into `DFETTable` for LPDDR5

`SelectDFETable_DDR5` only existed for DDR5 MRC type hence, avoid
calling into this function if memory Type is not matching DDR5.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015796522
Original commit date: Mon Sep 19 23:17:31 2022 +0530
Change-Id: I8aed0e0bc2897c2455ec68fb9572476b75fc4446
Original commit hash: 5decb11da361041776321a66ec7d36407ee27ba7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 8de06b807a35f6d07b9fe5b3acba0fbf8a6d0770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:36 2022 +0530 
-------------------------------------------------------------------------------- 
Adding a SW SMI to copy PSTH IoTrap regs to IOC IoTrap regs

[Feature Description]
While booting, BIOS shall configure IOC IO Trap in SMM mode.
In SMM mode, these regs can be configured with POSTBOOT_SAI.

Package/Module: Fru/MtlSoc/Smm; Fru/MtlSoc/IoTrapSocLib

[Impacted Platform]
ALL

Hsd-es-id: 14017496048
Original commit date: Tue Jul 5 19:49:05 2022 -0700
Change-Id: Id1286a6cd16d5b858a20d03be963b9099f468d87
Original commit hash: ef2855f35a9d6ecdfeeeadda2f7249250f00ac6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchIocPsthSmm.c
ClientOneSiliconPkg/Pch/IncludePrivate/Protocol/PchSmiIocPsth.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.c

================================================================================ 
Commit: 4d651822096cce14e56a7be39317d936a023f9c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:23 2022 +0530 
-------------------------------------------------------------------------------- 
Resizable BAR feature is not working

[Issue Description]
BIOS doesn't enable the resizable BAR feature for devices

[Resolution]
BIOS is checking the setup knob correctly now to enable this

Package/Module:
Fru, IpBlock, Product

[Impacted Platform]
MTL, LNL-M

Hsd-es-id: 16018206239
Original commit date: Tue Sep 20 15:44:08 2022 +0530
Change-Id: I6c54aee122bafdb4c7ddbc63ddc5c0bd0472adc4
Original commit hash: f6a9923c8ac582b34d9541cc5a98c8336a05cdc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.inf

================================================================================ 
Commit: 24f408e1b78e15ad25300867d09f93407bb86ff8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:10 2022 +0530 
-------------------------------------------------------------------------------- 
Errors under 2387

[Issue Description]
SmbusDxe.c :
'PchConfigHob' might be used
uninitialized in this function.
MtlPchInit.c :
Pointer 'SerialIoSpiHandle' returned
from call to function 'AllocateZeroPool'
at line 101 may be NULL and may be
dereferenced at line 147.

[Resolution]
Added NULL check for the variables.

Package/Module: MeteorLakeBoardPkg , ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 22015617723
Original commit date: Tue Sep 20 11:56:44 2022 +0530
Change-Id: I336b3b9fb23d70b85015c355497d28923e29ea16
Original commit hash: 42cdb7117ee4276c6e1a5e3f8618a6b07204e3fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusDxe.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusPei.c

================================================================================ 
Commit: 9d2cead91460331e8e8a8fde5a70fa7b0ff3ab95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:05 2022 +0530 
-------------------------------------------------------------------------------- 
XmlCli: fixed number overflow issue

[Issue Description]
Potential number overflow fixed

[Resolution]
Added explicit typecast to UINTN in order
to ensure number overflow does not happen at any case

Package/Module: Features/XmlCliFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011847674
Original commit date: Thu Sep 8 23:56:11 2022 +0530
Change-Id: Ifb87663a4f8b5c02617547947531ac7b79eff1af
Original commit hash: 21584c976af775e696b0ef9ceee1606d50a184eb

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.c

================================================================================ 
Commit: 89218bdcd54d637832d85a62bd6189ee3ef7e62c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:44:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M]I2C HID device YB

[Issue Description]
Enabling I2C5 Controller in BIOS enables two I2C HID device
in device manager and one I2C HID device YB in Device Manager

[Resolution]
remove I2C4 device entry done for rework option

Package/Module:
BoardPkg

[Impacted Platform]
MTL M RVP

Hsd-es-id: 22015762140
Original commit date: Wed Sep 14 08:38:43 2022 +0530
Change-Id: Id41cdaa8a5bfffd8e385344d5d8a8df736ef9932
Original commit hash: 2f7e46a52ca4adbea613231f34ab8498afefd5fa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 507383a321829005d85ae7d55f8dd5f822023100 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:44:48 2022 +0530 
-------------------------------------------------------------------------------- 
Remove PchCrossThrottling in BIOS code

[Issue Description]
PchCrossThrottling is not a POR feature not used/verified
and not documented in BWG & HAS. This legacy code in BIOS
shall clean up.

[Resolution]
Remove PchCrossThrottling policy , BIOS setup and related code.

Package/Module:
ClientOneSiliconPkg,
LunarLakeFspPkg,
LunarLakePlatSamplePkg,
MeteorLakeBoardPkg,
MeteorLakeFspPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15011845525
Original commit date: Tue Sep 20 14:29:47 2022 +0800
Change-Id: I0fac295d3e64c44cabf74fefff3ab7eb49988962
Original commit hash: fa59395856df9d1dc7a2a921e94a6bb5a7a2b4d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchThermal.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocThermal.c
ClientOneSiliconPkg/Include/ConfigBlock/Thermal/ThermalConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: fa79525a678e6cdaffcfed60988728753abf9d65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:44:44 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] SMBIOS V3.6 support

[Feature Description]
BIOS must support SMBIOS v3.6 and report v3.6 in SMBIOS table
entry (PcdSmbiosVersion).

Package/Module:
MeteorLakeBoardPkg\BoardPkgPcdInit
MeteorLakeOpenBoardPkg\OpenBoardPkgPcdInit

[Impacted Platform]
ALL

Hsd-es-id: 15011830150
Original commit date: Wed Sep 14 15:03:39 2022 +0800
Change-Id: Ia55c2df8c38fbba2bdcb997ebd223850f779bdfe
Original commit hash: 6c3be7368535c75a9b48fc00f8bb59a493769b54

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc

================================================================================ 
Commit: e8869f1ad6684dce6370ecdbdac2e362f3a6f3d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:44:38 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg, LunarLakeBoardPkg

[Impacted Platform]
LNL, ALL

Hsd-es-id: 15011952777
Original commit date: Wed Sep 14 20:58:33 2022 +0530
Change-Id: I63b87a8f20990943ee65022129f6f87c455062eb
Original commit hash: b734379f3a9c7a04b14c1dae34b7c64ad679de8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPeiLib.c

================================================================================ 
Commit: 2fb95c8ddcdd32d8768bfe6b1ce0f69e1328be17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:56 2022 +0530 
-------------------------------------------------------------------------------- 
Missed OcWdtResetCheck() to support both API and DISPATCH Mode

[Issue Description]
Missed to merge OcWdtResetCheck() -
to support both API Mode and DISPATCH Mode

[Resolution]
OcWdtResetCheck() should support both API and DISPATCH Mode
Syncup code change from ADL to MTL

Package/Module:
MeteorLakePlatSamplePkg
C1S/MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 22015762923
Original commit date: Tue Sep 13 18:16:31 2022 +0800
Change-Id: I721ed618597cfaa0b0a7d89fa1dc303fb5bf0647
Original commit hash: eb9825fe294670d0654fb634648f4ae691718d6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/FspWrapperPlatformLib.c

================================================================================ 
Commit: d74105e50219d089488b3993ae180f08b31476a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2391_00

Hsd-es-id: N/A
Original commit date: Mon Sep 19 21:35:33 2022 -0700
Original commit hash: 40c2a833761762543509dcf7cfd5e3d56f6dfca7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6ca0e30bcf3cb2f715a8d49b379da5e3c84ebc75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:38 2022 +0530 
-------------------------------------------------------------------------------- 
Adding support for new WLAN discrete module (CNVd) - GalePeak (GaP)

[Feature Description]
Add support for GaP module and PLDR flow.

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011647989, 15011309426, 15011781518
Original commit date: Tue Sep 6 11:41:29 2022 +0530
Change-Id: I24b28d12e13131c972d9cb7616d4b38ea6bf2d4f
Original commit hash: 7613ce59d93bac343172c26bf86ac20a5ad301d0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtDsm.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtReset.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/CnvPkgNvs.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/DiscreteWifiReset.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelBtDsmFunc3.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelBtDsmFunc4.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc2.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc3.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc4.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWifiDsm.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc11.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/VsecOpRegion.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiFeature.asl
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dec
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkgPcdInit.dsc
Features/Connectivity/CnvFeaturePkg/Include/CnvBoardConfigPcd.h
Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h
Features/Connectivity/CnvFeaturePkg/Include/Dsc/DefaultCnvBoardConfigPcdInit.dsc
Features/Connectivity/CnvFeaturePkg/Readme.md

================================================================================ 
Commit: 87a5bc1d5462225871cd33b8813631ee3a0a6ca5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:35 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Wi-Fi 7 control via DSM Function 12.

[Feature Description]
New ability for OEM to control Wi-Fi 7
enablement/disablement in each country

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017846559
Original commit date: Mon Sep 19 10:55:39 2022 +0800
Change-Id: I35129b1e5e35ce443e0bf376ad9556ae0d511bfd
Original commit hash: 17467441e2d9a22be55798e5aac61c81e8188f5a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: f2b7bd6c12aae127a430d87f5b1ac7c246055ab6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:25 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV]MTL BiQuad enablement control

[Feature Description]
To Allow BiQuad filter for power saving in
non-LTE platforms the OEM shall update Intel software
via an Intel-specific UEFI variable

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16017939306
Original commit date: Mon Sep 19 17:20:04 2022 +0800
Change-Id: I18f81786abf347d5fcfa7cc0f1110376058dbb0c
Original commit hash: aeda4ea0db4a6bc9a9e1668620cf7a1883a880c2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariablesVer1.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariables.h

================================================================================ 
Commit: a797e0dabbf60d6310886ad6b4b99d7e48790f45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:16 2022 +0530 
-------------------------------------------------------------------------------- 
EXT_BUILD_FLAGS environment variable may have FSP settings twice.

[Issue Description]
EXT_BUILD_FLAGS environment variable may have FSP settings twice.

- Building platform via bld.bat does this because prep.bat sets
EXT_BUILD_FLAGS with FSP settings then builds FSP by calling
BuildFsp.cmd, which sets them again.
- Building FSP via BuildFsp.cmd doesn't do this because EXT_BUILD_FLAGS
shouldn't be set, so setting them is the first time.

[Resolution]
Check for presence of each FSP setting before setting it.

Package/Module: LunarLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 14017541796
Original commit date: Mon Sep 19 09:53:08 2022 -0700
Change-Id: I81a3686bfebb47efbe149e60f8653a6de46c6877
Original commit hash: c86651da61f1cd155fda274d2e25d0ce23e1e0c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.cmd

================================================================================ 
Commit: 545aac3d94db6696ba01a160d1494fd2745c70de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:13 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Intel/Features

[Impacted Platform]
ALL

Hsd-es-id: 15011819727
Original commit date: Tue Sep 13 20:12:47 2022 +0530
Change-Id: Ib24623c4baadc389ef9f225adce0a0007ef26444
Original commit hash: 30fd47490d84dab920b4a0a1f9a7886e3b4eadfe

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c

================================================================================ 
Commit: bf46ed561da06b11902ca3661a8e782bfb9b62ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:39 2022 +0530 
-------------------------------------------------------------------------------- 
Remove MeEwlLib.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove MeEwlLib.
Remove MeEwlNullLib.

Package/Module:
C1S
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024103333
Original commit date: Mon Sep 19 11:59:36 2022 +0200
Change-Id: I345ae7a5227dff962e22327b9d0da19c364f2a5a
Original commit hash: 41ef13db26f0acd30cd3f07ed70f1a60d45fd178

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Include/Library/MeEwlLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.inf

================================================================================ 
Commit: 2fca016ef1f6f5c78851e51b95e39d472e051436 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:36 2022 +0530 
-------------------------------------------------------------------------------- 
Remove DxePttHeciLib.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove server DxePttHeciLib instance.
Remove client DxePttHeciLib instance.
Remove Ptt related setup items.

Package/Module:
C1S
EagleStreamOpenBoardPkg
EagleStreamRpPkg
Features/XmlCliFeaturePkg
GnrwsRpPkg
LunarLakePlatSamplePkg
MeteorLakePlatSamplePkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18023963943
Original commit date: Tue Sep 13 10:53:49 2022 +0200
Change-Id: Ib3e6f7f56150bfb2e15909db950659482fd93895
Original commit hash: 4a778a9e5ed8858cd32138024fbe3b65f5889f8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PttHeciLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxePttHeciLib/DxePttHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxePttHeciLib/DxePttHeciLib.inf
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxeLib.dsc
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.dsc
MeteorLakePlatSamplePkg/Setup/MeSetup.c
MeteorLakePlatSamplePkg/Setup/SecuritySetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 90b82cbf1519e921efe191d2372457610671e547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:29 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P]TBT does not work with vPro after enabling it in bios
until doing G3 -> AC.

[Issue Description]
VPro Tbt Dock is Disabled by default.

[Resolution]
Modify sefault setting as Enabled by default.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 13010113622
Original commit date: Fri Sep 16 15:57:22 2022 +0800
Change-Id: Iee04b1b52f30fdb07ef9ab6947931a8d55c364e7
Original commit hash: 4ea47de5a94ca9231ff81efec211f87fe50a48c9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: c317605d2a472820489fa6236fc35f291139f41e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:22 2022 +0530 
-------------------------------------------------------------------------------- 
GpioV2/C1S: Provide mechanism to lock GPIO configuration

[Feature Description]
Mechanism to lock GPIO configuration from post-BIOS
modification provided:
- Added CP, RRAC, RWAC registers offsets defines
- Added CP, RRAC, RWAC registers offsets to communities
attritubutes
- Added method to GpioV2Services interface to retrieve
above registers offsets (GetRegisterOffset())
- Added GetAccessControl and SetAccessControl
functions as library functions (not included in GpioV2Protocol)
- Usage Access Control API to unlock and lock POSTBOOT_SAI
for Lock and LockTx registers to lock gpios at EndOfPei
event callback.
- Fixed Gpio Lock mechanism by AC API usage
- Created new GpioV2AccessControl.h header file
with definitions related to handling Access Control
and SAI Groups (Agents)

Package/Module:
GPIOV2

[Impacted Platform]
ALL

Hsd-es-id: 14016360102
Original commit date: Wed Aug 3 09:15:10 2022 +0200
Change-Id: I61ddb6992d759a96a830fd78357c573aafcd1619
Original commit hash: a1373a38a82b8601f41c3c9d39e170babe6fc730

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Include/GpioV2Pad.h
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/Include/Library/GpioV2ServicesCommonLib.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h
ClientOneSiliconPkg/Include/Register/Sai.h
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2AccessControl.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 8b5acf4f4eb5507b296468d3bff225a6b4f3a01a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:19 2022 +0530 
-------------------------------------------------------------------------------- 
The MTL-S PMC response error
when BIOS sending TCSS Init done command to PMC

[Issue Description]
The MTL-S PMC response error
when BIOS sending TCSS Init done command to PMC

[Resolution]
MTL-S needs to send PMC command to PCH PMC instead of SOC PMC.
Add TCSS PCH PMC LIB and use MtlSocIsPchAttached() to determine
if needs to call PCH PMC LIB.

Package/Module:
ClientOneSiliconPkg\Fru\
ClientOneSiliconPkg\IpBlock\

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011847224
Original commit date: Wed Aug 24 02:56:37 2022 -0700
Change-Id: Iea1ce6a962c5fe0eb8179932b255b01825a72430
Original commit hash: d5a0a00a63340d84e2f66da38340cd53fcb4c8dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/TcssPmcPchLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/TcssPmcPchLib/TcssPmcPchLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/TcssPmcPchLib/TcssPmcPchLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/TcssPmcSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/TcssPmcSocLib/TcssPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/TcssPmcSocLib/TcssPmcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibCommon.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/PeiDxeSmmTcssPmcLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/PeiTcssPmcLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc

================================================================================ 
Commit: acf7ad1f620c667fa828309dae702bf5bcef7b94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:11 2022 +0530 
-------------------------------------------------------------------------------- 
Virtual battery should exist when no real battery on mobile platforms

[Issue Description]
Virtual battery should exist when no real battery on mobile platforms,
so won't use check virtual battery function when publish smbios
information.

[Resolution]
Remove check virtual battery function when publish smbios information
Depend on real battery exist or not to decide whether hide virtual
battery.

Package/Module:
MeteorLakeBoardPkg/SmbiosPlatformInfo

[Impacted Platform]
U,P,M

Hsd-es-id: 15011954397
Original commit date: Wed Sep 14 12:00:40 2022 +0800
Change-Id: I3f971f04e05894d9e2c51f30427114c364ef9263
Original commit hash: 19f3e333da67c35fa84352073f5332fdadb1a842

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 37e23d91a41ddc42541c1a8630e5003cc1230bbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:09 2022 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
CI Daily build updating BIOSIdEmb.env
to avoid unnecessary builds in CI.

[Resolution]
Update script to combine Embedded BIOS
build number with Client BIOS build number.

Package/Module: meteorlake-ps

[Impacted Platform]
MTL-PS RVP, CRB, PPV

Hsd-es-id: 1509151828
Original commit date: Thu Sep 15 16:32:08 2022 +0800
Change-Id: I6dc8cee76f21956e45a57a8db8a7c1a694d6893c
Original commit hash: 43d8d2eee3ead94e8cd6ddf94fa041c4bea74041

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: d19d84d5dfeca99bbbc3c20b481207492b1df838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2387_00

Hsd-es-id: N/A
Original commit date: Sun Sep 18 21:34:17 2022 -0700
Original commit hash: 9b5a6266bd73e15341b7fedca8936c57b4dd7cc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 75f596f96f8ad7301f0e4da1e163a8443ef95214 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2387_00) and reset Minor Version to 0

Sun Sep 18 20:28:42 2022 -0700
Original commit date: Sun Sep 18 20:28:42 2022 -0700
Original commit hash: 549be2c0e5f406c77b85ce7457a8c5fcfca43709

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 2c0672200f485fbd4b2b80742c35c063eec5c532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2386_00

Hsd-es-id: N/A
Original commit date: Sat Sep 17 21:36:03 2022 -0700
Original commit hash: 45e831fa59584904c23b5ce867d5ffb60e6a5500

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0da96127a6e34eb88f6fe896cb40a9bcea3210c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2386_00) and reset Minor Version to 0

Sat Sep 17 20:34:12 2022 -0700
Original commit date: Sat Sep 17 20:34:12 2022 -0700
Original commit hash: 94737d235cf52c0ba077efc771eaac4b8752e601

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 493986a16c827714880ef9da7310b13296d1b55e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2385_01

Hsd-es-id: N/A
Original commit date: Fri Sep 16 21:33:46 2022 -0700
Original commit hash: 18f034b1777ffa712e94d2be1aece1692635633b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fae7f33c9a2b292b9198cc53a34bc1c6a3f824f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2385_00) and reset Minor Version to 0

Fri Sep 16 20:24:04 2022 -0700
Original commit date: Fri Sep 16 20:24:04 2022 -0700
Original commit hash: 4422acecc4b7f76518d31c8836ab0aed7d85fbda

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: fa500798941613a81262fc53e58dd94044872600 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:00 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]Change DAP USB2 register access from private config to MMIO

[Issue Description]
In MTL, BIOS doesn't have write access to DAP USB2 registers
in private config space.
Need to update the BIOS access method to MMIO.
Add back embedded flag for UsbSwDeviceModeConfig

[Resolution]
In MTL, update BIOS write access to DAP USB2 registers
from private config to MMIO.

Package/Module:ClientOneSiliconPkg/PeiUsbHostControllerInitLib

[Impacted Platform]
MTL

Hsd-es-id: 16017440088
Original commit date: Wed Sep 14 22:43:56 2022 -0700
Change-Id: I81d3cc7ffad06fac1683375a6cc5035557647599
Original commit hash: 26c60f4eebfdac25862e3563447cae70ebbed19f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbHostRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 474d9150fc6d080d9db36088c8e5b3dc8e1c3d4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2385_00

Hsd-es-id: N/A
Original commit date: Fri Sep 16 09:46:39 2022 -0700
Original commit hash: 5d414a165985c6ea1915d22d3902c1dabfce92fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 595e4d2f2123b5c1577e578e7d91f8725bcb6b97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:24 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Smb: Add SMB PEI/DXE driver

[Feature Description]
Added an SMB driver which works in both PEI and DXE. Driver
implementation is based on existing SMB code with additions to support
EFI_DRIVER_BINDING_PROTOCOL in DXE and PCI_DEVICE_PPI in PEI.

Package/Module: ClientOneSiliconPkg/Smbus

[Impacted Platform]
MTL-S

Hsd-es-id: 18023592510
Original commit date: Mon Aug 22 15:00:14 2022 +0200
Original commit hash: 2e5f1d0d1846d80639f695f151ee4588286965a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Pei.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/MtlSocSmbusPei/MtlSocSmbusPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/MtlSocSmbusPei/MtlSocSmbusPei.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusCommon.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusCommon.h
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusDxe.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusDxe.inf
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusPei.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusPei.inf
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: 167ab0911e54adb5c9c48437a0d09d3f6b7512e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:21 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeteorLake: Install SMBUS PciIo protocol/PPI

[Feature Description]
This commit installs SMBUS PciIo protocol/PPI in EarlyDevices driver.
This is designed to work with new SMBUS driver.

Package/Module: ClientOneSiliconPkg/MeteorLake

[Impacted Platform]
MTL-S

Hsd-es-id: 18023592510
Original commit date: Mon Aug 22 14:49:50 2022 +0200
Original commit hash: ceec9809b77983aa17ad06a3156ea11f3be22c48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchReservedResources.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPei.dsc
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: d131115e21e20b06646e06f101a5efafdf6c4a82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:18 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add PcIIoLib

[Feature Description]
This commit adds a PciIoLib istance which allows the user to create a
PCI_DEVICE_PPI instance for devices before PCI enumeration. The data
structures used in PciIoLib were originall intended for use in PEI but
the library itself can be easily used in DXE as well.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18023592510
Original commit date: Mon Aug 22 13:52:22 2022 +0200
Original commit hash: a9eb0855f52a7088f0309a96e6b4f3b0df7ea45a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PciIoLib.h
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/DxePciIoLib.c
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/DxePciIoLib.inf
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.inf
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLibInternal.h
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PeiPciIoLib.c

================================================================================ 
Commit: 3965159ca0b36fda198f308fd7d10c87481f337d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:07 2022 +0530 
-------------------------------------------------------------------------------- 
Possible overflow KW issue of LNL

[Issue Description]
In PeiHeciDevicesInit(), The result of expression:
'PmcGetPwrmBase()+0x1020' generates 4-byte type
while casting to a bigger size of 8-byte

[Resolution]
Remove redundant type cast (UINTN)

Package/Module:ClientOneSiliconPkg\IpBlock\Me

[Impacted Platform]
LNL

Hsd-es-id: 15011958282
Original commit date: Fri Sep 16 11:29:43 2022 +0800
Change-Id: I35a26e2fa3721cea30dd1664c98910af025eeba7
Original commit hash: 3ec7c6e0d4fce8f543d16572c4b7ef3702105a66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitPreMem.c

================================================================================ 
Commit: 6a070fcc136b1f9630e193648ef18a3b9572f83f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:03 2022 +0530 
-------------------------------------------------------------------------------- 
Remove EnableAcpiCallback and DisableAcpiCallback from SMI handler

[Feature Description]
Support for transition from SMI to SCI mode and vice versa has been
implemented using SMI handler.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeOpenBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011945168
Original commit date: Mon Sep 12 21:43:42 2022 +0800
Change-Id: I8271dc096af3ff63513bb77de211eba4241aa3db
Original commit hash: 43df0f10473a463737fd59918f6732f9c5014d84

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.c
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmSiliconAcpiEnableLib.c
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.c
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmSiliconAcpiEnableLib.c

================================================================================ 
Commit: 9783cb13b67fb752aa08421b51780900ce7b82ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:01 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking

[Feature Description]
Enable natural alignment checking, Initial patch to run policycheck

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011784080
Original commit date: Fri Aug 19 09:23:53 2022 +0800
Change-Id: Ic54dcd781787468f713327610c6608a2550d77a5
Original commit hash: 2433dc0dae887b6fe3dc33feca78a5e68ec52d01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Include/ConfigBlock/Dmi/PeiDmiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h

================================================================================ 
Commit: d0b9e1245d65feba3e73e0fdda74117ee1f551bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:51 2022 +0530 
-------------------------------------------------------------------------------- 
Uninitialized Variable KW issue of LNL

[Issue Description]
Rbuf.Buf0 is used uninitialized in PmcReadLpmReqData function

[Resolution]
Initialize Rbuf structure with ZeroMem()

Package/Module:ClientOneSiliconPkg\IpBlock\Pmc

[Impacted Platform]
LNL

Hsd-es-id: 15011958282
Original commit date: Fri Sep 16 14:07:54 2022 +0800
Change-Id: Ifacc2d03af99f053f278b93491f3aa49acccd01f
Original commit hash: c9e25d67156d14ce6393a81b9d1d22dfa667f42b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 4c6c229d17482343b27d3869c166c9e8f5aaa1fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:49 2022 +0530 
-------------------------------------------------------------------------------- 
Unable to Boot with iGfx after enabling FSP SI Init Multi Phase

[Issue Description]
GetVbtData is using FSP API inputs to get the FSP S UPD pointer.
But FspMultiPhaseSiInit API will not pass UPD pointer as input
to FSP.This results in GetVbtData returning invalid data.

[Resolution]
Modified GetVbtData function to get UPD pointer from FSP Global
Data which will be unchanged through out the multiphase
execution.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16017991865
Original commit date: Fri Sep 16 09:26:13 2022 +0530
Change-Id: Ib88693c252fb83e64ba5a4d2970c43ad258bbbbd
Original commit hash: 34942ed838b665b818178c5c5409b7a1b0e6a734

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c

================================================================================ 
Commit: d91d4eb1fb93df6d559d8515321db55e79c1e455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:43 2022 +0530 
-------------------------------------------------------------------------------- 
Reorganize FSP UPDs based on SoC/platform feature

[Feature Description]
This PR includes the changes below.
1.Reorganized FSP-M/S UPDs by component, config block or hob.
2.Replaced NvsBufferPtr with the one defined in FSPM_ARCH2_UPD.
3.Removed unused UPDs in FSP-M/S.

Package/Module:
ClientOneSiliconPkg, LunarLakeFspPkg and LunarLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011750072
Original commit date: Wed Sep 14 17:55:40 2022 +0800
Change-Id: I92222b0296d8f0109ed77d2b558472df2d603339
Original commit hash: 982c86338af3741f4c70e0c97451daf6977006bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: 93dc64cd69fa4c0dd241f7e73119a7a910ad8be1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2384_01

Hsd-es-id: N/A
Original commit date: Thu Sep 15 21:34:09 2022 -0700
Original commit hash: 7451c3a4c12e79795216d8e5c4e3eb99eca3ff52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 951a12ef3875d4107dc7a9e372f89c5958e6bb07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2384_00) and reset Minor Version to 0

Thu Sep 15 20:24:57 2022 -0700
Original commit date: Thu Sep 15 20:24:57 2022 -0700
Original commit hash: f06fb585fef9801ef01a32372e8501cf93a20166

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: a1cc22a730880cfebde5684fe095bdb30303ee9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:25 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Logically Dead Code issue

[Issue Description]
Logically Dead Code

[Resolution]
Remove the dead code.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011825290
Original commit date: Thu Sep 15 12:30:34 2022 +0800
Change-Id: Ie7050b429dce9856d5d536dcb68c2b523e09b35a
Original commit hash: c1b95e2d3ff1560161fd7fc553dd7445ae4c1842

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: ca5b265007f07bc3498b4782ba4bf8aa610f4eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:23 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Tags clean-up for related connectivity.

[Feature Description]
When the only tags are unnecessary, tags must be removed

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011919753
Original commit date: Fri Sep 16 09:03:58 2022 +0800
Change-Id: Ia000800077ef4a2649a06459d0d6c316a92cd06b
Original commit hash: 89c215119449488a1ee34fe5d64d36a13149815e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5DpHdmiRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfoDefault.h

================================================================================ 
Commit: df5b6d019356d1fbe44d4a7281efbd05e39d5197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:21 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Tainted Data issues

[Issue Description]
Tainted Data

[Resolution]
Check whether array index is valid before using it.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011825290
Original commit date: Thu Sep 15 11:09:30 2022 +0800
Change-Id: I425a59ba3491acd3989c3ddeeb5d06be25e3c0a6
Original commit hash: 779349ceeb59f4b3a08912994a384f44768ea99d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.c

================================================================================ 
Commit: 9db294c9f38c66bc2f9af07487f1949e4348f20a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:13 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] VR_Config Lock test String not printing in HSTI

[Issue Description]
"VR_Config Lock test" found to be missing

[Resolution]
Test implemented and aligned with FAS

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 14017392325
Original commit date: Thu Aug 25 12:57:26 2022 +0200
Change-Id: I4276c5d4a48f59371c77a0f1eb4118c137167ce8
Original commit hash: 287cc0dcbd7a29c3f9d9cef0a708d3efc3705cd3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: aec845da1fdab80c77f9f97e0aaec2f36c5a84e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:03 2022 +0530 
-------------------------------------------------------------------------------- 
Add OCR Basic Authentication Support

[Feature Description]
Get HTTP boot authentication information from CSME
to pass to HTTP Boot driver as a part of the HTTP
Boot callback

Package/Module: MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery

[Impacted Platform]
All

Hsd-es-id: 14017483504
Original commit date: Thu Aug 18 09:38:33 2022 -0700
Change-Id: I9a2fb87f981263de5a3d02a8b7d1fe4586a24eee
Original commit hash: 89c7ea5cfc40fe0a3fdf8a5bf4d6579aa1f861ac

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h

================================================================================ 
Commit: a4e52f41ecde285cb912188b0f3f2b330a4b6ea4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update CPPM Reg Values for IOE as per BWG.

[Issue Description]
CPPM Clock Gating Policy Reg Values not programmed as per BWG

[Resolution]
Update CPPM Reg Values for IOE as per BWG.

Package/Module: ClientOneSiliconPkg/PMC

[Impacted Platform]
All

Hsd-es-id: 22015797129
Original commit date: Thu Sep 15 16:37:40 2022 +0530
Change-Id: I5d9708d652d45e9f2e5cac8ed77d35793413a855
Original commit hash: 1e50d1dcafe4fd275771c2c2db5446da21dbeba3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 18944e43ec0f3cd1e54eb18503c73796414ca376 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:53 2022 +0530 
-------------------------------------------------------------------------------- 
Resizable BAR feature is not working

[Issue Description]
Resizable BAR feature is kept under Fixed Pcd section

[Resolution]
Resizable BAR Pcd kept under Dynamic Pcd section

Package/Module:MeteorLakeBoardPkg, LunarLakeBoardPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018206239
Original commit date: Thu Sep 15 14:52:45 2022 +0530
Change-Id: Ic31e475a033b34dfa0c8fedaf38a518be269ce2b
Original commit hash: cc33e991dc667e620c7cf75bfcfaac87ee01b141

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 62ae434b48f2db1d4e6b1b65849f199562c2d29d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:46 2022 +0530 
-------------------------------------------------------------------------------- 
PMC Gbe Function disable offset update.

[Issue Description]
PMC Gbe Function disable value is always 0 which means it is enabled
even when Gbe is disabled in policy. It is causing assert in debug
BIOS

[Resolution]
Correcting the offset for GBE_FDIS_PMC

Package/Module: ClientOneSiliconPkg/PMC

[Impacted Platform]
MTL-S.

Hsd-es-id: 14017467804
Original commit date: Thu Sep 15 17:05:10 2022 +0530
Change-Id: I6d8a5519ffea5e47bf766f8ed473b9170f884d48
Original commit hash: e2c186a0597fdc90e52a329b51e1aed1ecfedb90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.c

================================================================================ 
Commit: 14ee36490365fd9e665a094b1d4433469f60292a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:42 2022 +0530 
-------------------------------------------------------------------------------- 
GPIOV2 support cleanup GpioLib references in IpBlocks

[Feature Description]
Remove usage of GpioHelpersLib in IP blocks.

Package/Module: ClientOneSiliconPkg/MtlSocGpioNativeLib

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 18023836079
Original commit date: Wed Sep 7 14:14:40 2022 +0200
Change-Id: I4b17ab2e6bc7f4c375bcaf2187e534956a275c11
Original commit hash: f42832465c1f227d9794d2af582d48e42cfa04cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.inf

================================================================================ 
Commit: 8756c64899d615c03accddbdb94f6867684b03de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:29 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issue

[Resolution]
Address code quality issues

Package/Module:
ClientOneSiliconPkg/Fsp, ClientOneSiliconPkg/Fru/LnlSoc

[Impacted Platform]
ALL

Hsd-es-id: 15011820971
Original commit date: Wed Sep 7 11:33:24 2022 -0700
Change-Id: I6cbf3d9efae4e3be8e3c4bd438adc2ccbb368d93
Original commit hash: 6a1ccbdb8d0ec09a6fc9872fac854a8758fc299c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: 3b8370f64f6452d58c5fd4ca9c36a26bd4c7a2ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:26 2022 +0530 
-------------------------------------------------------------------------------- 
ALC256 verb table has wrong value for no dmic configuration

[Issue Description]
Implemented the same SSIDs for all the 3 scenarios hence,
the same verb table is loaded and same behavior is
seen whatever option we select amongst
the 3 options listed below.

[Resolution]
Update verb table for no dmic configuration.

Package/Module:
MeteorLakeBoardPkg
LunarLakeBoardPkg

[Impacted Platform]
MTL/LNL

Hsd-es-id: 18024043008
Original commit date: Thu Sep 15 14:24:30 2022 +0200
Original commit hash: 0bcf321cf855b4c6d7850c7ecb8d04cff96a6c0a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: e968014de1939be3841a49d9166e3f6a322817f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2384_00

Hsd-es-id: N/A
Original commit date: Thu Sep 15 05:26:20 2022 -0700
Original commit hash: 5a886cf453aa35de43a04106cc849510c0611e48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c094009fbde10d1e886f463ba52930733b31d4ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:13 2022 +0530 
-------------------------------------------------------------------------------- 
Implement UFS HS Gear 4 Rate B switching flow.

[Feature Description]
UFS HS G4 is newly added feature that requires specific programing
as per PHY vendor documents. And hence implemented PHY programming
that is required for swithing to High speed Gear 4 Rate B in
UfsPlatform driver.

Package/Module:
Features/Storage/Ufs

[Impacted Platform]
MTL-M.

Hsd-es-id: 16018134572
Original commit date: Thu Sep 15 00:20:07 2022 +0530
Change-Id: I0575289757708c6ccdc29865d4b6dcc4c443a321
Original commit hash: 3367a07077a586b3b30d07b2cb82ec8f50d8bed2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocScs.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatformHci.h

================================================================================ 
Commit: 8ad8c9bc6b0b83263589dc75d81ec52a5d94c5d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:10 2022 +0530 
-------------------------------------------------------------------------------- 
Convert TypeC to TypeA function for the MTL-P DDR5and MTL-P LP5 T3

[Feature Description]
The code change allow MTL-P DDR5 RVP TypeC Port0 convert TypeA.
The code change allow MTL-P LP5 T3 RVP TypeC Port0 convert TypeA.
Those two board need additional board rework.
The BIOS knobs setting need to update after rework done.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
U

Hsd-es-id: 14017278687
Original commit date: Wed Aug 31 04:36:55 2022 -0700
Change-Id: I5ef015be7edb95e711eb88dcb70dde0b57b62c83
Original commit hash: 23a5a842a8a2368c0cdc77c35bf5310dfae8ae46

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: ffcfec0c2a6d4d199f03da53007c100d3e6a60e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:35:47 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Uninitialized Variable issue

[Issue Description]
Uninitialized Variable

[Resolution]
Initialize variable before using it.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011825290
Original commit date: Wed Sep 14 20:33:39 2022 +0800
Change-Id: Idb2d099067faf1f4c76fee2543ae9924354c7ec0
Original commit hash: 7cfa9fe8626fdc87ce197271e90028b7da45f817

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 339e81c4d8bb4c1a3acbcbbe60683541d1867c94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:35:43 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] EnableDmaXCommandReg() fails static code analysis

[Issue Description]
EnableDmaXCommandReg() is failing static code analysis as it can
theoretically result in an infinite loop if MAX_HOST_ITBT_DMA_NUMBER
value become 0.

[Resolution]
Resolution will be to add another condition check in for loop.
Which will be if Func is not greater than MAX_FUNC_NUMBER.
In addition, for performance reasons, we recommend not calling
GetTbtDma0FuncNumber() every time through the loop.
Consider creating a variable to hold the return value from the function
and call the function only once before the for-loop.

Package/Module: PciPlatform

[Impacted Platform]
MTL

Hsd-es-id: 22015557582
Original commit date: Tue Sep 13 09:57:55 2022 +0530
Change-Id: I678e8984f6e9e99d6f7f52ff976dc8b1d13c8fb9
Original commit hash: eedf4c2aaf60fa0b72119b2b0fcfd3f6842bf225

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c

================================================================================ 
Commit: bcbb160084afa18baa2e5f32b4e7fbc9d07e8675 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:35:39 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Update PMC registers for MTL-S as per BWG

[Issue Description]
Incorrect programming of some of the PMC registers

[Resolution]
Update following registers as per BWG

PCH Registers:
PWRM_CPPM_CG_POL3A_V2 - 0x6000884A
PWRM_PM_CFG - Set BIT8 and BIT9 as per BWG by updating policy PchPwrCycDur
PWRM_CS_SD_CTL2 - 0x02121122

SOC Registers:
PWRM_EN_PA_SA_3 - 0x00002000
PWRM_CPPFALIGNCTL_1 - 0xC83F8000

Package/Module: ClientOneSiliconPkg/PMC

[Impacted Platform]
MTL-S

Hsd-es-id: 16016940760
Original commit date: Thu Sep 1 01:18:22 2022 +0530
Change-Id: I2cd1e50ba363072ac95922f0eab9b11b3482f628
Original commit hash: bf88a8f2b3b68e267b43648c5f9028ff43fb0107

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c

================================================================================ 
Commit: 4d1eeb155cefdc02368cc7e3de095048be1f9a45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:35:20 2022 +0530 
-------------------------------------------------------------------------------- 
Fix invalid HSCFG1 programming

[Issue Description]
Static analasysis tools reported problem with unused variable in
UsbHostControllerInit library. Further analysis has shown that this is a
bug in the code and incorrect variable and therefore value is used for
programming one of USB host controller registers.

[Resolution]
Changed modification of Data32Or to Data32And which is then used for
programming of value in HSFCG1 register in Standalone xHCI controllers.

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb/.../PeiUsbHostControllerInitLib

[Impacted Platform]
ADL

Hsd-es-id: 15011825290
Original commit date: Wed Sep 14 11:50:44 2022 +0200
Original commit hash: a4c19a018ed00564a718afa7071137ee0dee1643

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: d06e3676985417e55f4331184e112330b8bd52e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:35:14 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Tainted Data issue

[Issue Description]
Tainted Data

[Resolution]
Check whether array index is valid before using it.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011825290
Original commit date: Wed Sep 14 17:41:41 2022 +0800
Change-Id: I2e180e25f91557661222f0a9dd06bec29084ea8b
Original commit hash: 0a3ede7bdbf6b788bec0923ffe019b13c56ad9ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiTprInitLib/PeiTprInitLib.c

================================================================================ 
Commit: ac88a6cd83e66d600ed1a7ee398e123471199c2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:57 2022 +0530 
-------------------------------------------------------------------------------- 
Changing Left Shift and right shift operators for 64bit Data

[Issue Description]
Memory instability issue was observed in GCC Build, Proactively
adding the same fix to entire source to avoid futher errors.

[Resolution]
Changing Left Shift and right shift operators for 64bit Data with
LShift64 and RShift64 function as GCC compiler is not happy with
the operators for 64bit data.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg,
MeteorLakeBoardPkg

[Impacted Platform]
Default all

Hsd-es-id: 15011209491
Original commit date: Fri Jul 8 17:17:10 2022 +0530
Change-Id: I47d9ceec18d3f720dbac190cc92d1f21aab71b85
Original commit hash: 7f8fdc39dc2cbe35c2daea0f7a5dda43e25de0ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/DxeTcssInitFruLib/DxeTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxeLib.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/HrPciSrv.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtEnumLib.inf
MeteorLakePlatSamplePkg/Include/Library/Tcg.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
MeteorLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c

================================================================================ 
Commit: 1bc2fc09f5974a10c46908613682c20065eb9169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:53 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][EC] Remove EcPeciMode setup callback

[Feature Description]
The EcPeciMode setup callback contain the function implementation
which need to enter the setup menu and change the option to make it
active. The XMLCLI change the setup value without enter the setup menu
so thet automation thru XMLCLI would fail.

Package/Module:
MeteorLakeBoardPkg/DxeUpdatePlatformInfoLib
MeteorLakeBoardPkg/PeiBoardConfigLib
MeteorLakePlatSamplePkg/SetupVariable.h
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL.

Hsd-es-id: 15011669039
Original commit date: Mon Aug 1 17:53:08 2022 +0800
Change-Id: Ia2e8da2b8ec2ed87cec22b08a15c9cf3038ab971
Original commit hash: 87ac81ccf0f3025e094fd284c045c842a4b82308

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/EcSetup.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.c
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h

================================================================================ 
Commit: 2f509d9c94c444464f7e94fea3a4df6c5effc539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2383_00

Hsd-es-id: N/A
Original commit date: Wed Sep 14 21:34:03 2022 -0700
Original commit hash: 3d1d8d0972add2994ed7f7013bb83f014cff7fa2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 128ce709efa8e0b781ed0191ff518cc08c646e42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.18.4

Wed Sep 14 17:12:47 2022 -0700
Original commit date: Wed Sep 14 17:12:47 2022 -0700
Original commit hash: 4b5712b0725ef7ff4455b0620cdc13185fdd7f39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23ec844229a7065cfdc4780fa23a5cdb220e171d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:42 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M | DDR5] SAGV WP Updates for DDR5

[Feature Description]
(1) MRC must configure a default DDR5 SAGV work point config of
3200 G4, 3200 G4, 3200 G2, 3200 G2

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015792526
Original commit date: Mon Sep 12 18:04:28 2022 -0700
Change-Id: Idf3139405d7dde24ce4aa4dac1153fa97a94389f
Original commit hash: 87591f8d775927061c03d8948e42b7eb456305dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f95c661b42789b820ed2641a5d06dae77373a490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.18.3

Tue Sep 13 17:34:35 2022 -0700
Original commit date: Tue Sep 13 17:34:35 2022 -0700
Original commit hash: f8aed941fa9a9a0a944e6997007242c3f07dff27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 44ed095e656eae843422a603aa31d7a139913348 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:36 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CmdVref CA Parity Update to RMT

[Feature Description]
When using Last Pass Edge Search algorithms (Used in MrcGetBERMargin)
on DDR5 sweeping CmdVref with CA Parity stress; MRC must issue a JEDEC
Reset every time an error was detected.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015743726
Original commit date: Wed Sep 7 20:50:51 2022 -0700
Change-Id: I0faa25a80347c919b30d24834e855271b40ac639
Original commit hash: c81216f1f764c8e079e4441c0ad94832cf5d7817

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 866a581357d73d7668eec295187bc620cddff6c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.18.2

Tue Sep 13 16:51:08 2022 -0700
Original commit date: Tue Sep 13 16:51:08 2022 -0700
Original commit hash: abfcfeb422b52d013460c0dea95a28b05ae9f4c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff53894eccf20dfc81eaa3edc37b7f0a7b7b07e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:31 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] tRX_DQS2DQ Update in JESD79-5B

[Feature Description]
DDR5 Jedec Spec has updated tRx_DQS2DQ
Changed Tdqs2dqPs Min/Max based on the frequency table from JESD79-5B

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015729145
Original commit date: Wed Aug 31 10:08:42 2022 +0800
Change-Id: I8c62232eecfd4ca8e7888dcd3123720b9e5a48c6
Original commit hash: b8cdddff9ff6ef71f9fd16218cd5668f2717e957

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: bf9d6ae8985ce4638d6e7b74d7c8db1bcf8cc530 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.18.1

Tue Sep 13 16:48:44 2022 -0700
Original commit date: Tue Sep 13 16:48:44 2022 -0700
Original commit hash: b8163ededb68a81e9afbe55455ac2cf5509e5295

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9cc31b620fa079f69ce9479e8b6e17e5d4107f39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] RcvEnFifoDelta pointer separation updates

[Feature Description]
RcvEnFifoDelta needs to be updated for MTL-P Gear 2 based on
empirical data collected on platform (attached to FR)

Change Summary:
1: Split out RcvEnRxFifoDelta processing per technology

2: ...
Increase RcvEnRxFifoDelta for LP5 Gear 2 from 9 to 14
Decrease RcvEnRxFifoDelta for LP5 Gear 4 from 8 to 7
Increase RcvEnRxFifoDelta for DDR5 Gear 2 from 9 to 14
No change to RcvEnRxFifoDelta for DDR5 Gear 4. (8)

3: Conforming to EDK Coding standards for if-else

Package/Module:
ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015716413
Original commit date: Mon Aug 29 15:49:46 2022 -0700
Change-Id: I6b09f61b1041c1f7737103bf2dcbecdcc31cb194
Original commit hash: 9864cf39aea7e833d07590ddeefb8208901c7604

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: b3745a58b9dafe511c31231da7afc8cd4505980f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2383_00) and reset Minor Version to 0

Wed Sep 14 20:29:05 2022 -0700
Original commit date: Wed Sep 14 20:29:05 2022 -0700
Original commit hash: 28c78c875a73e638fa08ca9d0450f62d59a35c06

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: a2a2f683ad589811724bf4f5778cc57fe404040c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:33:59 2022 +0530 
-------------------------------------------------------------------------------- 
Logically deadcode in PsrGetInfo function

[Issue Description]
Redundant NULL check for RetrievedData pointer

[Resolution]
RetrievedData is already having NULL check. Hence checking for
PsrGetnfo function return "Status".

Package/Module: PsrFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16017604804
Original commit date: Tue Sep 6 10:08:33 2022 +0530
Change-Id: Icc6e386d62a25d096a21ffdab57bc770ec1cbbd2
Original commit hash: 667d65c4c99f59f053c60dad8700b84626adaafd

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c

================================================================================ 
Commit: 0a7efe6972c6dfab99e7d3b216ace3b16c43b679 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:33:54 2022 +0530 
-------------------------------------------------------------------------------- 
UEFI Variable Protection Platform changes

[Feature Description]
Change name of PCD from RpmcEnable to ProtectedVariableEnable
to more accurately reflect this feature.
Add Platform RPMC library required for feature to run.
Add print of RootKey for validation tests.
Change the hard coded RPMC counter value so the EDK2 code does
not need a similar change.

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22015395586
Original commit date: Sun Sep 4 01:26:04 2022 -0700
Change-Id: I5bff866892bd3b933874c2eeeab7c5a1e82ba2eb
Original commit hash: 08ac066be74cd4da4fceadfe3bc6985691fe40c2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakePlatSamplePkg/Features/Me/KeyService/KeyServicePei/KeyServicePei.c
MeteorLakePlatSamplePkg/Features/Rpmc/Library/PeiRpmcLib/PeiRpmcLib.c
MeteorLakePlatSamplePkg/Features/Rpmc/Library/PeiRpmcLib/PeiRpmcLib.inf
MeteorLakePlatSamplePkg/Features/Rpmc/Library/SmmRpmcLib/SmmRpmcLib.c
MeteorLakePlatSamplePkg/Features/Rpmc/Library/SmmRpmcLib/SmmRpmcLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 4b57178c5c68944ddaa8e5604b594a1d09f8eec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:33:29 2022 +0530 
-------------------------------------------------------------------------------- 
Remove debug print in case of P2SB msg

[Issue Description]
Failure case prints message. In the case of while loops
checking for a register change via P2SB, this spams the logs.

[Resolution]
Mute the debug message.

Package/Module:
ClientOneSiliconPkg/PeiDxeSmmP2SbSidebandAccessLib

[Impacted Platform]
LNL-M

Hsd-es-id: 22015694404
Original commit date: Tue Sep 6 17:15:14 2022 -0700
Change-Id: Icb1b6ac4d00d0b130ecb6465c40cfa3247b1347b
Original commit hash: 82c609d54692050620df9d22c6bb7fe71f193c97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.inf

================================================================================ 
Commit: 54faf645e0d9e80158dc2acff825fa6e8b774493 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:33:04 2022 +0530 
-------------------------------------------------------------------------------- 
Remove VBTMipi related codes

[Feature Description]
Remove VBTMipi which is not POR for MTL onwards

Package/Module:VBT

[Impacted Platform]
LNL

Hsd-es-id: 16017993850
Original commit date: Wed Aug 17 20:20:52 2022 +0530
Change-Id: I37d9751d2e5be3e6095e74ec9f99d2061a859b43
Original commit hash: 6e2b88d245c09a2926b15b06ea50e7fe4c30fc85

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: e2013e82800872feb73cb69d9abf4fa44e557e71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:57 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Fix ME Coverity issue

[Issue Description]
Fix two error which are reported by Coverity.

[Resolution]
1. Add return for failure of getting AmtPeiConfig.
2. avoid ByteOffset becoming negative

Package/Module: ClientOneSiliconPkg\IpBlock\Me

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011949708, 15011950199
Original commit date: Tue Sep 13 14:24:56 2022 +0800
Change-Id: Ieea6cc95e22ca077e80b88bec2b39e0242b6cde8
Original commit hash: 231d08f30a9be3cf8abcde69233410ecd1be21a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUserConsent.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: 9c3c5157cf89b06d82d1713a7b7c60333c2e66d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:46 2022 +0530 
-------------------------------------------------------------------------------- 
W_DISABLE#2 de-assertion logic on PLDR timeout case

[Feature Description]
During Wi-Fi initiated Product PLDR abort flow, it is observed that BT
is disappearing. It is found that BT is disappearing when PLDR abort
timeout. Hence it required to de-assert W_Disable#2 on PLDR abort
timeout scenario to bring back Bluetooth.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018052013
Original commit date: Tue Sep 13 15:32:00 2022 +0530
Change-Id: If3e52d6afe90668381b34e29a17a5739d1128140
Original commit hash: 06afccd758a07d2a19ca4ee7e2eb8e8d1f8eed66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviWifi.asl

================================================================================ 
Commit: 90838052cbcf448fc048dce3fc1ba1abcec01f3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:44 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS debug menu option update on high power mode

[Feature Description]
Update of the BIOS menu to add new options and
update the naming to be better reflect the options.

Package/Module:
ClientOneSiliconPkg
MeteorLakeSamplePkg\Setup
LunarLakeSamplePkg\Setup

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011833066
Original commit date: Wed Sep 14 11:58:27 2022 +0800
Change-Id: I758c47abeefccaa6caafbf8c363b7a42022c409e
Original commit hash: bdb6917b115e8d2a75b0689636a8ae688232e861

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/Dci/DciConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSiPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: d1edc6e27f8fdbb573e350a43aa701b7b444ca86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:41 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS cannot execute keyboard lock continuously

[Issue Description]
BIOS cannot execute keyboard lock continuously.
Keyboard lock will succeed the first time but fail after the
second

[Resolution]
Whether FlagVariable exist in mAmtConsoleVariableGuid
BIOS need to save the ConIn in GlobalVariable and clear it.

Package/Module: DxePlatformBootManagerLib

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011954758
Original commit date: Tue Sep 13 17:51:57 2022 +0800
Change-Id: I03289c96732456b80a352948acbb973cc9de82db
Original commit hash: c9584b5fda01fdf7ef4fb81735fc457033dadfb9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 9adb3fc9c97edea6c6a3141a917689044aba7e2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MTL-PS ConfigPatch to use OR operator

[Feature Description]
Update MTL-PS ConfigPatch to use OR operator

Package/Module: ConfigPatch

[Impacted Platform]
MTL-PS

Hsd-es-id: 1509151828
Original commit date: Thu Sep 8 21:26:43 2022 +0800
Change-Id: Iab7950d8f4544e2b45b8a493ee1776f3c4089f74
Original commit hash: beb5c67eed3becb867a4f1d311119b452cc443db

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: a6bf4df3cd162fabdfdbe07f53281613608d6aca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:34 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/PMC: Add back two PMC commands in emulated platform

[Feature Description]
In original code, BIOS skip two PMC commands which are not supported
in emulated platform at before.
Now emulated platform add the support of two PMC commands, so BIOS need
add back the two PMC commands.

Package/Module: ClientOneSiliconPkg/IpBlock/Pmc/

[Impacted Platform]
LNL

Hsd-es-id: 15011817613
Original commit date: Tue Aug 23 10:50:53 2022 +0800
Change-Id: Ic859d1afbd9aa0baabacf6a1d61a1ef1361f3f8d
Original commit hash: 28546faa5aeffac5ba8ddd66fba67bb4dff6413c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: a43e98a14fb086349730e5b76aac93658947ec29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:23 2022 +0530 
-------------------------------------------------------------------------------- 
Disable PCIe Rootport using BIOS setup option is not working

[Issue Description]
Disable PCIe Rootport using BIOS setup option is
not working for SOC ports.

[Resolution]
If Rootport is IOC decoded,
it should be disabled through IOC 'DevEn' registers

Package/Module:
Fru\MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 16018187584
Original commit date: Thu Sep 8 14:10:41 2022 +0530
Change-Id: Ic3ff4857b2dbf90d65c1bb955955a4170d974ec3
Original commit hash: f982b287d1f483703a764bf35ad731654cb01a4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: 252143fc6c332c4e55b0ff43398a0eaacf7ee3c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:21 2022 +0530 
-------------------------------------------------------------------------------- 
Smbios: Cannot update system slot info through PcdSmbiosMainSlotEntry

[Issue Description]
Cannot update system SlotEntry through PcdSmbiosMainSlotEntry

[Resolution]
Add SYSTEM_SLOT_ENTRY back, it records NumberOfEntries for
PcdSmbiosMainSlotEntry use.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011862449
Original commit date: Thu Sep 1 18:34:05 2022 +0800
Change-Id: I3bee657992696960ad58fb4b2d6eb6b79d2b37c3
Original commit hash: 7e287b4f429318cc913c90a308f6b8be2e5b5459

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 21b0812ab580f997b3fa838c43145cba10cc65da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS shall not set any TCC Offset programming

[Feature Description]
TccOffset BIOS setting for P2KS is 0C like P2K, we simply do not need
this protection as we have fixed A-code (fast throttling) and fixed
content. POR value of TccOffset program is zero.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015753765
Original commit date: Tue Sep 13 09:17:40 2022 +0800
Change-Id: Id2446b914ff97a5976809c7c552872ea4eb430f1
Original commit hash: bda09e2c55894314cdd1f64813d65f8acf9a06a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 9bc752e66efe9fe07724cc9a7a2d8621f1b4c2cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:08 2022 +0530 
-------------------------------------------------------------------------------- 
LPSS Flow is broken on MTP-S Fix.

[Issue Description]
1. Currently Devices enabling is hardcoded.
2. Data corruption is happening while sending Data from FRU layer to
IP block.
3. Verify GPPRW_PCI_CNTL_CFG mapping is correct or not.
4. Verify PSF mapping and accesses are correct or not.
5. PSF Lib implementation does not have functions that returns
PSF_PORT structure directly. Ideally current approach is good
to have function for PSF configuration of each LPSS Devices
but current HANDLES do not have functionality for callbacks.
In order to add it now we will have to change IP block code
as well along with adding similar callback functionality for
other platforms.
6. I3C Mode values are not getting updated in policy.
7. Verify if Early Disabling Mechanism is present for LPSS.

[Resolution]
In same order as of Issues.
1. LPSS config values are now taken from PCH Policy.
2. There was local pointer being fed in Handles for PCR and
PSF resulting in exceptions corrected pointer for PCR and
PSF.
3. Verified GPPRW_PCI_CNTL_CFG are correct.
4. Verified PSF mapping and accesses are correct.
5. Added new functions to get PSF_PORT access for all LPSS
devices.
6. Corrected condition for getting I3C values from Setup and
storing into policy.
7. Verified Early Disabling Mechanism is present for LPSS.

Package/Module: Fru/MtlPch

[Impacted Platform]
MTL-S and MTP-S

Hsd-es-id: 16018022610
Original commit date: Tue Sep 6 11:38:59 2022 +0530
Change-Id: Ice5d51a06192492872d792fa6318e49a2a323a4c
Original commit hash: bb3b7375cbc4466fd94d3472500eb0129aae2f11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPsfLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchBdfAssignment.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchInfoLib/PchInfoLibMtl.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitCommon.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: e57e4aad381043856bf25dfa6d22084287a5febc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2382_00

Hsd-es-id: N/A
Original commit date: Tue Sep 13 21:32:25 2022 -0700
Original commit hash: 2716c28231a2c53a30e92217447277155599d67b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 037370ee1c8d0eadabddbbca607d6fb3eaa83d06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update CNVi GPIO for MTP

[Issue Description]
Update CNVi GPIO for MTP

[Resolution]
1. Update the number of CNVi configured GPIOs.
2. Update CNVi CRF GPIO, BT Enable Pad and BT Host Wake Interrupt.

Package/Module:
ClientOneSiliconPkg/CNVi

[Impacted Platform]
All

Hsd-es-id: 22015687712
Original commit date: Thu Sep 1 11:36:32 2022 -0700
Change-Id: I2f1b9bca3916e5f2f401f15e1bb24e57776e14b2
Original commit hash: 1f3d607fa1b51da88907fdd80c37c62cf70be467

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Library/CnviLib/CnviLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/CnviLib/CnviLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchCnviAcpi.c
ClientOneSiliconPkg/Include/Library/CnviLib.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h

================================================================================ 
Commit: f164c0b81217c6117ef8709cc61bc406a6f37476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:31:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2382_00) and reset Minor Version to 0

Tue Sep 13 20:23:41 2022 -0700
Original commit date: Tue Sep 13 20:23:41 2022 -0700
Original commit hash: 6cbafafd2e3116eb6fc8cccbdef0581d178f2900

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: af2524f71471f7b8551d601622554dfa41509c19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:31:19 2022 +0530 
-------------------------------------------------------------------------------- 
Unable to enumerate PCIe PXPB pcie1.port2 with 2x2 Lane Reversal

[Issue Description]
With 2x2 lane revarsal for port PXPB, pcie1.port2 doesn't enumerate
due to GPP_C_5 stayed low.

[Resolution]
Updated GPP_C_5 in VpdPcdBoardGpioTableWwanOffEarlyPreMem to active high

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
Meteorlake-P

Hsd-es-id: 14016765065
Original commit date: Tue Sep 13 10:13:11 2022 -0700
Change-Id: I5ccc6748c7d6723ac6b1d3d631326b2394b45db5
Original commit hash: 3edd42a9b818aeb74fb725a683818f164c81a5c5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: d08ee58d2cba29b8005bbabc55c912d84f69def7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:50 2022 +0530 
-------------------------------------------------------------------------------- 
[C1S] Modify structure revision and delete deprecated items of CPU IP

[Feature Description]
Modify structure revision and delete deprecated items of CPU IP

Package/Module:
ClientOneSiliconPkg/LunarLakePlatSamplePkg/MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22015752608
Original commit date: Wed Sep 7 16:06:27 2022 +0800
Change-Id: I99b80c8b295315eacf5a880001b1941c7a8624fb
Original commit hash: 795f3abc454265174cd88174be8dccdc9a8facc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
MeteorLakePlatSamplePkg/Include/OemSetup.h

================================================================================ 
Commit: 7f9793a4958ef66d4fb08420b34559128b1d2460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update BIOS knob name to Pre-boot DMA Protection

[Feature Description]
The BIOS knob name "Control Iommu Pre-boot Behavior" is not clear.
Update BIOS knob name to "Pre-boot DMA Protection"

Package/Module: MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL ALL

Hsd-es-id: 15011914533
Original commit date: Thu Sep 8 16:43:50 2022 +0800
Change-Id: I154429f3f2f96925208097ef128d06087abc3489
Original commit hash: 04ff93882ffe63dba450c78a316ae016f465c933

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: b4603236860ffe6d40ec36be7e1664f1e1dad5f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:44 2022 +0530 
-------------------------------------------------------------------------------- 
Use null root entry table in pre-mem phase

[Issue Description]
Meet VTd queued invalication error in Abort DMA Mode.

[Resolution]
Use null root entry table to replace Abort DMA Mode.

Package/Module:MeteorLakeBoardPkg/BoardPkgPcdInit

[Impacted Platform]
MTL ALL

Hsd-es-id: 15011913452
Original commit date: Thu Sep 8 13:16:57 2022 +0800
Change-Id: I9db806310fd2491acf0b3bcfde498e098e6be0ed
Original commit hash: ca93785db043645c1ed77884d388774b920277ba

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 913a300c63d1ddf939ae76c9a84ee2bd8ca00983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2381_00

Hsd-es-id: N/A
Original commit date: Mon Sep 12 21:34:00 2022 -0700
Original commit hash: ef7e760f05d6d3517d63267c61c04ec409d615dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ef4b33e554df8f4cf9461fea417b8e7287a57577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:28 2022 +0530 
-------------------------------------------------------------------------------- 
[CNVd][WiFi][GaP] Bios should return the Reset type

[Feature Description]
BIOS shall provide the configured Reset Method Type when WiFi Driver
request at runtime thru ACPI DSM method with function #2

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018147611
Original commit date: Thu Aug 25 02:20:07 2022 +0530
Change-Id: Iaf62ad3d1e1da95af43bc70e1a4d63a522f479bf
Original commit hash: 50f4afffbcb8382accc33a5d6f3aa1d8d37f46dd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl

================================================================================ 
Commit: 0fb0e86af2cc717925da998c5f0d5b6d9615d3af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2381_00) and reset Minor Version to 0

Mon Sep 12 20:27:50 2022 -0700
Original commit date: Mon Sep 12 20:27:50 2022 -0700
Original commit hash: d084ddeffee349fe35356025bf8c7a6f8e12d66e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 63c18513413708278baba6d44f903adde5a24ece 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:19 2022 +0530 
-------------------------------------------------------------------------------- 
MTL fix FMMT calling failed with edk2basetools issue

[Issue Description]
Currently, when build platform with edk2basetools pip module,
the FMMT not found issue will be triggered which will cause
build failed.

[Resolution]
As the others tools used in platform build are all from Edk2 repo,
thus disable the FMMT calling from edk2basetools pip module until
the path issue fixed from edk2 tool path setting.

Package/Module: MeteorLakeBoardPkg/postbuild

[Impacted Platform]
ALL

Hsd-es-id: 15011757361
Original commit date: Wed Sep 7 18:36:57 2022 +0800
Change-Id: Iedbc332150f7b2455aecd06d7ffff0212cfe7406
Original commit hash: 57f3606f702754526936acabea13fe9f855bdf19

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/SetEdk2Env.bat
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 2082f779d2b0122fc8fdfcc4b95efade6ca15cdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:10 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issue

[Issue Description]
Code quality issue

[Resolution]
Addressed code quality issue

Package/Module:
ClientOneSiliconPkg\Pch\PchSmiDispatcher\Smm\

[Impacted Platform]
ALL

Hsd-es-id: 15011897034
Original commit date: Thu Sep 8 23:41:22 2022 +0530
Change-Id: I66da25d4fb2d602d624c0b41d7c1d07bebd113a3
Original commit hash: ff45a5ed8ea410319d90eea99d6a8d613d42bc43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c

================================================================================ 
Commit: d201895c615bd26809e20c9c069e71bc94d28cc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:29:59 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] [MTL] Logically dead code in LoadAcpiTables function

[Issue Description]
UpdateCounter variable was set to 1.
However, the code was checking for values greater than 1.
As a result, none of the if conditions were entered and
the whole piece of code was not executed.
This piece of code is supposed to disable the _TMP method
for Tmp1Object.
It changes the name of the method in order to disable it.

[Resolution]
DTT validation do not have a use case for this object.
Removed the entire code block.
Removed the references from MTL code too.

Package/Module: DptfFeaturePkg

[Impacted Platform]
Default LNL

Hsd-es-id: 16017589319
Original commit date: Thu Aug 25 16:34:18 2022 -0700
Change-Id: I509efa6979a7fc77f835982766d1c609873c4410
Original commit hash: 1a3cb12853cb739e69fdabff9fce9b7b5e06d3f4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/Dptf.c
Features/Thermal/DptfFeaturePkg/Include/DptfConfig.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 3292e7c7b42b707ba85b7c5f708ebd210440711a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:29:50 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] Status value not checked

[Issue Description]
1. Status returned from calling SetVariable
was not checked.
2. Status returned from calling InstallProtocol
was not checked.

[Resolution]
Added code for asserting if the status is not success.

Package/Module: DptfFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011820256
Original commit date: Thu Sep 1 12:05:41 2022 -0700
Change-Id: I5c60fdcf754f510ddb27712fa86cf65b5ed68bc8
Original commit hash: ca220deef08483f1577b673ef24e11d78b135802

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/Dptf.c

================================================================================ 
Commit: f5ceadeca29846eb9efd8dbd79ff808f88b8e5a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:29:20 2022 +0530 
-------------------------------------------------------------------------------- 
Fixed UfsPlatform Driver loading and installation of its protocol.

[Issue Description]
UfsPassThru driver relies on EDKII_UFS_HC_PLATFORM_PROTOCOL
installed by UfsPlatform driver for platform dependant procedures
which is getting delayed due to the dependency on PciIo protocol.

[Resolution]
This is fixed by
1) removing the PciIo protocol dependency in UfsPlatform driver
entry point where it installs EDKII_UFS_HC_PLATFORM_PROTOCOL.
2) deferring PciIo protocol usage during EdkiiUfsHcPreHce callback
from UfsPassThru driver.

Package/Module:
Features/Storage/UfsFeaturePkg

[Impacted Platform]
MTL-M

Hsd-es-id: 14017487362
Original commit date: Fri Sep 9 11:46:18 2022 +0530
Change-Id: I78724b97b2cb019602a9d33ac5235a5f7c907755
Original commit hash: fa3ad32cee803f97e11eec067f86d5ba59ba31e4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/Include/PostMem.fdf
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.inf
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 70d81b52986ea694800111624fa459222ba7612c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:29:04 2022 +0530 
-------------------------------------------------------------------------------- 
[C1S] Remove FIA pre-mem config block.

[Feature Description]
SPS FW is discontinued
Remove PeiFiaPolicyNullLib.
Remove FIA pre-mem config block definitions.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18023902876
Original commit date: Thu Sep 8 15:14:26 2022 +0200
Change-Id: I977b8ce31e0db01a1c7bd5f4cd8f75a1d3ea9148
Original commit hash: cda02c089d4683f137ef377f3285f7f89fa0558b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaMuxConfig.h
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiPchFiaPolicyNullLib/PeiFiaPolicyNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiPchFiaPolicyNullLib/PeiFiaPreMemPolicyNullLib.c
ClientOneSiliconPkg/Product/MeteorLake/Include/Ppi/SiPolicy.h

================================================================================ 
Commit: 51f6a36e723072b487cc51031e2f2dd843db1e92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:29:02 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Remove FIA pre-mem config block.

[Feature Description]
SPS FW is discontinued
Remove FIA pre-mem config block support.

Package/Module:
C1S
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 18023902876
Original commit date: Thu Sep 8 15:13:29 2022 +0200
Change-Id: If23dc641a5b03fcbf1436e5d3a441d2675282d96
Original commit hash: e11ce11baab0a7c03863e86b3245193fcea6c6d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 20696cb0dee56c40681f5ed2c2a96ed34c160eaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:56 2022 +0530 
-------------------------------------------------------------------------------- 
Remove Fia mux support.

[Feature Description]
SPS FW is discontinued
Remove ServerDxeMeLib.

Package/Module:
C1S
EagleStreamRpPkg
LoganvilleRpPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18023901666
Original commit date: Thu Sep 8 11:13:31 2022 +0200
Change-Id: Id997d9060522323dd15671ef634de1f1872c09e7
Original commit hash: eecdbaa37dc11b83366c9108e1e024d05353edd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaMuxConfig.h

================================================================================ 
Commit: 5fe52ad6a8a6360662cac65234bf26fc3ceab9a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:52 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Fix ME Coverity issue

[Issue Description]
Fix two errors are reported by Coverity

[Resolution]
1. ReType the buffer.
2. avoid ByteOffset becoming negative

Package/Module: ME

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011821178
Original commit date: Wed Sep 7 16:42:05 2022 +0800
Change-Id: Ie59a619e55c4481289d4381f314d1b91cdf972d0
Original commit hash: da9b3ab9499354f73e64502241eafb8954d83a91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUserConsent.c

================================================================================ 
Commit: 781d06a95f13ba69756ae52f0c77b7c5ff8ee2f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:49 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2377_00

Hsd-es-id: N/A
Original commit date: Sun Sep 11 21:36:53 2022 -0700
Original commit hash: 9c3154d03fa62e59a0d5ba4bd8445b7e22f32263

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 21190e542a8f6acfadedd022e4b31922e07e7527 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2377_00) and reset Minor Version to 0

Sun Sep 11 20:40:32 2022 -0700
Original commit date: Sun Sep 11 20:40:32 2022 -0700
Original commit hash: c9744c968a78f034d7aca62cac5a6abce491866f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 80217fa2748c94618d199aa492e202b3c4721eb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:45 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking -Txt

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
Intel\ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812694
Original commit date: Wed Aug 24 10:48:52 2022 +0800
Change-Id: Ic118e0627295e006dafa4bda6273000eb27e8e92
Original commit hash: f070527a86f931148a34d3740f04aa41c16fbd52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Txt/TxtConfig.h

================================================================================ 
Commit: 3165e93e385c2335b937831be9774650f4bee23f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2376_00

Hsd-es-id: N/A
Original commit date: Sat Sep 10 21:35:13 2022 -0700
Original commit hash: a8ea5e2d372f15d92beb9a949fc74de6ba2e898a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5896365456bb3bcf215589a6b4004f24e0a86513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2376_00) and reset Minor Version to 0

Sat Sep 10 20:32:42 2022 -0700
Original commit date: Sat Sep 10 20:32:42 2022 -0700
Original commit hash: a602346601bcf24367943f02f99c8b2b59bcd5e0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 0d2c4881adf3d339e14e8a1aaaba59febb558d6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2375_01

Hsd-es-id: N/A
Original commit date: Fri Sep 9 21:33:32 2022 -0700
Original commit hash: 6c86b3bb639f762f95e57cc07f9c9cff6d826ecb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 179e18d610ee7f9fd5752979898887eece02dc0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2375_00) and reset Minor Version to 0

Fri Sep 9 20:23:54 2022 -0700
Original commit date: Fri Sep 9 20:23:54 2022 -0700
Original commit hash: 9a25d5e25e1370db95b6ed93955abdcab1555411

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 9d584161232170a54b253207f7c1b58c2f0e1178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2375_00

Hsd-es-id: N/A
Original commit date: Fri Sep 9 10:43:10 2022 -0700
Original commit hash: 97c0e9bd5d3d0f8eff04e915925740118f86bc4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 48507a5c85ce3f3a4469aa64325b770dd8ef8011 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:47 2022 +0530 
-------------------------------------------------------------------------------- 
XmlCli can't generate XML file due to Mebx setup change.

[Issue Description]
XmlCli parse setup script can't parse index with prefix 0, like
MebxCfg.CertActive[00]

[Resolution]
Remove the prefix 0 when define certificate index.

Package/Module:
Features/Mebx

[Impacted Platform]
All

Hsd-es-id: 15011906574
Original commit date: Thu Sep 8 17:25:26 2022 +0800
Change-Id: Ic3a591b2ad309603b67626368c14516545c07117
Original commit hash: a489b7e263a1bfab7550a6ce9b77e4006522ccac

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupStringPool.hfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni

================================================================================ 
Commit: 7d38dafd0816c44ac1858c099bf4a4ba43d78e2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:45 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS Guide Updates for MTL_SA, MTL_TCSS, MTL_PCH and BR (v19.1)

[Feature Description]
Update USB3 programming for Rev16

Package/Module:
ClientSiliconPkg/USB

[Impacted Platform]
MTL, LNL

Hsd-es-id: 18023724528
Original commit date: Wed Sep 7 09:23:08 2022 +0200
Original commit hash: 2eae66c62f2fcb21ae407103b502ac73c314415f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: d00831e251b3b151c04668d2fa8635686cdf4f29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:42 2022 +0530 
-------------------------------------------------------------------------------- 
MTL PCH decode range fixes

[Issue Description]
There are incorrect PCH decode ranges reported to the OS.

[Resolution]
Changed code that provides decode ranges to use actual root bridge
configuration rather than read IOC configuration. Additionally
modified ASL code to support PCH regardless of SoC type.

Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011352375
Original commit date: Mon Aug 29 13:08:20 2022 +0200
Change-Id: Ie386804d3c9aa4f46bb9144e618f04021d2df269
Original commit hash: 8e8f111553ee004e733b0f50bc284c3e85ba4e34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/AcpiTables/IocRootBridges.asl
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PinDriverLib.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: e5b77304d7264135423c7f63040404eee856c6e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:34 2022 +0530 
-------------------------------------------------------------------------------- 
2nd Dec file (BoardVpdPcd.dec) in BoardPkg shall be removed

[Issue Description]
We should have One Dec file (BoardPkg.dec) only in Board Pkg

[Resolution]
remove 2nd Dec file (BoardVpdPcd.dec)

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011699392
Original commit date: Thu Sep 8 12:53:49 2022 +0530
Change-Id: Ib847bf7100d98d1cac027e17fa552d59a52abc6b
Original commit hash: 93a0b1af46d517f64e4c5b20aaf8186798577c92

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5DpHdmiRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 73f7dfbb548be88d2fa74f273a1ce918b2392a38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2374_02

Hsd-es-id: N/A
Original commit date: Thu Sep 8 21:33:47 2022 -0700
Original commit hash: 8e5a22ea36f5a2322ea8f6a74e91acf1641e9fe7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0434339378a029235e62ce94600a6b297f2da6ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2374_00) and reset Minor Version to 0

Thu Sep 8 20:24:57 2022 -0700
Original commit date: Thu Sep 8 20:24:57 2022 -0700
Original commit hash: 55752c09228532ec87a66616cc83daee23405202

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 42bb52b4c40ca19e4ab1f06b3128befc24e1596d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:48 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] VMD Internalonly tags clean-up

[Feature Description]
Clean-up Internalonly tags in VMD asl code.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011695792
Original commit date: Thu Sep 8 09:06:51 2022 -0700
Change-Id: Ie12bbd3afaa1ddbafbb5ed8fc542a9e1f4638c8b
Original commit hash: 153783865f31da3e95110f439af6ff09a929f3cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl

================================================================================ 
Commit: 1a663655cc170a07f95aa2dc672fa54767b64e04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:46 2022 +0530 
-------------------------------------------------------------------------------- 
Build targets will default to PEI 64-bit instead of PEI 32-bit.

[Issue Description]
Default build type must be changed to PEI 64-bit, and a parameter
must exist for PEI 32-bit.

However switching to 64-bit PEI for some build targets caused failures.

[Resolution]
o "fsp64" parameter already exists; default variables were changed.
o A new parameter "fsp32" is created to enable switching between them.
o FSP build scripts were modified to align on "-r" for Release build.
-r "rebuild / skip makefile generation" was changed to -s.
o Code was modified to fix each build failure.

Package/Module: LunarLakeBoardPkg, LunarLakeFspPkg, ClientOneSiliconPkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 14017349151
Original commit date: Mon Aug 22 07:52:00 2022 -0700
Change-Id: Ie0de0524602393cfcea9bd905884a01789244130
Original commit hash: d3c443f01d31a908f4d24992e775b70a5b75a529

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/Fsp/BuildFsp.cmd
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/ThcSocLib.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/X64/Cpu.nasm

================================================================================ 
Commit: 4a5522ff2edfad03a2d9dd076ffa2a52046ff3ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:43 2022 +0530 
-------------------------------------------------------------------------------- 
PeiReportFvLib Fix unininitialized error when ME Disable

[Issue Description]
In the case where ME is disabled, we skip initializing MeFwSts5,
but we still reference MeFwSts5.

[Resolution]
skipped initializing MeFwSts5 when ME is disabled.

Package/Module: PeiReportFvLib

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15011834836, 16018012204
Original commit date: Thu Sep 8 10:12:37 2022 +0530
Change-Id: I0cad9c7dba951d4af6f6789b88de5f42794e26ac
Original commit hash: bc2daee506614dbe6496b30ed2ea95fc2ce535fe

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: 4be829fda614d34be8802ffc0a36879afb986c0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2374_01

Hsd-es-id: N/A
Original commit date: Thu Sep 8 09:05:04 2022 -0700
Original commit hash: e9783f55ee4ec80a0a36e7df19ec99d503a401bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 41e3c63ff436176ccd180a93a4bec615885897fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2374_00

Hsd-es-id: N/A
Original commit date: Thu Sep 8 05:16:58 2022 -0700
Original commit hash: f04e3f6adf53a6918076caaa576054e6b7dff179

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ea30f68f6e122153c5f1a772ce262a85df6d7906 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:06 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/Me/HeciCore: Use the same HECI timeout in emulation environment

[Issue Description]
The original code will use different HECI timeout in emulation
environment, now we need to use same timeout in emulation and normal
environment.

[Resolution]
Remove the HECI timeout special for emulation environment.

Package/Module: ClientOneSiliconPkg/IpBlock/Me/

[Impacted Platform]
ALL

Hsd-es-id: 13010010359
Original commit date: Mon Aug 1 14:52:23 2022 +0800
Change-Id: I1f970885ceb1c6622e963a705fdfa83cd0c1a5e6
Original commit hash: e785d4c728bd40ceff5623ceb7fb5f7b072eb13b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.h

================================================================================ 
Commit: c79ac326dca28222c1908eda5e2c111c36b2f13b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:03 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Setting RTC clock is failed.

[Issue Description]
LAnd return TRUE if both value are non-zero.

[Resolution]
Bitwise operation should use AND to check the bit value.

Package/Module:
BoardPkg/Acpi

[Impacted Platform]
ALL

Hsd-es-id: 15011898396
Original commit date: Tue Sep 6 16:24:12 2022 +0800
Change-Id: I88c46cc28fcac813f1fbd6fc9cc406a9c97170e1
Original commit hash: 8aa75dba9cbef7518a24a1b4fc52d5c6eb0cc0a5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: bfa1dc02811babd4e09671198673938f96cdd3e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:57 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]TypeC can't display on specific Dock/Dongle

[Issue Description]
Some of the board mismatch AUXP set to PUll UP and AUXN set to PULL Down
in the IOM_AUX_ORI_PAD_CONFIG structure. It causes the PIN setting to
invert, making the specific dongle DP function can't work.

[Resolution]
Rename the variable in the configured structure. The new name used
GpioAuxBiasP set to Pull up pin and GpioAuxBiasN set to Pull down
pin.

Package/Module:
ClientOneSilicon

[Impacted Platform]
ALL

Hsd-es-id: 15011819416
Original commit date: Thu Sep 1 07:10:34 2022 -0700
Change-Id: Id8566a4c631c013093121125672bf4b0e5ee11ea
Original commit hash: e1a105231d4feb8e9ad19dfc70f9fe5495955967

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c

================================================================================ 
Commit: f229bb36306ed5c03d0d4ea1ee6660eacf6fc6cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:40 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-S add GPIO support for SOC-S and PCH - THC.

[Feature Description]
DXE THC library module currently uses old GPIO libraries and
it should be replaced by the newer GPIOV2.

Package/Module: ClientOneSiliconPkg/MtlPchThcLib

[Impacted Platform]
MTL PCH-S.

Hsd-es-id: 18023835935
Original commit date: Tue Sep 6 14:18:02 2022 +0200
Change-Id: If72979a04b709603af902d87dd54e4e7abd6e2f9
Original commit hash: aa840ab48b438104148f9dcfc3ab79223859bf84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/DxeMtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/DxeMtlPchThcLib.inf

================================================================================ 
Commit: cd2795af2dae0265ca3273c84ca31fa2365e5c56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:37 2022 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
Coverity static code

[Resolution]
There should not be any potential error in
Coverity static code analysis result

Package/Module:
IpBlock/PcieRp
Fru/LnlCDie/Vmd

[Impacted Platform]
LNLM

Hsd-es-id: 15011821242
Original commit date: Tue Sep 6 11:51:51 2022 +0530
Change-Id: I17bdd1e2e2918b4c8466feee32883d3346eb145c
Original commit hash: 45d7d99275dfebd9d5902028f5c11453eebc2d1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0b91c6a0197022bada0a93015d05e576292ea791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:22 2022 +0530 
-------------------------------------------------------------------------------- 
{LNL-M}Fix coverity issue

[Issue Description]
Coverity static code analysis shows errors in PlatformSetup.c

[Resolution]
removed dead code to solve these problem

Package/Module:
LunarLakePlatSamplePkg
MeteorLakePlatSamplePkg

[Impacted Platform]
LNL-MX, MTL

Hsd-es-id: 15011811363
Original commit date: Wed Sep 7 15:15:07 2022 +0530
Change-Id: I839c6e7bc31f74af0a5f7933c4984fb4745236ad
Original commit hash: 96b1d308b7569dd9b924522be851079f54c3c62c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 39bb3d06bf91e0774098766c52a557675bb41ba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:14 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] Disable Turbo Mode by default as WA

[Feature Description]
Disable support for Turbo by default only for MTL P.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL-P

Hsd-es-id: 14017470074
Original commit date: Thu Sep 8 10:07:07 2022 +0800
Change-Id: Ie7dc865791d4830fcc765b27859cdb5f4d33e6d0
Original commit hash: 1642d408aadd5269f40f63be6b3a75c9524e904d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c0c00bd45e5eab36d8dd4ccc020470db557d4417 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2373_00

Hsd-es-id: N/A
Original commit date: Wed Sep 7 21:33:32 2022 -0700
Original commit hash: 5b4d805933218beee0cdf6c24051928768300644

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4ec0a3297eb46513a19203701af920ec02047eb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2373_00) and reset Minor Version to 0

Wed Sep 7 20:24:17 2022 -0700
Original commit date: Wed Sep 7 20:24:17 2022 -0700
Original commit hash: bcfb5ca4fc905b0cbe28a2e362fb89b95131010b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 81e504e2dca88d1a4be4b3d32af2810a0a7dd88b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:24:33 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P/M][GC/DC1][Corp/cons] Map RP BDF option is not available in bios

[Issue Description]
Map RP BDF option is not available in bios when NVMe is connected to
PXPC port

[Resolution]
Removed usage of MeGetPchBusNumber to get PCH Rp Bus number mobile Skus

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015754142
Original commit date: Wed Sep 7 12:16:10 2022 -0700
Change-Id: Id37da6293cef43fd54f182d55185cd9d4e030922
Original commit hash: 52f54b0cfa714e9895f3ce473c043e79ad85cef0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c

================================================================================ 
Commit: 998d652f48e9ea410560d61597c41bff3c274ace 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:24:25 2022 +0530 
-------------------------------------------------------------------------------- 
Enable VMD by default

[Feature Description]
VMD POR default value is enabled

Package/Module: VMD

[Impacted Platform]
S

Hsd-es-id: 22015159043
Original commit date: Tue Sep 6 16:20:19 2022 -0700
Change-Id: Ic32df2727ffb2b2125723d01b7b57bddfa5f0e02
Original commit hash: 73138aecc07225afd8d50ffe4223e3682c644564

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
MeteorLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 02606d790a1b9c4dc8f3dd7c79717a7835a28d2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:24:18 2022 +0530 
-------------------------------------------------------------------------------- 
Add CpuLib for each files which consumes UefiCpuLib for main branch

[Feature Description]
Add CpuLib to module INFs that depend on UefiCpuLib
To minimize the impact of merging UefiCpuLib to CpuLib, this is the
pre-work to add CpuLib to module INFs that depend on UefiCpuLib.
Also remove unnecessary UefiCpuLib(.h) usage

Package/Module:
BirchStreamRpPkg
ClientOneSiliconPkg
ServerRestrictedPkg
ServerSiliconPkg
LunarLakeBoardPkg
MeteorLakePlatSamplePkg
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011184337
Original commit date: Mon Aug 29 14:15:34 2022 +0800
Change-Id: I71d2aa06e33235b2af2413435f4d7c5fc90810a3
Original commit hash: 9e4e1b562814164dbec9592dd500a1d84bd51b83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.inf
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: d8aeee14875e123570018eb7be18d8f9f6bd53af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M/P][SOCN]: BIOS does not configure the correct rac SAI values
for IOC NOC agents

[Issue Description]
BIOS writes IMR rac/wac directly instead of read-mod-write which
overrides other bits.

[Resolution]
Using OR for rac/wac programming

Package/Module:
C1S/Fru/*/LibraryPrivate/PeiImrInitLib

[Impacted Platform]
MTL, LNL

Hsd-es-id: 14017468084
Original commit date: Wed Sep 7 17:06:49 2022 +0800
Change-Id: I3202156f5a730c98b21a467f48ea143b5759ed56
Original commit hash: 6c003d5e1bf9dcff861a2e8cc40fc17ace393189

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.c

================================================================================ 
Commit: ba071946e3593abe8b31914b9c710eaf1e2e3453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:49 2022 +0530 
-------------------------------------------------------------------------------- 
HostBridge and Graphics Fixes

[Issue Description]
Dev2 LNL-M GTM update in header and CCS API correction

[Resolution]
Corrected Dev2 LNL-M GTM in header
Added policy check for CCS APIs
Corrected few debug prints

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 16017999295
Original commit date: Thu Aug 11 17:06:42 2022 +0530
Change-Id: I4fb1877150a78641a0f683f037a0839928adc223
Original commit hash: 0a3d706a7b7bf2e9c7c89acd624beedb06fe6189

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/Noc/Include/Library/NguInfoLib.h

================================================================================ 
Commit: 3c557d593aafcf5a19915a34271aedb1fcb9bb8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:25 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update CPU Frequency base on cTdp

[Issue Description]
CPU Frequency should be dynamically when cTdp enable.
Ported from ADL CR Link: 157923

[Resolution]
CPU Frequency is dynamically updated when cTdp enable.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16015060243
Original commit date: Thu Aug 11 15:11:38 2022 +0530
Change-Id: I8627a72eb23a0d8b1a5fb625520a3a271998da3a
Original commit hash: 904de107deb845ca0189dcc972819d8ea124e946

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/DxeCpuPowerManagement.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/CpuPowerManagementPrivateDataHob.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: 536798a1ecbcd06808b3a91687b192fde14b6b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2372_00

Hsd-es-id: N/A
Original commit date: Tue Sep 6 21:33:57 2022 -0700
Original commit hash: b96e31596629de729c665311841ae143e5577a88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 98b5717fd3e0eacab29d8f5b642f98a235d7d2fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:11 2022 +0530 
-------------------------------------------------------------------------------- 
[Feature Description]
Add BoardIdMtlPDdr5SODimmSbsRvp ConfigPatch into MTL-PS

Package/Module: All

[Impacted Platform]
All MTL-PS

Hsd-es-id: 1509151828
Original commit date: Fri Sep 2 16:25:13 2022 +0800
Change-Id: I48fb65d74685cf3a8e1e8e9ce8fa050d76684c12
Original commit hash: 345215bf7acee2c52fe1c862153a144f6afb4a2b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 9db6ae45842b1982867028fa0296748158d9375b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2372_00) and reset Minor Version to 0

Tue Sep 6 20:25:06 2022 -0700
Original commit date: Tue Sep 6 20:25:06 2022 -0700
Original commit hash: 014f22c3b1c991f54329a00d443f7b07c5d4bea4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 4275700e05b669c23bd120759ed083d32399ef7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:05 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - HostBridge

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812644
Original commit date: Tue Aug 23 14:42:59 2022 +0800
Change-Id: I83f84321354e8d1d9cb0bbef6c48cc673d6de898
Original commit hash: b751aec1cb15182390a712978fe56c664d178ecc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h

================================================================================ 
Commit: 153e9389979dcb8053738ed9a447a6c33ffb53b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:22:56 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - Graphics

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
Intel\ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812701
Original commit date: Wed Aug 24 14:05:51 2022 +0800
Change-Id: I05bc0fb1c8e88950e7be895cf104e52c3742938f
Original commit hash: 1d5701f22c489fc03c8576c664f25749da89f02d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h

================================================================================ 
Commit: fe87e91531cf06854f79a95a66b59d51445c33bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:22:45 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - PcieRp

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812670
Original commit date: Tue Aug 23 15:14:00 2022 +0800
Change-Id: I33f78927f9678f2ef22dbe706e0f8a8bb97544cf
Original commit hash: 3dca4c36567f244ae1b1a510ebac5108dfd35c3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h

================================================================================ 
Commit: 1a8e73a8c10a99a60bde03420ad29562f3a305cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:22:43 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - Tcss

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812677
Original commit date: Tue Aug 23 15:00:45 2022 +0800
Change-Id: I2bff470a3b328c72c55f1cbabd7691d92f5e625e
Original commit hash: 126b2a36c5094f0c0e0a471d4a7f886623161ecb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h

================================================================================ 
Commit: 088861c4e51a43df8e800d72463aee037eed7a5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:58 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.18.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 22015737408
Original commit date: Wed Aug 31 17:16:25 2022 -0700
Change-Id: I16c05a84ae4313792cf8d921fbbc091089907d66
Original commit hash: 292866c442edcacb323ca8330e293528751ae704

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fac0c26e9381b27c73f121f49a63028423ffe2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.45

Fri Sep 2 12:08:13 2022 -0700
Original commit date: Fri Sep 2 12:08:13 2022 -0700
Original commit hash: 6af388912a8ac34682b91b6363cb28e104ee0c32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2bb78c6d9637d997f8292bebd498bb0fb9b797c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:53 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Silent data corruption when integrating
MRC_0_6_18_0_rc4

[Feature Description]
(1) MRC must revert commit: Advance MRC Safe Modes to enable LP5 5600 G4
(2) Set LP5 safe frequency to 4800
(3) Enforce MaxFreq limiters for SAGV Enabled Configs

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14017443124
Original commit date: Fri Sep 2 01:49:32 2022 -0700
Change-Id: Ie8f34f935d74f6a40fca1f47528ffa134b4c7282
Original commit hash: dbdd63391ed2a6a28dbe3c7b11fbfdaf980244cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a09c7782ed9faa19b8786075eb50f786a5b02c25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.44

Thu Sep 1 10:44:53 2022 -0700
Original commit date: Thu Sep 1 10:44:53 2022 -0700
Original commit hash: 038731c25249cb766a1b9e047d064e4f57cab939

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d9368c61614fabddf1008edc58763776c9742a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:49 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC Data Pi Linearity Monotonic Check
Error is Fatal

[Issue Description]
The monotonic check performed in MrcDataPiLinearity results in a fatal
MRC training error when the input DccCount array includes entries that
are not monotonic. The MTL MAS spec states that this condition should be
flagged as a warning, not a fatal error.

[Resolution]
- Revert "[MTL-M MTL-P | DDR5 LP5] Data PI Linearity - Ignore
Non-Monotonic Errors".
This reverts commit 9c659adeca0a02187bd0aa04d79aad9be30a4787
- Updated MrcDataPiLinearity to ignore the return status of
MrcMonotonicCheck
- Added debug prints to MrcMonotonicCheck to display the array values
checked and flag the non-monotonic entries

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 16018041018
Original commit date: Wed Aug 31 15:00:12 2022 -0700
Change-Id: Ie54156ee8c86a6e9aa0ad0fe9f4fba0bb932c35f
Original commit hash: 51c6c08af5126ffde09a858c96108302b17b2e74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 63400a3a485760c965c3fc492bdae2992a28ae70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.43

Wed Aug 31 09:41:55 2022 -0700
Original commit date: Wed Aug 31 09:41:55 2022 -0700
Original commit hash: e989c65024c24ee052dab58b1a1ffbe917937e66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee5f70fdba94d4a406b41baf4895b6428bf128a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:44 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Fast Boot Jedec Reset Clobbers Generic MRS
FSM Config

[Issue Description]
When MRC executes the Fast Boot flow the Generic MRS FSM registers are
clobbered such that the register values after Fast Boot do not match
the values saved on Cold Boot.

This issue is caused by the MrcJedecResetDdr5 function clobbering the
previously restored Generic MRS FSM configuration.

[Resolution]
Updated the MrcJedecResetDdr5 function to avoid clobbering the Generic
MRS FSM configuration by adding reserved entries in the SAGV Generic
MRC FSM config for the Jedec Reset Exit flow required on Fast Boot.

During Fast Boot execution, the reserved entries are activated before
the FSM sequence is run and then de-activated after the FSM is run.

The execution of the JedecResetExit sequence was also moved to
MrcJedecInitDdr5 where it is only run on cold boot.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015612530
Original commit date: Tue Aug 9 17:20:00 2022 -0700
Change-Id: Id122ff1b2b5047a056ebd701a18010348fca6018
Original commit hash: 1ac98552d0a4db9dba6c3ff9dfe370844331858c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: a4b377df969b1aa63b90655ae46ad77a8d54cefe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 31 15:10:00 2022 +0000
Original commit date: Wed Aug 31 15:10:00 2022 +0000
Original commit hash: 316f61beea1643508f51b7e3581bc0477d3bc41a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 251595f73cce254f46e29dd792574551dfafd32f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:39 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] SUT will not boot to OS on debug BIOS
with Fast Boot

[Issue Description]
When BIOS Fast Boot is enabled, the platform hangs in PeimMemoryInit
after a warm reset from OS.

[Root Cause]
When the reset from OS is performed, the Memory Override Request (MOR)
bit is set by the OS and PeiMemoryInitLib receives these inputs on the
Warm Reset exit flow:
MemConfigNoCrc->CleanMemory = TRUE
MrcBootMode = bmWarm

When these input conditions are seen, PeiMemoryInitLib triggers a cold
reset avoid doing the memory scrub operation on a warm reset.

The cold reset fails to complete due to an assert in the ExitBootService
function which checks if the function was called while the flag
FastBootFlagStatus is set to 1:
FastBootFlagStatus BIT0 - 1 -> Fast Boot is still Progress
FastBootFlagStatus BIT0 - 0 -> Previous Fast Boot successfully completed

[Resolution]
- Revert "[MTL-M MTL-P | DDR5 LP5][MTL-A0-PO]0055 PC Hang issue Observed
while resetting system via Reset Button"
This reverts commit 2e42df6703d7c50161b51d5305389a3ffc652bea.
- Changed MRC flow to align with ADL implementation where the warm reset
exit flow is promoted to a fast boot flow when a memory scrub request
is received on warm boot.
- When a fast boot is possible but disabled via the MrcFastBoot input
the fast boot is promoted to a full training cold boot.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22015694434
Original commit date: Wed Aug 24 17:04:10 2022 -0700
Change-Id: I96875caf77b00bf34f23a7d3d85d0e4b3dcf99b4
Original commit hash: 3bc7bf747e72ecd45ee2a21699c24eb22d64c923

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: ecbcbacf636aff65cb9360263449fd781c71a4ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.41

Wed Aug 31 07:25:30 2022 -0700
Original commit date: Wed Aug 31 07:25:30 2022 -0700
Original commit hash: 0749e026a00ffb8cc303ce9116c9a5b6c65d20c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df425a59483c58ff5b8d206056e5397102245767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.40

Wed Aug 31 07:16:34 2022 -0700
Original commit date: Wed Aug 31 07:16:34 2022 -0700
Original commit hash: 9ce01f0b5920b9b503afa7c8fe3e97e153fa4f58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b6be9371362ec943a7db19491c8cc2603f85e3b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:31 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MrcCsPerPinNormalizeRanks not programming
CS Pi correctly per rank

[Issue Description]
MrcCsPerPinNormalizeRank is applying the per pin setting to all
populated ranks rather than just the ranks associated with
CccChCsPiGroup0/1

[Resolution]
Apply per pin CS setting only to ranks that are part of respective
CccChCsPiGroup0/1

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015655949
Original commit date: Tue Aug 30 07:38:40 2022 -0700
Change-Id: Ib4b76fabec7918ff1ddb8aa46edebe87c3578c91
Original commit hash: b015d979cef7ff16826ebf2a3b0968d0b5b85a88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c

================================================================================ 
Commit: 1ae69b1bb5fb6a0590553c5988a787f3bd70c88c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.39

Tue Aug 30 16:56:27 2022 -0700
Original commit date: Tue Aug 30 16:56:27 2022 -0700
Original commit hash: b52d64cc6a3164cd90d427bd08a5abe9221b769d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da475611057a53bd46cc4543f5e3e1ac247d3451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Advance MRC Safe Modes to enable LP5 5600 G4

[Feature Description]
(1) MRC must enable the following training steps by default:
LVRAUTOTRIM
DDRPRECOMP
RXSALCAL
DATAPILIN
(2) MRC must enable CMDVC for LP5 for frequencies greater than 2133
(3) MRC must enable CMDVC for DDR5 Gear 4 configs
(4) MRC must set the LP5 safe frequency default to 5600 G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015708714
Original commit date: Fri Aug 26 16:56:52 2022 -0700
Change-Id: Ie8f34f935d74f6a40fca1f47528ffa134b4c7282
Original commit hash: 3146622ca325b66ac6c986bbfd5235ad0b7dcd40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 0684b3b7f85ab6dd645d5b205372d6e03968165b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.38

Tue Aug 30 11:54:09 2022 -0700
Original commit date: Tue Aug 30 11:54:09 2022 -0700
Original commit hash: b3d3fe84459525b471b35b4bebf2c96fab07d986

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2b04b46660a8fc3af96359547e07c91ee9963d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:22 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Data PI Linearity - Ignore Non-Monotonic Errors
With Mixer Difference of 1

[Feature Description]
MRC must ignore non-monotonic errors in MrcDataPiLinearity when two
mixers differ by 1 and MrcSafeMode Safe Vcc Voltage is enabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015705953
Original commit date: Fri Aug 26 14:34:27 2022 -0700
Change-Id: I7cb207d8f1c7934e547d85ef3eb48b1a239d8b0e
Original commit hash: ab1da6cdc839bcdf15c63e24720e12320160a127

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 78f5e71496da756fc6d9e7e7ab487a70dff2fff3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.37

Mon Aug 29 17:24:02 2022 -0700
Original commit date: Mon Aug 29 17:24:02 2022 -0700
Original commit hash: e7338bcd884730a177e4054abd7dee30ed853c49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49fdc1a407ce2c90df76e64e9664c1783ba80989 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:17 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Initial 1R/2R DDR5/LP5 EV analog tuning

[Feature Description]
Electrical Validation (EV) tuning has found RCOMP and ODT settings
that provide better margins on LP5 and DDR5.

Summary of changes:
LP5 Cmos Rd ODT: 40 -> 50
LP5 Cmos Wr Drive Strength: 25 -> 30
LP5 Cmos Cmd Drive Strength: 25 -> 30
LP5 Cmos Clk Drive Strength: 25 -> 30
DDR5 VDDQ Rd ODT: 50 -> 60 (no change)
Initial LP5 Dq Vref: +5 ticks
Initial LP5 Ca Vref: +10 ticks
DDR5 1 DPC 1R RTT_WR: 80 -> 48
DDR5 1 DPC 2R RTT_WR: 80 -> 120
DDR5 1 DPC 2R RTT_NOM_WR: 60 -> 48
DDR5 1 DPC 2R RTT_PARK: 60 -> 120 (if speed is 5200 or less), else 240

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015647333
Original commit date: Fri Aug 26 10:48:05 2022 -0700
Change-Id: Ib545321a3cc7f72ee1deeb5e2a849d8c5c972a3d
Original commit hash: 0108f6a60f6ddd97720d1ca2815bcf722d7eac10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 27ca580af20083250137dc39195588db783f9883 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.36

Mon Aug 29 17:09:58 2022 -0700
Original commit date: Mon Aug 29 17:09:58 2022 -0700
Original commit hash: c360f7c4bea382b71f98d6bb3dd80e7062bd79a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 990262f8718c6165a30b529815f3c4996b29eed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:13 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Temp Disable Per-Bit RxVref Training

[Feature Description]
(1) MRC support an option to enable or disable RxVref Per-Bit Training
(2) The Per-Bit RxVref Training must be disabled by default.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015705173
Original commit date: Fri Aug 26 12:28:42 2022 -0700
Change-Id: Ib0962748290567538ed424525032b090c4ee96a6
Original commit hash: 2429b7cb9793eba0139f12d736e7ef35fbd0f0f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 54048dc1df8b9cdb7dfab4da4cb86aa76ee41cdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.35

Mon Aug 29 17:01:56 2022 -0700
Original commit date: Mon Aug 29 17:01:56 2022 -0700
Original commit hash: cff46fdc9af0cb319d521d656e6140fefb98d91b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 068f629f2453d8e3e8d733c2f056325e07366ee6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:07 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] ADL Port - Print DIMM ODT Summary Table for LP5

[Feature Description]
Needed to port/adapt ADL logic for LPDDR5 info print statements over to
MTL.

Changes:
Changed loop iteration conditions for ShowLpddrInfo() to be in-line with
ADL changes. Max iterations for the device loop is now either 2 or 1
depending on LpByteMode and set flags.

Print statements for LPDDR vendor details and DRAM device width have
been added for use only when the MRC_DEBUG_PRINT flag is true.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015087472
Original commit date: Thu May 5 14:42:58 2022 -0700
Change-Id: I15846ab7c451a15f4dd60600da7186ab523f118c
Original commit hash: 6af6eab8c35a3138fce74bb84d450cf4ea57c122

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 60899e0a789d2e09e505a64e778164126047156e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.34

Mon Aug 29 15:48:42 2022 -0700
Original commit date: Mon Aug 29 15:48:42 2022 -0700
Original commit hash: c58a8498393b6fdedfff40152805b9b849d36da3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 466165c3a990ba71e76c6d3331301be120b6da69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:03 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 DRAM MR21.Wxfe (Write0) Not Set After First SAGV
Point

[Issue Description]
The MC-IP C0 model simulation with SAGV and LP5 Write0 enabled fails
with the DRAM model assertion: WRITEX_NOT_ENABLED

[Root Cause]
The LP5x Write0 flow was previously optimized to reduce the number of
MRR commands sent on SAGV flows. This optimization introduced a
regression where the DRAM mode register write to LP5 MR21 is only sent
on the first SAGV work point but not on subsequent work points. This
results in a mismatched config where Write0 is enabled in the MC but not
in the DRAM on the affected SAGV work points.

[Resolution]
- Changed MRC to issue the MR21 MRW on each SAGV work point when the
DRAM Write0 is not yet enabled on that work point.
- The MR21 value read on the first SAGV point is saved across SAGV
points to avoid increasing the number of mode register reads (MRR).

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14017388046
Original commit date: Wed Aug 24 11:26:30 2022 -0700
Change-Id: Ib448091e5c33db402298d7d058dcf77e064a7ef6
Original commit hash: 1c43abab3a3eeb9a0a24c7f462512f577a248a8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 5fc13bf242cf625bb3599c23238734774b0ed0ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.33

Mon Aug 29 12:13:47 2022 -0700
Original commit date: Mon Aug 29 12:13:47 2022 -0700
Original commit hash: 3ddace38f8592baabb9adab399bb2a2dbd194449

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b781d60304b70278c298443935c6491a97c220fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S|DDR5 LP5] En Npk MRC Postcode Traces over MIPI SYS-T

[Feature Description]
All MRC debug hooks written to port 80 shall also be written to NPK as
catalog32 type message using MIPI Sys-T library

[Resolution]
- Enabled PostcodeLib for MRC Postcodes
- Remove existing port 0x80 IoWrite and Cleanup scratch pad Register
update for Postcode
- Set Trace Severity for Simics to avoid trace disable

Package/Module:
MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 22015465741
Original commit date: Thu Jul 21 16:08:48 2022 +0530
Change-Id: Ib9d3d209b1ba28ff876573d3f7a3075e9152d4a8
Original commit hash: 469d4bd835f66f04d1a5d87210097e79100674e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf

================================================================================ 
Commit: 29f61324b2123e66b7c44dac92aedab1f2917088 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.32

Mon Aug 29 12:08:16 2022 -0700
Original commit date: Mon Aug 29 12:08:16 2022 -0700
Original commit hash: 5a933e041dbe30ea2aebfa8ba4316bde5322e35b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f003b70deb998f4f2810e2ef0d31d60d38b19c40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-S| DDR5 LP5] Update "AgingGuarband" and Update function
Status of MarginLimitCheck for CTE

[Issue]
Adding "AgingGuarband" table changes that is specific to CTE.
The MrcMarginCheck limit function must return the function status
and must not hardcode a return status for CTE

[Resolution]
- Upate Aging Guardband Margin Table for CTE DDR5 RdT
(ULX/ULT and DT-HALO) = 10, DDR5 WrT ((ULX/ULT and DT-HALO)) = 15
- Romoved hardcoded status for CTE in MarginLimitCheck
- Updated lpddr5 bit12 of datatrainfeedback for LPDD5 CTE failure
- updated Unit test LP5 parity init

Package/Module:
MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 14016519957
Original commit date: Wed Jul 13 14:58:55 2022 +0530
Change-Id: I19df270509b80df1ed21eddd2beda891be1f6bef
Original commit hash: a40f6c868a193ca2eb0aa72e3ea2e11a62c3c237

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: e16160634e82fe746e4305b30a80b614f44c70b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.31

Mon Aug 29 11:59:21 2022 -0700
Original commit date: Mon Aug 29 11:59:21 2022 -0700
Original commit hash: 3dc71820bcef6f773c65a62abdb58b4f8e1e5443

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ab6e25af32783efffaf9666194c28d51ecb6149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:49 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Set Preall bit for MRS_FSM_CONTROL, MRS FSM should issue PREALL if pages are open

[Feature Description]
For DDR5 currently MRS FSM does not issue a PREALL if a page is open.

[Resolution]
- Update all these bits: CRD3nnH.mcmnts_spare_0_0_0_mchbar.spare_rw[0/4/5] Under IsMcMbA0 fro DDR5.
- Add only a single bit in MRS FSM control register to enable sending pre-all for B0 onwards (irrespective of technology)

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 22014246206
Original commit date: Mon Jul 18 10:52:51 2022 +0530
Change-Id: Ifcd619427cd26336c03052ff759a5bd7dc78f457
Original commit hash: a3067f4a4c52a7a25eae8d4e4d3c990787cf340d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 4ff107eaeaad732280ef759167165407e3411860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.30

Mon Aug 29 09:28:59 2022 -0700
Original commit date: Mon Aug 29 09:28:59 2022 -0700
Original commit hash: dc259a15273a766edb9a53e5bbbb1199be2cd099

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4653abd3b75266e643976c589f1a1d2110f1301b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:45 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] tZQCAL from /4 to /2 to avoid hang/BSOD
failures (cloned from RPL-HX MRC 0.4.51, BIOS 3297)

[Feature Description]
Port fix from RPL to change /4 to /2 for tZQCAL

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015630681
Original commit date: Thu Aug 25 16:41:33 2022 -0700
Change-Id: I9635a1fedce6d13a3736f838c1aa2816ac1c3384
Original commit hash: 789b961e1869f355f7434f701c6733c72e08683d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c

================================================================================ 
Commit: b78c24901f7b4f959cbf939279b81317d531dc1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:43 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Clean up debug prints in ReadMPR

[Issue Description]
Current printouts during ReadMPR make the MRC log hard to read

[Resolution]
Reduce the amount of printout during ReadMPR to clean up the MRC log

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

Impacted Platform: All

Registers impacted: None

Hsd-es-id: 22015274777
Original commit date: Fri Jun 10 09:08:24 2022 -0700
Change-Id: I8999e698f0b291d68d33cd46a123a7a818de2a34
Original commit hash: 322a4fbb6b45607ae8532eb3cdd0bc2bf6d1d05c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: bfec5b423e091749930f323ba0fc96b0a30a7ed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.29

Mon Aug 29 16:07:42 2022 +0800
Original commit date: Mon Aug 29 16:07:42 2022 +0800
Original commit hash: 091d313e74809222ab8cabe34b9a39ac8d29c1d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b69613be80a42cdc6d4c5707af3e58ad4a0b063 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:37 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Deswizzle training failing with uneven ch population

[Issue Description]
Bit Swizzle training failed with config:
MC0 CH0 D1
MC0 CH1 D0
MC1 CH0 D1
MC1 CH1 D1
1. McChBitMask is using Outputs->McChBitMask (0xF) as all channel is enabled
During rank0 run, only MC0 CH1 is available
2. Rank2 only availble in MC0CH0, MC1CH0, MC1CH1
During rank2 run, GLOBAL_START_BIND set to 1 for CH1
Causing TEST_BUSY of CH1 stuck high and MC0 mc_drained stay low

[Resolution]
1. Set McChBitMask = 0 in every rank loop
2. Move SelectReutRanks before RankExist to disable CH1 GLOBAL_START_BIND

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22015685900
Original commit date: Wed Aug 24 15:17:26 2022 +0800
Change-Id: Ia73b6d66aea02267ca0a80805ba939c2d78418d7
Original commit hash: e39a4d4fc283cc8eb4b21c57784869578147560f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d13e858b28bb5fecc0411cc6d06f5d7d424d29a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.28

Sat Aug 27 07:35:10 2022 +0800
Original commit date: Sat Aug 27 07:35:10 2022 +0800
Original commit hash: 5016dff76b62dfc06513c6d8e1a957184b675336

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f27dc2d7287d76d6a6d8730020a559cb837fede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:33 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Mask unused nibble in ECC byte during MRC training

[Feature Description]
In MTL-S, DDR5 CH0/1 ECC will only use upper nibble [7:4] of the byte
and CH2/3 ECC will only use lower nibble [3:0] for DataTrainFeedback

[Resolution]
Set IsLaneMode to change the bit hash and mask ECC bits for ECT CSTraining
Create MrcEccFeedbackMask function to mask nibble based on MC
Skip DRAM upper nibble and mask respective nibble for BitSwizzleTriaining
Mask respective nibble for MrcTxRank2Rank, MrcRxRank2Rank

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 22015553717
Original commit date: Mon Aug 1 16:23:24 2022 +0800
Change-Id: I10f85d7ab686996fdd5b27946f3620b720fc760e
Original commit hash: f93b83ba4c082a43510850d5e12018f96891e4e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 93890302f7fff74091d09e992a73fc475711dca8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.27

Thu Aug 25 18:04:14 2022 -0700
Original commit date: Thu Aug 25 18:04:14 2022 -0700
Original commit hash: 47179dacf9d818f6b821d4a5636629d9edf3d911

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c808eb0950dbf7cb237aa75f5a6809dced963ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Change R2R Delay Offsets for 2R

[Feature Description]
Keep R2R Offset zero for 2R DDR5 A-step

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
DDR5 A-step

Hsd-es-id: 22015583432
Original commit date: Tue Aug 2 11:54:30 2022 -0700
Change-Id: I45b6629b89d3ec7d9bdf6fa3fcdf8086325ffb0d
Original commit hash: 455ef3b49bdcf7258808a8d13178c0ddf5c81c4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 5b391d41b882b9ddc4b19474cba5eefd1bc23025 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:24 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Remove unused MiniBIOS PCD

[Issue/Feature Description]
PcdMiniBiosEnable is an unused PCD which should be removed.

[Resolution]
Delete PcdMiniBiosEnable and any conditions referencing its value.

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Testing Completed: Build passes

Hsd-es-id: 22015250494
Original commit date: Fri Jun 10 17:09:06 2022 -0700
Change-Id: Ib83cc81e30daab5f905f031645d1e44aa497c750
Original commit hash: 7500a41137f39c4957f333e982a355d48d5c0a72

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dec
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 9a9c99b6ca713dbabe5e608628e7bbc5565047f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:22 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.26

Thu Aug 25 17:21:11 2022 -0700
Original commit date: Thu Aug 25 17:21:11 2022 -0700
Original commit hash: 01bf9c264e41df074d23ba447cf67b90c4361c6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ba2b98fc280c5638678ada3873797ba311644e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:20 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5x SPD Detection Fails

[Issue Description]
When an LP5x SPD is used with the full BIOS build, MRC fails with the
error: "There are no DIMMs present in the system"

[Root Cause]
This issue is caused by platform code which is not yet updated to
support LP5x SPDs. This platform code is only executed in the full BIOS
build.

[Resolution]
Updated platform BIOS code to support LP5x SPDs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015689871
Original commit date: Tue Aug 23 10:49:30 2022 -0700
Change-Id: Ib586ee1ab28c053932b53e8408ba89c81d991d9d
Original commit hash: 73ea5c0ee1dc34463f36fb6af9dc4e611c24a6ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c

================================================================================ 
Commit: 14234a42eec97be510bde66cba893f951da47d25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.25

Thu Aug 25 16:27:24 2022 -0700
Original commit date: Thu Aug 25 16:27:24 2022 -0700
Original commit hash: 43f7a5c5b7ece9424b9ff837a5e16bb4a7a886f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc7a467f6359a3ce56da6a9ec93572e0c08dec3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:16 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Flip CMDVC1D direction for DDR5

[Issue/Feature Description]
System enters a failed state after running CMDVC1D.

[Root Cause]
MRC starts the sweep at 45% of VDDQ. The Vref is too low for to be able to change the CA/CS Vref with Stretch MPC.
The command bus is no longer functional and the system is stuck until a JEDEC Reset.

[Resolution]
Flip the sweep direction of Command Voltage Centering to start from high VDDQ to low VDDQ.
Limit Command Voltage sweep/margining range by 5 ticks on each side: 95% to 47.5%.
Issue JEDEC Reset after training is complete.

Hsd-es-id: 22015531933
Original commit date: Wed Jul 13 20:25:36 2022 -0700
Change-Id: Ic2954d57e11c3b0ffbd814c2cd5b58fa9d50cf6f
Original commit hash: ea2f763bd762890047153e9db1e5750492fe8dfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 540b3f2f2d1327e689c5f3c7dc6e1403a93fe2fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.24

Thu Aug 25 08:50:41 2022 -0700
Original commit date: Thu Aug 25 08:50:41 2022 -0700
Original commit hash: 529a516c98814f3bfb317c8e35e5a8cb8aa94efe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f81774fb36c1e6d5c60f7046f246508db15e7cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] GetBERCollectResults() throws random
failures during margining

[Issue Description]
GetBERMargin calls were randomly returning failures of testing same
point twice in a row.

[Resolution]
Issue was due to variables used in formula was signed and then applied
to an unsigned variable which would result in big unsigned values when
the formula ended with negative value.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015583406
Original commit date: Mon Aug 15 17:30:35 2022 -0700
Change-Id: I226ea4ff68e68e63fc7c1319d81f24970903c82f
Original commit hash: 775e724293483f7183956a93d2af4b40301db5aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 31fad9eb593e61912a99e161ce1f543ce7d0b509 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.23

Thu Aug 25 08:48:00 2022 -0700
Original commit date: Thu Aug 25 08:48:00 2022 -0700
Original commit hash: b84fc1f7eee27138509242ab24740b7775dbe8e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 893e324b212dec2fea2e9f9997f92ef1fbd92a9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:06 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Clear DataTrainFeedback.RankOvrd After
DCC LUT Training

[Feature Description]
RankOvrd needs to be cleared after DCC LUT training. Due to the move of
this function to after PiLinearity, the clearing needs to be done at the
end of DCC LUT as previously was relying on PiLinearity to clear this.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015577241
Original commit date: Mon Aug 8 11:16:51 2022 -0700
Change-Id: I49de1a1c1a603a4d94a0b9ecede7b1c36700f4ea
Original commit hash: 0a463916922b0b6f75b7e7bfc658355a2c93c9f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 1aa7e6f78dfef23648c779045b42b1d6371ac82d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.22

Tue Aug 23 16:54:12 2022 -0700
Original commit date: Tue Aug 23 16:54:12 2022 -0700
Original commit hash: 3e512ff77a7c6ec8c853a6b741dee103017c0b89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03791b1d895d5b0ea4fad30d155e07800c5a7d15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.21

Tue Aug 23 12:19:39 2022 -0700
Original commit date: Tue Aug 23 12:19:39 2022 -0700
Original commit hash: fa539c173416dd02bdeca099747e9208ceed4a14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 32555b12505fed731215901cf2288b12f141f14d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:57 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 LP5] Update RefPi calibration for the VTT partitions
in MTL-S

[Issue Description]
Current RefPi Calibration code does not account for MTL-S VTT
partitions

[Resolution]
MTL-S RefPi VTT partitions to logical channel mapping needs to
be programmed accordingly:
DDR5: ChToVttPartition [0,4,5,3]
LP5: ChToVttPartition [0,0,1,1,2,2,3,3]

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

Impacted Platform: All
Registers impacted: Phy

Hsd-es-id: 22015180191
Original commit date: Wed Jun 8 08:28:58 2022 -0700
Change-Id: I32a00ca8b4d680da83751f175c885872c9e9fe04
Original commit hash: 5c7cb7112afa7ebc34c29dc0c917f4cb57426b3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: e7d6e07ade7dc28de6031c9783db1e15ddfe2dc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.20

Tue Aug 23 09:55:54 2022 -0700
Original commit date: Tue Aug 23 09:55:54 2022 -0700
Original commit hash: 95c2de7fc7f12ec97cf39e0a81ecb93ede49b8a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4166bc100bc12e1fac77bc6269ead728e38e8ae1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:52 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Bugs in MrcCalcCurrentRxBitDelay function

[Issue Description]
Function was not returning the composite MIN/MAX value across the bits
within the byte. It was mainly returning the value in BIT7.

[Resolution]
Added code find the composite value and return it.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015647325
Original commit date: Wed Aug 17 11:53:16 2022 -0700
Change-Id: I1d53bc1260ccc4468cbf0a01a4591d207e8fb228
Original commit hash: ae3138d8d1271457e05a307adef32bef9995c12b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: c6c1ec0924a40efac7270eb844d8c79a4061cb21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.19

Tue Aug 23 09:51:58 2022 -0700
Original commit date: Tue Aug 23 09:51:58 2022 -0700
Original commit hash: 98fdce248d864d0e2068cba9bac38099802ea3e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91c4ec3f218064240b554700852c0ef489558d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:48 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] 2R LP5 has all zeros for data RMT with MRC
0.6.11.27 update

[Feature Description]
Revert back the usage of MrcResetSequence for LP5 but instead set FSP_OP
to 1.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015655352
Original commit date: Mon Aug 1 17:55:25 2022 -0700
Change-Id: I09400378a84f3173b24b86a1789c60770f0e41f9
Original commit hash: b2c534119afa82f12915498cb6d00095aad09bf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 251b319a8ac7ad127fcccc1be876c2555d49f450 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.18

Tue Aug 23 09:45:57 2022 -0700
Original commit date: Tue Aug 23 09:45:57 2022 -0700
Original commit hash: 4436a1da3cd64f617be00b89a69e9ac8575129af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 197fe9d82ca65c4ba34d62aaf89895e9261a1709 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:43 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] VccCLK FF Offset Training - Add Read Burst, Idle, Read Burst

[Feature Description]
Add CPGC traffic that does a burst read of 4 B2B reads followed by Idle (time equal to the 4 B2B Reads) and then another burst read

[Resolution]
Use ReadMPR method for LP5 and DDR5 G2.
Use ReadLeveling method for DDR5 G4 with slight adjustment of # of BG and tRDRDsg

[Platforms Affected]
ALL

Hsd-es-id: 22015046419
Original commit date: Thu Apr 28 18:09:46 2022 -0700
Change-Id: Ifc70a71041d8beecf5361349621bd5dbf28a4802
Original commit hash: 5c187ca529f71f280c735c5c8581bb38149c127f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a7b8db7fb45ba7ad2d3132a1aa4084026cb473e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.17

Tue Aug 23 09:42:12 2022 -0700
Original commit date: Tue Aug 23 09:42:12 2022 -0700
Original commit hash: bc01c4d669dc69568389441e5228320c6f90dc31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3d3bb5b28431fc1146ffcd020b3c0df8188d9aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:38 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Lp5 low frequency does not use the correct
RefPiOffset value for RefPiCalibration

[Issue Description]
Since RefPiOffset is calculated from an equation based on frequency,
the RefPiOffset could be different for different for LP5 high
frequency vs the low frequency.

[Resolution]
Update the RefPiOffset before running the RefPi FSM for the low
frequency during frequency switching

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

Impacted Platform: Y, U

Registers impacted: Phy

Hsd-es-id: 22015583405
Original commit date: Thu Aug 4 13:46:57 2022 -0700
Change-Id: Ia065e3f356b651467556109c663f55f1f7a8b2c0
Original commit hash: 6e781478a41b7b87e9d7b2fa4e9e86e17b4da477

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 50191df3357d3b642460c7ab6b80664aba44490f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.16

Tue Aug 23 09:37:38 2022 -0700
Original commit date: Tue Aug 23 09:37:38 2022 -0700
Original commit hash: 3b4dcfee6848a5bb384ac284028a27127c2527ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fa4f2959d1d8e07dc9e79110e32519930be2a7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.15

Tue Aug 23 13:51:45 2022 +0800
Original commit date: Tue Aug 23 13:51:45 2022 +0800
Original commit hash: 882ea0f5f686e59f50dd80b95a7ac2fdce3e8471

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5da9e53df5aa6130e6b036c6982c4b513b80d9f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:31 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] R2RMux Trainings updates for MTL-S

[Feature Description]
With MTL-S supporting 2DPC up to 4 ranks per channel,
MRC needs to be able to handle all combinations of training:
1. 2dpc 4 ranks per channel
MRC should only train dimm0 ranks 0+1
2. 2dpc dimm0=1rank + dimm1=2 rank.
MRC should only train dimm1 ranks 2+3
3. 2dpc dimm0=2ranks + dimm1=1ranks
MRC should only train dimm0 ranks 0+1
4. 2dpc both dimms single rank
MRC should only train dimm0rank0 + dimm1rank2
5. 1dpc 1 rank
Training should be bypassed since its not needed.

[Resolution]
1. Added GetR2RFirstRank and GetR2RLastRank
to obtain which are the ranks to be run
2. Change MrcRankExist to depends on RankMask

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22015590365
Original commit date: Fri Aug 12 21:44:30 2022 +0800
Change-Id: I07a36584947fb46f199708c6ddeac924f5dea2b1
Original commit hash: fe5456180e4231f86792ff827bf882cce0f8f2a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcTurnAround.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 24dd2e470227a6c592f3bdc4e3d3a36e292f72aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.14

Mon Aug 22 21:41:26 2022 -0700
Original commit date: Mon Aug 22 21:41:26 2022 -0700
Original commit hash: 5c8c5b439733526dcd284d4acc0317f65059ed92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b62c46495eacedb53b9dddec46e1d48472fc8760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:26 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Fix the initialization of
SavedCpgc20Credits to be 0xA for each DWORD

[Issue Description]
Current initalization of SavedCpgc20Credits will produce a value of
0x0A0A0A0A for each element in SavedCpgc20Credits Array. However
SavedCpgc20Credits should only be set to 0xA for each element in
the Array.

[Resolution]
Initiate SaveCpgc20Credits to a value of 0xA

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

Impacted Platform: All

Registers impacted: CPGC

Hsd-es-id: 22015557423
Original commit date: Wed Jul 27 09:30:58 2022 -0700
Change-Id: Ia8328b6602155a43f9e5a69c6076b0a5e57685fe
Original commit hash: c0f9066b2c0386d155ab3a18c2bebdc6e4d98df3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: b4732d44f63dbe3bf7a58f270481412334285a1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.13

Mon Aug 22 21:37:04 2022 -0700
Original commit date: Mon Aug 22 21:37:04 2022 -0700
Original commit hash: a9621f0676e6c10627eae1098b8ab87a220fa5a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4abed23fce2ef575710aa13f0fb3d06ea7fe4639 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:22 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Extra comps for final settings missing
for Dq DCC power training

[Issue/Feature Description]
During Dq DCC sweep there are currently extra comps after the settings
are applied, however after the final settings there are no comps in
place

[Resolution]
Apply extra comps after final settings during Dq DCC power training

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

Impacted Platform: ALL

Registers impacted: None

Hsd-es-id: 22015572525
Original commit date: Thu Aug 4 13:51:58 2022 -0700
Change-Id: I40efa8b26505b552e13b0a2be8d59f79a7b0dada
Original commit hash: fc6d8570f42ccfc1653f61732b828c4c200cc37e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a4f429796173fcf24fc4294734b38c0e245f6e6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.12

Mon Aug 22 15:13:48 2022 -0700
Original commit date: Mon Aug 22 15:13:48 2022 -0700
Original commit hash: 461ac2ba2b2facae52713c380a50e639b75885ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de0b8bb23a61332575ee50c5b41f18e0a6cbab60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:17 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5] Wrong LP5 Ron Values Due to Wrong Index Adjustment

[Issue Description]
Bug fix: Mr to Mrc value array is off by one since the 0 bit is reserved in JEDEC spec and goes to 6.
We are translating the MR raw value with range 1-6 directly to an MRC value array that indexes from 0-5.
This results in a wrong conversion from Mr raw values to impedance in ohms.

[Resolution]
Subtract one from all raw MR values to make the correct conversion. Collapse the Ron cases as part of code cleanup
since they were using the exact same code and need the same change.

Registers Impacted: None

[Impacted Platform]
ALL

Hsd-es-id: 22015606446
Original commit date: Thu Aug 11 09:45:59 2022 -0700
Change-Id: Ie8cc7535d6c916dc6463d7d055172968e299b354
Original commit hash: a79febb1c21b9d4d151325308ed988d3571adda0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: f4c332d0cdca9bf0431b08404cc445cc8abb9c00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:14 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.11

Mon Aug 22 07:46:51 2022 -0700
Original commit date: Mon Aug 22 07:46:51 2022 -0700
Original commit hash: baa0933968399e07fd7df9c9088d2ed697f42093

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00170d6e6afa3de7557573edac8a81b884f55eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Change RdODT for 2R

[Feature Description]
Update RdOdt from 50 ohm to 60 ohm for DDR5 Mobile.

[Resolution]
Change RdOdt from 50 ohm to 60 ohm for DDR5 Mobile.

Package/Module:

[Impacted Platform]
U, Y

Hsd-es-id: 22015583431
Original commit date: Tue Aug 2 11:33:29 2022 -0700
Change-Id: I2326715e1f04e08ea1aa528f40712c6db43fb587
Original commit hash: 32052aa01cd897883750f4eaa24e1eedec02fc2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b16dba71abe9747755431ecfc9ec314c33f3257c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.10

Mon Aug 22 07:28:30 2022 -0700
Original commit date: Mon Aug 22 07:28:30 2022 -0700
Original commit hash: e0160b8c1a2692776cda08db6bca5472286b9e92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a164631ed4438a92e612dfe05779780133b4664c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:07 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Need to program Vtt for dimm1

[Issue/Feature Description]
Need to program VTT WCKControl for DIMM1

[Resolution]
Program PiSyncDivider, PIClkDuration on VTT WCKControl for Dimm1

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 22015568889
Original commit date: Wed Aug 10 15:20:21 2022 +0800
Change-Id: I81899aae6aed4b0babf94d8604d99767471f5606
Original commit hash: bc89d6184458735c40ed79be7f3be733207e7665

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 80442e39129bd06f06b9f4cd02f2e0b88a1708a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.9

Fri Aug 19 09:51:12 2022 +0800
Original commit date: Fri Aug 19 09:51:12 2022 +0800
Original commit hash: e18a584179c35cc997eca35fd23f35aee4aaf886

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 530b9ba89f8ba569fabfe9f23daded731c7b8a05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:02 2022 +0530 
-------------------------------------------------------------------------------- 
[Porting from ADL-S | MTL-S | DDR5| OC] Quickly sweep Dimm Tap1 and Tap2 during Early Write Timing 2D training

[Issue/Feature Description]
With some XMP memory modules. memory training at Early Write Timing 2D
often fails.
MRC need configure DIMM DFE values, before Early Write Timing 2D
training.

[Resolution]
In MrcEarlyWriteTimingCentering2D,
if EarlyWriteTimingCentering2D fails, or the eye width
is < 5, do a quick sweep with Tap1, Tap2.
Package/Module:

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15011575349
Original commit date: Thu Jul 14 14:14:15 2022 +0800
Change-Id: Id4a0d6e720b9ac8b7539c2761e4f100a990a331d
Original commit hash: 8e530b4481ceba9d4a1d3759c6299cda5d970287

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: a1ad075ceb537b6cefff26815dd35e8febd31c77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.8

Fri Aug 19 09:45:29 2022 +0800
Original commit date: Fri Aug 19 09:45:29 2022 +0800
Original commit hash: 1eb4856b91811b4be45b2ad85c36909020961aab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 11b6ff30c7698ba95df97f9b46899a718805128d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:57 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Support ECC DIMMs

[Feature Description]
Support ECC Bytes

[Resolution]
1. Add MrcBitExist to check if bit is upper nibble for MC0,
lower nibble for MC1 for ECC bytes
2. Support printing for ECC bytes

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 22012132530
Original commit date: Mon Aug 1 15:56:20 2022 +0800
Change-Id: Idce4d892200c9dddeda71a2c31a6dde72e43d09f
Original commit hash: 75c8d4313202bda25aa9e32ac4ea4fda5c11fc3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 51cc4a5279d77473487fcb2e5d91c72afad54b84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.7

Original commit date: Tue Aug 16 17:08:31 2022 -0700
Change-Id: Ic99bfee31ac9f8529e1d32691df8e9d40181f0b5
Original commit hash: 3e65b648894543456656bc8b135e0883dd22bb5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7d06ccb655d8fdcb2c1dd6e6ec048cf829569b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.6

Original commit date: Fri Aug 12 08:21:50 2022 -0700
Change-Id: Ia64b285f525a3768f48c7cbd443638c2a9e37300
Original commit hash: 188d6066da39b2376edc57410282a4727833ddc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5af6bf00ae2d7de33c451ca800bf78ae5d679d9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:47 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] RunIOTest update for 2R needs to use RankMux
Override

[Feature Description]
The 2R change for RunIoTest needs to be updated to use RankMux Override
when switching between different ranks for testing.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
Y, U

Hsd-es-id: 14017272649
Original commit date: Tue Aug 9 10:58:22 2022 -0700
Change-Id: I0e6f783533c96996585386cc4a2541f1dbf2483c
Original commit hash: 4130e32157d5825b03363a9e0f6b6093d17cb9df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c2485119105d11b9163730714f537b504e08dfa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.5

Original commit date: Fri Aug 12 07:24:30 2022 -0700
Change-Id: I7043a6e38219314963f7dd3e76381c8eaf724e34
Original commit hash: 6625865f91ace722b7e34e5ad54ea99e58f85125

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 64ae5994a42e91f186d2e98b0dc4b6412e89a43b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:42 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CTE ECT DDR5 optimize test to only test 1 vref for CSTM/CATM

[Feature Description]
To reduce test time for DDR5 CTE runs, need to limit the vref testing for CSTM/CATM to only 1 vref point.

[Resolution]
Create CteParam to pass in MaxVrefSamples from CTE

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 22015512511
Original commit date: Mon Jul 18 15:21:08 2022 +0800
Change-Id: I603965b912311907e64d4affb5815fa8435684a7
Original commit hash: 34b4c82676d518622da6ed6d66266d55ee49cdfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 7bb0e16a626a1acdf606a13286b0e277931cb034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.4

Original commit date: Wed Aug 10 09:35:28 2022 +0800
Change-Id: Iddcc11df9cbb259621917fb0e3444e21be04d82f
Original commit hash: 9a30e976393e7a9d7ba3183231ece3eeab5c3774

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eeec178f45b75c34cf1c8aed7fb5abb4b042bc17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:37 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] VccIO and VccClk configuration

[Issue/Feature Description]
Correct VccIO and VccClk caculation

[Resolution]
Correct VccIO and VccClk caculation
Don't enable (MRC_SAFE_FREQ | MRC_SAFE_VCC_VOLTAGE) for OC cases.

Package/Module:

[Impacted Platform]
MTL-S DDR5.

Hsd-es-id: 22014728274
Original commit date: Fri Aug 5 11:45:21 2022 +0800
Change-Id: I450b9ed694297f36a8676163ee0e0079e440c3bf
Original commit hash: 7838d40ff58f42e645d48b367b515dfa536d0c69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 90248ce2b4d60399cd9e7f0bcbba017107a6f254 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.3

Original commit date: Tue Aug 9 17:58:03 2022 -0700
Change-Id: I7524373ab19f1d2aa983fea71dfeaa63c656e4d6
Original commit hash: ef869fda4e93121c754613d34546403d7f868588

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b16112d6fddf7c1a61ed18d4c2e4be231e7678f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:32 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Default Enable RMT and RMT per bit

[Feature Description]
Enable RMT/RMTBIT training enables by default

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015553718
Original commit date: Fri Aug 5 09:55:22 2022 -0700
Change-Id: I97238ecb556ec0c0a8f75e7a5c26be65aeb7b698
Original commit hash: f7110017e017499b4e8d956fdb15bd69a09d653f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 611e82ea1a4a41ec9efca6fa6243e66d5eb98a0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.2

Original commit date: Tue Aug 9 12:42:28 2022 -0700
Change-Id: Ib1eca711f91ae7d30c320c6f7d7348fa15e9597f
Original commit hash: fda59eaa88fa701ef50dd0d9b6e85d2d86a945d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27a2fe3d8b18c3db9b5ac9386a77eb2d71206349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] ECCDIS fuse needs to be set for MTL M/P

[Feature Description]
For determining if ECC is supported; need to confirm that ECC_EXIST is
first enabled before factoring FDEE or ECCDIS fields.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015503841
Original commit date: Mon Aug 8 12:05:58 2022 -0700
Change-Id: I0b5bf28a42ed871fdc0f3a7373df81665e229f30
Original commit hash: f9c0920ff9e1a01e5109483ac494645f62497b35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 2fd843c1d3b98e9457acab0dbc1c9ae088ce59cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.1

Original commit date: Tue Aug 9 12:24:47 2022 -0700
Change-Id: I542afd0923b4b557345b780d73b5a7fb9811e49f
Original commit hash: 7d2b00aeb63eeb25ffeb3b440e198fca5ed00b00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e18bfddae6aabbe0601b8c6e61d128600ee51930 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:22 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Support CH0 DIMM0 + CH1 DIMM1 config

[Issue Description]
CPGC Test couldn't complete for CH0 DIMM0 + CH1 DIMM1 config:
1. UpdateAddressForWholeRank is run and failed for rank in channel
that is not exist due to McChMask is being overwritten
by Outputs->McChBitMask instead of using the passed in
from SelectReutRanks
2. With CH0 DIMM0 + CH1 DIMM1 config
(Channel0 Rank0/1 enabled + Channel1 Rank2/3 enabled),
TEST_DONE doesn't get asserted during sweeping Rank 0.
TEST_BUSY is stucked high when CH1 Rank0 is triggered.

[Resolution]
1. Remove overwrite of McChMask in UpdateAddressForWholeRank
and use the mask passed in from SelectReutRanks
2. In SelectReutRanks, call Cpgc20SetGlobalBind when RankBitMask
is 0 to disable CPGC Global Start
In Ddr5ByteSwizzleTraining, call Cpgc20SetGlobalBind when
rank in channel is not exist to disable CPGC Global Start
In BitSwizzleTraining, replace MrcRankExist with MrcChannelExist
to skip running when rank in channel is not exist

Package/Module:
ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 15011677615
Original commit date: Tue Aug 2 11:02:50 2022 +0800
Change-Id: I1cf136cf062b1c1b92b2a5d9c4323122c236c924
Original commit hash: 703292ae012319770c9557ba06180ae9f33b4222

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d3a68cf97c23ba476eafbcdf7599a5a61c4e53d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.0

Sun Aug 14 20:35:40 2022 -0700
Original commit date: Sun Aug 14 20:35:40 2022 -0700
Original commit hash: dd332e061d124361fe5651986792e7c74098b340

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24e9c3cacc0ebdab14d27cb63fdcd3c3dccb2301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:00 2022 +0530 
-------------------------------------------------------------------------------- 
Fix coverity issue in DtprDxe

[Issue Description]
Using tainted variable TprInfoHob->InstanceCount as a loop
boundary

[Resolution]
Add a check in TprInfoHob->InstanceCount to not exceed MAX_INS_COUNT

Package/Module: DtprFeaturePkg/DtprDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011829120
Original commit date: Thu Sep 1 13:20:59 2022 -0700
Change-Id: I408f10a530c4ded78fefbca86a7611dd432605ce
Original commit hash: f7c5b6fc5b23360506bbbd555903a4bee95d6129

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/DtprFeaturePkg/DtprDxe/DtprDxe.c

================================================================================ 
Commit: b61b9abbba0d91be18162a085d0b9362a0c24c6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:16:42 2022 +0530 
-------------------------------------------------------------------------------- 
Emulator WA to skip PMC commands must be platform specific.

[Issue Description]
LNL emulator must use a WA to skip PMC commands 0xA4 and 0xB1 until
the emulator PMC supports these commands. This must not impact other
platforms.

[Resolution]
PcdLnlSupport is created for LNL WAs. Check PCD for doing the skip.
Default PCD value is FALSE; LNL DSC file sets PCD to TRUE.

Package/Module: ClientOneSiliconPkg, LunarLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018040144
Original commit date: Wed Aug 31 14:12:32 2022 -0700
Change-Id: I53652f9d34371f9b96cc4fc04ef3a374f0007494
Original commit hash: 02bb762e02a8e4627c47875f63f52bb79befa832

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: d35cd080b97e153d24f55f6eace4122df1e5f98d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:16:24 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/SmmCpuFeaturesLib: catch the exception for state save enabled.

[Issue Description]
When DGR enabled and State Save Protection enabled,
SMI handler can read only IO_MISC register,
and parts of RAX if the SMI is an OUT type SMI.
If access to other registers, there will throw exception.
The crash dump can't be successful perform,
for it read the CPU register except IO_MISC,

[Resolution]
if DGR and State Save Protection enabled,
return NOT_FOUND when access the cpu save state
to read cpu registers except the IO_MISC and RAX.

Package/Module:
C1S/SmmCpuFeaturesLib

[Impacted Platform]
LNL, MTL.

Hsd-es-id: 22015737973
Original commit date: Tue Sep 6 14:35:06 2022 +0800
Change-Id: I2017fc0cba59b9d6d53c8df877f9be5e4e09a5ae
Original commit hash: 5bdd6cce94fe4db7da3f285e0248843a47d47694

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: fe86e248b8886975e08cd79a5b2403b2263d31a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:16:17 2022 +0530 
-------------------------------------------------------------------------------- 
SPI/eSPI programming updates

[Feature Description]
There were some updates done to Software Flow spec for SPI/eSPI
programming. Added required programming for SPI/eSPI for power gating
and clock gating options.
Adding new function to report status of eSPI Peripheral Channel for
device #0.
Added new function EspiSetTimeoutValues() to PeiEspiInitLib to configure
timeout values for power gating.

Package/Module:
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib

[Impacted Platform]
All

Hsd-es-id: 18023714173
Original commit date: Tue Aug 30 15:56:08 2022 +0200
Original commit hash: 88e94f5d77e9a65cbe26176a691033771451afd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEspi.c
ClientOneSiliconPkg/IncludePrivate/Library/EspiPrivateLib.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/EspiHandle.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/PeiEspiInitLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiPrivateLib/EspiPrivateLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h

================================================================================ 
Commit: a7618e28077184d13de677d1b4aede368cc5c827 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:16:11 2022 +0530 
-------------------------------------------------------------------------------- 
Add PcdPcieIpsdEnabled to control IPSD code flow

[Feature Description]
Add Pcd switch to control IPSD flow

Package/Module: ClientOneSiliconPkg/IpPcieSip17

[Impacted Platform]
LunarLake

Hsd-es-id: 16017986597
Original commit date: Thu Jul 7 14:26:23 2022 +0530
Change-Id: Ie98c955a8b5bab1dda1b4dea157247e95a27b897
Original commit hash: 35dd81cd27cef1dd6ec7b05e28bf51dccccac462

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocPcieRpLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PcieRpSocLib/PcieRpSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 8858ac8eb5d1d2e91f4c36c8273352bc3c3823a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:16:02 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL][Simics]Read WRDS,EWRD,WGDS under ACPI table

[Issue Description]
Read WRDS,EWRD,WGDS methods listed under ACPI table

[Resolution]
Add if condition before include WifiRegulatory.asl

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16018042447
Original commit date: Tue Sep 6 13:01:31 2022 +0800
Change-Id: I6000db2648d08321facc7d31a1fa2f9fbd2cd1e8
Original commit hash: 10e51878b2aecd68328da26c1d2bd1806fc24981

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/Connectivity.asl

================================================================================ 
Commit: ef6de63c0ade8580cd5be04ab907fc8f3f2549f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:58 2022 +0530 
-------------------------------------------------------------------------------- 
[KW] Invalid array index might be returned in FindMeFwStsIndex

[Issue Description]
FindMeFwStsIndex function might return an invalid index and
cause array overflow.

[Resolution]
After reviewing the implementation of FindMeFwStsIndex,
it can be removed and replaced with GetMeStatusFromFwstsHob ().

Package/Module:
C1S/ME

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011857367
Original commit date: Tue Sep 6 12:21:22 2022 +0800
Change-Id: Iaf8021aa62ed1c73363510500aa2bc5639a1007e
Original commit hash: 87a2d438b6780b5dd42d6fe8e26663c29cf2203f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/MeResiliencyDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/MeResiliencyDxe.inf
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 33c614dd75fda7bd97b53f5466d74865206c4475 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:52 2022 +0530 
-------------------------------------------------------------------------------- 
MTL PCH attachment fix

[Feature Description]
In this change if checks impacting PCH attachment were fixed and some
new were added depending on specific MTL product. Also I had to
delete DMI policy update on PCH side to be abe to boot to uefi shell
on MTL-S.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S, MTL-M

Hsd-es-id: 18023576099
Original commit date: Fri Aug 19 13:27:35 2022 +0200
Original commit hash: 2361d3b28a80a0ccf5050ba5e13064ebb25f44da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: c4a5db6169884f28af7a6c8bf647854ff5991122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:49 2022 +0530 
-------------------------------------------------------------------------------- 
Add options to configure ALC256 DMIC topology.

[Feature Description]
Add verb tables for each scenario #1, #2, #3 below
should be integrated into BIOS.
Please find the verb tables for each
scenario attached to this sighting.

Package/Module: Features

[Impacted Platform]
LNL, MTL

Hsd-es-id: 18023702326
Original commit date: Mon Sep 5 13:39:33 2022 +0200
Original commit hash: 09a853b78dce3135aee1005c030eee5790680f6c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Library/PeiHdaVerbTables.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 14236db0545ac1c4e62a8bd0e9095f2aab1688b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2371_00

Hsd-es-id: N/A
Original commit date: Mon Sep 5 21:34:01 2022 -0700
Original commit hash: 79121f2460c4f76df7ea49c0b437d6df55d30043

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 21d467b1ab9d387af6bbec68186b64f4ad0c2886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2371_00) and reset Minor Version to 0

Mon Sep 5 20:28:36 2022 -0700
Original commit date: Mon Sep 5 20:28:36 2022 -0700
Original commit hash: 780cf50f36e00681f25b2defc0ea56ae5601a973

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 6f1b2bbb8dccc98239bbf1c7640829343980c9f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:23 2022 +0530 
-------------------------------------------------------------------------------- 
Move DMI related FspUpd

[Feature Description]
Move DMI related FspUpd

Package/Module:
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011699318
Original commit date: Tue Aug 23 16:08:12 2022 +0800
Change-Id: I1e3ccad484e94ccd26e24d34be9bca79604fa598
Original commit hash: 7e07a8dc04823c9aaf192af71f32ff70a7d1a6cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/DmiSetup.uni

================================================================================ 
Commit: 8aabee529ae84f8c2a2d2be3c6e182593eaf2f3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:18 2022 +0530 
-------------------------------------------------------------------------------- 
Coverity scan issues in MebxSetup.

[Issue Description]
Coverity reports stack_use_local_overflow on local variable usage.
It is because the size of MEBX_CONFIGURATION is too large,
which exceeds the maximum single use of 10000 bytes.

[Resolution]
After reviewing the usage of MEBX_CONFIGURATION,
the CertHashXX is used to display certificate hash value.
The information can be replaced by updating STRING_TOKEN.

Package/Module:
Features/Manageability

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011819537
Original commit date: Thu Sep 1 15:59:19 2022 +0800
Change-Id: Ic9835f5f36d86c75c087fbf9ffd83f99ee2095f0
Original commit hash: 4e943110553430b7f394dfbe5e801d7467222934

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitCommonLib.c
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlert.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupSingleCert.hfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupStringPool.hfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVariable.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: 699e18ec8db94e01b0bf057a7a50019b456b8de8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:04 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS should always shows all (0-7) Turbo Ratio Limit Core/Ratio

[Issue Description]
BIOS should always shows all (0-7) Turbo Ratio Limit Core/Ratio

[Resolution]
BIOS should always shows all (0-7) Turbo Ratio Limit Core/Ratio

Package/Module: PlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 15011811593
Original commit date: Mon Aug 29 14:54:59 2022 +0800
Change-Id: I83293cb086151d29014b10bfd4d3a9ad5c5c5cd9
Original commit hash: 807e301f3f9066507e65949fc648df984f533ad7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 8f2d3c4aae9d2017f63f872a09ac3023b4906257 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:36 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: Align USB3 IPSD API to the CSI spec

[Issue Description]
Align USB3 IPSD API to the CSI specification

[Resolution]
1. Create IpUsb3IpInit() function that's required by
the CSI specification.
2. Functions rename.

Package/Module:
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
ALL

Hsd-es-id: 22015636034
Original commit date: Thu Sep 1 11:38:49 2022 +0200
Change-Id: Id480c8261f00554cc70c6cbf128469ba1d46381b
Original commit hash: ed22f6e7117a5eb3c78266887fb922ce25bbcf86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/IpUsb3Lib.h

================================================================================ 
Commit: bef2166f1240c47fe4488321e6303f437a501eb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:29 2022 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
Bios Guard was hardcoded to disabled on simics environment

[Resolution]
Remove simics environment condition
Change default value of BiosGuard in TestMenuSetup to disabled

Package/Module:
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib

[Impacted Platform]
ALL

Hsd-es-id: 16017385196
Original commit date: Tue Jul 26 15:17:53 2022 +0200
Change-Id: Ia0bacf045f21aae963662f2e559b5bd9cd46225a
Original commit hash: f342115dc5ea68a12879fecdad3c5b974404f123

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 3a769498c2f44d3688b0201b15488085f2fe2179 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:19 2022 +0530 
-------------------------------------------------------------------------------- 
Coverity: The assigning value might be overwritten

[Issue Description]
Assigning value from gBS->DisconnectController() to Status here, but
that stored value is overwritten before it can be used

[Resolution]
Add Status check after gBS->DisconnectController(). Retuen the error
Status if gBS->DisconnectController() fail. In order to avoid the
Protocol uninstallation still be executed if handle disconnect fail.

Package/Module: I2cFeaturePkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15011819247
Original commit date: Wed Aug 31 11:42:50 2022 +0800
Change-Id: I13d15a378cef62776e9d07cbf343eb70c878d28f
Original commit hash: aeb9b00db00e8ac3f6ea76ef5636d95b3d41a39f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c

================================================================================ 
Commit: f1c8716a1d941c681480da1a866f4a97ccf36043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]Serial messages seeing even when serial output is disabled
in debug configuration menu

[Issue Description]

Serial Messaages are still coming from the UART even we disabled
Following setup options which is not expected.
1. Legacy UART <UnChecked>
2. Serial IO UART <UnChecked>

Added PcdStatusCodeFlags & GetDebugInterface() check in SerialPortLib.

[Resolution]
With these changes,PcdStatusCodeFlags | 0x20
and following setup options uncheck
will get unavoidable serial messages in serial port.
1. Legacy UART <UnChecked>
2. Serial IO UART <UnChecked>

Package/Module:
ClientOneSiliconPkg/Fsp
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 18022771741
Original commit date: Thu Aug 11 21:23:04 2022 -0700
Change-Id: Iba5866c3438529ff1cedba7d28bd606cb38fa35e
Original commit hash: 7eefe4ee236d0234db6e62616621562f31342fcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.c
MeteorLakePlatSamplePkg/Library/PeiPlatformSerialPortLib/PeiPlatformSerialPortLib.c
MeteorLakePlatSamplePkg/Library/PeiPlatformSerialPortLib/PeiPlatformSerialPortLib.inf

================================================================================ 
Commit: 5f03e13a52a621f12f5854bd2bcc87c3e844d588 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:04 2022 +0530 
-------------------------------------------------------------------------------- 
Code static analysis tool fixed for retimer related code

[Issue Description]
Code inspection fixed for retimer related code

[Resolution]
Fixed code inspection check from Code static analysis tool

Package/Module:
TcssCapsuleFeaturePkg

[Impacted Platform]
MTL-P/M, LNL

Hsd-es-id: 15011820039
Original commit date: Mon Sep 5 11:20:13 2022 +0800
Change-Id: I9dfed51f76512bb130f10a2df6cccd9203bc67b6
Original commit hash: eb0f7b200abcdacb2f5604f4557a61fe6644cc71

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/FmpLastAttemptStatus.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c

================================================================================ 
Commit: 0871b1892c3d421823e93a88f1e0b20f540a950b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:02 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Fix ME Coverity issue

[Issue Description]
Fix multiple errors are reported by Coverity

[Resolution]
1. Add boolean to check the result of SetVariableInBrowser.
2. Handle the error status.

Package/Module: ME

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011825156, 15011858459
Original commit date: Thu Sep 1 14:58:19 2022 +0800
Change-Id: I8e6b10d46bce98e0ce9698ee60bf0ebcf9b34665
Original commit hash: e6fcc875aae7e78311954835d688c6313a8d353d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c

================================================================================ 
Commit: 3fd9cffef4ca9d240057ed75b2d015af10a2a108 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update RPE, LPE Pop Up message as per erase status

[Issue Description] No Appropriate Pop up messages for failing erase
action status.

[Resolution] BIOS updated to view Pop Up message with individual erase
action status.And corrected logical conditions checks.

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/
[Impacted Platform]
MTL-M,MTL-P

Hsd-es-id: 15011506917
Original commit date: Tue Aug 16 18:43:55 2022 +0530
Change-Id: If402215b0985044edf83acde8fc99fac3b3c7625
Original commit hash: 04c24a36ae9869832f64c8b78e03a5ab0cdb5d81

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/Include/RpeParameter.h
MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: fc156ed07a0e5ea938c6e34f3ae064f38b17e68b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:57 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] DEBUG macros have incorrect number of arguments

[Issue Description]
DEBUG macros have incorrect arguments specifiers not mapped with
total number of arguments

[Resolution]
Fix all the errors by editing the debug statements according to required
arguments in respective files

Package/Module: MeteorLakePlatSamplePkg/

[Impacted Platform]
MTL

Hsd-es-id: 16018023574
Original commit date: Thu Sep 1 16:43:44 2022 +0530
Change-Id: Ibf187c932f25cd7257b510fead681415fbdc08f4
Original commit hash: c15f7f0511c1ec1473451f10f06348564a37b14e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.c
MeteorLakePlatSamplePkg/Features/Wdt/WdtAppDxe/WdtAppDxe.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.c

================================================================================ 
Commit: a5643727b20172d80ede1f21aebe4bbcccfa22ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:55 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-SOC-S add GpioAcpiDefines correct group as per OSXML.

[Feature Description]
Added GpioAcpiDefines for MTL-SOC-S.
Modified order for Bank Indexes according to OSXML.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL-SOC-S

Hsd-es-id: 16018050451
Original commit date: Thu Sep 1 17:07:45 2022 +0530
Change-Id: I55ba9c3da090f85e7ab31d6ce1c147400d441570
Original commit hash: 57fc0de6c0cfc7ac16f7c8c6ee72bd78b3b584c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioGroupsMtlV2.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioAcpiDefinesMtl.h

================================================================================ 
Commit: 73dbea312a467fa2244b9f80c9f7ec9368b958cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:52 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "C1S/Me/HeciCore: Use the same HECI timeout in emulation environment"

[Issue Description]
Patch "C1S/Me/HeciCore: Use the same HECI timeout in emulation environment"
was merged before the CSME ready, so it will cause long time to boot to OS in
current environment.
Need to merge such patch after CSME ready.

[Resolution]
Revert "C1S/Me/HeciCore: Use the same HECI timeout in emulation environment"

This reverts commit ade3b461e42163f1aa999b1786143c33f2b33832.

Package/Module: ClientOneSiliconPkg/IpBlock/Me/

[Impacted Platform]
ALL

Hsd-es-id: 13010010359
Original commit date: Mon Sep 5 09:34:53 2022 +0800
Change-Id: I7aead3eeb1970ea397d7e17ee2a9819f83bc2bd3
Original commit hash: 8ec5eb91b38b0c04cdbb8be36058aba333ba01e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.h

================================================================================ 
Commit: 3183804dfa7a0e733c8ddf81d994cd533b333550 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2367_00

Hsd-es-id: N/A
Original commit date: Sun Sep 4 21:33:35 2022 -0700
Original commit hash: ca2f6746d5fa0396eac7f8ad900435a05396f232

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f9cbb3c3a2c6e5eb398fce5d2467e70f0c85f5a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2367_00) and reset Minor Version to 0

Sun Sep 4 20:25:09 2022 -0700
Original commit date: Sun Sep 4 20:25:09 2022 -0700
Original commit hash: 3579dba08f136ccdcee954ae8e624bca3e76212b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 50dfc67afcf7209978a4ab2df4118e63fc219fba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:41 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - Cpu Parts

[Feature Description]
Fix Config Block natural alignment issue
and decrease the number of reserved bytes
in structure.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011811596
Original commit date: Wed Aug 31 11:11:47 2022 +0800
Change-Id: I69f316ea06117f2a88b82ad80de8a29c2371aa46
Original commit hash: 34f8a4a56e91b43ee9bf09d8ef8036bac7d20501

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h

================================================================================ 
Commit: 8398a802752b53c1923bb3e45a60dc28e6be6c20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:39 2022 +0530 
-------------------------------------------------------------------------------- 
Telemetry Code Enhancement

[Issue Description]
1. need to redirect pointer after reallocation
2. value calculation of Byte160-175 which indicates
Media and Data Integrity Errors is not reasonable

[Resolution]
1. Redirect the pointer of InformationBlock and Logdata
2. Correct bits calculation error in line 260-261

Package/Module:
NvmeHealthDxe\NvmeHealthDxe.c

[Impacted Platform]
MTL

Hsd-es-id: 15011843041
Original commit date: Tue Aug 30 09:42:34 2022 +0800
Change-Id: Ib0ab82a20fc1d2400f651a0fa942f1c648dd8798
Original commit hash: 549afe07077c50d846decaf82162e107c90fb538

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c

================================================================================ 
Commit: 15f57f5445390ff52807731e279e08517a4698c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2366_00

Hsd-es-id: N/A
Original commit date: Sat Sep 3 21:34:01 2022 -0700
Original commit hash: b85a59e4bdabbd914a39737b154aff8a218e75d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 89c4009cd29959ab71a25ab41f2a3654195f8ce8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2366_00) and reset Minor Version to 0

Sat Sep 3 20:26:25 2022 -0700
Original commit date: Sat Sep 3 20:26:25 2022 -0700
Original commit hash: 28d9b63f8559bd70f5272bb281b5553bff4af816

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 727c2671acf3f244d6356b7263df1fb54a20d5cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2365_00

Hsd-es-id: N/A
Original commit date: Fri Sep 2 21:33:38 2022 -0700
Original commit hash: 2481312069d77451a814cf6c746e892938bd4485

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fc0df3d1c39a3bd2e6f05d622d530f678f6d612b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MTL-P CRB PCIe's clock

[Feature Description]
Update MTL-P CRB PCIe's clock accordingly.

Package/Module: PCIe

[Impacted Platform]
MTL-P CRB

Hsd-es-id: 1509151828
Original commit date: Thu Aug 25 15:34:31 2022 +0800
Change-Id: I1c956ccd74a7e756584730e5ac2f1027c5bfdaa3
Original commit hash: 5288cc6766d40ad3c80217e7fa523aabd847ff60

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc

================================================================================ 
Commit: 60ef27e5e74f07ffe129bf7bd799df9ceab992f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2365_00) and reset Minor Version to 0

Fri Sep 2 20:23:49 2022 -0700
Original commit date: Fri Sep 2 20:23:49 2022 -0700
Original commit hash: 5c8e8ff3d457cb4591b0172ad2a2d31e5db78701

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1ba5b8f5c870d74dd92cbf5e32835c91bb35c1d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:10 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] Recursion in header at CnvUefiProtocol.h

[Issue Description]
Recursion in included header
CnvFeaturePkg\Include\CnvUefiConfigVariables.h" includes itself

[Resolution]
remove CnvUefiConfigVariables.h

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011829473
Original commit date: Fri Sep 2 16:08:52 2022 +0800
Change-Id: If9b02f1ed936749ab8258026bce9d74724f82cf2
Original commit hash: b80fb1d521b76cdc988ff9c1f7c0c7cedcbd6daf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/Include/Protocol/CnvUefiProtocol.h

================================================================================ 
Commit: 0aa9293d1f440ff2168506c3a0ff5f42753465c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:06 2022 +0530 
-------------------------------------------------------------------------------- 
[IPU][IsCLK] Camera resources, SrcClk and IMGCLKOUT update.

[Feature Description]
- Aligned IMGCLKOUT count with BWG
- Renamed Registers/Bit definitons to match OSXML
- Updated GetPchMaxPcieClockNum and DisableClockBufferProgramming
- Removed ECLK

Package/Module:
IsCclk/IPU Camera

[Impacted Platform]
ALL

Hsd-es-id: 14017058525
Original commit date: Wed Aug 31 12:53:02 2022 -0700
Change-Id: Icf81c1238da9b861e6e93022a2dcf60728e2c903
Original commit hash: d0b59b31cfccabb8cd7e59ecf42cfa2ab8f45a07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/IsClkMtl.asl
ClientOneSiliconPkg/Pch/Include/Register/PchRegsClk.h

================================================================================ 
Commit: d20015e05356c73c1d812ab317cab3e8e3a72db5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:04 2022 +0530 
-------------------------------------------------------------------------------- 
Platform Sanitization: Add OEM Hook to support Delete All NVM Variable
erase action

[Issue Description]
Sync from ADL to MTL

[Resolution]
Added a Hook fucntion to clearNVM erase action for OEM to add secure
boot Variables back.

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16016801735
Original commit date: Wed Aug 17 17:42:52 2022 +0530
Change-Id: Iffb38e2ae7aff75977975e87237afec06a0c74a3
Original commit hash: 151ac2d257a03543c38bef8ccb97d3d4f26c1844

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: a1fe91b0a503868b9ee076428e432e55f1ce1bc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:57 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - SerialIo

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
Intel\ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812716
Original commit date: Wed Aug 24 15:05:05 2022 +0800
Change-Id: I2e4a6849c1554878bd63be2aa90d60b8f8266517
Original commit hash: 72cb845ac2aedafb3978124496a2ccdfd414342d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/SerialIoDevices.h

================================================================================ 
Commit: e95ed95be00b0f6550238d4ac5d9e38d20fa2a0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2364_01

Hsd-es-id: N/A
Original commit date: Thu Sep 1 21:34:04 2022 -0700
Original commit hash: aee49c7e26b51ee2bfbd25745c99d2b471ded140

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2e9c5df8b0df56bf1bd30d27400b94904eb72359 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2364_00) and reset Minor Version to 0

Thu Sep 1 20:27:55 2022 -0700
Original commit date: Thu Sep 1 20:27:55 2022 -0700
Original commit hash: 567399e6878c650b94d5452bf95a01899845c9c9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: f4d453e4bfbfd740224322ead4fde8f7e903bf8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:45 2022 +0530 
-------------------------------------------------------------------------------- 
Coverity tool show error message in
ClientOneSiliconPkg/IpBlock/CpuPowerManagement file

[Issue Description]
Coverity tools scan the errors
1.Unused value
2.Sign extension
3.Constant expression result

[Resolution]
1.Remove unused status.
2.Type casting after arithmetic opertion
3.Remove the expression whose result is always false.

Package/Module:
CpuPowerManagement

[Impacted Platform]
ALL

Hsd-es-id: 15011825287
Original commit date: Mon Aug 29 17:00:07 2022 +0800
Change-Id: Iaebd436c502d372821910a995c442733bef248ec
Original commit hash: b38e18dae28def1483a3de62240602cca80376b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c

================================================================================ 
Commit: afa45173affabc10de9c49fad6bce4a507e13e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:29 2022 +0530 
-------------------------------------------------------------------------------- 
Remove TPM1.2 references from SmbiosTpmDeviceInfo

[Issue Description]
References to TPM1.2 configurations remained in the SmbiosTpmDeviceInfo
implementation after deprecating TPM1.2 support.
This code is no longer reachable, thus it is flagged as
dead code and should be remove.

[Resolution]
Clean up dead code instances with references to TPM1.2 configurations.

Package/Module: ClientSmbiosFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16017633302
Original commit date: Mon Aug 29 21:45:48 2022 -0700
Change-Id: I87069b1203336e37ef60ac7a9371ceade80860b1
Original commit hash: c03d9b1b87a7eeaefaf43c5b5ac7526fa9c049c6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.c

================================================================================ 
Commit: 3c8c119301239c748146998c3ab558f6615274a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:24 2022 +0530 
-------------------------------------------------------------------------------- 
Increase bitwidth TotalChunks to match related variables.

[Issue Description]
TotalChunks is a 32-bit value being compared to a 64-bit value.

[Resolution]
Increse the size of TotalChunks to 64-bit

Package/Module:
ClientOneSiliconPkg/IpBlock/Amt/Mebx

[Impacted Platform]
ALL

Hsd-es-id: 16017872276
Original commit date: Fri Aug 26 15:25:41 2022 -0700
Change-Id: Ie9a7545f1b5dded86ee10096fa364c715f64c5bf
Original commit hash: 4fd8e25a5cee85806ad8422006541ce9d43e2135

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c

================================================================================ 
Commit: 6458dcdf33338cd6bab1563ce8153427f364db5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:20 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS asserts when setting EOS if another SMI was pending.

[Issue Description]
BIOS read back EOS state after setting EOS.
S3M FW may change state later.
BIOS expected that and in case it's not in expected state,
then BIOS asserts.

[Resolution]
Removed assert on read back EOS state.
EOS state after written by BIOS is not expected immediately.

Package/Module:
ClientSiliconPkg

[Impacted Platform]
BHS, MTL, LNL, LVL, KVL

Hsd-es-id: 18023727416
Original commit date: Tue Aug 30 18:32:57 2022 +0200
Original commit hash: d3d85765e160acdd170c6698d9d9cf1ae3844ce0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c

================================================================================ 
Commit: 1f15499bf9a05ef51c650935692bbd18de1b2f1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:06:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2364_00

Hsd-es-id: N/A
Original commit date: Thu Sep 1 04:41:37 2022 -0700
Original commit hash: 815cbc2ae09ddbc190f5c16a7de190ff16d0adf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: 3ce87e3a2c8450b5928634f642861aed2e5aa732 
Author: asgeed <aabha.geed@intel.com> 
Date: Thu Oct 6 09:12:02 2022 +0530 
-------------------------------------------------------------------------------- 
added  LICENSE.txt

-------------------------------------------------------------------------------- 
[Changed Files]
LICENSE.txt

================================================================================ 
Commit: bf6c24cfb62c0c2a15cf3df3e9e30d8f397f4b9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:40:00 2022 +0530 
-------------------------------------------------------------------------------- 
Added : ClientOneSiliconPkg/SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 64a4d03ea3c20f5a7c63059358beca26a6096db3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:29:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2364_00

Hsd-es-id: N/A
Original commit date: Thu Sep 1 04:41:37 2022 -0700
Original commit hash: 815cbc2ae09ddbc190f5c16a7de190ff16d0adf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 603c3a0a97fbdbe8fd831653f3c8d44592acda12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:29:16 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS clear scratchpad reg

[Issue Description]
BIOS was not clearing the scratchpad register bit0

[Resolution]
Updated the code to clear scratchpad register
bit0 as mentioned in BIOS writers guide

Package/Module: ClientOneSiliconPkg/PcieRp

[Impacted Platform]
ALL

Hsd-es-id: 14017389827
Original commit date: Thu Aug 25 12:47:24 2022 -0700
Change-Id: Idc22a68e30da704075c89d1158650d2aad6e7337
Original commit hash: cafefc9d820b3b49d83e86b9c55d669918ee6959

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 584b3947a84139e3502af09f02f7496044d11fd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:29:14 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M/P][PCIe] PCIESD is not set correctly by BIOS

[Issue Description]
PCIESD bit feild was not correct

[Resolution]
PCIESD offset was 13 and logic to program this bit
feild was according to offset 13.
But to align with OSXML, change regiser header and with
this change offset is 12 so need to change logic accordinly.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22015724844
Original commit date: Wed Aug 31 00:59:18 2022 +0530
Change-Id: Idcdb7074f944547b15e898aeeaf69f0c098e07e6
Original commit hash: b4183f8e139e0c768707b72dcb49e85313b725f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 74582d3906bd39fac94ee1def5215336f9fa8f36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:29:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] RTD3 Support enable as default

[Feature Description]
Enable RTD3 Support by default

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL P

Hsd-es-id: 16018047448
Original commit date: Thu Sep 1 13:31:59 2022 +0530
Change-Id: Ic752845444c3b81b2594233f9dec95edb7abfa4f
Original commit hash: fd1b92457fc5444a7b7a0c1d8a7706a86a42147e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: ebd236266644be96b5c65afb7e46474cf002c2fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:29:10 2022 +0530 
-------------------------------------------------------------------------------- 
Program DPCCAPR for TCSS RP

[Issue Description]
DPC Capability Register is not programmed
when TBT Dock, PCIe device is connected

[Resolution]
Set DPCCAPR

Package/Module: ClientOneSiliconPkg, TCSS

[Impacted Platform]
MTL, LNL

Hsd-es-id: 14017254962
Original commit date: Thu Aug 11 12:08:52 2022 +0200
Change-Id: I4a6a38bac42320b16fec810ca349576d4e2422dc
Original commit hash: 7a6d5411322491e9ec7cdfe42a85b95c852f62ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c

================================================================================ 
Commit: 26395bb239d5925735b16f3b5691d5638f1eb034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:29:08 2022 +0530 
-------------------------------------------------------------------------------- 
There are ME references in PCH-Less platform (S3M FRU)

[Issue Description]
BirchStream BIOS supports PCH-Less configuration.
There is no PCH and ME in BHS and expectation is we have
NO ME references in BHS BIOS.
Still existing ME references in ClientOneSiliconPkg\Fru\S3m2.0:
ClientOneSiliconPkg\Fru\S3m2.0\Library\MeSocLib
ClientOneSiliconPkg\Fru\S3m2.0\Include\Register\MeRegs.h
ClientOneSiliconPkg\Fru\S3m2.0\Include\Register\HeciFruRegs.h
ClientOneSiliconPkg\Fru\S3m2.0\CommonLibS3m2.dsc

[Resolution]
Removed ME references

Package/Module:
BirchStreamRpPkg
C1S
CpPcPlatPkg
KaseyvilleRpPkg
ServerPlatformPkg
ServerSecurityPkg
ServerSiliconPkg

[Impacted Platform]
BHS, KSV

Hsd-es-id: 18023132278
Original commit date: Mon Aug 1 12:16:15 2022 +0200
Change-Id: Ibb77bf819095a6e7463597bd2a4cc4865df72bfc
Original commit hash: ee1710c41228fdb21deeb624343f76c21d5fb46d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/DxeMeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitCommonLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/PeiMeSocInitLib.c
ClientOneSiliconPkg/Include/Library/MeChipsetLib.h
ClientOneSiliconPkg/Include/MeFwHob.h

================================================================================ 
Commit: 4f86ad26f4feb29c34105f177ac0f21ba8dae410 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:29:05 2022 +0530 
-------------------------------------------------------------------------------- 
Fix for DEBUG macros having incorrect number of arguments

[Issue Description]
In LNL, DEBUG macros have incorrect arguments specifiers not aligned
with total number of arguments.

[Resolution]
Need to fix all the coding errors by modifying required arguments in
respective files.

Package/Module:
ClientOneSiliconPkg, LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 16018023581
Original commit date: Tue Aug 30 17:02:42 2022 +0530
Change-Id: Ie89e5796a171620985dcdda14d7cd74f0c6e396b
Original commit hash: da54169976960a82717f41e69feeeef36d048d7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Wdt/Library/PeiOcWdtLib/PeiOcWdtLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/PowerLossNotify.c

================================================================================ 
Commit: 1a46986853e8d8fe73dc0dba2d822bcf35c837c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:28:52 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M] Disable Turbo Mode by default as WA

[Feature Description]
Disable support for Turbo Mode by default as WA only for MTL M.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL-M

Hsd-es-id: 14017396088
Original commit date: Fri Aug 26 16:33:05 2022 +0800
Change-Id: I41517e7a1fc4976c0295559ce31cdad7e93fb4c0
Original commit hash: 711d13cc4009a301195555efb1bb4d71cad40ce6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: bcce0abb99f3af6966ea94786eef765a1f5d1447 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:28:50 2022 +0530 
-------------------------------------------------------------------------------- 
Usage of UNUSED_VALUE which holds the information about the PPI/Protocol

[Issue Description]
Usage of UNUSED_VALUE which holds the information about the PPI/Protocol

[Resolution]
Usage of UNUSED_VALUE which holds the information about the PPI/Protocol

Package/Module: Graphics, CpuRegBar

[Impacted Platform]
ALL

Hsd-es-id: 15011830051
Original commit date: Sat Aug 27 15:35:52 2022 +0530
Change-Id: I6dc36493271eb9991b97e3b6ed0905f706b91675
Original commit hash: 6a3b2cd59683b0e68151ab18781c8e07c3b66d68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/CpuRegbarAccessFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmCpuRegbarAccessFruLib/CpuRegbarAccessFruLib.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 7f131cd266977aedd8f4c59bb73427b76efe6b41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:28:42 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLS][Refactor] Update missing setup of OC uncore voltage mode
and overrides

[Feature Description]
There is no Uncore Voltage mode item in setup menu.
Add Uncore voltage mode item and policy into setup menu.

Package/Module:
MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 22015692609
Original commit date: Wed Aug 24 15:31:57 2022 +0800
Change-Id: I8b28da6eef5286f7b321202c47ccf76f8576bb15
Original commit hash: fd20e23a7f5ac30132479b2ccf2145bfb4ca15b4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 89a1e2528f5c03afa32f22eded97c626135df80b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:28:40 2022 +0530 
-------------------------------------------------------------------------------- 
TprInfoHob publishes IPU related drain control registers

[Issue Description]
TprInfoHob publishes IPU related drain control registers

[Resolution]
Check for IPU is enabled or not along with reading CAPID register.

Package/Module:
IPU

[Impacted Platform]
MTL-S

Hsd-es-id: 14017388403
Original commit date: Mon Aug 29 22:13:58 2022 +0530
Change-Id: I29d7f7a7d961746f3cc249212dc5829008cee17a
Original commit hash: 74c1858a2a7a03b73c394dcbe24357d0231ea494

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c

================================================================================ 
Commit: 7ce48132f546b8477a02ef17b9a68604ebdc8987 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:28:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2363_01

Hsd-es-id: N/A
Original commit date: Wed Aug 31 21:33:52 2022 -0700
Original commit hash: b2fa226078eec83b9a52bbb6c2995953d7f87ac7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0036d988c5c2001881914347131d8184bcac925e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:28:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2363_00) and reset Minor Version to 0

Wed Aug 31 20:24:09 2022 -0700
Original commit date: Wed Aug 31 20:24:09 2022 -0700
Original commit hash: d7144ab3829982c51cdd2114b45cbccec773b31e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 36a81472f684c6fd94f53c215ca247eb51811443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:28:32 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Unused value in SmbiosMiscEntryPoint function

[Issue Description]
UNUSED_VALUE in SmbiosMiscEntryPoint function.
File:
ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
Line: 423

[Resolution]
Check Status if it is error

Package/Module:
ClientSmbiosFeaturePkg/SmbiosMiscDxe

[Impacted Platform]
MTL

Hsd-es-id: 15011828056
Original commit date: Tue Aug 30 13:36:33 2022 +0800
Change-Id: I05dcf6ba4e391b18583d5bd5ccdab461757db6b2
Original commit hash: 1f7d7da6334fdc1b09da757a7f98739efd92d8f1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: e84a46eeac40dd887c94dbe28822533d51281de9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:28:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2363_00

Hsd-es-id: N/A
Original commit date: Wed Aug 31 14:35:15 2022 -0700
Original commit hash: ce2f067ec3925a24ab8ae234bd1c73b1d429df6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 87a12067e5f436b04a5d2727bb2c79a86fe2d4ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:28:13 2022 +0530 
-------------------------------------------------------------------------------- 
Fix BSOD while booting to OS with BIOS v2361_00

[Issue Description]
BSOD observed while OS booting with BIOS v2361_00

[Resolution]
Remove MtlSocIsPchAttached () check in SMM driver.

Package/Module:
ClientOneSiliconPkg/PchSmiDispatcher

[Impacted Platform]
MTL-S

Hsd-es-id: 16018023770
Original commit date: Tue Aug 30 18:45:47 2022 -0700
Change-Id: I4b2e0e7d61c24847580f25d434d4f842bee71ea8
Original commit hash: 28cbaf08ec854c2fae4037a65b83d326a2187a8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchxSmmHelpers.c
ClientOneSiliconPkg/Product/MeteorLake/SmmControl/RuntimeDxe/SmmControlDriver.c

================================================================================ 
Commit: 01d34fae0327b331ad497cca1a9aa1c657f44465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:27:16 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/Me/HeciCore: Use the same HECI timeout in emulation environment

[Issue Description]
The original code will use different HECI timeout in emulation
environment, now we need to use same timeout in emulation and normal
environment.

[Resolution]
Remove the HECI timeout special for emulation environment.

Package/Module: ClientOneSiliconPkg/IpBlock/Me/

[Impacted Platform]
ALL

Hsd-es-id: 13010010359
Original commit date: Mon Aug 1 14:52:23 2022 +0800
Change-Id: I1f970885ceb1c6622e963a705fdfa83cd0c1a5e6
Original commit hash: ade3b461e42163f1aa999b1786143c33f2b33832

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.h

================================================================================ 
Commit: af6e157b4c46470782822d3373a5fb9a69795c33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:27:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2362_01

Hsd-es-id: N/A
Original commit date: Tue Aug 30 21:33:25 2022 -0700
Original commit hash: 02dda65fb58f3ef0ec7c3d6c8fd56ea9ce07dc16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: df344f7cd7d10714b46bb78a1c8a5278a628ba59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:27:08 2022 +0530 
-------------------------------------------------------------------------------- 
Fix unit test GCC compatibility issues

[Feature Description]
Update MessageQueueLibTest to build and execute with GCC
tool chains. The main update is the OS specific APIs required
to execute code in a thread.

Update unit tests to return value from unit test main().

Package/Module:
various

[Impacted Platform]
ALL

Hsd-es-id: 22015689669
Original commit date: Tue Aug 23 18:38:43 2022 -0700
Change-Id: Idc08ff5361134ec3d368b80fad5775f98c0b9520
Original commit hash: 306f87234a04884b7a53d1639f5bcc11b727a206

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/UnitTestMain.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/UnitTestMain.c
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/UnitTestMain.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/UnitTestMain.c

================================================================================ 
Commit: 95fe5eb4638b597a51d8e22f6c5ae42243bb46e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:27:05 2022 +0530 
-------------------------------------------------------------------------------- 
Add .pytool/CISettings.py configuration file to Intel repository

[Feature Description]
Add the CI Setting configuration file to the Intel Repository
* Support all packages in Intel repository and set PACKAGES_PATH
to find all packages in all directories in Intel repository
* Support IA32/X64 architectures for host based unit tests
* Support DEBUG, RELEASE, NOOPT, and NO-TARGET build targets
* No sub-modules in Intel repository
* List Intel repository, Edk2 repository, and Edk2Platforms
repository as the only dependencies required to build and run
host based unit tests from the Intel repository.
* Set WORKSPACE to the directory above Intel repository.
* Require all tests to be run if there are changes to .pytool
or BaseTools folders

Package/Module:
.pytool

[Impacted Platform]
ALL

Hsd-es-id: 22015689669
Original commit date: Fri Aug 19 18:35:48 2022 -0700
Change-Id: I37191af1c8914bcc13f706ba3cb2ce8ff4b221da
Original commit hash: 31c4d6136896525ea681c4c98a0a5147ff3d3c11

-------------------------------------------------------------------------------- 
[Changed Files]
.pytool/CISettings.py
.pytool/ReadMe.md

================================================================================ 
Commit: bbe2704087514024e26a09445cc2f4c4e9d9e76b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:27:03 2022 +0530 
-------------------------------------------------------------------------------- 
Add and update ci.yaml files

[Feature Description]
Enable "HostUnitTestCompilerPlugin" for all packages that
support host based unit tests based on the EDK II
UnitTestFrameworkPkg.

Configure all other .pytool Plugin CI checkers as "skip".

Package/Module:
various

[Impacted Platform]
ALL

Hsd-es-id: 22015689669
Original commit date: Fri Aug 19 18:26:07 2022 -0700
Change-Id: I98b4bc3e9169e627374ddef1857fee24ab8d3b55
Original commit hash: 4f35b4e0c27302050f6f332c2cb08b9ab1380967

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/NhltFeaturePkg.ci.yaml
Features/Audio/SndwFeaturePkg/SndwFeaturePkg.ci.yaml
Features/BluetoothPkg/BluetoothPkg.ci.yaml
Features/ClientSmbiosFeaturePkg/ClientSmbiosFeaturePkg.ci.yaml
Features/CmosFeaturePkg/CmosFeaturePkg.ci.yaml
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.ci.yaml
Features/Ec/EcFeaturePkg/EcFeaturePkg.ci.yaml
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.ci.yaml
Features/I2cFeaturePkg/I2cFeaturePkg.ci.yaml
Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThroughFeaturePkg.ci.yaml
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertFeaturePkg.ci.yaml
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementFeaturePkg.ci.yaml
Features/Manageability/MebxFeaturePkg/MebxFeaturePkg.ci.yaml
Features/Manageability/PsrFeaturePkg/PsrFeaturePkg.ci.yaml
Features/Manageability/TdsFeaturePkg/TdsFeaturePkg.ci.yaml
Features/Security/DtprFeaturePkg/DtprFeaturePkg.ci.yaml
Features/Security/HstiFeaturePkg/HstiFeaturePkg.ci.yaml
Features/Security/TseFeaturePkg/TseFeaturePkg.ci.yaml
Features/Security/VtioFeaturePkg/VtioFeaturePkg.ci.yaml
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingFeaturePkg.ci.yaml
Features/Storage/MultiIbbFeaturePkg/MultiIbbFeaturePkg.ci.yaml
Features/Storage/NvmeFeaturePkg/NvmeFeaturePkg.ci.yaml
Features/Storage/SataFeaturePkg/SataFeaturePkg.ci.yaml
Features/Storage/UfsFeaturePkg/UfsFeaturePkg.ci.yaml
Features/Tcss/DTbtFeaturePkg/DTbtFeaturePkg.ci.yaml
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.ci.yaml
Features/Thermal/DptfFeaturePkg/DptfFeaturePkg.ci.yaml
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.ci.yaml

================================================================================ 
Commit: 61852da5d82c2ff3b39330415aedb0c942b72fd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:27:01 2022 +0530 
-------------------------------------------------------------------------------- 
Add Test to BASE_NAME of host based unit test INF files

[Feature Description]
The pytools Plugin that builds and runs unit tests based
on the EDK II UnitTestFrameworkPkg requires the BASE_NAME
in the unit test INF file to contain the keyword "Test".

Package/Module:
various

[Impacted Platform]
ALL

Hsd-es-id: 22015689669
Original commit date: Wed Aug 17 15:54:16 2022 -0700
Change-Id: Ib090a9df7f371dcd6ab9ff230fe6619ead557917
Original commit hash: f71642734ae036b3e6fb953bded747d2231a384e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/SmbiosTpmDeviceInfoHost.inf
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/CnvDxeHost.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariablesHost.inf
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/CnvVfrSetupMenuHost.inf
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/BatteryDxeHost.inf
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/EcDxeHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/BiosResiliencyDxeHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/MeFwuDxeHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/MeResiliencyDxeHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/PlatformInitRecoveryPeiHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/FfuFlashingDxeHost.inf
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/NvmeEraseDxeHost.inf
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/NvmePciHcPeiHost.inf
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PowerLossNotifyDxeHost.inf
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/AhciPciHcPeiHost.inf
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/SataEraseDxeHost.inf
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/DptfInstallTableDxeHost.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/XmlCliCommonDxeHost.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/XmlCliCommonPeiHost.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/XmlCliCommonSmmHost.inf

================================================================================ 
Commit: b327db770bf1d07bbda12a9749e95953183a86a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:26:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2362_00) and reset Minor Version to 0

Tue Aug 30 20:24:57 2022 -0700
Original commit date: Tue Aug 30 20:24:57 2022 -0700
Original commit hash: 8e8ad999688be1552f3d698b219ec444f3dc04e1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: ef5efd6904b6154b2a3be1f2469d8feae8916e41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:26:55 2022 +0530 
-------------------------------------------------------------------------------- 
Fix LNL Coverity errors

[Issue Description]
Coverity tool scan the code error.

[Resolution]
Add some judgement and delete some redundant code.

Package/Module:FirmwareGuard/CapsuleFeaturePkg & FirmwareGuard/TelemetryFeaturePkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15011818884
Original commit date: Mon Aug 29 13:35:34 2022 +0800
Change-Id: I44318dd821b04e5a26d790cb031daaf5c2b17f32
Original commit hash: 9adc124a14e5370ade6de687c08e00a48fc6bbb7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/BiosResiliencyDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/MicrocodeUpdate.c

================================================================================ 
Commit: ba23f3228708d05f6c31dbec8692b755fbb88daa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:26:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2362_00

Hsd-es-id: N/A
Original commit date: Tue Aug 30 18:42:57 2022 -0700
Original commit hash: 6995ea328f79d3d893d554715a038e56babd4240

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0ead76c6f03dac3a98b7dbc7df04446644fceb2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:26:35 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeteorLake: Fix for RTC failure on simics

[Issue Description]
Simics MTL-S seems to have problems with reporting RTC status in MTL PCH
PMC. To make reboot work on simics BIOS will check RTC status from MTL
SOC only for simics environment.

[Resolution]
Check RTC status on MTL SOC-S PMC.

Package/Module: ClientOneSiliconPkg/MeteorLake

[Impacted Platform]
MTL-S

Hsd-es-id: 16017951929
Original commit date: Mon Aug 29 13:30:54 2022 +0200
Original commit hash: 0d98ea3e3f3bc2cf7035d6e6bd8eb23881ab8e3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: be1008869f6d2a40a03696e144d5828ec40c920d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:26:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update Btg MTRR for benchmarking

[Issue Description] or [Feature Description]
Change in order to work with more recent ACM benchmarking changes

[Resolution]
MTRR change

[Impacted Platform]
MTL, LNC

Package/Module:
Intel\MeteorLakePlatSamplePkg\Include\Library\PeiBootGuardEventLogLib.h

Hsd-es-id: 14015376527
Original commit date: Thu Aug 18 13:07:54 2022 -0700
Change-Id: I6a7de0176b2a1afeace4ac29802a73f44b444985
Original commit hash: b1928bedfaa21b9fcb05cf82a509c9969205e57c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h

================================================================================ 
Commit: 602aaba3678be0d68ce1c585c1217a144cc48ec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:26:03 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/WOL: Support PCH WOL Fast Setting

[Feature Description]
Configuring PCH Lan WOL Fast Support as per policy

Package/Module: C1S/PCH

[Impacted Platform]
ALL

Hsd-es-id: 15011699318, 15011699319
Original commit date: Thu Aug 11 15:32:48 2022 +0800
Change-Id: I8dc5d28f44a4f5c1b160bef52ddc9b65483860a1
Original commit hash: 2c30ed0fe9abfa45e861accbde60ce80e0d6ffda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/GbeSxSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Include/ConfigBlock/Gbe/GbeConfig.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchPolicy.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 3aab902725bd1bbe14485c2efe8aaaf56f41d716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:25:57 2022 +0530 
-------------------------------------------------------------------------------- 
Enable GBE ACPI device definitions

[Issue Description]
YB observed on Gbe device

[Resolution]
Enable Gbe ACPI device definition for MTL-S PCH.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18023298315
Original commit date: Tue Aug 30 09:28:32 2022 +0200
Original commit hash: b9f7e9cb0613d2595862564eb74e3c308571f19c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl

================================================================================ 
Commit: 0b090f319f4a6a7162a2f2904618240febaf1f79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:25:50 2022 +0530 
-------------------------------------------------------------------------------- 
Incorrect BIOS Guard Feature SVN Bios release number

[Issue Description]
Incorrect BIOS Guard Feature Svn Bios Release number value

[Resolution]
Updated BIOS Guard feature SVN Bios release number

Package/Module: Intel/MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16017998248
Original commit date: Mon Aug 29 17:37:03 2022 -0700
Change-Id: I7f0bf9179d9b695f4d4b5bca7d9087a34dba51b6
Original commit hash: 1f72798b43adede8d37c8b0a472150e69f0fb92f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: be7cd2d855ccd94ff785ba5ec6460e57c77087c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:25:38 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Fix ME Coverity issue

[Issue Description]
Fix multiple errors are reported by Coverity.

[Resolution]
1. Add return for those failures
2. Remove the unused status

Package/Module: ME

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011825156
Original commit date: Fri Aug 26 17:57:00 2022 +0800
Change-Id: Ie27f65afd94a95a01e1f7b0473653b3d5b711c4f
Original commit hash: 78d24493fcc288fe9e493bdd4a3a1d4a514f0c85

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c

================================================================================ 
Commit: 5d5b3e83ec2ec8df7a04b313819f1c16a7eb2fa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:25:25 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Fix ME Coverity issue

[Issue Description]
Fix multiple errors are reported by Coverity

[Resolution]
1. Remove those never reached execution.
2. Fix FindMeFwStsIndex to avoid array index overrun declaration
3. Add return for those failures
4. Remove the unused status

Package/Module: ME

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011826970, 16017976028, 15011820946
Original commit date: Fri Aug 26 16:33:48 2022 +0800
Change-Id: I4f1292ed15c876fce732b825334012f4e263084f
Original commit hash: c19b8b845472f2d4f363eaf5247d7345fb2dbe0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitDxeFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/MeResiliencyDxe.c
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 211102884acd1e11bb2487e96598fac45d2aef08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:25:21 2022 +0530 
-------------------------------------------------------------------------------- 
MTL Klocwork Errors

[Issue Description]
Sync from ADL to MTL

[Resolution]
Status value initialization

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16017217979
Original commit date: Wed Aug 17 11:07:44 2022 +0530
Change-Id: I612bc5b14c4148d136919e5468f98b211ae7a6bc
Original commit hash: 94b17393b65c7c6be85694aa6a562ce415d6d6f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: ea6fde5d9c14369bbd7d4c3b6b84ea585b095c47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:25:19 2022 +0530 
-------------------------------------------------------------------------------- 
Unexpected Stings observed in the Debug print's while triggering LPE and
RPE with Debug bios.

[Issue Description]
Sync from ADL to MTL

[Resolution]
Unexpected Stings are removed in the Debug print's while triggering LPE
and RPE with Debug bios.

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16017637136
Original commit date: Wed Aug 17 17:15:43 2022 +0530
Change-Id: I6309aca41aa6bf993fbbf72cc37c6b407caf6bce
Original commit hash: 925ac2038e8e81d741505edc439f59b44fbd7c6d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 9f23b00b99b1946493ae1f7b0b13494b02900c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:25:11 2022 +0530 
-------------------------------------------------------------------------------- 
[KlocWork] Fix TraceHub redundant statement

[Issue Description]
KlocWork analysis result shows error in TraceHub related code.

[Resolution]
Remove unnecessary NULL checking statement.

Package/Module:
ClientOneSilicon/TraceHub

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011825463
Original commit date: Thu Aug 25 16:53:25 2022 +0800
Change-Id: Ic043614cd2d42450aff8e9065abd96dd19f01217
Original commit hash: a2a3b5264ca36c5e985c9d6c72ea410f1c753e07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/PeiTraceHubDebugSystLib.c

================================================================================ 
Commit: 84ed39575020c5d5d214a049f0832c3030fefe94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:25:00 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - Vtd

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
Intel\ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812707
Original commit date: Wed Aug 24 14:55:08 2022 +0800
Change-Id: Iaf819c3adbd48aec1937c3b64c1c6aed789fd53c
Original commit hash: a7f65ce0f818655f5aa03ccdac7395442f04050c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h

================================================================================ 
Commit: 959ab3d47a17f51cafb4d3489554b15c2d8d2b72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:24:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2361_00

Hsd-es-id: N/A
Original commit date: Mon Aug 29 21:34:04 2022 -0700
Original commit hash: 3a05d237403876ad8e2c056569dce24da08492f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a115f5f626a5941d3eb64fa9a4e9381872f4a06d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:24:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2361_00) and reset Minor Version to 0

Mon Aug 29 20:25:37 2022 -0700
Original commit date: Mon Aug 29 20:25:37 2022 -0700
Original commit hash: cef78aa341e50ff5ec9122f024d641c8c1866ecd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 9d5dfcc9355d9e208fe2fdc9b67664b1d50332a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:24:50 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Fix ME Coverity issue

[Issue Description]
Fix multiple errors are reported by Coverity

[Resolution]
1. Remove/Execute those unused status.
2. Remove those never reached execution.
3. Add return for those failures

Package/Module: ME

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011830057, 15011818683
Original commit date: Fri Aug 26 16:03:38 2022 +0800
Change-Id: I4e95976e9a023d1c0477e7b42fc835093de1ecac
Original commit hash: 5d20440c9a6bd9320db527d18824f43f2e4af6b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/Kvm.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/PetMessage.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLib/DxeAmtSupportLib.c
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c

================================================================================ 
Commit: dff194faea0714697e96b3f14ba7a00f729bc11a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:24:46 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - Cpu Parts

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011811596
Original commit date: Tue Aug 23 11:53:25 2022 +0800
Change-Id: I8494ce8e5d39112f37284893463df0405d202391
Original commit hash: 79c0f142a1571956ace19b086928dcd3cf571000

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h

================================================================================ 
Commit: 412d65388d988400b65509a47483916b3ec6ae3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:24:27 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - TraceHub

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
Intel\ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011811613
Original commit date: Tue Aug 23 18:38:55 2022 +0800
Change-Id: I3b1fc1b1767435f31ad644ecc7a1bb600247efad
Original commit hash: 507cc4965a675dbc12e74efd54aa4b3cce202988

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/TraceHub/TraceHubConfig.h

================================================================================ 
Commit: be028e6b4f3235229a9f2261e385300886abf977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:24:10 2022 +0530 
-------------------------------------------------------------------------------- 
Set EOS bit in PCH before setting SOC EOS.

[Feature Description]
While exiting SMM, BIOS shall set the EOS bit on PMC.PCH (SMI_EN : EOS)
before setting PMC.SoC (SMI_EN :EOS).

Package/Module:
ClientOneSiliconPkg/Smm

[Impacted Platform]
MTL-S

Hsd-es-id: 18023447090
Original commit date: Wed Aug 24 10:08:44 2022 -0700
Change-Id: I2ce411c54d20e2f02c866efef68ef721e833c38c
Original commit hash: a11e6356b78d4fff206111f2c495a7fcf2e5e3dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPmcLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.inf
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmm.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmCore.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchxSmmHelpers.c
ClientOneSiliconPkg/Product/MeteorLake/SmmControl/RuntimeDxe/SmmControl.inf
ClientOneSiliconPkg/Product/MeteorLake/SmmControl/RuntimeDxe/SmmControlDriver.c

================================================================================ 
Commit: dcda6ecb798b934e4d8d936ac94e63510c1aec62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:23:53 2022 +0530 
-------------------------------------------------------------------------------- 
KW errors based on BIOS 2352 02

[Issue Description]
SiInitCommon.c : Pointer '*PchConfig' checked for NULL
at line 64 will be dereferenced at line 89.
EarlyDevices.c : Pointer 'PchPmcDev' returned from call to
function 'BuildGuidHob' at line 123 may be
NULL and will be dereferenced at line 128.
Pointer 'PchConfig' returned from call to
function 'BuildGuidHob' at line 100 may be
NULL and will be dereferenced at line 104.
Pointer 'SocPmcDev' returned from call to
function 'BuildGuidHob' at line 80 may be
NULL and will be dereferenced at line 85.
SiInit.c : 'PchConfig' might be used uninitialized in this
function.

[Resolution]
Added NULL check for the error caused variables.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 16017217979
Original commit date: Wed Aug 24 16:22:44 2022 +0530
Change-Id: Ia11ecda3f5dd57b9c7d4c88aaf4a07e79b4ad679
Original commit hash: 4b0a82a8197e1ceb6ce8cc4163fe3101ef89da97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitCommon.c

================================================================================ 
Commit: 164fef7dab1026cd9d357d2251a388cb5537b8b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:23:50 2022 +0530 
-------------------------------------------------------------------------------- 
Add support for using DevTLB bit in creating DMAR

[Feature Description]
System firmware should only expose devices under SATC/SIDP structures in
DMAR ACPI table if a respective IOMMU supports Device-TLB.

Changes:
Added a code which checks if DT bit in ECAP register is set, if not,
then BIOS FW removes respective devices from SATC/SIDP structures in
DMAR ACPI table.

Package/Module:
ClientOneSiliconPkg/DxeVtdInitLib

[Impacted Platform]
MTL, LNL

Hsd-es-id: 14017360858, 18023697913
Original commit date: Mon Aug 29 09:07:58 2022 +0200
Original commit hash: e0ec474e2ee4c8423f89a27cffb8371015741859

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c

================================================================================ 
Commit: b08d3454e343a4bfeaaab534aebbebc1bdd93875 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:23:47 2022 +0530 
-------------------------------------------------------------------------------- 
OVERFLOW_BEFORE_WIDEN in InstallSmbiosType19() function

[Issue Description]
Potentially overflowing expression in InstallSmbiosType19() function

[Resolution]
Typecasted the variable

Package/Module:
Smbios

[Impacted Platform]
LNL,MTL

Hsd-es-id: 16017872271
Original commit date: Wed Aug 24 14:37:39 2022 +0530
Change-Id: I58a6e5dadf0f37a18e22c3a7775ae5665d11ceba
Original commit hash: 22d602e61465313d4581c6f61af2e6c36ad45e58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType19.c

================================================================================ 
Commit: 645557d81f09650dd3ff0be1be9d5c37cffb12e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:23:40 2022 +0530 
-------------------------------------------------------------------------------- 
GMD ID values for MTL-M/S GCD A0 only based on PCI device ID.

[Feature Description]
GMD ID values for MTL-M/S GCD A0 only based on PCI device ID.
for MTL-M and MTL-S A0 GCD is not returning the correct value for GMD
Register, so need to override based on GT DID.

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16017804269
Original commit date: Sun Aug 28 12:50:56 2022 +0530
Change-Id: Iad7d7d0cf9d655fb61936634ce9b273913ba99c9
Original commit hash: 806db3dae489a79a6b490baf78d04207ee644c59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c

================================================================================ 
Commit: 798dcf189cb0d7b9e87e8123b521e8b6524cd17f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:23:36 2022 +0530 
-------------------------------------------------------------------------------- 
Remove tags of xmlcli in platform code

[Issue Description]
Cleaning tags of XMLCLI

[Resolution]
Cleaning tags of XMLCLI

Package/Module:
XmlCliFeaturePkg

[Impacted Platform]
All.

Hsd-es-id: 15011346057, 15011346058
Original commit date: Tue Jul 19 15:44:28 2022 +0800
Change-Id: Ida2cc02c4c956f36d14f7ba62128584d73c07e7e
Original commit hash: e329cd2391014ce618cdd7bd997bfcaa24bd3d3c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliApi.h
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.dsc

================================================================================ 
Commit: 7f857fc43696cc8c4b2ba593fa635f3802dd5ae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:23:32 2022 +0530 
-------------------------------------------------------------------------------- 
Preset Choice update for PCIE4 (C16) and PCIE5 phy (E32)

[Feature Description]
Preset List needs to update as per SNPS Recommendation

Package/Module:
Fru/MtlSoc

[Impacted Platform]
MTLP,M

Hsd-es-id: 16017656737
Original commit date: Mon Aug 8 13:27:06 2022 +0530
Change-Id: Ibe080a3306487119670820a1c8c2ce00d5ab289b
Original commit hash: b26029fe196d2823adaf8643da58b503291e6e93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: dd55ab2ef25b5843af2b9639592d9d19c7c77d5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:23:30 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] Integrate Auto generated header from OSXML for CPU IPs

[Feature Description]
Integrated Autogenerated MSR for CPU IPs

Package/Module:LnlCDie

[Impacted Platform]
LNL

Hsd-es-id: 16017779258
Original commit date: Fri Aug 26 11:11:19 2022 +0530
Change-Id: If4fb6091c3e109cc98626e5f884b8a22e441cbce
Original commit hash: f3c4abc51836f0db458ddbd9ed5aa26a7a8c5e85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h

================================================================================ 
Commit: ec82075a3c2e3b6fbbe08479bca6dce79f50975b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:23:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2357_00

Hsd-es-id: N/A
Original commit date: Sun Aug 28 21:33:27 2022 -0700
Original commit hash: f35aabb5f0c497c0d3e1ce8fd527f182615de417

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 07d620ff9b647f6c945481bc05c33107d75964fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:23:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2357_00) and reset Minor Version to 0

Sun Aug 28 20:29:35 2022 -0700
Original commit date: Sun Aug 28 20:29:35 2022 -0700
Original commit hash: 504e9803ed2c9ea7a9ca08b40a81029d4e853178

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: ebf826a36ca0dd822cbf6d114622ab8d35ba4b53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:23:21 2022 +0530 
-------------------------------------------------------------------------------- 
Coverity: Fix report issue in ClientOneSiliconPkg

[Issue Description]
Coverity static code analysis shows errors in ClientOneSiliconPkg

[Resolution]
Check or remove those unused status and dead code to solve these problem

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
LNL-MX

Hsd-es-id: 15011821226
Original commit date: Fri Aug 26 16:11:44 2022 +0800
Change-Id: Ie8fd12ba77de36b54b49868abeae018fc5434361
Original commit hash: 2caea432b70c1abcfd14bf371604bc918e1eb725

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/PciSegmentLib.c
ClientOneSiliconPkg/Library/OcMailboxLib/OcMailboxLibrary.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c

================================================================================ 
Commit: a9d0dfc803530afdaa0486c8b22e6f0c9c2dce1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:23:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2355_00

Hsd-es-id: N/A
Original commit date: Fri Aug 26 21:33:28 2022 -0700
Original commit hash: a57c287b28bb9ce9062276c5b25e13123c70d4f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 942acc3c0cbd524c94495ce9726a286c6f4c23c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:22:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2355_00) and reset Minor Version to 0

Fri Aug 26 20:23:38 2022 -0700
Original commit date: Fri Aug 26 20:23:38 2022 -0700
Original commit hash: 70a3d4b06a58cd40c6e79863b3fdad6bc43b7d97

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 77948191bbb88d96f096b28421a43515ee886373 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:22:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.16.6

Fri Aug 26 01:02:18 2022 -0700
Original commit date: Fri Aug 26 01:02:18 2022 -0700
Original commit hash: be952232107642c18c2d8959dac3220ac0c8b2cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 350506b5cba68a280cb648d64e116548cf32d10a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:22:26 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Safe Mode Configs, Training Enabled and SAGV for LP5

[Feature Description]
(1) MRC must enable the following training steps by default for LP5
DCC
DCCDOWNSTREAM
FUNCDCCDQS
FUNCDCCWCK
FUNCDCCDQ
DIMMRONT
WRTDS
WRTEQ
RDVREFDC
WRTDIMMDFE
DCCLP5WCKDCA
(2) MRC must configure a default LP5 SAGV work point config of
3200 G4, 4267 G4, 4267 G4, 4800 G4
(3) MRC must configure a default LP5 DdrSafeMode mask of 0x1FB

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015702422
Original commit date: Fri Aug 26 00:57:33 2022 -0700
Change-Id: Ib9156f2a9ddcef4a8e098851c2bd033a5541152b
Original commit hash: 0f650ab2d8fc779b266564bcd4260557917973c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9504bfa89474b8b92aed406ae7ccda71bbf177aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:22:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.16.5

Thu Aug 25 17:42:48 2022 -0700
Original commit date: Thu Aug 25 17:42:48 2022 -0700
Original commit hash: 98c6838e1f112fc6fea8c73b056d5eb5db4e3714

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 65d499c8c54d16a8cbccc22a339eaa3e4f6c02db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:22:22 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Jedec WriteLeveling saturating
if between ch0/ch1 have uneven occupied ranks

[Issue Description]
1. When in mix rank config where:
MC0CH0D0 2R
MC0CH0D1 1R
MC0CH1D0 1R
MC0CH1D1 2R
MrcNormalizeTxDelay is trying to sweep all 4 ranks in ch0 and ch1,
due to ValidRankMask is 0xF,
but CH0 R3 and CH1 R1 doesn't exist
2. Write Leveling return failure due to mrcParamSaturation
even MrcNormalizeTxDelay doesn't shows saturation
This is due to TotalPiDelay is pointing to wrong channel

[Resolution]
1. Use MrcRankExist check instead of ValidRankMask check
2. Change WrLvlTotPiDly[Controller][Controller] to
WrLvlTotPiDly[Controller][Channel]

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015647324
Original commit date: Fri Aug 19 16:28:33 2022 +0800
Change-Id: Ie714e213a05a2ed0507c20b4e2eee8a477a8ef26
Original commit hash: 5edc8df243a1fcd5e142f899951d066ff7d8fe42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: a84ea5a757c37fd7b3c0ee6be9d7054645463a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:22:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.16.4

Thu Aug 25 17:39:03 2022 -0700
Original commit date: Thu Aug 25 17:39:03 2022 -0700
Original commit hash: c680af10503148db099497e123233dd298ac91a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 270be0a0cbb91d347023f4e7867ca4e53c646477 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:22:18 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DDR5 ReadMPR needs to do a jedec reset
before running readmpr

[Issue Description]
ReadMPR 2D training finds no passing eye margin

[Resolution]
Adding MrcResetSequence at the end of MTL MrcMapDqDqsSwizzle to match
ADL working flow

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015690528
Original commit date: Tue Aug 23 18:22:58 2022 -0700
Change-Id: I0b44f6fde0fd069b4e1059db42aa2c4e4ee09e61
Original commit hash: ddff6b9bb4a9ee7fd27c76170a30e3cc47786b21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3786ec18c6f3d5b55c09c49de325ceeb4302c9e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:22:06 2022 +0530 
-------------------------------------------------------------------------------- 
Remove the BIOS mailbox command to control IOMMU scalable mode

[Feature Description]
A possibility to control IOMMU scalable mode via mailbox command
needs to be removed, as there is no support for that feature from
pcode.

Changes:
1. Removed mailbox command to turn off/on Scalable Mode.
2. Removed a setup option for enabling/disabling Scalable Mode.
3. Removed ScalableMode from VT-d config and its policy update.

Package/Module:
ClientOneSiliconPkg/PeiVtdInitFruLib
ClientOneSiliconPkg/PeiVtdInitLibVer2
ClientOneSiliconPkg/PeiVtdPolicyLib
MeteorLakeFspPkg/PeiSaPolicyUpdatePreMem
MeteorLakePlatSamplePkg/SaSetup
MeteorLakePlatSamplePkg/PeiSaPolicyUpdatePreMem

[Impacted Platform]
MTL-M

Hsd-es-id: 18023607758
Original commit date: Thu Aug 25 10:50:29 2022 +0200
Original commit hash: 802b97750edf8a039b78b718535023443ee12175

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiVtdInitFruLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: e1723726838b2816c416af9c13ab3f0aa53e5f5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:21:55 2022 +0530 
-------------------------------------------------------------------------------- 
Add support for M.2-1A platform current consumption capability

[Feature Description]
Platform will define the assemble of M.2-1A on the Wi-Fi slot and
current consumption capabilities. The Wi-Fi module will fetch this value
from the bios and will use it to enable SW to mitigate current
consumption.

[Impacted Platform]
ALL

Package/Module: MeteorLakePlatSamplePkg

Hsd-es-id: 16017477548
Original commit date: Mon Aug 22 15:19:00 2022 +0530
Change-Id: Ibe988217a702d100169fe58a910cc272f294eff9
Original commit hash: 4431a50a33f51743506da5c8f624fea64b3e82ab

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 668b307557c224d5e2d88c774daf22170ccccf62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:21:52 2022 +0530 
-------------------------------------------------------------------------------- 
Add support for M.2-1A platform current consumption capability

[Feature Description]
Platform will define the assemble of M.2-1A on the Wi-Fi slot and
current consumption capabilities. The Wi-Fi module will fetch this value
from the bios and will use it to enable SW to mitigate current
consumption.

[Impacted Platform]
LNL

Package/Module: CnvFeaturePkg

Hsd-es-id: 16017477548, 16017545984
Original commit date: Mon Aug 22 15:12:03 2022 +0530
Change-Id: I30284321daa5188f6d8400884e227b58e08cbeeb
Original commit hash: 0b31dbdd6cde73664e9e559a618b487523d0d773

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer2.c
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariablesVer1.h
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariablesVer2.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariables.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesWlan.h

================================================================================ 
Commit: e555725879e615b724d63d3acbd4ffbfe63f3e16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:21:43 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS access for some NCU registers needs change

[Issue Description]
BIOS access GGC register and VID as 4 bytes at few places.

[Resolution]
Corrected GGC register and VID access as 2 bytes.

Package/Module:
ClientOneSiliconPkg/HostBridge

[Impacted Platform]
ALL

Hsd-es-id: 16017615509
Original commit date: Mon Aug 8 15:55:27 2022 +0530
Change-Id: I952429f18fb6f5791e68ea043d4fd7095409d041
Original commit hash: f15522281329489abc6f997f100745992a706657

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: e34cfc75337e8670b8f8f123f525b316b6df1364 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:21:33 2022 +0530 
-------------------------------------------------------------------------------- 
PG3 entry/exit counter verify by ISCT.

[Feature Description]
1. Expose a UEFI variable to enable disable this feature (will not
be exposed as a setup option ). By default it will be init as
disabled.
2. Using external tool (xmlcli/win api ) to enable it from shell/os
etc.
3. BIOS will expose a new ACPI device for ICST (_HID,
"INTC109B/,EISAID ("PNP0C02 ) only when the support is
enabled.
4. BIOS will read Ec offset (0x78 ) to determine PG3 entry exit
log (BIT2: set to indicate PG3 entered successfully. BIT3: set to
indicated PG3 exit after counter expiry. )
5. Will propagate the same info using DSM function 1 in this
device scope.
6. Whole flow will be skipped in case the nvram variable is not enabled

Package/Module:EcfeaturePkg

[Impacted Platform]
Arrow lake - P
Arrow lake - S
Metor lake - P
Metor lake - M
Metor lake - S

Hsd-es-id: 16017278332
Original commit date: Tue Aug 23 14:56:16 2022 +0800
Change-Id: I330a82f29c1d1310fcc684b70aa889122a148768
Original commit hash: b504c26738869f27b60fc575d291e6022a7705f8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcDevice.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcNvs.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcRam.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcSsdt.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/SBDevices/Pg3d.asl
Features/Ec/EcFeaturePkg/Include/EcNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformEcMethods.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: c0dcfb5d4863cc695689f68d506da5a0dbc2cca5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:21:29 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] MTL SOC-S TraceHub PSF register offset is incorrect

[Issue Description]
MTL SOC-S PSF TraceHub offset is overriden by that of SOC-M

[Resolution]
Correct control flow to avoid SOC-S PSF TraceHub offset being overriden

Package/Module:
ClientOneSiliconPkg\Fru\MtlSoc\LibraryPrivate\PeiDxeSmmPsfSocLib

[Impacted Platform]
MTL

Hsd-es-id: 15011830162
Original commit date: Fri Aug 26 15:26:38 2022 +0800
Change-Id: I7a521580cf1be3ce0c9feb629cb6d6dac56ddc9e
Original commit hash: 0f088ac76d2feda4e1199090c5891b622d933631

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c

================================================================================ 
Commit: 70d94353d84ace4010730646c2de73893e1e350a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:21:17 2022 +0530 
-------------------------------------------------------------------------------- 
SAGV point to support WiFi TBDC

[Feature Description]
MRC needs to detect MTL CPU.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 22014962989
Original commit date: Thu Aug 25 23:19:39 2022 +0800
Change-Id: I929dd21effd87fa698233111a610fade3e8e700d
Original commit hash: 8b75198264fcb178b37c5509764fcf7f85f12313

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 115fa86db5f20dc034e46510642160ebef397b13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:21:15 2022 +0530 
-------------------------------------------------------------------------------- 
Programming flow correction for MCHECK

[Feature Description]
The C6DRAM programming flow for MCHECK should be done for all cores.
Removed the condition check for small core count.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14017378008
Original commit date: Tue Aug 23 16:31:04 2022 -0700
Change-Id: I73e58f1f2f25ac910717bddd344461cafb82d72e
Original commit hash: f7418cde6658972eef0226069cdd7d5a67437d3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c

================================================================================ 
Commit: f5e81bc0c84ad26968add04a5a8230c003333d4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:21:13 2022 +0530 
-------------------------------------------------------------------------------- 
Removal of SetSaPmCtlReg API.

[Feature Description]
Removal of SetSaPmCtlReg API.

Package/Module:
programming of R_SA_MCHBAR_SAPMCTL_OFFSET is removed.

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16017791940
Original commit date: Thu Aug 18 14:30:33 2022 +0530
Change-Id: Ife30ba90a0945ac007dac78cfc6bf546e357e970
Original commit hash: c45766e4fda84fda4adead2ae33cadde26e4e8fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiSaInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: f85a85b354254febd3a498e91681b750422d01de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:21:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2354_00

Hsd-es-id: N/A
Original commit date: Thu Aug 25 21:33:52 2022 -0700
Original commit hash: 3c2d85eec35bd98634ff321c11bcbfc610e9cd3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d894d102efeea4ce626d5fbe70b8d135058f74d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:21:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2354_00) and reset Minor Version to 0

Thu Aug 25 20:28:53 2022 -0700
Original commit date: Thu Aug 25 20:28:53 2022 -0700
Original commit hash: a32a3ad92ca92fbbca7f10f596aa69037cc73341

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 348b63e0d7dc8490cd1842c73011e28cdffae632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:21:03 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking Clean up if statement in configblock

[Feature Description]
Enable natural alignment checking
and no if statement in config block

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011778633
Original commit date: Thu Aug 18 15:06:26 2022 +0800
Change-Id: I2c1fe9109f3ed0700e2f536a48e97325d0742640
Original commit hash: ffdb43dc18116bcab02a04676b6791b187981e15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/BiosGuard/BiosGuardConfig.h
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c

================================================================================ 
Commit: feea7f8e8b2a68392c3ee19bab25cc31edb5ab64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:20:32 2022 +0530 
-------------------------------------------------------------------------------- 
Remove registration on gEfiEventLegacyBootGuid.

[Feature Description]
Legacy Boot Events are no longer signalled.
They should be removed.

Package/Module:
BirchStreamFspPkg
C1S
ServerSiliconPkg
CpPcPlatPkg
Features
LunarLakePlatSamplePkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 18022691711
Original commit date: Wed Aug 24 11:30:58 2022 +0200
Change-Id: I2d7c085e1e04d76949f585119060c62bfcb83a7e
Original commit hash: 4d6b347c12c33a29203b210e24c5d7ed7d29e660

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciFlow.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.inf
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.inf
ClientOneSiliconPkg/IpBlock/Wdt/Dxe/WdtDxe.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxeFsp.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: 31ee2f2a48207fec0d1becbee0f8e5c195a4ad24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:20:10 2022 +0530 
-------------------------------------------------------------------------------- 
Erase Events are logged in PSR with fail status instead of success

[Issue Description]
Erase Events are logged in PSR with fail status instead of success

[Resolution]
send as success(1) and fail(0) for erase actions

Package/Module:
MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 13010030753
Original commit date: Wed Aug 3 18:01:26 2022 +0530
Change-Id: I7e3f7b019c1f7ae3e270874bada92393b3d841d5
Original commit hash: 29637d33f0adf741fad20a5788ac8b0c1e0aaa74

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: b779d8090741f230eef6376a089c6037e6f77d0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:19:55 2022 +0530 
-------------------------------------------------------------------------------- 
Lowest of highest performance only for bigCore, excludes atom core

[Issue Description]
Lowest of highest performance only for bigCore, excludes atom core

[Resolution]
Lowest of highest performance only for bigCore, excludes atom core

Package/Module: C1S/AcpiTables

[Impacted Platform]
ALL

Hsd-es-id: 22015691973
Original commit date: Wed Aug 24 10:34:08 2022 +0800
Change-Id: I2fa98aba229b3c358f7bd9f5e688c2a88b724d2b
Original commit hash: 5b081a2d4f95d886bbd33180533dcd0ee3467d98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl

================================================================================ 
Commit: bce5a9bcfa89f7a6461113a06065459083e52fd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:19:51 2022 +0530 
-------------------------------------------------------------------------------- 
MEBx password exposed in BIOS log.

[Issue Description]
MEBx password exposed in BIOS log.

[Resolution]
Add condition to check HECI command to trim sentitive information.

Package/Module:
C1S/ME

[Impacted Platform]
ALL

Hsd-es-id: 15011785527
Original commit date: Wed Aug 24 12:06:43 2022 +0800
Change-Id: I1b20bd10367dc13e069029de85164be059744148
Original commit hash: 1daf553d7858cdcd180abf8e94ce61f31bb990c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciAsyncSupportLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: a167a9d02c760cb78c3483076620ba3e0e60d622 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:19:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2353_00

Hsd-es-id: N/A
Original commit date: Wed Aug 24 21:33:40 2022 -0700
Original commit hash: 6318cf683ae69027cdffb4c6b509c92871574f4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 15115b20ad655afac982df6f3d23242893bb8f13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:19:37 2022 +0530 
-------------------------------------------------------------------------------- 
Fix failure to boot to BIOS setup with SpecialPool Debug BIOS

[Issue Description]
A page fault occurs when entering BIOS setup with SpecialPool Debug
BIOS builds.

[Resolution]
Added code to check for a null pointer before dereferencing that
pointer.

Package/Module:
I2cFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011684269
Original commit date: Mon Aug 22 15:20:21 2022 -0600
Change-Id: I8620dc510e0f76b642b88147c00f40a4b84bfd02
Original commit hash: abbac1307541fdb5163b27a4b464b36c127c2de9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/I2cPlatformDxe.c

================================================================================ 
Commit: 75d0eded6efba4862fc1d4bbc02c0017ffd72609 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:19:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2353_00) and reset Minor Version to 0

Wed Aug 24 20:26:21 2022 -0700
Original commit date: Wed Aug 24 20:26:21 2022 -0700
Original commit hash: 0a43624459d84ac767e9c570fe4798b5d44b2f44

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: f17950df649c3f8b9a8a2eaef28187dac60d04e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:18:46 2022 +0530 
-------------------------------------------------------------------------------- 
UnlockAll GPIO BIOS option works only when enabled by default.

[Issue Description]
If this option is set by default it leaves the GPIOs in unlock state.
But when this option is enabled in setup and rebooted there is no way
unlock the GPIOs which were locked in previous boot.
Hence need to add Gpio Unlock All fucntionality.

[Resolution]
If Unlock All is set then go and explicitly clear lock bits.

Package/Module: ClientOneSiliconPkg/Fru/MtlPch

[Impacted Platform]
MTL-M, MTP-S, MTL-S

Hsd-es-id: 16017590330
Original commit date: Thu Aug 18 14:47:51 2022 +0530
Change-Id: Ie6ebf90843056442d08dc7115f47b611bfa0465c
Original commit hash: c663de48a0137365505c4f3adb94d0e67dfd3c54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/IncludePrivate/GpioV2ControllerInterface.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 2228b6ee402a0f8887faf95070489ca72753bfb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:18:32 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Fix unused value issue in MeSetup.c

[Issue Description]
Multiple unused status in MeSetup.c

[Resolution]
Remove those unused status. Also assign fixed value improve potential
concern.

Package/Module: PlatSamplePkg/Setup/MeSetup.c

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011812280
Original commit date: Tue Aug 23 16:56:47 2022 +0800
Change-Id: I261cc33b29b5f202720456e6a7cb31bbdf9800cd
Original commit hash: fa21d4f89ea09bad0bc68eb3c71ebe787be61068

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: f0de67696372837b7522bc7424d0537709def76b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:18:00 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Fix TraceHub overflow and deadcode issue

[Issue Description]
Coverity analysis result shows error in TraceHub related code.

[Resolution]
Fix potentially overflowing expression by cast data type to UINTN.
Remove statement which never reached.

Package/Module:
ClientOneSilicon/TraceHub

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16017872335
Original commit date: Wed Aug 24 10:57:39 2022 +0800
Change-Id: If6e1bc375421decacad9eaf4937954807b159848
Original commit hash: 7e996a567067adadb56e214f4afd1880b9f94a73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/BaseTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeCoreTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeSmmTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/PeiTraceHubHookLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/PeiTraceHubDebugSystLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c

================================================================================ 
Commit: 3ee2b5eef5a025611694c62d38b5fa4702ce0f4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:17:49 2022 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
version is not matching with release cPCIe IPSD

[Resolution]
Fixed the version in IPSD

Package/Module:
IpBlock/IpPcieSip17

[Impacted Platform]
All

Hsd-es-id: 15011648140
Original commit date: Thu Aug 18 12:31:47 2022 +0530
Change-Id: I985ba2c79c7fb3b48e166b549a5fae6dfef34fe3
Original commit hash: 8bd12bfd3d279c3b4acf055c2535d53582a3edb3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcie.h

================================================================================ 
Commit: 1bc4384af30f3e77f8724aa14ad8aabc320c1b3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:17:47 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS shall provide controlled option to disable PROCHOT demotion p2

[Feature Description]
To provide control option to disable ProcHot Demotion algorithm.
The code changes is to Inherit PR: #16640
to move prochot demotion from post CPL to pre-CPL

Package/Module:
C1S/CpuPowerManagement

[Impacted Platform]
LNL/MTL

Hsd-es-id: 16017437416
Original commit date: Mon Aug 22 18:59:53 2022 +0800
Change-Id: I85b7a4b1106781a63ec3976e4d2f8aade630ad7d
Original commit hash: 9e7f4b998687658d362d17dcefb384a38de1f728

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c

================================================================================ 
Commit: d52480801f8a03ee5318d1487b64cc8f1b2a3342 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:17:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2352_02

Hsd-es-id: N/A
Original commit date: Tue Aug 23 21:33:38 2022 -0700
Original commit hash: fec2d81e3804d721c9ef7f2a4939f7253f349530

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c0e8c825fc8bf3d9be5b85d9c05fdc27c583250e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:17:34 2022 +0530 
-------------------------------------------------------------------------------- 
Refine the String of "P0 Fused Max Core Ratio"

[Feature Description]
Improve the comment description for UPDs.
Ensure the UPD defaults are in sync with Config Block and
Setup defaults.
By the way, fix the bug in CpuSetup.c. Change the
mCpuPowerMgmtDataHob->PerCoreMaxRatio [Index].CurrentRatio
to
mCpuPowerMgmtDataHob->PerCoreMaxRatio [Index].FusedRatio

Package/Module:
LunarLakePlatSamplePkg/Setup
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 15011763166
Original commit date: Thu Aug 18 10:30:32 2022 +0800
Change-Id: Ia00f8a41018c849204bafea79e8f8ba34b1d54a7
Original commit hash: 2fe5161a99ef772f3032df5350f7a0ec1b3620b1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: ca3fa4eb9126d999d83584e9c578e6c2d5dfc23a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:17:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2352_00) and reset Minor Version to 0

Tue Aug 23 20:24:18 2022 -0700
Original commit date: Tue Aug 23 20:24:18 2022 -0700
Original commit hash: 4ac9d7cbc78608881a151da2226cb6a6ab58acaa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: edb218521b884c400b33b8b09e290073f8e14716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:17:29 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL][BT] Configure BT LTR.

[Feature Description]
Enable LTR of BT while PCIe interface selected
and LTR capability supported.

[Impacted Platform]
MTL, LNL

Package/Module:
ClientOneSiliconPkg/CNVi

Hsd-es-id: 15011732910
Original commit date: Fri Aug 12 09:28:46 2022 -0700
Change-Id: Icaebd32076a6ad9114bd2b6da1f4d5706ef5fda0
Original commit hash: 20cc50e6d44d972a986c0c145163f67d30e63d92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/CnviHandle.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.c

================================================================================ 
Commit: 701f39949bbaf979413590d1d809f725b503f47c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:16:59 2022 +0530 
-------------------------------------------------------------------------------- 
RTD3 support: MTL S with UDIMM DDR5 RVP board - Part2

[Feature Description]
Fixed clk handling during Runtime D3

Package/Module: MeteorLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015251896
Original commit date: Tue Aug 16 21:11:59 2022 -0700
Change-Id: I411bed9a2cd81b4e35e051845e4af016ed00cc48
Original commit hash: ed032658fd1b005dc1a8a9d40a5d74eacaccc175

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchPcie.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/SerialIoI2cMtlPch.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/SerialIoI2cMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PcieCommon.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdNvs.asl
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/VmdNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf

================================================================================ 
Commit: 31278adc36d10494baed55e3cec204d8bfa3e596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:16:57 2022 +0530 
-------------------------------------------------------------------------------- 
[Gen3] Remove code enclosed with dropped macro

[Feature Description]
GNRSRF_1P0MODEL7_HOST/GNRSRF_1P0MODEL8_HOST
and GNRSRF_1P0FINAL_HOST macro are dropped.
Thus, the code enclosed with these dropped macro should also be removed.

Package/Module: ServerSiliconPkg/Uncore

[Impacted Platform]
BHS-GNRAP

Hsd-es-id: 15011810742
Original commit date: Tue Aug 23 09:44:23 2022 +0800
Change-Id: Ib2345e1f0c82e226c20ae6ed95ef1bff1696e7d7
Original commit hash: 509cb97bba4cbad108e5c6d63534c3d52e8a1b5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 9f3176192b5d64b0ec5f5b91bfcb6684a1814f69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:16:55 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeteorLake: Skip eSPI SMI on HFPGA

[Feature Description]
MTL-S HFPGA can't handle eSPI SMI registration for unknown reasons. To
unblock boot BIOS will skip the protocol registration for eSPI SMI. Code
that register eSPI SMI handlers has been rewritten to handle lack of
eSPI SMI registration protocol.

Package/Module: ClientOneSiliconPkg/MeteorLake

[Impacted Platform]
MTL-S

Hsd-es-id: 22015559824
Original commit date: Wed Aug 10 14:04:13 2022 +0200
Original commit hash: 72fab66adc8535a4b2a516e8a68566e66c3b2782

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchBiosWriteProtect.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchSpiAsync.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmCore.c

================================================================================ 
Commit: 86f02a8b9ac03ecbf48de8e833a70a8e3f38987f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:16:53 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeteorLake: Add SMM control code for MTL-S

[Feature Description]
MTL-S needs significant change to handle SMIs. This change moves the
dispatcher and control modules to MeteorLake product folder to prepare a base for MTL-S
changes.

Package/Module: ClientOneSiliconPkg/MeteorLake

[Impacted Platform]
MTL-S

Hsd-es-id: 22015559824
Original commit date: Mon Aug 8 18:23:02 2022 +0200
Original commit hash: b102dfc277db2512c076d865e1b0bfeb88befbef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiPchSmmControlLib/PchSmmControlLib.h
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.inf
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/IoTrap.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/IoTrap.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmiDispatch.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmiHelper.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmm.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmCore.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmEspi.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmEspi.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmGpi.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmHelpers.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmHelpers.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmPeriodicTimer.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmPowerButton.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmSw.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmSx.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchSmmUsb.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchxSmmHelpers.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchxSmmHelpers.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PcieSmmClient.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/SmmGlobalsPch.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/SmmControl/RuntimeDxe/SmmControl.inf
ClientOneSiliconPkg/Product/MeteorLake/SmmControl/RuntimeDxe/SmmControlDriver.c
ClientOneSiliconPkg/Product/MeteorLake/SmmControl/RuntimeDxe/SmmControlDriver.h
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f7e887be3215567929713d1a18b49a5116590158 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:16:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TSE] Fix PRP references patched by TSE protocol.

[Issue Description]

NvmExpressCryptoPassThru implementation will call
the TseProtocol's SubmitTseTableEntries() function to
create the corresponding TSE table entries and patch
the NVMe command PRP entries before ringing the
doorbell.

The previous implementation was using a separate variable
to store the addresses of the PRP1 and PRP2 entries, but missed
modifying the entries going into the NVMe submission queue.

[Resolution]
To simplify the code and correct the bug, the implementation will
now pass the reference to the PRPs directly from the submission
queue structure.

Package/Module: TseFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 14017330571
Original commit date: Wed Aug 17 10:39:52 2022 -0700
Change-Id: I00c88eb212741f56a2496418c51a19cbec81fd7f
Original commit hash: 54087c45c4fe9d6ab90ade0d09cdc1551562c5c0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressPassthru.c

================================================================================ 
Commit: bc0742c2121e275dd2c3cf1472b5143c3566ae40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:16:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2352_01

Hsd-es-id: N/A
Original commit date: Tue Aug 23 10:16:08 2022 -0700
Original commit hash: 84d1880a950dd5fa1d934c17804c9ccd1b0482de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7e5db156a6e129bc9d77bc8ebab8d91bbbad983b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:16:25 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-Enable support for Turbo by default Phase 2

[Feature Description]
Enable support for Turbo by default - Phase 2

Package/Module:MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL

Hsd-es-id: 16017963697
Original commit date: Tue Aug 23 21:58:46 2022 +0530
Change-Id: I7c04818112a3c313faaa401965ccebe2178b7cee
Original commit hash: b29028b90cbd5abe14185343dd72f0dc80225002

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 094a7b33a33088be96c1fe9b9164f3e4f5a012ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:16:04 2022 +0530 
-------------------------------------------------------------------------------- 
Add DevicePathLib BASE for PEIMs

[Feature Description]
This change adds DevicePathLib BASE instance to allow it to be consumed
by PEI modules.

Package/Module: BirchStreamOpenBoardPkg, ClientOneSiliconPkg,
EagleStreamRpPkg, GnrwsRpPkg, LoganvilleRpPkg, LunarLakeBoardPkg,
MeteorLakeBoardPkg

[Impacted Platform]
MTL, LNL, LVL, BHS

Hsd-es-id: 18021420416
Original commit date: Tue Aug 23 12:02:05 2022 +0200
Change-Id: I92605b338424a4c4a4b0cd1fa1b60159b3e30420
Original commit hash: 430704778d8d635526590b9904c72e01eb6b8f3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
MeteorLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 4ab8bc4952c186613fe682decf6b0df5dccf3e19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:16:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2352_00

Hsd-es-id: N/A
Original commit date: Tue Aug 23 04:18:44 2022 -0700
Original commit hash: cc078817d25b37625b62901ed6be2708f631098d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9f369f229c26586bbd275e6551a815cabf356732 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:56 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enable support for Turbo by default

[Feature Description]
Enable support for Turbo by default.
Configure the default settings for following BIOS options:
* Boot Max Frequency = Enabled
* Boot Performance Mode = Turbo Performance
* Intel SpeedStep = Enabled
* Intel Speed Shift = Enabled
* Turbo Mode = Enabled

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL

Hsd-es-id: 14017284080
Original commit date: Tue Aug 23 17:07:34 2022 +0800
Change-Id: I62af8bb3c3252e98a0296014d2b27bc426b03c0a
Original commit hash: 34cbd5beb84467835718948e980b88bea4b76b21

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: a192580af4c2f0a3554b5d20f7bcd2540d855377 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:50 2022 +0530 
-------------------------------------------------------------------------------- 
MTLPS Enable PCIE Clock 0

[Issue Description]
M.2 SSD at PCIe P1 (CLKREQ0/CLKSRC0) encoutered OS boot failure.

[Resolution]
Enable PCIE Clock0 assignment in BIOS menu.

Package/Module: meteorlake-ps

[Impacted Platform]
MTL-PS RVP, CRB, PPV

Hsd-es-id: 1509151828
Original commit date: Tue Aug 23 15:19:54 2022 +0800
Change-Id: I843466a9f9551f8d69bc45d0b96a38f40a05bf68
Original commit hash: cbea119b91d637a967e3e110cd8d63b4d581e2ba

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsPpvBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 6d05f35a12ad435b25e893cbf6b2f407d0e644f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:42 2022 +0530 
-------------------------------------------------------------------------------- 
MADT changes to accommodate max 48 Cores support

[Feature Description]
Each processor in the system is required to have a Processor
Local APIC record in the MADT.
This patch is to do the MADT changes to accommodate
max 48 Cores support.

Package/Module:
LunarLakeBoardPkg/Acpi
MeteorLakeBoardPkg/Acpi

[Impacted Platform]
ALL

Hsd-es-id: 15011631991
Original commit date: Fri Jul 22 14:20:46 2022 +0800
Change-Id: I84fffafad74ef0dc56d6866a428524c651bbc24e
Original commit hash: bb7008d7a11feaf1f61b5a797120f871936a157f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Madt/MadtX2Apic.act

================================================================================ 
Commit: fa1e3479bb5b55b801abeb7ab12926a606706e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:38 2022 +0530 
-------------------------------------------------------------------------------- 
Extend max Atom core and cluster number supports for 32 atom cores

[Feature Description]
Extend max Atom core and cluster number supports for 32 atom cores.

Package/Module:
ClientOneSiliconPkg/Cpu
LunarLakePlatSamplePkg/Setup
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 22015591249
Original commit date: Tue Aug 9 14:55:19 2022 +0800
Change-Id: I2702ed3d22ef706898e158f286b91aea63fa227c
Original commit hash: a86de0bda2bc768b7d7e595d74921dc4a8515750

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuLimits.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/CpuSetupStringPool.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/OverClockStringPool.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: bd7189e68ca7c553e37c083c950afb71f354c22f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:35 2022 +0530 
-------------------------------------------------------------------------------- 
UfsFeaturePkg/UfsEraseDxe: remove dead code.

[Issue Description]
There are some dead code after running Coverity

[Resolution]
remove the dead code

Package/Module:
UfsFeaturePkg/UfsEraseDxe

[Impacted Platform]
LNL.

Hsd-es-id: 16017606444, 15011806056
Original commit date: Tue Aug 23 09:48:33 2022 +0800
Change-Id: I5e9fcd07c8fba6add353379a06ed431d8db08d98
Original commit hash: 88477f82d13f6dea8fdfce42f2d7a7b4887958c9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/NvmeEraseDxe.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/PowerLossNotify.c
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.c
Features/Storage/UfsFeaturePkg/UfsEraseDxe/UfsEraseDxe.c

================================================================================ 
Commit: 8b133b68331049fdd2b5664ee4f68e9911cdf543 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:31 2022 +0530 
-------------------------------------------------------------------------------- 
GNRD BIOS to move out of model7 support for BHS

[Feature Description]
model7 support for BHS is not supposed to be used with GNRD

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL, Default ALL

Hsd-es-id: 16017710421
Original commit date: Tue Aug 16 16:29:54 2022 +0530
Change-Id: I008e1f564eb4929ab72735d1c91c7ebc21c9f06b
Original commit hash: ad8d0ad75496f17a511140421e18715b29fdbe6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 3fa72df02e17db43a19216804b4942b1e73196ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.16.3

Mon Aug 22 19:08:19 2022 -0700
Original commit date: Mon Aug 22 19:08:19 2022 -0700
Original commit hash: 7100c647a38972de7972b6661661e26b8bd1808c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ddb5276920116cedaa649e0c3b87003937544b88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:22 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M | LP5] SAGV work point config of
3200 G4, 3200 G4, 4267 G4, 4267 G4

[Feature Description]
MRC must configure a default LP5 SAGV work point config
of 3200 G4, 3200 G4, 4267 G4, 4267 G4

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015669555
Original commit date: Fri Aug 19 13:03:23 2022 -0700
Change-Id: I23b019097d771dee7a5ed501fed3ffb01b114cb5
Original commit hash: 8ace2ef9f5ef1257ace570839b343e323e05327b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 23251bcd5a55deca0dafda59be7fff444331261b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.16.2

Mon Aug 22 18:57:56 2022 -0700
Original commit date: Mon Aug 22 18:57:56 2022 -0700
Original commit hash: 2aeb3379a65487cdc05506f5f39c5919488724b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c1037e1fc8cc8a1a96a78b4d10f5eb43b548575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:18 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] [MRC] Need to roundtrip Match after ddrio
finalize so roundtrip will be correct after updating rxfifo timings

[Issue Description]
If there is a boot where ddrio finalize runs, there will be computed
different RxFifo timings then what was computed at end of
read leveling we will see functional traffic fail in normal mode.

[Resolution]
In order to be safe Roundtrip match should be called after
ddrio finalize

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015667326
Original commit date: Fri Aug 19 08:47:56 2022 -0700
Change-Id: I86eb444de783c1650b5031efa6c9d078e4d0e79d
Original commit hash: cfb403903f1f6b4ac65fd5645bf33e82acf03004

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 4354dd42008d851889cd736df944abc6eba1b506 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:15 2022 +0530 
-------------------------------------------------------------------------------- 
BoardPkg: Add DevicePathLib for NvmExpressPei.

[Feature Description]
Add DevicePathLib for NvmExpressPei,
as NvmExpressPei will add PCI_DEVICE_PPI,
It will need DevicePathLib PEIM library.

Package/Module: MeteorLakeBoardPkg/BoardPkg

[Impacted Platform]
MTL, LNL, Server.

Hsd-es-id: 15011103478
Original commit date: Mon Aug 22 15:31:52 2022 +0800
Change-Id: I36b415786ed474ba5d4a4c1c9b4948e947426df4
Original commit hash: 5e130ca87c7f62a35af979debc9fa5019df5b21d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc

================================================================================ 
Commit: ec7c5590fa1d9af0bfec23384c3a925faf3b2e2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2351_00

Hsd-es-id: N/A
Original commit date: Mon Aug 22 21:36:12 2022 -0700
Original commit hash: 8146ba82aaa1fc7655072ae87cf9e000515f144b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e22663b6823b9db65c3be83a094845b93727e39b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2351_00) and reset Minor Version to 0

Mon Aug 22 20:24:47 2022 -0700
Original commit date: Mon Aug 22 20:24:47 2022 -0700
Original commit hash: 036082864bb19730e4695ea673c3973ba8300186

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 2a666725ba3d16b4ac1a64df519be5d9717c2c43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:02 2022 +0530 
-------------------------------------------------------------------------------- 
Remove and change mSpiProtocol to SpiProtocol

[Issue Description]
Correct the name of local variable

[Resolution]
Remove mSpiProtocol in FlashAccessLibConstructor.
Change mSpiProtocol to SpiProtocol in
UpdateGbERegion & InternalSpiFlashUpdateBlock.

Package/Module:
Features

[Impacted Platform]
MTL

Hsd-es-id: 15011749637
Original commit date: Wed Aug 17 20:58:30 2022 +0800
Change-Id: Ie75942ed0a7abc4372633d9656bf499cf5d6342f
Original commit hash: 0d3b069b19bb1e0650a3ae5ff406d9fa2ed55975

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c

================================================================================ 
Commit: df3c233b38e9304e0d10386dd9d6be13b65425e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:15:00 2022 +0530 
-------------------------------------------------------------------------------- 
Prevent locating gPchSpiProtocolGuid fail and assert

[Issue Description]
ASSERT if locating protocol gPchSpiProtocolGuid fail
file: Intel\Features\FirmwareGuard\CapsuleFeaturePkg\Library\PlatformFlashAccessLib\PlatformFlashAccessLib.c
Line: 160

[Resolution]
Add the protocol in depex

Package/Module:
Features

[Impacted Platform]
MTL

Hsd-es-id: 15011749637
Original commit date: Wed Aug 17 11:55:59 2022 +0800
Change-Id: I17814dfa6de40471da5e578dd6c3ec2973689374
Original commit hash: 54ac5a18603fe12dfff52438c67249b6254a8886

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf

================================================================================ 
Commit: 3a66cdcdf7b2985927e74a79edebc85293318e2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:14:51 2022 +0530 
-------------------------------------------------------------------------------- 
UEFI Variable Protection platform fixes

[Issue Description]
A #define that was removed is needed by BIOS to communicate
via HECI for UEFI variable protection feature. Debug print
message is incorrect and needs to be fixed. Remove
redunant code that was overriding a previous set statement.

[Resolution]
Added #define back, updated the debug comment, and remove
redunant code.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22015395586
Original commit date: Fri Aug 19 15:50:44 2022 -0700
Change-Id: Ie1612f3ac6f0bdb249ef3844c200b7104265d5f6
Original commit hash: f7300967628e1644e877e220ae75ee11a040f07f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/HeciAddresses.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
MeteorLakePlatSamplePkg/Features/Me/KeyService/KeyServicePei/KeyServicePei.c

================================================================================ 
Commit: 8a84d7058d909626dd84a4b50684e0ff148716df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:14:45 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][BIOS Guard] Generate BGUP images from external folder

[Feature Description]
The aim of this commit is to replace the Signpfat.exe by openSSL tools
New private and public key generared in DER format
BGUP signature using openSSL and RSA 2048 private key with SHA256 hash
BGUP generation from external folder
BGUP tools renamed and updated

Package/Module: MeteorLakePlatSamplePkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 14017067389
Original commit date: Mon Jul 4 12:59:49 2022 +0200
Change-Id: I0bbd567056377653449fdc21343642fa1a68ab7a
Original commit hash: 5ff56e80a51fa3fea6e55b13d1fbcb4f73cf5c91

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/postbuild.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 9992653785b15337f43a4753d15e735c5d71fda0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:14:42 2022 +0530 
-------------------------------------------------------------------------------- 
Implement PSCS items to align with PCSS FAS 1.1 LNL

[Feature Description]
New CPU test cases added, HSTI unexpected messages updated and
memory locked/fixed ranged updated

Package/Module: ClientOneSiliconPkg, LunarLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14016665701
Original commit date: Fri May 27 11:35:43 2022 +0200
Change-Id: I6d6b69632f4113bcf568bb97f0f73225c5e66fd5
Original commit hash: 8d750da9bdf6b6595c3e85c684c1f18dccb3e745

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/HstiFeaturePkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: e65627ca6973f8d0c69d5cc986c319b685025d81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:14:22 2022 +0530 
-------------------------------------------------------------------------------- 
[SWCM]BIOS omit Non-Flow Controlled buffers field in USB4 config

[Feature Description]
BIOS to omit control NFC field on DP-IN / DP-OUT adapter when
enable DP-tunneling. (USB4 spec section 8.2.2 Note)

Package/Module:
PlatformPkg/Usb4Cm

[Impacted Platform]
MTL

Hsd-es-id: 15011758496
Original commit date: Tue Aug 16 18:53:07 2022 +0800
Change-Id: Ie42cee6b2bc8b0971660a651cef76a1c79f2b059
Original commit hash: 2b6d7e9176da7da7bde30e0410dff8e2337ad414

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpTunnel.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/ProtocolConfig.h

================================================================================ 
Commit: a000b680645438dcf781ae4b02ec751854d0f805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:14:14 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity][AMT] Logically dead code in WriteStorageEraseReport.

[Issue Description]
Coverity static code analysis signals a deadcode.

[Resolution]
Directly assigned DataSize to problematic assignment,
since the size check has been conducted already.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 16017609842
Original commit date: Fri Aug 12 13:43:23 2022 +0200
Change-Id: Ib0ee1ff08ae82650596a3ecee54defa5531a1c12
Original commit hash: c35598a583143b0c0855f8572f23a2b4bedb5d1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: 830abbb415d8209a3396b2d580eea53587cfb104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:14:04 2022 +0530 
-------------------------------------------------------------------------------- 
Logically deadcode in PcieSipGetMaxLinkWidth function

[Issue Description]
Execution cannot reach 'else' case inside PcieSipGetMaxLinkWidth ()

[Resolution]
Changed 'if' condition as per LCAP.MLW bits [9:4]

Package/Module:
IpBlock/PcieRp

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16017573942
Original commit date: Wed Aug 17 14:59:16 2022 +0530
Change-Id: Iee85ae230da597864ae11da0795178ad75773dd9
Original commit hash: 8bc6423892af82a9828a8f1fb5480b9ea964bea9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 78589dd564aca63f494414e22de87b2fa670c43c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:13:55 2022 +0530 
-------------------------------------------------------------------------------- 
Chrome : kernel does not boot with debug-consent = Enabled(All)

[Issue Description]
When PDC = Enabled (All), TraceHub is enabled and memory
above 4G is reserved for TraceHub use.
There is potential issue when BIOS and bootloader using the
same memory above 4G. No mechanism defined yet for bootloader
about memory use above 4G.

[Resolution]
BIOS create reseouce allocation HOB with GUID onwer defined to reserve
memory range above 4G. gFspTraceHubMemoryResourceHobGuid = { 0x5fb35909,
0x5a1c, 0x4a31, { 0xad, 0xaf, 0x57, 0x7b, 0x54, 0x68, 0x26, 0x3f }}
BootLoader shall get the resource HOB with
gFspTraceHubMemoryResourceHobGuid and avoid using that range.

Package/Module:
C1S/MemoryInit

[Impacted Platform]
MTL, LNL

Hsd-es-id: 14017165059
Original commit date: Tue Jul 26 17:52:20 2022 +0800
Change-Id: Ib9e053ae32a590f0f115f23b4ebcfefcfaedb2cd
Original commit hash: a6177921718b984e59941c4043216c5063d02ee2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: 8d49662a0c680a10d853dbddaabbf0fab411c0f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:13:51 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Unused value in multiple function

[Issue Description]
unused value error reported by Coverity in multiple function.

[Resolution]
Check or Remove those unused Status to solve these problem.

Package/Module:ClientOneSiliconPkg/IpBlock/Amt
Features/Manageability/MebxFeaturePkg

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011782733, 15011784894, 15011784747.
Original commit date: Fri Aug 19 14:42:57 2022 +0800
Change-Id: I2c98bef3ff69ea165064fba2492c2bf5c7994cb3
Original commit hash: 30085254abe0182588b7b6c2df23e6211eb9be05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLib/DxeAmtSupportLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c

================================================================================ 
Commit: 08806ac61e56e58f0f78e63bb28083011411d6d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:13:42 2022 +0530 
-------------------------------------------------------------------------------- 
Request to add wake timer guard band in Sx SMM

[Feature Description]
During Sx cycling using external tool,timers/alarms
are used as a mean to trigger Sx entry and also as
a wake event for Sx exit on Timer expiration.
There had been cases where the alarm expires before
System enters Sx As a result system stays in Sx
forever until someone wakes the system manually
which increases both validation time and debug
efforts to debug such failure.

Package/Module:PlatformInitAdvanced\PlatformInitAdvancedSmm

[Impacted Platform]
Default ALL.

Hsd-es-id: 16017089167
Original commit date: Fri Jun 3 09:49:26 2022 +0530
Change-Id: Ied240b79f6d5c96628f4aa7c77a3328e3a21f3a5
Original commit hash: f767b8b5e00d8867b06d0a4f2fc460c9bc44d81a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 2420c29f7facf3691ad15cf6ff60aa6a2272ea22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:13:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2347_00

Hsd-es-id: N/A
Original commit date: Sun Aug 21 21:35:16 2022 -0700
Original commit hash: b04be14684c50e0b90fe9b232f76fb4c605faf61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a526776e8538f8521449a4d1c3111725905ca031 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:13:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2347_00) and reset Minor Version to 0

Sun Aug 21 20:25:04 2022 -0700
Original commit date: Sun Aug 21 20:25:04 2022 -0700
Original commit hash: 8c1f5e1a677824eb5a4204e25d217dec1f8c8239

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: d08d0f6f136e751ca20d2491fcacb749d0f03852 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:13:28 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][PCH] Retire obsolete UPD

[Feature Description]
Remove the PchTestTscLock UPD since it is not used in MTL source
Remove the PchTestPhlcLock UPD since it is not used in MTL source
Remove the TestFpakEnable since it is not used in MTL source

Package/Module: C1S/PCH

[Impacted Platform]
MTL

Hsd-es-id: 15011699318
Original commit date: Wed Aug 17 21:07:55 2022 +0800
Change-Id: I634d03e33aad3d397adb70737f834ef436daed20
Original commit hash: 6576e5d3e6e1921f51d4066d8e90ae2cc56b2848

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Ish/IshConfig.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: b9ba9f4ba333d6eca9a0c9a1bb4f6a7409878671 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:13:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2346_00

Hsd-es-id: N/A
Original commit date: Sat Aug 20 21:33:18 2022 -0700
Original commit hash: 55660f3e4dab15cc06e7345164dbcddd3bac7f0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b8841959b36098270212a0fff0521f1bddfca382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:13:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2346_00) and reset Minor Version to 0

Sat Aug 20 20:25:22 2022 -0700
Original commit date: Sat Aug 20 20:25:22 2022 -0700
Original commit hash: d29c607f398146607e43982216dfa8c4be8d9390

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1b3df9fb376097c2a503a9ec4dbb4333f1f8cfbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:12:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2345_01

Hsd-es-id: N/A
Original commit date: Fri Aug 19 21:33:26 2022 -0700
Original commit hash: cde305f1df1e486310646489252fb7afa4436455

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8c89c3c52ea8e281332120e1669a6dd7cfe5f62b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:12:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2345_00) and reset Minor Version to 0

Fri Aug 19 20:25:03 2022 -0700
Original commit date: Fri Aug 19 20:25:03 2022 -0700
Original commit hash: b292e7339bcb5fdb23ef04887b82d23aee2ae7f4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 05c230273cbd02d53869b7f68d42903918e33adb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:12:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2345_00

Hsd-es-id: N/A
Original commit date: Fri Aug 19 14:12:19 2022 -0700
Original commit hash: 56bdd61369f5c717e702f518b711e0787d460e65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 03fc9649fd660ae1c467d935898e0f076c19ef66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:12:51 2022 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg: Skip Force HECI init on MTL-S

[Issue Description]
MTL-S fails on reboot with ASSERT coming from HECI init after the change
to add EarlyDevices driver. Previously the HECI init flow would fail
earlier due to the failure to locate HOB after installing the HOB
earlier the flow proceeds and hits an ASSERT due to unkonwn reasons

[Resolution]
Skip the flow on MTL-S until the issue is fully debugged.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16017789190
Original commit date: Fri Aug 19 20:14:19 2022 +0200
Original commit hash: 4d8beed77741ed52c8a33961dd6245a517a0c227

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Me/HeciInitPei/HeciInitEarlyPei.c
MeteorLakePlatSamplePkg/Features/Me/HeciInitPei/HeciInitEarlyPei.inf

================================================================================ 
Commit: 4530cab85614f198046e2a213ff1c3b77ccc826b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:12:41 2022 +0530 
-------------------------------------------------------------------------------- 
Touch Host Controller Quick I2C Support

[Feature Description]
- Quick I2C OS DRiver ACPI Support
-- _DSM for HId I2C Address
-- _DSD for CRS/subIP configuration data - clock
- Reset Pad setting moved out from HID_OVER_SPI
- New policy HID_OVER_I2C

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/QuickI2C

[Impacted Platform]
ALL

Hsd-es-id: 14014963999
Original commit date: Tue Aug 16 13:41:55 2022 -0700
Change-Id: I7ecd67c6dc35da23813894544a367ef9195710d7
Original commit hash: 0bcb7c383f7026940a9e6070fddbb489d0eeee1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchThc.asl
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/ThcMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/ThcSocLib.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchThcController.hfr

================================================================================ 
Commit: 4a83d4fabaf01e1f7ee7bc6f35df221d36a706e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:12:38 2022 +0530 
-------------------------------------------------------------------------------- 
Add DMAR SIDP support in VT-d Si RC for LNL

[Feature Description]
Intel VT-d architecture specification v3.4 has added a new structure
called SIDP which is more generic way to describe special properties of
integrated devices. BIOS FW needs to populate this new SIDP structure
within DMAR ACPI table.

1. Added SIDP structure into DMAR table definition for LNL.
2. Updated DmarVer2.aslc with SIDP structure with 4 devices (0/2/0,
0/5/0, 0/11/0 and 0/12/0).
3. Implemented mechanism for dynamic update of SIDP structure, which
checks if devices included into this structure are present. If no,
then they are removed from ACPI table.

Package/Module:
ClientOneSiliconPkg/DxeVtdInitLib
ClientOneSiliconPkg/DmarAcpiTables

[Impacted Platform]
LNL

Hsd-es-id: 18023565882
Original commit date: Fri Aug 19 10:07:18 2022 +0200
Original commit hash: 6dcf8ed6bbe7a7710ec78aca9af008a4b536dedf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c

================================================================================ 
Commit: bc4cd1c11d6eded5b58543f755ffd478204b913c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:12:34 2022 +0530 
-------------------------------------------------------------------------------- 
ACPI PEP support for multiple root bridges.

[Feature Description]
PEP-package contains description to PCH devices on separate root bridge

Package/Module:AdvancedAcpiDxe

[Impacted Platform]
MeteorLake-S

Hsd-es-id: 14016595727
Original commit date: Thu Jun 23 18:51:20 2022 -0700
Change-Id: I243d897c2332b966495d778843ae14bd86e49bcc
Original commit hash: 06ae008aa5829711328fdb0f4e142ae1bc5856ee

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: d83c0e7f0bcad819d309dc230852a185b5fe2eb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:12:32 2022 +0530 
-------------------------------------------------------------------------------- 
Fix for Klockwork errors reported with 2332 Bios

[Issue Description]
MTL Klockwork error fix for 2332 BIOS

[Resolution]
Resolved klockwork fixes reported in 2332 BIOS

Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015617712, 22015617734, 22015617723
Original commit date: Wed Aug 17 16:27:06 2022 +0530
Change-Id: I623304ff6757371c3cc1075ba6da96dd9d4d7754
Original commit hash: fb4267e044438a513c4cc89a6f312eddeb761e36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/MtlSocSmbusPei/MtlSocSmbusPei.c
MeteorLakeBoardPkg/Library/I2cPlatformDxeHookLib/I2cPlatformDxeLib.c

================================================================================ 
Commit: f825d045ef2d93df1a5f89c37422e0ca72cd689f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:11:47 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][OC]Correction added for default values of OC setup variables.

[Issue Description]
User is not able to enable and save Overclocking feature knob, due to
Hii Variable failure. And once enabled OverClocking Feature knob in the
BIOS setup, it is reverting to default disabled value.

[Resolution]
Fix was added for the OC setup variables default values which were
getting set to out of valid range value. The input for these variables
is OC Data Hob which is now created and intialized when OC PCD is
enabled. Another change is to move OC Pre-mem init call before VR
pre-mem init call, as VR init is dependent on OC Data hob to know if
overclocking is enabled or disabled.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg, LunarLakePlatSamplePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16017549792
Original commit date: Wed Aug 10 23:45:35 2022 -0700
Change-Id: I0a7be036a29e911d12c21a710ec972e98d8c8764
Original commit hash: 49940ae07e7d9fa8d864f4ab6819240cc1ab9611

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 739c37c50624f302d685f2997374539ed9a48549 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:11:44 2022 +0530 
-------------------------------------------------------------------------------- 
Fix the coverity error on FmpDeviceLibuCode.c

[Issue Description]
Coverity to scan static code error on LNL,and find the error.

[Resolution]
Delete the redundant judgement code.

Package/Module:CapsuleFeaturePkg/Library/FmpDeviceLibuCode

[Impacted Platform]
Default ALL

Hsd-es-id: 16017603965
Original commit date: Wed Aug 17 12:24:12 2022 +0800
Change-Id: Ic07a06ce10603ac27934aa59a8869721235dc182
Original commit hash: d81f647d6a9f3d606cce6bc4839ff52df7e8ec32

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c

================================================================================ 
Commit: 29cf996ccb8ddbe480fcb83400976edab93105f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:11:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2344_01

Hsd-es-id: N/A
Original commit date: Thu Aug 18 21:34:59 2022 -0700
Original commit hash: c9dbe40e79da7a12fd2e43e0f9fc6080f5214a9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 58d3c8d8acfc7a88daf205f0625b2a7294bb56d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:11:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2344_00) and reset Minor Version to 0

Thu Aug 18 20:28:50 2022 -0700
Original commit date: Thu Aug 18 20:28:50 2022 -0700
Original commit hash: 5913c0b7996a97e9e9d397d536df5044a77e2bf2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 0530dffbca9b8f7e6a2f3da919cea44caafdc44f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:10:28 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] FSP ResetType in FspInitPreMem must align to FSP Spec - part2

[Issue Description]
The UINT32 type casting made in 89b62e5d60943e98b825c778935fe3db35176701
is no longer needed after ww34 edk2 downstream sync. It can be removed.

[Resolution]
Removed the short-term solution from FspInitPreMem.

Package/Module:
C1S/FSP

[Impacted Platform]
ALL

Hsd-es-id: 15011734789
Original commit date: Wed Aug 17 21:52:27 2022 +0800
Change-Id: Ie06857daea4be2f64344d24ab76124bd9482f309
Original commit hash: 0831878fe6acab1f3ef20937a7484dfedc4ab28b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: 145c7e962d73a3888c385f5a19dd3e29324ab773 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:10:22 2022 +0530 
-------------------------------------------------------------------------------- 
Add DMAR SIDP support in VT-d Si RC for MTL

[Feature Description]
Intel VT-d architecture specification v3.4 has added a new structure
called SIDP which is more generic way to describe special properties of
integrated devices. BIOS FW needs to populate this new SIDP structure
within DMAR ACPI table.

1. Added SIDP structure into DMAR table definition for MTL.
2. Updated DmarVer2.aslc with SIDP structure with 3 devices (0/2/0,
0/5/0 and 0/11/0).
3. Implemented mechanism for dynamic update of SIDP structure, which
checks if devices included into this structure are present. If no,
then they are removed from ACPI table.

Package/Module:
ClientOneSiliconPkg/DxeVtdInitLib
ClientOneSiliconPkg/DmarAcpiTables

[Impacted Platform]
MTL

Hsd-es-id: 18022495662
Original commit date: Tue Aug 16 14:01:45 2022 +0200
Original commit hash: df79438b9b851c160107ec59a1f01ce3e996a6dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c

================================================================================ 
Commit: a32a94afcb6de8a02e19e9c16a9e30eb2ec7d635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 22 11:09:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2344_00

Hsd-es-id: N/A
Original commit date: Thu Aug 18 06:11:58 2022 -0700
Original commit hash: 91b883bc2496dc9ffdba964fa99ad505d9b293b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchGbe.asl
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
README.md

================================================================================ 
Commit: 23bfc58b67ba99d38e05bcb1c5fb20a5f7b97932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 12:03:13 2022 -0700 
-------------------------------------------------------------------------------- 
Removed files and added build for MTL files

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Vpu/VpuRegs.h
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
README.md

================================================================================ 
Commit: 7ab5028a3a67fef8c5e8ed85d87a5252db089b63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:07:00 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2344_00

Hsd-es-id: N/A
Original commit date: Thu Aug 18 06:11:58 2022 -0700
Original commit hash: 91b883bc2496dc9ffdba964fa99ad505d9b293b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6c11cc856af55e53d46e8d3fb90a94150f2efbe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:58 2022 -0700 
-------------------------------------------------------------------------------- 
GMD ID values for MTL-M GCD only based on the PCI device ID

[Feature Description]
Read GT DID for MTL M A0.

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16017804269
Original commit date: Thu Aug 18 17:14:07 2022 +0530
Change-Id: Id6363fa6f2b3345006f4ee84d99a1649c33867a3
Original commit hash: c15bf3a550b77710c11ecc9a9eb6a0a11a53885c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c

================================================================================ 
Commit: 1e485a1df96497e67033128aa1e02fede052dcce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:48 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A0][SOC] BIOS shall re-enable S0i2.1 and S0i2.2 by default

[Feature Description]
Enabling the S0i2.1/2 as POR

Package/Module: MeteorlakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017792570
Original commit date: Thu Aug 18 15:59:07 2022 +0530
Change-Id: Ia10354004c6c7cb4df0534616509f0c07e42be87
Original commit hash: b1491dfb4cccc978ba68688121be68a1e816c47f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 2728869e7ce897e18b71a0c4a41a4708898b64fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:45 2022 -0700 
-------------------------------------------------------------------------------- 
Set IoStandby state to Masked for GPIO which is set
to BKLTCTL functionality.

[Issue Description]
Set IoStandby state is currently set to Latch Last Value
for GPIO which is set to BKLTCTL functionality.

[Resolution]
IoStandby state set to Masked for BKLTCTL functionality.

Package/Module:
GPIOV2

[Impacted Platform]
MTL

Hsd-es-id: 18023538021
Original commit date: Wed Aug 17 10:52:35 2022 +0200
Change-Id: Icbc71cba0b65702332e5dae8047a25f65fe3fefe
Original commit hash: c8e7039ee348f7a5062173acaa2e90d3182860f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: 7c551934368eb37bfe4068d05d57740453fe5439 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:36 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL_M]Board Support for MTL_M Config3 RVP

[Feature Description]
contains MTL_M Config3 Gpio Mapping changes

Package/Module: BoardPkg

[Impacted Platform]
MeteorLake-M

Hsd-es-id: 16017697601
Original commit date: Wed Aug 10 17:06:48 2022 +0530
Change-Id: I93c8b29a4561bc4f46392d09b29818b0d42d8eec
Original commit hash: 1bcf223bcb12b3dcb25b6fc3840442978975e242

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: b6a4c0090458a911bdad0c6c2a9039432ada4cb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:33 2022 -0700 
-------------------------------------------------------------------------------- 
Expanding ME_HANDLE to allow P2SB access and enable other functions

[Feature Description]
ME requires P2SB support within its handle.
I1S compliance needs to be followed.

[Impacted Platform]
ALL

Package/Module: ClientOneSiliconPkg/IpBlock/Me

Hsd-es-id: 14016454177
Original commit date: Mon Apr 18 11:09:43 2022 -0700
Change-Id: I33c49d45d21ff232b0e61b2cb263c498e947c9fd
Original commit hash: 72e39813cf47331c8d3f5b1903461249b80ca8f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchMeLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PchPcrRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/DxeMeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/DxeMeSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitCommonLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/PeiMeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/PeiMeSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/MeHandle.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/MeEnhancedDebugSupport.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitPreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxeLib.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: cadcdea69fe9002eeaef91daca0e1d3442e6d7d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:30 2022 -0700 
-------------------------------------------------------------------------------- 
Removal of CstateLatencyControl(0/1/2/3/4/5)TimeUnit

[Feature Description]
Remove all definition and implementation of
CstateLatencyControl(0/1/2/3/4/5)TimeUnit

Package/Module: ClientOneSiliconPkg/, LunarLakeFspPkg/,
LunarLakePlatSamplePkg/, MeteorLakeFspPkg/, MeteorLakePlatSamplePkg/

[Impacted Platform]
Default ALL

Hsd-es-id: 16015170809, 14017233061
Original commit date: Fri Aug 5 17:44:20 2022 +0530
Change-Id: I8130637c3e0c1d36015174ff869d8300fe0fbc6d
Original commit hash: 61e9023c907d7d3e0c6a4550285b3703c04291c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 5e03d7c1c30c16bd6f3e2bc6586e19b5483662e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:27 2022 -0700 
-------------------------------------------------------------------------------- 
MTLP Request to add new HWID for ICCWDT devIce for MTL platform

[Feature Description]
Adding new HWID for ICCWDT device for MTL platform

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16015534594
Original commit date: Wed Aug 17 17:24:16 2022 +0530
Change-Id: I8b04fdbc1eed72692350548033cd86214e311ab9
Original commit hash: 1258f00e781cd99e7c0f5729993a105634752a9c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL

================================================================================ 
Commit: dad2723e51549323feccb274d3e2939358d5c6d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:22 2022 -0700 
-------------------------------------------------------------------------------- 
Added MTL-PS ConfigPatch

[Feature Description]
Added MTL-PS ConfigPatch for CRB, RVP and PPV.

Package/Module: BIOS option menu

[Impacted Platform]
MTL-PS

Hsd-es-id: 1509151828
Original commit date: Tue Aug 16 18:39:14 2022 +0800
Change-Id: I2937d242a94373d82c391c3937c2ccef94efd641
Original commit hash: eff4b41060fea548143850667f05d3e10db88e36

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsPpvBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: e4fb82fba3acb5a03e191dc2c13ab8c5649c55b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2343_01

Hsd-es-id: N/A
Original commit date: Wed Aug 17 21:33:55 2022 -0700
Original commit hash: d90ca68570a48e8659cef728c75e7f813c69729c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 480d304479d10a6970310ed67dfeb24f2de3c8e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:16 2022 -0700 
-------------------------------------------------------------------------------- 
Unused Integrated TCCS SOC ports convert Type-A connector policy
that platform setting can't apply to silicon setting.

[Issue Description]
The platform code used PcdCpuUsb30CovTypeAPort# but didn't sync to
silicon policy MappingPchXhciUsbA and EnableTcssCovTypeA.

[Resolution]
The platform code should update MappingPchXhciUsbA and
EnableTcssCovTypeA according the board configure.

The Platform code should use PcdUsbCPort#Properties policy
check platform configure request the lane covert to Type-A port.
If the Port Type is apply Type-A Port then update the silicon policy
MappingPchXhciUsbA and EnableTcssCovTypeA.

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011761432
Original commit date: Thu Aug 11 04:27:26 2022 -0700
Change-Id: Ia6485a8c8955ef418d775c560697f3e632a30b39
Original commit hash: 33a2eafadb975ae93b4420d82a8d5535dd687cd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 48a84de5cdd47c5db438e0fe941fc6a44a601d1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:14 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2343_00) and reset Minor Version to 0

Wed Aug 17 20:24:45 2022 -0700
Original commit date: Wed Aug 17 20:24:45 2022 -0700
Original commit hash: 7dbea1b555d82c2ad14e61c8c64a1b3e64b7a2ee

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 8b01c989152229a7b8cb65587d5edf3e58d28b87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:11 2022 -0700 
-------------------------------------------------------------------------------- 
[PCH] Retire obsolete Thermal UPD

[Feature Description]
1. Retire PchTestTscLock and PchTestPhlcLock UPD
2. Code clean up.

Package/Module: C1S/PCH Thermal

[Impacted Platform]
ALL

Hsd-es-id: 15011699318, 15011699319
Original commit date: Wed Aug 17 16:12:35 2022 +0800
Change-Id: Ia13efcb32b0247843c7936bd2f1cd81d6d311b9e
Original commit hash: d6ca94903092e3106b9c280cc95d80189ef864c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Thermal/ThermalConfig.h
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c

================================================================================ 
Commit: 2cf2eee675fbfd5679c6f89123ca53fe332f1be5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:56 2022 -0700 
-------------------------------------------------------------------------------- 
PCH PCIe slots gets disabled during boot

[Issue Description]
PCH PCIe slots gets disabled during boot

[Resolution]
Add PcieRootPortEn knob for RP 12 to 23.

Package/Module: Setup

[Impacted Platform]
MTL-S

Hsd-es-id: 16017041312
Original commit date: Fri Aug 12 12:13:54 2022 -0700
Change-Id: Ia9d461b9ecf5a4624ad9b65a983867866a646f92
Original commit hash: 98745d900c087a534ec99d647aff8495a352d2c6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 9e71a92ee081d4a7279787d6849dba9a429eefe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:49 2022 -0700 
-------------------------------------------------------------------------------- 
Fix TXT SSDT ACPI table

[Issue Description]:
SSDT ACPI table is not being installed into BIOS.

[Resolution]:
Add code for installing SSDT ACPI table in TxtDxe

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 16017457901
Original commit date: Fri Aug 12 15:57:54 2022 -0700
Change-Id: I5cc809cb82e5e61cdd9de07c79134b20b404fb0f
Original commit hash: 28f852a6ef662a9edc78dcc21c6dc3aa727743a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Txt/AcpiTables/TxtSsdt.asl
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxe.c
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxe.inf
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxeLib.h
ClientOneSiliconPkg/IpBlock/Txt/Include/Library/TxtLib.h
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxe.dsc
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9d07b751e10569055ded85684e9974eabe26aa3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:46 2022 -0700 
-------------------------------------------------------------------------------- 
Skip LPC PM programming in HFPGA system.

[Feature Description]
Skip LPC PM programming to avoid hang after LPC PM is set.

Package/Module: SocInitLib

[Impacted Platform]
MTL-S

Hsd-es-id: 14017238598
Original commit date: Mon Aug 15 15:55:36 2022 -0700
Change-Id: I2628811a443321b84b99ba6f22484587b7f30fe3
Original commit hash: 51fd35c225e208617161a87e01f0da16ca20f83d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
MeteorLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c

================================================================================ 
Commit: 4a255ca7554791cc7793e976a5cf1f9f31d709bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:42 2022 -0700 
-------------------------------------------------------------------------------- 
Skip MtlSocIsEspiEnabled function in HFPGA environment.

[Feature Description]
Skip MtlSocIsEspiEnabled function in HFPGA environment.

Package/Module: MtlPchInitLib

[Impacted Platform]
MTL

Hsd-es-id: 22015559977
Original commit date: Mon Aug 15 21:24:36 2022 -0700
Change-Id: I8b9c0bcc1bc9a3b07a18ee6c06aa810e00bfbaa5
Original commit hash: 20e0d23cd2dfb619a4e3f8bc18f440148f5a1721

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: d0e6063cd65ed2f2f32cb45f196255ee8175653c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:37 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeteorLake: Add a PmcLib for MTL-S

[Feature Description]
MTL-S has implemented incompatible changes in the PMC device which
doesn't allow it to use normal implementation of the PmcLib. Because of
that a special instance of the PmcLib is introduced for MTL-S which will
decide whether a given feature/configuration needs to be done in SOC or
PCH PMC. This commit additionally introduces EarlyDevices PEIM which
installs PMC_DEVICE HOB which allows the new PmcLib to locate PwrmBase
of the MTL-S PCH PMC. In time this PEIM will install any other device
specific data which needs to be available before PCI enumeration.

Package/Module: ClientOneSiliconPkg/MeteorLake

[Impacted Platform]
MTL-S

Hsd-es-id: 18019119294
Original commit date: Thu Jul 28 12:17:58 2022 +0200
Original commit hash: 36b8e7f64fa5e171ac4c48fd204df0a3c90ac24d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLibFsp.inf
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcDevice.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitCommon.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.h
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPei.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: e35141bb1923777f4fc971462020835e249b5080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:33 2022 -0700 
-------------------------------------------------------------------------------- 
Analyze and Fix issue associated with GPIO.

[Issue Description]
'CnviMfUart2ExternalPad' is used uninitialized in this function.

[Resolution]
Need to initialize CnviMfUart2ExternalPad before using.

Package/Module:
GPIO

[Impacted Platform]
Loganville

Hsd-es-id: 16017709150
Original commit date: Wed Aug 17 10:28:42 2022 +0530
Change-Id: If1092869c8011d4509fefcd84dfa252b942afc81
Original commit hash: d8764e5c6f2176c8bd92f3d212bfb95fb91b3549

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c

================================================================================ 
Commit: cee970aeff1a2df71605b38cc40f8bc52086b459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:32 2022 -0700 
-------------------------------------------------------------------------------- 
Suppress GCC compiler warning for variable length mismatch

[Issue Description]
This was found when dealing with gcc compiler warnings. In
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
at line107
MePeiPreMemConfig->KtDeviceEnable = ME_DEVICE_AUTO;
ME_DEVICE_AUTO is defined as 2 (0b10) in
file: ClientOneSiliconPkg/IpBlock/Sps/Include/MeDefines.h
KtDeviceEnable is defined at:
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
as:
UINT32 KtDeviceEnable : 1;

[Resolution]
Made both varible of same size

Package/Module:
PeiMePolicyUpdate.c

[Impacted Platform]
Default ALL

Hsd-es-id: 14017186047
Original commit date: Tue Aug 2 14:23:25 2022 +0530
Change-Id: Ic13a1893c36a17c8633ba1fb6bd416cc4d07e6f4
Original commit hash: 5648ad260108c9ac273c1017ffb9e2b8a85381a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h

================================================================================ 
Commit: 9cecddab7c4bda586d7f76d1040f0058abf7cd58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:30 2022 -0700 
-------------------------------------------------------------------------------- 
Adding support for new WLAN discrete module (CNVd) - GalePeak (GaP)

[Feature Description]
Add support for GaP module and PLDR flow.

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16015974497, 16016258344, 16017417019
Original commit date: Tue Aug 16 11:07:51 2022 +0530
Change-Id: I0aac1fe6afc72dce70950d6bb89445fd68b11235
Original commit hash: e672e1fae3edf8d11a4a5fc2435a406c7657bf52

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtReset.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5DpHdmiRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: d00ceccd1496591f5f680715136b07b4fb2eb771 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:15 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2343_00

Hsd-es-id: N/A
Original commit date: Wed Aug 17 00:42:48 2022 -0700
Original commit hash: 849531e68a8cc07a5153c9b67d633800e255e423

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 22b7546cf53de57cb48661b5be0460f043906119 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:13 2022 -0700 
-------------------------------------------------------------------------------- 
Add the missed MTL IOE stepID check for Silicon WA

[Issue Description] or [Feature Description]
MTL IOE stepID check is missed for some of Silicon WA

[Resolution]
Added the missed MTL IOE stepID check for Silicon WA

Package/Module: MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 16017748056, 16017748107
Original commit date: Wed Aug 17 11:47:15 2022 +0530
Change-Id: If5d62f4cbe97fd324f86b67d95947d02442836d1
Original commit hash: c1eb997b807914173738a83c9fd286a5cfa71c06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: 7107bad6a2584486315b531bff82c14c3594c3c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:10 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][KW]Usb4PlatformInfo is used uninitialized in this function.

[Issue Description]
Usb4PlatformInfo.CmModeOption' is used uninitialized in this function.

[Resolution]
Initialization Usb4PlatformInfo before query ITBT platform information.

Package/Module:
PlatfromPkg/Usb4Cm

[Impacted Platform]
MTL

Hsd-es-id: 22015617734
Original commit date: Tue Aug 16 19:20:29 2022 +0800
Change-Id: I50b9420f95358eac885fd99fda08bca3decae0aa
Original commit hash: ba603745ba09de081babe235c37d04246f1f747a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.c

================================================================================ 
Commit: a6c14386e342104d365c303e09239508e5e658e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:05 2022 -0700 
-------------------------------------------------------------------------------- 
[USB4][MTL] vPRO Enable/Disable notification function improvement.

[Feature Description]
BIOS reads ME bios payload hob before reading the boot type
(G3 boot or another type of boot). By design,
ME bios payload hob is never installed during S3 exit boot.
So, vpro gets disabled after S3 due to missing ME bios payload hob.
Bios should not try to read ME bios payload hob after S3 exit.

[Resolution]
ME bios payload hob is loaded only after G3 status is 1
That fixes the issue in case of boot from S3 exit,
since G3 status will always be 0.
Due to G3 status being 0,
vpro en/dis function is exited and vpro status remains unchanged.

Package/Module:
PeiMtlMultiBoardInitLib

[Impacted Platform]
MTL-ALL

Hsd-es-id: 15011749350
Original commit date: Fri Aug 12 00:49:26 2022 -0700
Change-Id: I86133265ff68df7d336b329511468e0e105b6fd9
Original commit hash: df8466f3b3c8ee087a30606f26daceb85e366ce8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 5962cada143f1b70083a7b54ba095e95cbf2e78e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:02 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2342_01

Hsd-es-id: N/A
Original commit date: Tue Aug 16 21:32:57 2022 -0700
Original commit hash: c7822e17415b519295ce356a505e429e91ce214a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8550a6eb0fdf6e0f07ced14424c1494e19a83db2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:56 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2342_00) and reset Minor Version to 0

Tue Aug 16 20:25:01 2022 -0700
Original commit date: Tue Aug 16 20:25:01 2022 -0700
Original commit hash: 55f412246d4730842c9d18f27b78293b9862b026

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: f11bec3855bb81be9118fee057594dce9187728d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:48 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL]Fixing some BIOS logs are not match between PEI32 and PEI64 BIOS

[Issue Description]
Some BIOS logs are not aligned between PEI32 and PEI64 BIOS.
1.MemoryS3Datahob base and size.
2.SKipIGfxprogramming.
3.HdaPciBase.
4.MicrocodeRegionBase and MicrocodeRegionSize.

[Resolution]
1.Fixed debug messages output format.
2.Initialzed data structures before use.

Package/Module:
LunarLakeFspPkg/Library
ClientOneSiliconPkg/Fru
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
ALL

Hsd-es-id: 15011721031
Original commit date: Mon Aug 8 16:33:13 2022 +0800
Change-Id: I512af7340bf376d811e116b302132b4001ba3b99
Original commit hash: 6b5d371219fcef50c3cd3db90e0aef118344a43b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 4e770c2027b97d237712e103e88b35a22485ea4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:43 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.16.1

Original commit date: Tue Aug 16 16:49:07 2022 -0700
Change-Id: I87e326b1568278b2bd338350b78278663db0d04e
Original commit hash: 4d3a62919d553ae33cb70602129f6cc4a483b96d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3344fe391a93c8a74f263886a72daa6c7364402e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:42 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Resolve MRC Read Leveling Failure Caused By ECT
Change

[Issue Description]
MRC fails LP5 Read Leveling with no DQS toggles detected on some bytes.
This issue is not seen when a Jedec Reset is performed at the end of
LP5 Early Command Training (ECT).

[Resolution]
Added back the Jedec Reset at the end of LP5 ECT to ensure that the
command bus is in a known working state before moving on to other
training steps.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015647323
Original commit date: Tue Aug 16 15:23:38 2022 -0700
Change-Id: Iff3e6f703577bb41be1918ab15ce7711e0c3382f
Original commit hash: 0d25e1f2e7f4ef4160b04b2e792ec0d6d16b0675

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 927f4f3221c4154465e1b41a093c80b0b956a5bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:20 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL-MX] [ECC] GUID is duplicate - 2

[Issue Description]
[LNL-MX] [ECC] GUID is duplicate in
"PchSmiDispatcher.inf" and "SmiDispatcherIbl.inf"

[Resolution]
Creating a new GUID for the duplicate one in
one of the ".inf".

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 15011722151
Original commit date: Thu Aug 11 19:01:52 2022 +0530
Change-Id: Id4d09be7eacd3e8795575e9896470d270abde106
Original commit hash: 76453467813a91102fcb6293663c7c38d900395a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf

================================================================================ 
Commit: c6f0a4cad56a09155b0763c01291d97fee1bd286 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2342_00

Hsd-es-id: N/A
Original commit date: Tue Aug 16 06:00:02 2022 -0700
Original commit hash: f7e3400b149b35e04f1abd1b270f0f91f8f6b478

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 14469c3d2c973c2927de3b127a2aad08fa86660d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:03 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S] DMI DownstreamPort Decode Registers configuration

[Feature Description]
WHILE BOOTING, BIOS shall configure DMI DownstreamPort Decode registers
both in IOC and DMI.

[Resolution]
1. Bus number range of DMI port has been changed to 128-223
from 128-255, according to specification.
2. Program required DMI DP registers with the appropriate values.

Package/Module:
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
MTL-S

Hsd-es-id: 14017248492
Original commit date: Fri Aug 12 09:48:11 2022 +0200
Change-Id: Ib26f71203e24bfa04fd5220c77bad6faddba405a
Original commit hash: d53c5576be95a47f2bebefcdf3f2d1ac79bd3022

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: bca7daaf36edccae020efdab5ccedeb716f29e1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Add support for MTL SOC and IOE Die stepID definition

[Issue Description]
Some of MTL SoC and IOE stepID string was not added

[Resolution]
Added the missed MTL SoC and IOE stepID string.

Package/Module: MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 16017710310
Original commit date: Tue Aug 16 17:01:56 2022 +0530
Change-Id: If86e7af26811f6b916357356e380b6cbc24a882f
Original commit hash: bbfdeacdf3440763806c478560a975b578e5863d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c

================================================================================ 
Commit: 0a5c15ccca68fa85b6da3ebd627aa8affeed1567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:57 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS setting PCI Bus emulation mode (dc.pcibem) incorrectly.

[Issue Description]
Bios is incorrectly setting PCIBEM.

[Resolution]
Corrected PCIBEM programming.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 22015606003
Original commit date: Mon Aug 8 14:07:09 2022 -0700
Change-Id: Ib46d0a026ec8a60ecb5236b1c31e38a0959d99f4
Original commit hash: f086fc8b767a77a164fe31c4a676887cf89a6367

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 7befb578f4cfc35fe3e320da7e856330cf2878fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:54 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A0][SOC] Enable Crashlog in BIOS

[Feature Description]
Enabling the Crashlog

Package/Module: MeteorlakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017703794
Original commit date: Tue Aug 16 14:34:08 2022 +0530
Change-Id: Ib49c1e2a95a9cdf8c50059b604f65afac0dcb7ae
Original commit hash: f229cd809efa0ed7fd451d201dec14455989267f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c786b6ea0b52e05ba00bde50761af21a9de81d23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:52 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A0][SOC] Enable Energy Reporting in BIOS by default

[Feature Description]
Enabling the "Energy Reporting"

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017701612
Original commit date: Tue Aug 16 13:16:00 2022 +0530
Change-Id: I6113d670abff952722cd886ed5c18cc04b5f2412
Original commit hash: aaf4dc77b71995e60a486cb2ffda9e80947cb0e8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 1ad19ae35027b878e0536bbb3813aabe6d509093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:50 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A0][SOC] Temporarily disable S0i2.1/2.2 in BIOS setup by default

[Feature Description]
Disabling the S0i2.1/2

Package/Module: MeteorlakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017703647
Original commit date: Tue Aug 16 14:28:19 2022 +0530
Change-Id: I1d608d5cdbb21f9f9a9440402b955d0057e2c577
Original commit hash: d3b16a24410d7fe0919356912e69bfd007558453

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 7b2a77d339ee6815439324fb57e789a49e015b57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:49 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL-MX] Line 731 Deadcode in MiscCommonSmbiosFunction function

[Issue Description]
Logically deadcode in MiscCommonSmbiosFunction function.
File:
ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
Line: 731

[Resolution]
1. Remove condition which causes dead code.
2. Check pointer if it is NULL before incrementing it.

Package/Module:
ClientSmbiosFeaturePkg/SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 16017528797
Original commit date: Fri Aug 12 09:53:01 2022 +0800
Change-Id: Ie473c4cc050bfeab8163dbe3e8b93f5a650a37b3
Original commit hash: 34a8bb4a88ca78239b329a9f723c5ceb04c5efba

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: 84945ed363164ecdb97d4b730ebd1b64ed9070b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:47 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL-MX] Line 728 Deadcode in MiscCommonSmbiosFunction function

[Issue Description]
Logically deadcode in MiscCommonSmbiosFunction function.
File:
ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
Line: 728

[Resolution]
Remove condition which causes dead code.

Package/Module:
ClientSmbiosFeaturePkg/SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 16017588783
Original commit date: Thu Aug 11 21:15:10 2022 +0800
Change-Id: I59f837352912d477c3a2e10c9d7ecd4a0dd94850
Original commit hash: 385b54467d059996ad9808ae0d9e8fe8b7ab0054

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: 05fde64a3f90b41b3cda0c0834c47ab3c63cd7bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:41 2022 -0700 
-------------------------------------------------------------------------------- 
Update MTL-PS GPIOs

[Feature Description]
Update MTL-PS GPIOs

Package/Module: GPIO

[Impacted Platform]
MTL-PS

Hsd-es-id: 1509151828
Original commit date: Tue Aug 16 11:58:31 2022 +0800
Change-Id: I8ba7fc3f9d01ee94ab3c0b0e4f9dd644beb8ed18
Original commit hash: edf67992890f2160430d1051d3984669fcb82cc2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc

================================================================================ 
Commit: 1b24497f627a3809c4f024010fbf3a273e280713 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:39 2022 -0700 
-------------------------------------------------------------------------------- 
Ec library to return gracefully in ECless setup

[Feature Description]
The EC library does not return when failed after performing
EcInterface. The follow on IoWrite in none EC platform will
cause platform to hang. Adding proper handling for such condition.

Package/Module:EC

[Impacted Platform]
MTL

Hsd-es-id: 1509151828
Original commit date: Tue Aug 16 13:39:53 2022 +0800
Change-Id: I2ff5ab38a38139a5ee7476f88ceedb728f9464a8
Original commit hash: 43de9643013e5fd35aad4ee84e070f56070f144a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c

================================================================================ 
Commit: 8fb96a1dc9dda639df37a0dcba344671312fe390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:32 2022 -0700 
-------------------------------------------------------------------------------- 
Clean up CPOC for _CPC object

[Issue Description]
CPOC could be removed

[Resolution]
Clean up CPOC for _CPC object
and optimize code to reduce if-else conditional checks

Package/Module: C1S/CpuPowerManagement

[Impacted Platform]
ALL

Hsd-es-id: 22015600007
Original commit date: Thu Aug 11 13:26:23 2022 +0800
Change-Id: I1cf38c6f9e6003b1a773bf545b229b112785bb87
Original commit hash: 27c49c840c780d9acd6c0c1b4ca2903fceec73a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: 772209d8c8b8eb81c9866850f5d617410a44f2b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:29 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2341_00

Hsd-es-id: N/A
Original commit date: Mon Aug 15 21:33:39 2022 -0700
Original commit hash: 2d6db8d44a8084845e260704dbe80b6d559c3505

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8b701e03086544cc438aa89b31cc91ac06ab127d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:27 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2341_00) and reset Minor Version to 0

Mon Aug 15 20:25:13 2022 -0700
Original commit date: Mon Aug 15 20:25:13 2022 -0700
Original commit hash: 42f17916136913602ea77f5ad362ebe3d4e71431

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 33e4b074a7d7800a6a8b326f9389a80a34725ae7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:02:48 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Simics boot ASSERT in BaseSiConfigBlockLib

[Issue Description]
BIOS boot hits ASSERT (Status = Invalid Parameter) in BaseSiConfigBlockLib.
This happens because MEMORY_CONFIGURATION size is not a multiple of DWORDs.
The issue was introduced in MRC 0.0.15.53 - [LNL-M | LP5] LNL MRC - Mimic WC display pattern in IPQ.
One byte (MimicWcDisaplayInIpq) was added, without padding bytes.

[Resolution]
- Add 3 padding bytes at the end of MEMORY_CONFIGURATION to keep the size being multiple of DWORDs.
- Ensure MEMORY_CONFIGURATION.MimicWcDisaplayInIpq and MrcInput.MimicWcDisaplayInIpq are in sync.
- Add debug prints to show the size of 3 MRC-related config blocks, to speed up debug of such issues.

[Impacted Platform]
all

Hsd-es-id: 14017283142
Original commit date: Wed Aug 10 16:13:25 2022 -0700
Change-Id: Idd005dfe9c3778d363f8e4c9c249e4bbc7b028e3
Original commit hash: e9a081c1ef77c0dde64879a7fc20d1a5b163032c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: ce45910fcbc715d8b94b07f26eb8c5fa2d11d28f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:00:05 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Clean LNL TCSS IP unsupport WA in Simics VP

[Feature Description]
1. Enabled xHCI only. PCIe RPs and DMA are disabled by default until
SIMICS supports TBT feature.
2. Removed the TCSS WA to skip TCSS support.
3. Added additional check for MultiPhaseSiInit when registering PPI
Notify for TCSS PEI Init Done.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 22015431631
Original commit date: Sun Jul 17 15:38:12 2022 -0700
Change-Id: I8b4e47da264c7c936224bc27d8793da46bcbb81f
Original commit hash: e02847ce2cf0117ae05199275e9cbeea73b22f2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: c81342343ac75858e00caaceba65d79f558e1817 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:00:01 2022 -0700 
-------------------------------------------------------------------------------- 
Unable to enumerate PCIe PXPB pcie1.port2 with 2x2 Lane Reversal

[Issue Description]
With 2x2 lane revarsal for port PXPB, pcie1.port2 doesn't enumerate
CLK_REQ map clk_req is disabled for that port and GPP_C_5 stayed low.

[Resolution]
Updated WwanPerstGpioPolarity to active high

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 14016765065
Original commit date: Tue Aug 9 14:27:49 2022 -0700
Change-Id: I62ccb1831e9df70cfc64d2b7fec57c018d6f8063
Original commit hash: f93bf871033f09ca0d640f668a348fa8d7973ade

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: 2419245921794031a992ef14d4bdc93604e8e315 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:59 2022 -0700 
-------------------------------------------------------------------------------- 
Unable to enumerate PCIe PXPB pcie1.port2 with 2x2 Lane Reversal

[Issue Description]
With 2x2 lane revarsal for port PXPB, pcie1.port2 doesn't enumerate
CLK_REQ map clk_req is disabled for that port and GPP_C_5 stayed low.

[Resolution]
Updated WwanPerstGpioPolarity to active high

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 14016765065
Original commit date: Mon Aug 8 11:01:01 2022 -0700
Change-Id: I95a330d229773ce27f73399c29318b2643585208
Original commit hash: 1b034c8fece8446b243725ad5031c47f6bf355b7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: 621d4844efca99c37e889965deb78f6283b74049 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:46 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2337_00

Hsd-es-id: N/A
Original commit date: Sun Aug 14 21:33:19 2022 -0700
Original commit hash: d35b3bed15b13e0922dbd0b7834fc0e35807a0f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 90488054f5b061e2c4502a384732adfcb2d5f29d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:45 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2337_00) and reset Minor Version to 0

Sun Aug 14 20:25:08 2022 -0700
Original commit date: Sun Aug 14 20:25:08 2022 -0700
Original commit hash: 04c90ec9f60c43eb22ab2e230a9cf8107daa082f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 4a8ce99b76d306f7eae68c6c05cd26166cf27c33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:28 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2336_00

Hsd-es-id: N/A
Original commit date: Sat Aug 13 21:42:16 2022 -0700
Original commit hash: 5623ff9e37a834546562f71d59b81feec5d5c7c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: aa7fe6938a330354668dead68530510d7ce87b3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:27 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.16.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Mon Aug 8 12:13:26 2022 -0700
Change-Id: Iaf331572f8d64956fd96162dcbbc996e98e72379
Original commit hash: 49983a3847222abfcf3483a7b6276f904c90cef5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db474bf0d8f228614487a89c2ae8ee3e8553e180 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:25 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.31

Fri Aug 12 18:54:42 2022 -0700
Original commit date: Fri Aug 12 18:54:42 2022 -0700
Original commit hash: 85fd53cb5c7624fa7a5d40c6fff31c05816eba1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5b09e74ea3048a2d38446fab32cb16ea6de0cef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:23 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PC 0055 hang observed running Restarts
from Windows

[Issue Description]
PC 0055 hang observed running Restarts from Windows on MTL-P A0
00T4 DDR5 CRB, HW Comp triggered before MRC register restore completes

[Resolution]
Perform ForceComp before Normal Mode exit during Warm, S3 and Fast boot
Set the registers in offset range 0xe8 to 0x120 as the earliest to be
Save and Restoring in SaveDataDdrioPerSaGv32PerByte array

[Impacted Platform]
ALL

Hsd-es-id: 22015619149
Original commit date: Wed Aug 10 17:05:18 2022 -0700
Change-Id: Iecfb3111ce63c6e6ebd08acfbc973e5d0679baf8
Original commit hash: d2bb485ac3d91a86836ae54bb0a2ead4d442d22f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 22b2f28552a1f9e5adb14ee49535263a94f3cf85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:22 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.30

Original commit date: Fri Aug 12 18:53:47 2022 -0700
Change-Id: I20224f801ca6cc718ced5d57144f151bb7065662
Original commit hash: c5a789b9cad8956632f4e57c8e107837ececbaeb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7c43e1a7d8867d7c7ffda71da5b00472d6dfbd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:20 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Revert Safe Mode Configs for DDR5 and LP5

[Feature Description]
(1) MRC must disable the following power training steps by default for
DDR5 configurations: DIMMODTT, RDODTT, RDEQT
(2) MRC must configure a default DDR5 and LP5 SAGV work point config of
3200 G4, 3200 G4, 3200 G4, 3200 G4
(3) MRC must configure a default DDR5 and LP5 McSafeMode mask of 0x7FF

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015590367
Original commit date: Mon Aug 8 11:28:01 2022 -0700
Change-Id: Icf07b46a819a98b2b21a41a300fe097ac0d5f160
Original commit hash: 6d899032d8cd4eb554a07f2eb70f5f3e507f8047

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a2853db8f37a0e11b3fae4a17ec55ed03f4dfe5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:18 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.29

Mon Aug 8 10:42:35 2022 -0700
Original commit date: Mon Aug 8 10:42:35 2022 -0700
Original commit hash: 8fcf25ab6dd773366bd7519b08a3fc7551c15fb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d303fb2b8765f84ac29e8d18406d2170f3584f28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:17 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MC en_srx_wr_retraining bits are not save/restored

[Issue/Feature Description]
MRC not saving/restoring MCx_CHy_CR_PM_SREF_CONTROL_REG
without en_srx_wr_retraining register field save/restored
WR retraining with PkgC enabled will fail after warm reset

[Resolution]
- Adding MCx_CHy_CR_PM_SREF_CONTROL_REG to save/restore MRC flow
updating SaveDataMcPerSaGv32PerCh and MRC_REGISTER_COUNT_SAGV.
- Deleted CR_PM_SREF_CONTROL from SROverrideList in
RegisterOverride.py to avoid this register is removed again
in future CRIF updates.

[Impacted Platform]
ALL

Registers impacted: MC [X] Phy [ ] Both [ ]

Hsd-es-id: 14017174120
Original commit date: Wed Jul 27 01:21:02 2022 -0700
Change-Id: I6cac368ca370ab04f8926430383efac9694b6613
Original commit hash: 4ee3493ec889217cbe9c8545639c26f710f499fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: b48fc92d6ad82d9ea5b6663a9b97e195857f20c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:15 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.28

Original commit date: Mon Aug 8 10:36:43 2022 -0700
Change-Id: Id3655622b58f2ec1e0f1233a0ca2c292333aa253
Original commit hash: 32a72eb45151651f24623feeecda077cee4f8a31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 83797658e7151559595f1165795a80575d155bcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:13 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MrcMcLowPowerMode() is overriding MC Init Values

[Issue Description]
MrcMcLowPowerMode () programs the low power mode registers for all
MCs and Channels. However, this function is within a controller
loop which overrides certain low power mode register fields. These
new values will be overwritten once MrcMcLowPowerMode() gets called
for the next iteration of the controller loop since
MrcMcLowPowerMode() always programs all Contorller and channels

[Resolution]
Move MrcMcLowPowerMode () outside of the Controller loop and remove
all software multicast calls within MrcSchedulerParametersConfig()

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

Impacted Platform: All

Registers impacted: MC

Hsd-es-id: 22015584369
Original commit date: Wed Aug 3 21:19:53 2022 -0700
Change-Id: I31a201ad3e41f9ce4beec4f0a6cece35fb731898
Original commit hash: 7197b87ccd366519c811e463389780fa3a4b672c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: a5b0c2f62b425822f47fd13953378baee45fd5ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:12 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.27

Fri Aug 5 15:15:11 2022 +0800
Original commit date: Fri Aug 5 15:15:11 2022 +0800
Original commit hash: 4b7073bf805a59ffab63ee1d0317ffc228f21819

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9d9c64da562d4408e1d9606787d389c586ee8ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:10 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Search for closest low Freq in ConvertFreq2Clock

[Issue/Feature Description]
Testing hit DIVIDE 0 error. Outputs Frequency becomes 0.

[Resolution]
Search freq in ConvertFreq2Clock and choose the closest
low Freq instead of asking for exact match.

In GetChannelDimmtCK, normalize Ratio when calcuating Clock for
CUSTOM_PROFILE.

In McFrequencySet, use Outputs->Frequency to get Ratio instead
of from Inputs->Ratio (CUSTOM_PROFILE1) as it bypasses
the FreqMax checking and causes unmatch between Frequency and ratio.

In GetChannelDimmNmode, follow XMP3.0 spec to get NMode from SPD XMP
profile data.

Package/Module:

[Impacted Platform]
MTL-S DDR5.

Hsd-es-id: 15011612609
Original commit date: Wed Jul 20 11:06:45 2022 +0800
Change-Id: I005e667bb61fbed45cda08c95af091f032473bae
Original commit hash: df1a03a9c0471d91ea81c9484d6f62b298f4c697

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: a98461c66f851b60645cb2b8ea1c0596a8d1d4b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:08 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.26

Mon Aug 1 11:55:49 2022 -0700
Original commit date: Mon Aug 1 11:55:49 2022 -0700
Original commit hash: 1559353c68f216c9039548a64c085415a5fbd49b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: acb1373efb640f1e997c3e60c078d4e52efa12c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M | DDR5 LP5] Advance MRC Safe Mode to enable SAGV

[Feature Description]
Changed the default DDR5 and LP5 configs to meet the following
requirements:
(1) MRC must enable SAGV by default for both LP5 and DDR5
(2) MRC must configure a default LP5 SAGV work point config of
3200 G4, 3200 G4, 4267 G4, 4267 G4
(3) MRC must configure a default DDR5 SAGV work point config of
3200 G4, 4000 G4, 3200 G2, 4000 G2
(4) MRC must configure a default LP5 McSafeMode config mask of 0x4FF
cleared bit 8: MC_SAFE_SELF_REFRESH
cleared bit 9: MC_SAFE_RD_WR_RETRAINING

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14017218080
Original commit date: Mon Aug 1 11:38:29 2022 -0700
Change-Id: Ia215711b2d544b860b60946f9ea5892e57605ed3
Original commit hash: 775dd4bb3ea4bb9331ed776d5c2562fe2c2fd8c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 81543f992edc09788a3cc0692d7303f01e1bf0e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:04 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.25

Mon Aug 1 11:11:47 2022 -0700
Original commit date: Mon Aug 1 11:11:47 2022 -0700
Original commit hash: 6fc8256a545835a8be3cb16c56ccb03f1c7f4b5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5b45102f3333e4af2b09a3ac918c0b7b89515dae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:03 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Enable WRVC2D, RDVC2D, RDODTT, RDEQT
DIMMODTT training steps by default

[Feature Description]
In order to enable LP5 4267 MT/s and add stability to
DDR5 4000 MT/s the WRVC2D, RDVC2D advanced trainings steps and
the RDODTT, RDEQT, DIMMODTT power training steps

[Resolution]
Remove WRVC2D, RDVC2D, RDODTT, RDEQT, DIMMODTT from
MRC_SAFE_OVERRIDE_TRAINING so these knobs take their default
enabled values from bios menu setup options
Set LP5 to 4267 for Safe Mode Frequency

[Impacted Platform]
ALL

Hsd-es-id: 22015569349
Original commit date: Mon Aug 1 09:47:28 2022 -0700
Change-Id: I7fa1ff6a6b2e36ff56591d33402c221f96c9b247
Original commit hash: 66943b854101755d10b61f297e4bf345b96985fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 419a106df8ffd4a4a32f780c078ac648f31b70f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:01 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.24

Mon Aug 1 10:42:29 2022 -0700
Original commit date: Mon Aug 1 10:42:29 2022 -0700
Original commit hash: 0914a7bae60a0a16ce52fdf2a13ad941065ae6c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 406aadfe7642f5f751cacf2459dd8622564b83fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:59 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5] LP5 ECT CA and CS sweep is not tracking
consecutive passes

[Issue Description]
Current LP5 ECT CA/CS sweep does not track consecutive passes
correctly.Our current code does not account for speckling and
does not center the pi code correctly based on all the passing
pi codes

[Resolution]
Create a new function which tracks the consecutive passes and
reports if the minimum consecutive pass threshold has been met.
When detemining the center Pi code, take into account if the total
number of consecutive passes is even or odd.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
MTL-M, MTL-P, MTL-S

Registers impacted: None

Hsd-es-id: 22015548582
Original commit date: Thu Jul 21 12:41:59 2022 -0700
Change-Id: Iaa807a872379e01d76226f6030e48e9dd4395e12
Original commit hash: 8b0fbf5745efa5efcf5cf5e64e0cbd42fb885a6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 88918149f75f1c093ecb5b84b0b8d896851e006b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:57 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.23

Mon Aug 1 10:26:17 2022 -0700
Original commit date: Mon Aug 1 10:26:17 2022 -0700
Original commit hash: e2cc83353af625c2d20b77bd6aafbf19c14dcf4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f836d4d5d4aba24450290d8cc7b787767189e6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:56 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RdOdt training fails due to incorrect re-centering flow

[Issue]
RdOdt training fails due to incorrect re-centering flow.
The failure signature is dead bytes on the data bus after Rd ODT training is done.

[Resolution]
Split and reorder of how SocOdt, ReadEQTraining and Recentering are executed.

[Impacted Platform]
ALL

Hsd-es-id: 14017173534
Original commit date: Thu Jul 28 16:33:38 2022 -0700
Change-Id: Ib829e58c2f318e26d89eaffa0f502350f4b7023a
Original commit hash: 1eb1607a6787698bfefb6fe648f1be7620bdbabb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cb5b050524b044598de6974a1b9c752b0f1b8d2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:54 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.22

Fri Jul 29 12:32:16 2022 -0700
Original commit date: Fri Jul 29 12:32:16 2022 -0700
Original commit hash: a4def2d843b553c1833b6367d4c12373140046b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43d6794b66850d249a55d029a5545fd8091ad772 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:52 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC calculates the SAGV RFI mitigation MAX_Freq - 1bin WP with a lower Qclk ratio

[Issue]
If all WP are the same, system runs SAGV{WP0, WP1, WP2, WP3} without incremental values of Qclk ratio
Case a) example:
MAX_FREQ DDR5 = 4000 MT/s + SAGV enabled,
system runs SAGV{WP0, WP1, WP2, WP3} = [4000 @ G4 , 3600 @ G4 , 4000 @ G4 , 4000 @ G2]

Case b) example:
MAX_FREQ DDR5 = 3200 MT/s + SAGV enabled,
system runs SAGV{WP0, WP1, WP2, WP3} = [3200 @ G4 , 3199 @ G4 , Fail, Fail ]

[Resolution]
In MRC the SaGvType of RfiHighBwSaGv was not considering the RfiMitigationRequired
range of "Max data rate is between 4400 to 6400" from MemSS HAS
Added to the condition of when RfiHighBwSaGv for MTL-M the range of
"Max data rate is between 4400 to 6400" does not apply

[Impacted Platform]
ALL

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22015532956
Original commit date: Thu Jul 21 17:19:24 2022 -0700
Change-Id: Iaec616a1dc00331186ee738436619b4788e78ca3
Original commit hash: 32db92cd08ad5e3ad890ed4774fbce03baabfacc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 2edc2baaa35895365fded146cb840303a7de6189 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:50 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.21

Fri Jul 29 12:23:44 2022 -0700
Original commit date: Fri Jul 29 12:23:44 2022 -0700
Original commit hash: 67baf3b6edff3a294c568b7be034e4e3a78fb7d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eb67e461d6759a31f161f920e05616856b2449c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:49 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5] MR20 should be programmed to FSP-OP[0] and FSP-OP[1] during Jedec Init

[Issue/Feature Description]
Read leveling is not showing any Rdqs toggles.

[Resolution]
MR20 should be programmed to both FSP-OP0 and FSP-OP1 to bypass this issue.
This will not harm frequency switching since MR20 is a constant value across
frequency points.

Remove unnecessary jedec reset at the end of ECT training. We only need to switch
to high frequency and do not require a full reset.

[Impacted Platform]
Registers impacted: MR

Hsd-es-id: 22015535835
Original commit date: Thu Jul 21 07:57:05 2022 -0700
Change-Id: Ieca8ab90a73800d79301af4d735f6be2eccf79c2
Original commit hash: c6b5c5aa950336353ac0af0ec4ddc0aeb50effb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 72ad01f2d89b7c354418a4b73d679c08c4029ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:47 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.20

Thu Jul 28 12:13:27 2022 -0700
Original commit date: Thu Jul 28 12:13:27 2022 -0700
Original commit hash: 96c66fb309ad78b801a42f4c61c628801fa9b812

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 73d9c575fdb9d017fa7c79d75d3ee655436b6bea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:45 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] 2R LP5 has all zeros for data RMT with MRC 0.6.11.27

[Feature Description]
Skip reset sequence at start of RMT when LPDDR5

[Resolution]
Add check for not LPDDR5 before calling MrcResetSequence

Package/Module:
MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 22015523762
Original commit date: Mon Jul 25 18:45:39 2022 -0700
Change-Id: If59d89171e761925e21d3a67c1c33c79c90fbfe9
Original commit hash: 9fd3f87e1a943f7395b75e0b3b2facc3ff82578d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 2dc98118ebd13c6d11d4ebfab27521bd5c34c199 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:44 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.19

Thu Jul 28 10:19:29 2022 +0800
Original commit date: Thu Jul 28 10:19:29 2022 +0800
Original commit hash: d48faa319543eac03154b08b224f2866f4c5aa1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af1b7c67c14ced5a10a09a51fd0a73e3794cef42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:42 2022 -0700 
-------------------------------------------------------------------------------- 
[Porting from ADL-S | DDR5 | OC] Add OCSafeMode to control some OverClocking configs

[Issue/Feature Description]
Some XMP memory modules use very aggressive timing parameters.
Memory training might fail. MRC uses workaround to tune them, such like
tCL. However, some special memory modules do work with such aggressive
configures.

MRC need add a BIOS knob to control it.

[Resolution]
Add OCSafeMode to control some OverClocking configs.
When OCSafeMode=1, MRC uses less aggressive configures.
By default, OCSafeMode=1.

Delete tCLDefault and other timing default variables from SA_SETUP.

Package/Module:

[Impacted Platform]
ADL-S DDR5 DDR4 OC.

Hsd-es-id: 15011651202
Original commit date: Wed Jul 27 11:07:17 2022 +0800
Change-Id: I901827ad0c8709b87bd6f91a08dce15e3784f3d1
Original commit hash: d2b0891b613954e59c197beb9cb3b2a829abdc24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 54765c31e50843d9154659e00d72ffde1252cacf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:39 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.18

Wed Jul 27 11:01:38 2022 -0700
Original commit date: Wed Jul 27 11:01:38 2022 -0700
Original commit hash: 6a183424cd5076d5a8de2cce8d06eabd2eeeb0a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 435d2ddb91dd1237d0167d9719ce29ca3016a608 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:37 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Advanced Rx 2D Timing Centering kills Rx eye on 2R configs

[Issue Description]
Read Voltage Centering 2D training step on 2R systems is causing Rx eye to be incorrect

[Root Cause]
ChangeMargin function for RdV is programming register with an uncached offset and without
clearing the offset to 0 before testing subsequent rank, the start of the subsequent rank
will start off the last tested RdV for previous rank instead of the original RdV that was
at the start of the training step.

[Resolution]
Clean out offset to ChangeMargin after the vref sweeps.

Package/Module:
MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 14017049914
Original commit date: Thu Jul 14 10:39:45 2022 -0700
Change-Id: I23e62f979fc89445fef2325dd0775524cd070f79
Original commit hash: 9ee52aacd4a2a969ba63816a6a2b118f85c5c2d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e06cf417d23cb984cbcf93cb703a549a92bdc54b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:35 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.17

Wed Jul 27 10:56:13 2022 -0700
Original commit date: Wed Jul 27 10:56:13 2022 -0700
Original commit hash: a03e7b92f6d9413405d42b6e93e0192badf5916f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9438c2a9267638139212d5364491f0172e24b3a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:34 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Power measurement fails with divide-by-zero error on 2R configs

[Issue/Feature Description]
If Rtt_WR gets trained to a value of 0 (a valid value) during DimmOdtTraining, then
during power measurments, there will be a divide by 0 error.

[Resolution]
Add a check in power measurments, if RDram = 0, then the associated equation,
((Bits Pop * 1000 * [(Voltage - (RDram * Voltage / (RDram + RPhy))) ^ 2] / RDram / 2))
should be forced to a value of 0, rather then solving for the equation which would lead to a divide by 0.
The expectation here is that Rdram should be a large value when the termination is disabled
which would result in a value of 0 when Rdram is taken to the limit of infinity.

[Impacted Platform]
Registers impacted: None

Hsd-es-id: 22015523763
Original commit date: Tue Jul 26 07:55:57 2022 -0700
Change-Id: I825a4eec96476d1555eae4450ef29df161cd0a38
Original commit hash: 318545bfca581927b9d390618aa8be1215583a5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9b3c18457e95d06fcf73bd5fd9397f9080306bfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:32 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.16

Wed Jul 27 13:52:43 2022 +0800
Original commit date: Wed Jul 27 13:52:43 2022 +0800
Original commit hash: c3984cf0c82abe9462e06b4ac496fc452b033164

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a097674a12b5a740b99e36825aaee033792f0b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:30 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Add BIOS knob RxVrefOffset

[Issue/Feature Description]
When we enabled DDR5 OC on ADL-S, we found some specific
OC memory modules failed at ECT training. MRC need rasie
the default RxVref value.

[Resolution]
There are 2 methods.
1)
Add a BIOS knob RxVrefOffset. User can input an offset value.
MRC will add the offset to the calculated default value.

2)
Besides that, we plan to hard-code change the default value with
ian offset at high-freq, but such change need be based on the
experimental results collected from real boards at post silicon.
Currently, keep the direct change as a plan.

Package/Module:

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15011565337
Original commit date: Wed Jul 13 14:57:02 2022 +0800
Change-Id: I0d8f93dc70a931edb267df305f2634e88512447f
Original commit hash: 9f4d306b7da56f418baee16d625a2fe4ed5957cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1dcc546f38373b0d3e26e790fa5496fa9b51b19f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:27 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.15

Tue Jul 26 15:36:41 2022 -0700
Original commit date: Tue Jul 26 15:36:41 2022 -0700
Original commit hash: 60904daa1a6fd14dbf18612e85ac3a3631b40809

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06cde3fc3aadcc180a9d9a3ec4dd5be9b992cf94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:26 2022 -0700 
-------------------------------------------------------------------------------- 
Update SaveRestore Comment block and CRIF parser to enhance clarity

[Issue/Feature Description]
We need to restructure the comment block within MrcSaveRestore.c that prints out the save/restore register data to make it more consistent / easier to understand.

[Resolution]
1. Save Restore Data will always be run with normal Parser
-Comment out a condition in RegisterXMLparserMultiFile.py so we always get final size of all registers
2. Add additional input parameter to parser command line for sku which will rename save restore functions correctly
-Example: const SaveDataControl MTLS_SaveDataMcCommon32PerMc[] = ...
3. Change comment block format in MrcSaveRestore.c to improve clarity
4. Clarify magic numbers and what to do with the final numbers
-Usage in MrcInterface.h

[Impacted Area/Platform]

Registers impacted: None

Hsd-es-id: 22014836617
Original commit date: Thu Apr 28 13:18:10 2022 -0700
Change-Id: I34e22e82099b98a74ee019ad31687e8a4dd44611
Original commit hash: a967c7d6718e74fa0bfbe7590dd1aabe39d13717

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: b20d6f2638d8c74691802162c9256780feef8c7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:24 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.14

Tue Jul 26 12:16:35 2022 -0700
Original commit date: Tue Jul 26 12:16:35 2022 -0700
Original commit hash: db58a2bcb703d13b474acb84b3586d4ea33aee70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 61bb53d256f3bb932041fee28d274de29033184f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:22 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Remove duplicate GSM_GT for dis_pt_it

[Issue/Feature Description]
Two get/set names were attached to the same register feild.

[Resolution]
Removed GsmMccDisPageTableIdleTimer and kept GsmMccPageIdleTimerDisable.

[Impacted Platform]
Registers impacted: None

Hsd-es-id: 22015271347
Original commit date: Fri Jul 8 14:35:47 2022 -0700
Change-Id: I02ae2c1c2fbb6e830910d64237a9f20cf654bbf8
Original commit hash: 1734632d226f4824d422a7154cfba7d735e204bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 0b3fc003dbcc9f4aef0843775a986a5dc6f34336 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:21 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.13

Tue Jul 26 17:27:49 2022 +0800
Original commit date: Tue Jul 26 17:27:49 2022 +0800
Original commit hash: c1bd1d60ff156f16c57a927e1b33be8436a74c57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21ed890c3beb85c8ad989e3a00f5193b9541b3fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:19 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] Update Tcwl calc for PDA enumeration

[Feature Description]
For MTL-S and MTL-M/P B stepping, the Tcwl Padding in PDA enumeration needs to be updated to match spec requirements

[Resolution]
Modify TcwlCalc

Package/Module:

[Impacted Platform]
MTL-M/P B0, MTL-S

Hsd-es-id: 22015490902
Original commit date: Wed Jul 20 16:47:17 2022 +0800
Change-Id: Id56ee69f4faa247a6167b3df1c9ef4943f5fb489
Original commit hash: 4bb064bc562db919203706ea4c62d27db3342acc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 9b631cbd506dcf32361c7f567b65303c47017c1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:17 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.12

Tue Jul 26 15:55:46 2022 +0800
Original commit date: Tue Jul 26 15:55:46 2022 +0800
Original commit hash: a26ac56babae90af0994fef3cbd4223f732ef2e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e5b2213d6a6dcdd2d2e84959c8dfd5c3286a8277 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:15 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Need to remove TGL H W/a for driving CS during CA training

[Feature Description]
MTL HW has the fix for DDR5 CA Training, so workaround should be removed

[Resolution]
Remove setting of CS[3:2] to the same value as CS[0:0]

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 22015518437
Original commit date: Mon Jul 18 15:28:54 2022 +0800
Change-Id: I27ac3315823a30d15d8ef783181ee31cced98314
Original commit hash: ca35495c5c85b0631a4b16ff5d334b21b1c9bed3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: a96c04ed1db04b1a27328afbd5b599b8fae15b7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:14 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.11

Mon Jul 25 19:17:12 2022 -0700
Original commit date: Mon Jul 25 19:17:12 2022 -0700
Original commit hash: f40a9c4d04d638487d77bda704e621da4b353f54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c4975a8809edf722483c9ccc9d3744016aebf6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:12 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Add Return MrcFail if RefPi FSM produces a result of 0 for any enabled partitions.

[Feature Description]
Return mrcFail when any RefPi4Xover results in 0.

[Resolution]
Added check to compare this value during printing.

Hsd-es-id: 22015180923
Original commit date: Tue Jul 5 21:11:17 2022 -0700
Change-Id: I217db81cf7b75d23b9f59c0211185072d53217fa
Original commit hash: 2b5439282c7fb77de8a1a5befd9d85f4ca53146a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 6474c56e4c5846be963c105a9c91b095707ef1c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:10 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.10

Mon Jul 25 13:58:19 2022 -0700
Original commit date: Mon Jul 25 13:58:19 2022 -0700
Original commit hash: 718249d875cab57e39c7dcf24930cb2e9ccfcb55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f6053039f42260593118bdf85b1184d5fd6ee544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:08 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Use the extended MAX_F_QCLK for Desktop

[Issue/Feature Description]
To support OverClocking of Gear2 over freq 8467MTS, Desktop
extends MAX_F_QCLK to 8bits (actually 9 bits).
MRC need follow it.

[Resolution]
Use the extended MAX_F_QCLK for Desktop and B0, but still use the old
7-bit MAX_F_QCLK for A0 mobile.

Package/Module:

[Impacted Platform]
MTL-S DDR5.

Hsd-es-id: 22014786900
Original commit date: Tue Jul 19 15:01:00 2022 +0800
Change-Id: I2edc9dd045ee08700ca40ac411dfabf483b9058f
Original commit hash: 8cb7bd59e715bebbd834f407e769abe7a4a039e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 3c6dc4840b08de9893682ac3722d5655a9315e3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:06 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.9

Mon Jul 25 15:06:27 2022 +0800
Original commit date: Mon Jul 25 15:06:27 2022 +0800
Original commit hash: 9eb066bde1bc9ba29cac75916b1dcb246d8f8dde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7b3b0dd5e1e8bfeb93603833bbd4979f51c7669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:04 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Disable divider when frequency is above 9600

[Issue/Feature Description]
Disable divider when frequency is above 9600

[Resolution]
Per discussion with stakeholders, MRC disables divider
when frequency is above 9600.

Package/Module:

[Impacted Platform]
MTL-S DDR5.

Hsd-es-id: 15011636563
Original commit date: Mon Jul 25 09:08:46 2022 +0800
Change-Id: I352543d37f9d23c4fd14c12a9c0ef27783606c5a
Original commit hash: 18debb7aa947ce45385000e58d4c234de904ef5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7d2a57399e864b225031ba17d1d7ac6f5c059c12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:03 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.8

Fri Jul 22 13:00:41 2022 -0700
Original commit date: Fri Jul 22 13:00:41 2022 -0700
Original commit hash: 5eaa1973528547106182ba44161f44fbd245da76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3a21e7e13d7973e4a29de89e81dde4d8b1744741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:01 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] VCCSA_INTRPOL value in the PMA CR for the current SAGV point is not updated

[Issue Description]
When MRC is trying to train different SAGV points with the same QCLK ratio,
PMA HW is supposed to update registers containing QCLK ratio,
gear and VCCSA value, but it doesn't (stays at reset value).

[Root Cause]
PCode does not update the VCCSA_INTRPOL value in the PMA CR for the current SAGV point
when the QCLK RATIO is same as the previous SAGV point.

[Resolution]
Permanent WA, as MRC is aware of current index QCLK ratio.
The first time MRC switches to that ratio, pcode will respond back
with interpolated voltage. MRC will save voltage and for
the immediate WPs that use the same ratio, it will use the ratio from the first time.

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22015508755
Original commit date: Fri Jul 8 23:50:16 2022 -0700
Change-Id: I751636f1da0dfc4610bd6fce5fba6a74a7bd72b3
Original commit hash: 31b9cd27a6968e1211f770c147f3c309b95a3593

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: 8a6309cfa50d43c2717b14713890b03a9bd93634 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:59 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.7

Fri Jul 22 12:24:55 2022 -0700
Original commit date: Fri Jul 22 12:24:55 2022 -0700
Original commit hash: 4b48585f329f92ca08d703204667ab41d4b2cd1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3569faefb6f2178148165b2a8c8d95875c829789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:57 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Need to set VTT WCK Blocktrain rst for DIMM1

[Feature Description]
For Dimm1 configurations Block train rst is in Vtt Wck partition

[Resolution]
Call MrcWckBlockTrainResetToggle in MrcBlockTrainResetToggle if DIMM1 is populated

[Impacted Platform]
MTL-S

Hsd-es-id: 15011590569
Original commit date: Mon Jul 18 14:15:24 2022 +0800
Change-Id: I4160d47f2b4f54edd6df21e6259dbe6511ebb1da
Original commit hash: bc90a95a9d1088bcbabc2521ad36d3d9a161c5f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 3cb1f1f10d5250cc6bb11540bea7b3b626eba653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:56 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.6

Thu Jul 21 16:38:27 2022 -0700
Original commit date: Thu Jul 21 16:38:27 2022 -0700
Original commit hash: f73f51b27f3f3b0f03092859839b23b2f4ef4e91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 33a6c68553116bc3c488f0a10e6f7b4c6f88e24b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:54 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CMDV1D Centering always sees passes

[Issue/Feature Description]
1D Sweep is always showing pass when enabled.

[Root Cause]
Issue is due to IoReset between the point test and reading the errors.
IoReset clears DataTrainFeedback and that is where the error information is sourced for CaParity.

[Resolution]
Move JEDEC Reset and IoReset to before RunIoTest.
Call IoReset before leaving the function.

Hsd-es-id: 22015508746
Original commit date: Tue Jul 12 18:35:51 2022 -0700
Change-Id: Ie2550e76943f6a97d913e226dd25694e01996e6e
Original commit hash: b37527cdaf9d03e73aab686b047e3377a92a3767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 82709cd9426f8aec6deffc034b0551a2ca7ad67a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:51 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.5

Thu Jul 21 12:28:06 2022 -0700
Original commit date: Thu Jul 21 12:28:06 2022 -0700
Original commit hash: e0b1d9b75f9e1db2a4e9b75b96de41a2be54578a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d9b1f539dd365251f412578d497aef315fefd6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:49 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Print MemSS PMA CCE CRs

[Feature Description]
- Print the MemSS PMA CR values programmed into the CCE enable fields to
help with post-silicon debug.
- Print the MRC inputs used to select the PMA CCE enable register settings.
- Added PmaCceConfig to MrcPrintInputParameters unit test.
- Update MrcPrintInputParameters to check that formatted string does not
overflow print buffer.

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22015120328
Original commit date: Mon May 16 15:14:23 2022 -0700
Change-Id: I9d04c75878beb026e45c3a218828d6e95e61937a
Original commit hash: 5d7b67aeade255daee40b6b094966f7a7856fe98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: 3e225d62b305f46008e119cbc00a064a6c942edc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:47 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.4

Mon Jul 18 17:24:49 2022 -0700
Original commit date: Mon Jul 18 17:24:49 2022 -0700
Original commit hash: 2b26a0d7f43ba78571f0213c35e92cdb56c8f7f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a361a092547422caaecddbcd24d665b3bd3c8dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:45 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] With Vddq Training tests, CmdT awalys fails with the "BusFailure=1!" log

[Issue Description]
Regardless of how much margin is given to CmdT parameter; the initial CmdT test always fails.

[Problem]
Math done with INT16 variable that ends with a large positive number that causes the subsequent uses of this INT16
variable to be a negative number instead of a large positive number. Resulting in the UPM Limit being larger than
the allowed sweep range of CmdT and thus always ending as an error as it will only continue if the current margin
exceeds the UPM Limit.

[Resolution]
Make the variable in question be INT32 and that fixes the problem.

[Affected Platforms]
ALL

Hsd-es-id: 22014921859
Original commit date: Mon May 9 20:01:59 2022 -0700
Change-Id: I449205e85c9f9150de73051a9fec0a479b632414
Original commit hash: 585619aeb9c29b3ec147036db083ac3877097b5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: e8afc0065c3dff1ecd68d34b162f6cd28c330bb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:43 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.3

Fri Jul 15 16:10:10 2022 -0700
Original commit date: Fri Jul 15 16:10:10 2022 -0700
Original commit hash: c499782e52f76df68bd9cdf903bd6d788e82585c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2764147f747db61fd2034b2383fb31fd20aae0e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:41 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Clean up code around programming TrainWCkMask and tWckHalfRate

[Issue/Feature Description]
Clean up and simplify the code for programming TrainWckMask and tWckHalfRate during
wck leveling

[Impacted Platform]
Registers impacted: Phy

Hsd-es-id: 22015275183
Original commit date: Thu Jun 9 10:28:17 2022 -0700
Change-Id: I0fdc975146d8bbee111630e9bab8dca183341743
Original commit hash: f8d01979b158ab53dba9fb119de282c5430752b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 4249db4bedc354ba8396502daceabae8b34c164d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:39 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.2

Fri Jul 15 15:57:54 2022 -0700
Original commit date: Fri Jul 15 15:57:54 2022 -0700
Original commit hash: 422d8578cc81ec85a70405e9e5b9c3e35e2ced49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 419a338ae30ebaa5cb99291d73105ee24f741fcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:38 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Update MTL-M B0 Mc & DDRIO Register Headers to 22ww27f

[Feature Description]
Merge MC & DDRIO MTL-M/P B0 Reigister headers from 22ww27f McDdrio CRIF

[Resolution]
Update Python Register CRIF Parser to check against previous CRIF data for Register parameter comparision
Parse 22ww27f MTL-M B0 CRIF against 22ww26b MTL-M/P A0 and 22ww28a CRIF XML
Generate merged headers and integrate to MRC

[Affected Platforms]
MTL-M MTL-P MTL-S

[Impacted Registers]
Mc [ ] Phy [] Both [x]

Hsd-es-id: 16017241448
Original commit date: Fri Jun 24 13:25:36 2022 +0530
Change-Id: I0ae121f429ba1aa3a385f9553a112dd3b1b67d4a
Original commit hash: 9513831fa8b0ad990b9ef9fa6c831ac245c618fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl13xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl13xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlExxx.h

================================================================================ 
Commit: f24041732facc42bc45c2db6cd4a9d803b8e170b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:32 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.1

Fri Jul 15 15:28:27 2022 +0800
Original commit date: Fri Jul 15 15:28:27 2022 +0800
Original commit hash: 3ec10c3f303d105fddf29c22c2e0ad763e202f3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41d2b743d19f3cd8a6ed364800c0681ac7741bdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:30 2022 -0700 
-------------------------------------------------------------------------------- 
[Porting from ADL-S][MTL-S | DDR5 | OC] Change XMP tCL if it's much smaller than STD_PROFILE's

[Issue/Feature Description]
Some DDR5 XMP memory provide inappropriate tCL value which is
too small, such like 30. STD profile's tCL usually is 40.
ECT might fail when tCL is too small.

[Resolution]
When parsing tAAmin, check if it's much smaller than STD profile's.
If so, change it to (STD profile's tCL - 2). Such formula is
based on experiments using a few memory modules.

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15011564540
Original commit date: Wed Jul 13 14:17:49 2022 +0800
Change-Id: I4bcefb5daf7438aef29904afbf97fa468778a488
Original commit hash: b86abf64835ff512b856f7d140cf269322087f6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 0563c25689e05bf0ed6ad5eecd86536a6f8cfb4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:28 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/mtl: Update MrcVersion.h and ReleaseNotes to 0.6.13.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 22015513717
Original commit date: Thu Jul 14 17:37:33 2022 -0700
Change-Id: Ie87be5908c25c9357ea16399e0b95a272184169d
Original commit hash: 43c922caf2580df208ce3f5ca329d13ce7531d54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f2c4070ab66bad8cf746c1133d6b1d7a101f816 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:26 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2336_00) and reset Minor Version to 0

Sat Aug 13 20:31:35 2022 -0700
Original commit date: Sat Aug 13 20:31:35 2022 -0700
Original commit hash: 1e4a910f0d872071dcbc75556c521999d1286f34

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 07e484da024328db13ec57ef09261f484b97fc17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:19 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2335_01

Hsd-es-id: N/A
Original commit date: Fri Aug 12 21:33:37 2022 -0700
Original commit hash: e51b1107120fa7b5ab7fcd6e12367247756a1d4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e74717020f76ba9da1be25f37471f3a6f4183256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2335_00) and reset Minor Version to 0

Fri Aug 12 20:23:24 2022 -0700
Original commit date: Fri Aug 12 20:23:24 2022 -0700
Original commit hash: 8591664be9c46be4057dcbcab02652d441d4605b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: e265719567db6340728c2983bf54ae25180afce9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:16 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2335_00

Hsd-es-id: N/A
Original commit date: Fri Aug 12 16:25:18 2022 -0700
Original commit hash: b00e8998307806033a4b2ae171f300b0fe51f62e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e9e87613fdc746b38b89d27a539302e7c4ce7ad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:59 2022 -0700 
-------------------------------------------------------------------------------- 
Install PPI Signal Display Init Pre Mem

[Feature Description]
Install PPI after enabling native display GPIOs

[Resolution]
Install PPI after enabling native display GPIOs

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16017355084
Original commit date: Wed Jul 13 23:13:46 2022 +0530
Change-Id: I9d400ef11b892d2c29717073ff545985da03bcbc
Original commit hash: 3bd47a72645105f5668b2b4aaa34d15d6bf885f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.inf

================================================================================ 
Commit: ccb0dcc373d922f68fc665f26c35642eecaac5e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:50 2022 -0700 
-------------------------------------------------------------------------------- 
Fix duplicated GUID

[Issue Description]
1. GUID is the same in MonoStatusCode.inf and
MonoStatusCodeNull.inf files
2. GUID is the same in SecSerialPortInitLib.inf and
SecSerialPortInitLibNull.inf files

[Resolution]
1. Create new GUID for MonoStatusCodeNull.inf
2. Create new GUID for SecSerialPortInitLibNull.inf

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011721747
Original commit date: Thu Aug 11 12:45:06 2022 +0800
Change-Id: Ia1b31f9868f822c81393c52f37080e3b5e45f5e5
Original commit hash: 588f4e1c285dbd86902041ead0dffefad8076330

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/MonoStatusCodeNull/MonoStatusCodeNull.inf
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLibNull.inf

================================================================================ 
Commit: 23d786a652147f0c86e53835af440db6bdcbecb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:44 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][CPU] Retire obsolete unnucessary UPDs

[Feature Description]
UPDs no one uses.

[Resolution]
Remove UPDs no one uses.

Package/Module:
ClientOneSiliconPkg, MeteorLakeFspPkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 15011699028
Original commit date: Tue Aug 9 15:40:28 2022 +0800
Change-Id: I79c5f0f9103ab79e1023aafbd5118dbeadb36df9
Original commit hash: d81c7df1f9151edd22601a033e54a8af524057e2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 1d13f2a91a5f3f5475d20b20d5286903d26a39c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:41 2022 -0700 
-------------------------------------------------------------------------------- 
Fix duplicated GUID

[Issue Description]
GUID is the same in PeiTraceHubDebugLibSyst.inf and
PeiTraceHubDebugLibSystFsp.inf files

[Resolution]
Create new GUID for PeiTraceHubDebugLibSystFsp.inf

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011721906
Original commit date: Thu Aug 11 12:03:52 2022 +0800
Change-Id: I537e00f3d520bf4a2b2ecc7db6c74e2dc23ed2c5
Original commit hash: 6cc298801ea91df0c8dbc8e91c34f64df0c9d5d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/PeiTraceHubDebugLibSystFsp.inf

================================================================================ 
Commit: 3de90fcc1969ad6eb8744b24079c852b207bbccc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:35 2022 -0700 
-------------------------------------------------------------------------------- 
[CNVi] Rename or retire obsolete UPD

[Feature Description]
Retire obsolete CNVi UPD

[Resolution]
1. Deprecate TestWifiLtrEn option and enable it by default.
2. Clean up un-used GPIO functions.

Package/Module:
C1S/CNVi

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011704418, 15011704419
Original commit date: Mon Aug 8 22:13:29 2022 +0800
Change-Id: I6d37e579e76fca2c9fc7df9b2fb00a1dc5b77226
Original commit hash: 0bc72626772e8d5b5227fd75e55d3843424b7521

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchCnviAcpi.c
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/CnviConfigHob.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/CnviHandle.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: faeaff6b35916a2ec379eac6efed956ae63deccf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:30 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S][HFPGA][SOCS][PCH] IOWR PCH.PMC failed

[Issue Description]
IOWR appears on DMI link and enters PCH DMI but never
leaves PCH DMI IOSF.

[Resolution]
DMI's PCI COMMAND register is not cleared now before programming,
thus MemBase and MemLimit programming works as expected.

Package/Module:
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
MTL-S

Hsd-es-id: 22015444321
Original commit date: Mon Aug 8 12:09:08 2022 +0200
Change-Id: I39d1981b933a3d6341d8d0990654fed8946ed53a
Original commit hash: 291145d5b479f43d4d8761a929780ed954f4bdb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: 04a6c98ff4dcdbf9d9cc257b3ececd2a85057381 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:26 2022 -0700 
-------------------------------------------------------------------------------- 
Turbo mode option helptext calling out the depreciated knob

[Issue Description]
Turbo mode option helptext calling out the depreciated knob

[Resolution]
Turbo mode option helptext calling out the depreciated knob

Package/Module: LunarLakePlatSamplePkg/, MeteorLakePlatSamplePkg/

[Impacted Platform]
LNL ,MTL

Hsd-es-id: 22015580022
Original commit date: Wed Aug 10 16:24:26 2022 +0530
Change-Id: I1f982a214826082c82f1700035b01a1a70bc5ede
Original commit hash: 98110df09d218fdc4971cdf6d40721a1c8ea7192

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: a1e127c853248faf1f277880babe52626047f042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:22 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2334_02

Hsd-es-id: N/A
Original commit date: Thu Aug 11 21:33:33 2022 -0700
Original commit hash: 7c54bdc29d7e0de625ff203e14d4b5464ef56098

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 50edeb5e44cfa41839d68652254e6fe223f4e8e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:17 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2334_00) and reset Minor Version to 0

Thu Aug 11 20:28:35 2022 -0700
Original commit date: Thu Aug 11 20:28:35 2022 -0700
Original commit hash: ac6bafc40dcecb01dd2d40824b6cbe3cfefdc4a4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 2cf0f247896311bf5e9fd1f5d526cc65fef3cdca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:16 2022 -0700 
-------------------------------------------------------------------------------- 
Update Error Handling for Storage Redirection with Secure Boot disable

[Issue Description]
When storage redirection failed, SUT will attempt to boot the next boot
option and continue with secure boot disabled.

[Resolution]
If storage redirection failed, BIOS will check if need to restore the
secure boot setting and issue a cold reset.

Package/Module: PlatSamplePkg / ME

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 14017233168
Original commit date: Wed Jul 27 17:36:46 2022 +0800
Change-Id: Ied8c97bf1b087b567e14892e3a1f2d433d8e7b0a
Original commit hash: 55bdde6ee929f923f85d80403beb9385b2256472

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c

================================================================================ 
Commit: 52bc8fe5f21b64b035afbefb4d7427f6abcb4d35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:14 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS shall provide controlled option to disable PROCHOT demotion

[Feature Description]
To provide control option to disable ProcHot Demotion algorithm

[Resolution]
To provide control option to disable ProcHot Demotion algorithm,

Package/Module:
C1S/PlatSamplePkg

[Impacted Platform]
LNL/MTL

Hsd-es-id: 16017437416
Original commit date: Wed Aug 10 17:56:55 2022 +0800
Change-Id: I23fb6c64ca97bfe8d34272ac2fdc3d10930b2699
Original commit hash: 11b12acaaf2c56db8c658c334630425f98efbd82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 0a46bebd5e048a6ca3f9c5553838d3bbffaacfe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:11 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] FSP ResetType in FspInitPreMem must align to FSP Spec - part1

[Issue Description]
FSP ResetType in FspInitPreMem doesn't align to FSP 2.4 Spec.

[Resolution]
Changed FSP reset type from UINT32 to EFI_STATUS in FspInitPreMem.

Package/Module:
C1S/FSP

[Impacted Platform]
ALL

Hsd-es-id: 15011734789
Original commit date: Wed Aug 10 15:50:32 2022 +0800
Change-Id: Ifbe173cdd0139ca1298545a12116f2d5f2133f6f
Original commit hash: 093ba601abf35c8313020d2ff55daf28a4f09777

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: a2e2164cd2b779fe830b7a6094699e2396abcb65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:10 2022 -0700 
-------------------------------------------------------------------------------- 
[Coverity] Missing break in IsHeciAsyncMessage function

[Issue Description]
Missing break in IsHeciAsyncMessage function.

[Resolution]
Add break after each judgement.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011681325
Original commit date: Wed Aug 10 16:33:03 2022 +0800
Change-Id: I7fd7dd0037b91864039354a7f0e04b6f1a8914a3
Original commit hash: 7f848e2ff771eb58d5fd1d2710017df0360ec104

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeHeciAsyncSupportLib/DxeHeciAsyncSupport.c

================================================================================ 
Commit: 42daae1e9af5e6934e444ee32271d469a996e4d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:08 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Update IP register/names base on LNLSOC-M_osxml 1p0_r2 release

[Feature Description]
Update CNVi register definition based on LNLSOC-M_osxml 1p0_r2 release.

[Resolution]
n/a

[Impacted Platform]
ALL

Package/Module:
ClientOneSiliconPkg/IpBlock/CNVi

Hsd-es-id: 14017220811
Original commit date: Thu Aug 4 19:03:59 2022 -0700
Change-Id: Idd46f32db4394d3c6956d25910fb221480431948
Original commit hash: 4f95919174454ee570b3b64af45c9be666005bc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/CnviRegs.h
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviWifi.asl
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.c

================================================================================ 
Commit: 8aa9d37abdba349a778184dd21d87b1eb3fa0add 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]VCCST setting has been disabled after IFWI 24.4.1

[Issue Description]
VCCST setting has been disabled after IFWI 24.4.1

[Resolution]
Change default value of VCCST to enabled.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011727356
Original commit date: Tue Aug 9 16:42:10 2022 +0800
Change-Id: I07c234cf85a8a362005b91a5cfd748fb9cd1f35a
Original commit hash: de40ffdae595f37b3e6b6a3360896f16f83588eb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6531793ad6af077cbcc8ae64aa9c496f19a352bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:02 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S] RTD3 support: MTL S with UDIMM DDR5 RVP board

[Feature Description]
GPIO configuration must be set to map MTL-S RVP.

[Resolution]
PCIe RPs RTD3 support for UDIMM DDR5 RVP board is added.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 22015251896
Original commit date: Wed Jul 27 17:47:08 2022 -0700
Change-Id: If18014de835c130acdf90050756c3fafe13a44e1
Original commit hash: ef3a9de2e151f9656aeb2b166f1e6e6d704a4d67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieDock.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieRpObjCommonExternalInclude.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PinDriverLib.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 2ac4a84dfcbd5f38d334e01a8b6a249e21cb58fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:48 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Remove CRID/SRID override feature.

[Feature Description]
Remove CRID/SRID override feature for LunarLake

[Resolution]
Remove CRID/SRID override feature for LunarLake

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 16017341391
Original commit date: Tue Jul 26 14:04:59 2022 +0530
Change-Id: I29ef3ea7bec94161d827826cab8f9c72d484977b
Original commit hash: 5e10ecbd0147ec81941c919bd2ec97484b3f444b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c

================================================================================ 
Commit: acdc2c471ec6e3604b1fe6ca971ef7bf588af664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:42 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2334_01

Hsd-es-id: N/A
Original commit date: Thu Aug 11 08:28:04 2022 -0700
Original commit hash: 899f6f217e8168022661595812eca95d8d22dc43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6102773f80adc2bb149fd9a89feb183dba5f878e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:40 2022 -0700 
-------------------------------------------------------------------------------- 
Enable support for VTD for MCP A2

[Feature Description]
BIOS shall apply below setting by default for MCP A2.
VT-d (BIOS system agent:) <== Enabled
x2APIC opt-out (BIOS VT-d setting:) <== Disabled
Scalable mode (BIOS VT-d setting:) <== Enabled
DMA Control Guarantee (BIOS VT-d setting:) <== Enabled
Control IOMMU Preboot behavior (BIOS VT-d setting:) <== Enabled
VMX (Intel Virtualization Technology) (BIOS CPU config:) <== Enabled
X2APIC Enable (BIOS CPU config :) <== Enabled
VPU (BIOS system agent:) <== Enabled
IPU (BIOS system agent:) <== Enabled

[Resolution]
Update the config patch tables.

Package/Module: MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
ALL

Hsd-es-id: 15011722050
Original commit date: Tue Aug 9 10:29:12 2022 +0800
Change-Id: I3f52fab0a184f2aaae16b2881e62229f276cbf25
Original commit hash: dbe31595abc8b53be4a5f7c009179d5569c43d5f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: b792b61cc9638e3498cc0ae60de1acbda8e82d59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:38 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2334_00

Hsd-es-id: N/A
Original commit date: Thu Aug 11 08:15:38 2022 -0700
Original commit hash: 6f9699c7c955ba5ee035ab84f95195001873ab94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d7623576fdde619a920b7563046956742186fb26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:36 2022 -0700 
-------------------------------------------------------------------------------- 
Free allocated memory in SMRAM for all paths

[Issue Description]
During SPI calls through SMM to make our code hardened against TOCTOU
attacks and copy buffer coming into the function to local instance for
further processing. Only successful path at the moment has freeing
previously allocated memory leading to potential running out of SMRAM.

[Resolution]
Made sure allocated pool gets cleared in all paths. No only in correct
one.

Package/Module:
ClientOneSiliconPkg/IpBlock/Spi/Dxe

[Impacted Platform]
All

Hsd-es-id: 18023277791
Original commit date: Thu Jul 28 17:29:18 2022 +0200
Original commit hash: fa2a700b8dac6de43f30458989b2183dd594541b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 3a7c744c4a09f1c193cbce22c8640f69fcb68ed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:33 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][SOC][PCIe] - EQ preset-coeff mapping is not programmed for PXPB
Port1 (x1 CEM slot in RVP)

[Issue Description]
preset to coefficient mapping should be done for 1st rootport of each
controller, else other rootports won't take any effect

[Resolution]
program preset to coefficient mapping registers for each
RP0 of controller

Package/Module: ClientOneSiliconPkg/

[Impacted Platform]
ALL

Hsd-es-id: 15011677435
Original commit date: Fri Jul 29 06:07:51 2022 +0530
Change-Id: I64938a63af55ae3dadd61656b4ae70e4fa506256
Original commit hash: f9ee33c35801d1002c14d5bda520bb1f5149e59a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c7ac067d4c36027f3a1bd754a4611c413522c3c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:31 2022 -0700 
-------------------------------------------------------------------------------- 
[ADL to MTL code sync][MTL] BIOS setup show Intel Turbo Boost
Technology item in Performance page when disable
"Intel SpeedStep & Intel Speed Shift Technology" on Intel Pentium
platform.

[Issue Description]
BIOS setup show Intel Turbo Boost Technology item in Performance page
when disable "Intel SpeedStep & Intel Speed Shift Technology" on Intel
Pentium platform.

[Resolution]
Change logic to disable turbo mode if EIST and HWP are both disabled

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011322570
Original commit date: Thu Aug 4 12:52:55 2022 +0530
Change-Id: I99ff63d99b9463ffa00fc7282bb84a0dc8c806fa
Original commit hash: 48e26a90216e0194791bd4cbf5cb3508a278336e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c

================================================================================ 
Commit: e4b70043bb3db7ece6e0fdd2e01bfda9b063b758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:29 2022 -0700 
-------------------------------------------------------------------------------- 
Realtek Audio is not enumerating.

[Issue Description]
YB issue observed on Intel SST driver.

[Resolution]
Fix SDI0 and SDI1 fisbaling flow.
Bit[0] is for SDI0 and Bit[1] is for SDI1.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22015608820
Original commit date: Thu Aug 11 14:33:38 2022 +0200
Original commit hash: 7540fcad3221a9864e8d61300d43721063ee219e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: bfd97e0b88b6a37a3264c727529daabebdde8ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:27 2022 -0700 
-------------------------------------------------------------------------------- 
[IPSD] Resolve gcc errors from IpPcieSip17.

[Issue Description]
Fix gcc build errors.

[Resolution]
Fix gcc build errors.

Package/Module:
IpPcieSip17

[Impacted Platform]
LNL, M

Hsd-es-id: 15011669174
Original commit date: Fri Jul 29 18:18:29 2022 +0530
Change-Id: I690551e56a97737a689886de58c364f24b5907e2
Original commit hash: 39ebaf0724762977266a55b466e7cfab59054adb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcieConfig.h

================================================================================ 
Commit: 7fe24a7aecc11296bb14bb73b8dff4eca0086af5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:25 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Integrating WW30 OSXML headers for sNCU, MemSS an Punit.

[Feature Description]
Integrating WW30 OSXML headers for sNCU, MemSS an Punit.

[Resolution]
Integrating WW30 OSXML headers

Package/Module: Vpu,sNCU,MemSS,Punit

[Impacted Platform]
Lunarlake-m, Lunarlake-p

Hsd-es-id: 16017516118
Original commit date: Thu Aug 4 15:12:21 2022 +0530
Change-Id: I009a0ea0baecd7cc58e8b44a8883c7cd134e884b
Original commit hash: f2e5484092dc0090ae15c55917497343e5e9b672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLib/PeiVpuInitLib.c

================================================================================ 
Commit: 36d4c75ec16b2358c5e798157e75aa8f06ce0d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:24 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][TCSS] Update PCIe settings with lockbits in TCSS RP

[Feature Description]
Update PCIe settings with lockbits in TCSS RP

[Resolution]
Set B_TCSS_PCR_SRL_SRL and B_TCSS_PCR_IMRLE_SRL

Package/Module: ClientOneSiliconPkg/Tcss

[Impacted Platform]
MTL, LNL

Hsd-es-id: 14017182452
Original commit date: Wed Jul 27 15:01:11 2022 +0200
Change-Id: Ic0b3be8ff35603794dee5c9b3d87cc1b2183e8a1
Original commit hash: 07b6af0d668519c04cfae727cd84ecf2ec9b117c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtPcie.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: 69091ae5e101d35d0012a860135695792790ffa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:16 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P and M AEP] Sensel Forcepad support.

[Feature Description]
Add Sensel Forcepad support

[Resolution]
Added Sensel Forcepad support.

Package/Module: MeteorLakeBoardPkg/, MeteorLakePlatSamplePkg/

[Impacted Platform]
MTL

Hsd-es-id: 16017456459
Original commit date: Thu Jul 28 16:46:01 2022 +0530
Change-Id: I0bdaac712bb70be82be0654e0d0b14ff73f61bb4
Original commit hash: f51cdbc1132f3e2b58ff8a679303105405223c26

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 4892d9d490b0a628c538b4345368a33d4af7c806 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:12 2022 -0700 
-------------------------------------------------------------------------------- 
Program CCE Shadow Registers

[Feature Description]
Programming the CMI Shadow Registers in CCE when TME is enabled

[Resolution]
Program Shadow Register only when CMI register bit36 is set

Package/Module: NOC

[Impacted Platform]
ALL

Hsd-es-id: 16017639112
Original commit date: Mon Aug 8 22:06:11 2022 +0530
Change-Id: I5725955d17e42e8b897abf37414c69807bdb09d0
Original commit hash: e58f57b61f466f8a012ba7ec4c3ef947823c0fc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Noc/NocCce0.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/IncludePrivate/Library/PeiCmiInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.inf
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 127a4b64aa504f66424498a983f7a95d5ed9f1ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:10 2022 -0700 
-------------------------------------------------------------------------------- 
MTLP A0 PO FWTS Multiple failure is observing
while running FWTS logs

[Issue Description]
Multiple failure is observing while running FWTS logs

[Resolution]
Synced with ADL

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16017291495
Original commit date: Fri Aug 5 09:56:11 2022 +0530
Change-Id: I1f15f989d78854ff380e1d39e2a161965e1e640e
Original commit hash: f31c1e5d213f7cb31149140282079b201bb15c5a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/AcpiTables/TFN1Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/TFN2Participant.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SpiFingerprint.asl

================================================================================ 
Commit: 444fdbc06f1acc93285b1b1b1f692536e16d267a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:04 2022 -0700 
-------------------------------------------------------------------------------- 
The TCSS BIOS is set SW configure register lock bit in End of PEI

[Feature Description]
BIOS shall lock below IOM_TYPEC_SW_CONFIGURATION_1,
IOM_TYPEC_SW_CONFIGURATION_3, IOM_TYPEC_SW_CONFIGURATION_4
by end of Pei to prevent device enumeration and configuration
relevant setting down in the runtime. All TCSS related
initialization must be completed before locking those bits.

[Resolution]
The BIOS set IOM_TYPEC_SW_CONFIGURATION_x lock bit in End Of PEI.

Package/Module: ClientOneSiliconPkg/PeiTcssInitLib

[Impacted Platform]
ALL

Hsd-es-id: 15011729685
Original commit date: Tue Aug 2 08:26:39 2022 -0700
Change-Id: I9de30b28ba3316345340485a52a0caa21836186b
Original commit hash: 58d7f1349ec1fe372076f441054608ed9871e902

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: eae9e3757c1f8d9956d880229d3a08efd622510c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:54:48 2022 -0700 
-------------------------------------------------------------------------------- 
Fix coverity issue: Logically deadcode in GetToken function.

[Issue Description]
Logically deadcode in GetToken function
in file /Intel/Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Line:1042

[Resolution]
Remove deadcode since the execution cannot reach it.

Package/Module:
I2cFeaturePkg

[Impacted Platform]
LNL-MX

Hsd-es-id: 16017529390
Original commit date: Mon Aug 8 10:56:33 2022 +0800
Change-Id: I92787252995f4c7e5dc6ef2009b115ff6f00be20
Original commit hash: ef2cfec9857e19d5542ccedf45197ce75bcef066

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c

================================================================================ 
Commit: 03bb6771e1a2b9820acfa91e1edcaec24f4f4ed2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:54:46 2022 -0700 
-------------------------------------------------------------------------------- 
Remove possibility to disable SW-ATS of a specific IOMMU

[Feature Description]
MTL has 3 devices support ATS. Windows Gfx driver doesn't refer to
SATC table and enforce SW Address Translation (ATS) even when SATC
node is removed. IPU/VPU drivers don't call API either.
SATC/SIDP table are used to list the trusted devices but it can't
enforce OS to discard SW ATS enabling.

[Resolution]
Remove possibility to disable SW-ATS of a specific IOMMU

Package/Module: ClientOneSiliconPkg/VTd

[Impacted Platform]
MTL

Hsd-es-id: 15011680237
Original commit date: Fri Jul 29 14:00:55 2022 +0200
Change-Id: I14343675ccd81efec5fa2667b653578c6e10cdc9
Original commit hash: 54f6ff248a77301e74236baf13e1f6d6fff27c52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 16f6c3f2fa6f0b98b725a27fb5f5f0589c9a8cc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:54:44 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S] Swap the Mailbox data for CCF AutoGV feature

[Issue Description]
BIOS implementation of Mailbox data for CCF AutoGV feature is different
from Pcode's since the definition of "CCF_AUTOGV_BIOS_DISABLED" bit of
Mailbox data is unclear in HAS.

[Resolution]
Update BIOS code to swap the Mailbox data for CCF AutoGV feature.
New logic:
BIOS_MAILBOX_DATA = 0, means CCF AutoGV feature is enabled.
BIOS_MAILBOX_DATA = 1, means CCF AutoGV feature is disabled.

Package/Module: ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
ALL

Hsd-es-id: 22015594321
Original commit date: Tue Aug 9 10:27:55 2022 +0800
Change-Id: I4e1e879ef1e8e3fed75d11267a6f28496fae5628
Original commit hash: 420940af0b99a562cf39a9c03fffbf4090091138

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c

================================================================================ 
Commit: f1d4ffddff40f9b15485f24def5a93cb25113269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:54:41 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2333_00

Hsd-es-id: N/A
Original commit date: Wed Aug 10 21:39:28 2022 -0700
Original commit hash: edee4d403782c6305cd8264d7869f52010a5562b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: be3ac28f4846a046b6f7fa468fbdd8b5a2261033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:54:07 2022 -0700 
-------------------------------------------------------------------------------- 
Removal of Tags for ADBG.

[Feature Description]
Tags for ADBG.

[Resolution]
Removal of Tags for ADBG in DG/Igfx Files

Package/Module: DG/Graphics

[Impacted Platform]
MeteorLake-M, MeteorLake-P, MeteorLake-S

Hsd-es-id: 15011696216
Original commit date: Mon Aug 8 14:18:38 2022 +0530
Change-Id: I94ff8eebede3b5b1e2615a1ead84b2264e9aed5f
Original commit hash: 95e1f863ae9d4c9779210406be86ef1ecb0a5b57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieRpDgEdpFeatureHook.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl

================================================================================ 
Commit: 67cc16f27e8cb7b25a0ba9abec0b19d2fd95bb72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:48 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2332_00

Hsd-es-id: N/A
Original commit date: Tue Aug 9 21:35:19 2022 -0700
Original commit hash: 6b82e6e30becd021f7d0cd71ef5a88c4494916ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: af4a64b8b4ad4bbeb7029cf5dd3be995a8ff2d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:46 2022 -0700 
-------------------------------------------------------------------------------- 
MTL Platform tags clean-up

[Feature Description]
Remove tags for BT, Wireless Device, HDA and others on MTL

[Resolution]
Cleaning tags for MTL source code

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011672449
Original commit date: Mon Aug 1 17:57:03 2022 +0800
Change-Id: Icedb0c9304810d40d054abd46149c22c26febd70
Original commit hash: 8ef31c64fe3d9559f4477c3f7fdfb6ce3e496ab8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIda.asl
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dsc
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WirelessConfigDevice.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Include/CustomOptionControl.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/Setup/InitStringList.h

================================================================================ 
Commit: 3ca3db66093889196d37f1b1d3a66dead15fe4da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:44 2022 -0700 
-------------------------------------------------------------------------------- 
PLL Trim support for IA Atom domain.

[Feature Description]
Add PLL Trim support for IA Atom (domain 5).

[Resolution]
Added Config block policy and setup for IA Atom PLL Trim.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14017230887
Original commit date: Wed Aug 3 18:25:14 2022 -0700
Change-Id: I25449e0ed65f9fa35622e1cce31d8aca8b17928e
Original commit hash: a4b42537f0a97db5f243721ad84f1503e058af5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 0fc92d08b67794ee8718060a1689a3942bd308d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:41 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2332_00) and reset Minor Version to 0

Tue Aug 9 20:23:56 2022 -0700
Original commit date: Tue Aug 9 20:23:56 2022 -0700
Original commit hash: 8cce6d198307cf3413827043e087e65c3d0149f4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 425c97ff029b215daf89f74680d29cd14c646a74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:38 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Add Malaysia to BIOS DSM 6GHZ Support - WiFi DSM
[Feature Description]
Malaysia is country that will request platform certification
additionally to modular certification for 6-7GHz.

[Resolution]
Add DSM 6GHZ Support for Malaysia.

Package/Module:
CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011698253
Original commit date: Tue Aug 9 14:53:57 2022 +0800
Change-Id: Ib324178ae9f4c63d44063c498cf327a9162c3d9e
Original commit hash: 481a9d7ca7a67978e35f550b02e03699ea172c87

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc3.asl
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni

================================================================================ 
Commit: a9ef7e952715504a2abdc8a8ded3bf8c133a444f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:13 2022 -0700 
-------------------------------------------------------------------------------- 
Using Edk2 SMBUS libraries for MTL-M MTL-S

[Issue Description]
MTL-S Smbus uses libraries with wrong PciCfgBase pointing
to SOC instead of PCH.

[Resolution]
Linked Edk2 libraries and for now used old libraries, which
will be replaced in next commits. Edk2 libraries have depenency
on Smbus Ppi and it is necessary to install it early.
To do that more space for FSP-M is needed.

Package/Module: ClientOneSiliconPkg, MeteorLakedBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 18022433676
Original commit date: Mon Jun 6 05:08:45 2022 -0700
Change-Id: Id070c6fbf2e9a2a3347beb63d134e29a77566d7b
Original commit hash: 827eb9a8e94d0bc7a3e71667c007c833b55548b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/Pei.dsc
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/MtlSocSmbusPei/MtlSocSmbusPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/MtlSocSmbusPei/MtlSocSmbusPei.inf
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcm.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcmRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: b9665c1a06a5c0a7e17f25489adee50772e5707d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:11 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Add Malaysia to BIOS DSM 6GHZ Support - WiFi DSM

[Feature Description]
Malaysia is country that will request platform certification
additionally to modular certification for 6-7GHz.

[Resolution]
Add DSM 6GHZ Support for Malaysia.

Package/Module:
MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011698248
Original commit date: Tue Aug 9 14:27:11 2022 +0800
Change-Id: I103d44c5e42c8c0b4e40da9d411fe40d20121758
Original commit hash: 4155005474c276871135b70a532b3b3e0cb7c6d1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 1afd18b6eb63692b7426241454f0d794c263828b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:06 2022 -0700 
-------------------------------------------------------------------------------- 
[ME] Retire obsolete UPD

[Feature Description]
Retire obsolete ME UPD

[Resolution]
1. Retire HostResetNotification and ManufRstAndHaltOnS3Resume
UPD and delete ME reserved UPD.
2. Remove deprecated SendDidMsg in release section.
3. Code clean up.

Package/Module:
C1S/ME

[Impacted Platform]
ALL

Hsd-es-id: 15011699183, 15011699184
Original commit date: Mon Aug 8 15:47:00 2022 +0800
Change-Id: I1d0eb333a65d86bb73717637b4652ec0d67f4ddc
Original commit hash: d506289602f13df22a065143dddca2dc515bbab8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 593b8bf6c6c247fa0d256246615138f4ffad0f80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:57 2022 -0700 
-------------------------------------------------------------------------------- 
Retimer Capsule cannot execute destroy function

[Issue Description]
Fixed the retimer capsule update cannot execute destroy function

[Resolution]
Let retimer capsule update can execute destroy function and code clean

Package/Module:
TcssCapsuleFeaturePkg, EcFeaturePkg

[Impacted Platform]
MTL-P/M, LNL

Hsd-es-id: 15011727132
Original commit date: Tue Aug 9 14:15:15 2022 +0800
Change-Id: I2440e95d3c4a51104ad0f81c3f4c1b9da540d5e7
Original commit hash: 6fa31dd7ac9249259b2a2885e16bf5ff29339f89

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c

================================================================================ 
Commit: 68d348d2bb194d39a1ba1d1e601bc96496fde733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:44 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2331_01

Hsd-es-id: N/A
Original commit date: Mon Aug 8 21:33:24 2022 -0700
Original commit hash: 12fe9b73f8866db638b3a222fcc7431b2c0b62fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c530241114e2af9e80c442c7dd215396d3844934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:42 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2331_00) and reset Minor Version to 0

Mon Aug 8 20:24:22 2022 -0700
Original commit date: Mon Aug 8 20:24:22 2022 -0700
Original commit hash: 122f59ca760477384bf9a4e738e37f81aaf88012

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: a8d3cbe1bbb4540a633b1ea3f87114623c57ac5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:40 2022 -0700 
-------------------------------------------------------------------------------- 
Retire obsolete Restrict XmlCli UPD

[Feature Description]
FSP must use Reserved UPD without restrict tags instead of restrict UPD.

[Resolution]
Remove unused XmlCli UPD PCDs

Package/Module:LunarLakeFspPkg/Upd, MeteorLakeFspPkg/Upd

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15011699321, 15011699320
Original commit date: Mon Aug 8 16:33:34 2022 +0800
Change-Id: Ibc6b6198d7d220db70175d56bb7196dee894417f
Original commit hash: c7cae7436e164095bfcfa88280d6a7a57f3844be

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 86e91092d828bcc6a6e2d3d300308c23fe22914b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:38 2022 -0700 
-------------------------------------------------------------------------------- 
Support ME capsule firmware update cross different generation

[Issue Description]
1. ME Capsule update would get failed on new generation.
- Since the new generation CPU is not supported yet.
- This change would use the default ME GUID for new generation.
2. ME capsule update would get failed on eHAP mode.
- EnforceEDebugMode policy is not set after applying ME Capsule.
MeBiosPayloadHob is not available on eHAP platform.
- Therefore BIOS cannot identify ME firmware type and uses
default ME ESRT GUID.

[Resolution]
- Default ME GUID:
FE83D193-3695-42AA-9775-448E03F3EEB4
- PlatformMeUpdateHookLib
- To provide the platform specific information for ME
firmware capsule update.
- NULL library would return UNSUPPORTED and use the
default ME GUID as ImageTypeId.
- FmpDeviceLibMe
- Using different GUID to identify ME firmware type.
Prevent the CSME update trigger from OS
would cause unexpected issue.
- Decouple the Silicon dependency (PchInfoLib).
- On platform side, assign the NULL library with this change.
- Need to apply ME FMP capsule with default GUID on eHAP mode
and detect the GUID to set EnforceEDebugMode accordingly.

Package/Module: CapsuleFeaturePkg/FmpDeviceLibMe

[Impacted Platform]
ALL

Hsd-es-id: 15011701425
Original commit date: Fri Aug 5 11:33:14 2022 +0800
Change-Id: If18b17ba46903a57abff92f4af7b1f9e023d65ef
Original commit hash: b444f2c7746e5700bf3555698ae99469578f0099

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformMeUpdateHookLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmPchInfoLibNull/PchInfoLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmPchInfoLibNull/PeiDxeSmmPchInfoLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformMeUpdateHookLibNull/PlatformMeUpdateHookLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformMeUpdateHookLibNull/PlatformMeUpdateHookLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Readme.md
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 187fba58a161138d99c1e0e5440e298a1a234e24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:23 2022 -0700 
-------------------------------------------------------------------------------- 
Features/Ec/EcFeaturePkg: Fix GUID conflicts in EcFeaturePkg Libraries

[Issue Description]
GUID conflicts identified below
GUID 7FE22E12-889E-48D5-9F91-B7CBE265C94C is the same in BaseEcLib.inf and BaseEcLibNull.inf files
GUID E08B01D2-49BB-4C40-8544-E2A5DA61E6D5 is the same in BaseEcMiscLib.inf and BaseEcMiscLibNull.inf files
GUID EF851C9A-3C79-43E8-930B-7946297EA001 is the same in BaseEcTcssLib.inf and BaseEcTcssLibNull.inf files
GUID E56D5D9A-A698-11EC-B909-0242AC120002 is the same in DxeBatteryLib.inf and DxeBatteryLibNull.inf files

[Resolution]
Generating and changing GUIDs for BaseEcLibNull, BaseEcMiscLibNull,
BaseEcTcssLibNull & DxeBatteryLibNull

[Impacted Platform]
All

Hsd-es-id: 15011633268
Original commit date: Tue Jul 26 14:41:51 2022 -0700
Change-Id: I9cba7893161906e4bfedc30759d76306a628a809
Original commit hash: a9b63225bfea99f1d32d60d104ad423a60142a0d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcLibNull/BaseEcLibNull.inf
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.inf
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.inf
Features/Ec/EcFeaturePkg/Library/DxeBatteryLibNull/DxeBatteryLibNull.inf

================================================================================ 
Commit: fbfddb2a379c82231a25bd84fea354e041b69d64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:12 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2331_00

Hsd-es-id: N/A
Original commit date: Mon Aug 8 06:55:48 2022 -0700
Original commit hash: c73e1c184c2562a13a55509a854b5a8b35a5f652

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1d631dd4af7819327b76f737360f0fb51b358c01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:11 2022 -0700 
-------------------------------------------------------------------------------- 
PCH PCIe Root Ports are visible in MTL-P

[Issue Description]
PCH PCIe Root Ports are visible in MTL-P

[Resolution]
PCH PCIe Root Ports are suppressed in MTL-P

Package/Module:
MTLP

[Impacted Platform]
MTLP

Hsd-es-id: 22015559203
Original commit date: Mon Aug 8 17:14:31 2022 +0530
Change-Id: If87d55df0a6582f3945b7922fec46910e4394d17
Original commit hash: efa6e9ab44cc04450540365899d670350cce520a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: 294d58adf7defbc8b81be78efadee02b703ac470 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:09 2022 -0700 
-------------------------------------------------------------------------------- 
Enabling the StorageRTD3

[Issue Description]
During PO some of the features were disabled

[Resolution]
Enabling back the below feature
StorageRtd3Support

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017591478
Original commit date: Mon Aug 8 13:44:43 2022 +0530
Change-Id: If6b251f3d9bf415132062fdf671605e4e574a5c1
Original commit hash: a9c42ac0004e2ad19dc448ff54692bf275c4103c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 26fdcf581f12b9f1fb27d96a911b3eec76e7e379 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:07 2022 -0700 
-------------------------------------------------------------------------------- 
Remove PMC S0i2 safesetting
[Issue Description]
During PO disabled some of the features.

[Resolution]
Enabling back the below PCH feature
PmcLpmS0i2p0En
PmcLpmS0i2p1En
PmcLpmS0i2p2En

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017591533
Original commit date: Mon Aug 8 13:35:20 2022 +0530
Change-Id: I0c43d5625dc9b6bbd4a7853bdd5e52bd2019f95d
Original commit hash: ef8b62602a6afd5494c91796e78a6539ce6f55f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c97504c471d2ed5b92f299b67582d354d885efe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:05 2022 -0700 
-------------------------------------------------------------------------------- 
Remove CPU Safe setting

[Issue Description]
During PO, disabled some of the features.

[Resolution]
Enabling back the below CPU feature
PmgCstCfgCtrlLock

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017591508
Original commit date: Mon Aug 8 13:21:07 2022 +0530
Change-Id: I095c07f2b0335ad4cd89e202416962cab5bdadfe
Original commit hash: 3fd34e19b17e589b650de306ef53acebb50c9a29

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 1ac125615385ba0ee58e581055edf6265628303d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:04 2022 -0700 
-------------------------------------------------------------------------------- 
Unable to get expected string in ACPI dump for PMAX Object Enabled

[Issue Description]
PMAX ACPI table is not installed under SSDT due to VPD-PCD token number
is conflicting with other PCD's token number

[Resolution]
Modified the VPD-PCD Token number.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017411341
Original commit date: Mon Aug 8 12:20:45 2022 +0530
Change-Id: I7773ef846d58561dfc88bb61ca129123bd231bf5
Original commit hash: a2426993f4be7a940f73ad69589b47f368bd1a83

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec

================================================================================ 
Commit: 386d7b71f4c40c2dd263f11d90ef3b482426681d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:01 2022 -0700 
-------------------------------------------------------------------------------- 
Removal of EMTTM depreciated knob

[Issue Description]
Turbo mode option helptext calling out the EMTTM depreciated knob

[Resolution]
Removed occurances of EMTTM Knob

Package/Module: MeteorLakeFspPkg/, MeteorLakePlatSamplePkg/

[Impacted Platform]
MTL

Hsd-es-id: 22015580022
Original commit date: Mon Aug 8 12:33:41 2022 +0530
Change-Id: I6aff521ae2322a359f0881a8be09f9eb954ddd4d
Original commit hash: 42cfca2a12da7b6854d58a7b91bee3093d823e9a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 54515f7af19dd626333062f2196a62301c9ba180 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:49 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/PMC: Skip some PMC commands not supported in emulated platform.

[Issue Description]
BIOS will ASSERT in emulated platform because of some PMC commands
are not supported.

[Resolution]
Skip such PMC commands in build target for emulated platform.

Package/Module: ClientOneSiliconPkg/IpBlock/Pmc/

[Impacted Platform]
LNL-M

Hsd-es-id: 15011701937
Original commit date: Mon Aug 8 14:56:21 2022 +0800
Change-Id: I205fe6971a23d1f991eca886b0483af4e4b9b33e
Original commit hash: 279e9f067221aeaf7949a27690981a9d8eed43b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 16493b8db34759a2c48d82be893748c9ae11ffc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:42 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/PlatformPkg add driver PlatformVTdSamplePei

[Issue Description]
MeteorLake uses TE based PEI phase DMA protection.
It uses driver PlatformVTdSamplePei.

[Resolution]
Remove driver PlatformVTdInfoSamplePei.
Add driver PlatformVTdSamplePei.

Package/Module: MeteorLakePlatSamplePkg/PlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011721009
Original commit date: Mon Aug 8 13:48:25 2022 +0800
Change-Id: Ib1a48ae8fabd41c6e8c612256426e2429e3305b8
Original commit hash: 31e1a087d3bc942e63e8e4e7f5dfb1a87a963134

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: e424ee4de04a7c5aa8dca1e6ccae6154b454e647 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:35 2022 -0700 
-------------------------------------------------------------------------------- 
C1S-Remove duplicate programming for Acoustic Noise Mitigation feature

[Issue Description]
Current BIOS code sends MAILBOX_VR_CMD_WRITE_ACOUSTIC_MITIGATION_RANGE
command 3 times(for 3 VRs) during each POST. But it doesn't need to send
it for separate VRs, as this is a common feature which doesn't have VR
address as parameter to the Mailbox Command.

[Resolution]
Remove duplicate programming for Acoustic Noise Mitigation feature and
change BIOS code to send MAILBOX_VR_CMD_WRITE_ACOUSTIC_MITIGATION_RANGE
command once only during each POST.

Package/Module: ClientOneSiliconPkg/PeiVrLib

[Impacted Platform]
ALL

Hsd-es-id: 22015529863
Original commit date: Thu Aug 4 22:17:36 2022 +0800
Change-Id: I65d36b99df2e7970b36ad26fca73cc77b7626043
Original commit hash: 179787fd73038026775838dbff9ce495fbf28a59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 6389cf5fbd6ffc2643b7e0df71487134358dedf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:33 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2327_00

Hsd-es-id: N/A
Original commit date: Sun Aug 7 21:33:41 2022 -0700
Original commit hash: f6684251b15b72003c4ba8ebb9d2466dce1dc743

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 20addc11e6678a7682d44d61fed5c95041046942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:27 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2327_00) and reset Minor Version to 0

Sun Aug 7 20:24:48 2022 -0700
Original commit date: Sun Aug 7 20:24:48 2022 -0700
Original commit hash: 31f7adfbc66a65604c7d98cc6112f982fbd1c0df

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: df90e34eeaad4cfbf90c5296014436c648447ae3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:24 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Bug fix for TDP PL1 and PL2

[Issue Description]
1. MSR 0x610 depends on three inputs
1. MSR (0x614 for nominal tdp,
0x649 for level 1 tdp, 0x64a for level 2 tdp)
2. PPM override table
3. User overrides in setup
2. MSR610.PL1 depends on inputs #1 and #3,
MSR610.PL2 depends on inputs #2 and #3

[Resolution]
2. MSR610.PL1 depends on inputs #1 and #3,
MSR610.PL2 depends on inputs #2 and #3

Package/Module: ClientOneSiliconPkg\PeiCpuPowerManagementLib

[Impacted Platform]
ALL

Hsd-es-id: 15011632018
Original commit date: Fri Jul 22 13:50:44 2022 +0800
Change-Id: I44e425f9a197ef51a0a9de9dd805114251817e88
Original commit hash: 6e1069897bf36e93831c6fb06d8d56d5ee03b28b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h

================================================================================ 
Commit: 491e1e7cf8c6c4c243e0334d1c8ffb62d1d31534 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2326_00

Hsd-es-id: N/A
Original commit date: Sat Aug 6 21:33:20 2022 -0700
Original commit hash: 6b6659f793ee452e0dc7de2b57c5797ab02f966e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7ec89708059aaae127f163d49d895049612d9fa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:16 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2326_00) and reset Minor Version to 0

Sat Aug 6 20:25:02 2022 -0700
Original commit date: Sat Aug 6 20:25:02 2022 -0700
Original commit hash: 62a05a12f3ad062fb8c5f2263335da3cd62cabb6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 625b2c47ace21086ed9a59fc6509764d4d944f7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2325_01

Hsd-es-id: N/A
Original commit date: Fri Aug 5 21:33:32 2022 -0700
Original commit hash: 7c5c860cc97c48b8a8d1ec19b9698554385a1b11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2cab82bbf0c7264b22b80ba95788ea95a233bb8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:09 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2325_00) and reset Minor Version to 0

Fri Aug 5 20:24:44 2022 -0700
Original commit date: Fri Aug 5 20:24:44 2022 -0700
Original commit hash: a9fe7c0ecd8348877f5f1271a8772b08e5f50c68

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: b348894618545f21b8aa7bb9c658c6e8a3b9e125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:50 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2325_00

Hsd-es-id: N/A
Original commit date: Fri Aug 5 11:11:02 2022 -0700
Original commit hash: b3e548ff9d6d08be4cf13d9d27d3bfcbcfbca7ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b05c4b097fb4deeafd8f900fe80a5b0e8845fb94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:39 2022 -0700 
-------------------------------------------------------------------------------- 
PPV Skuid fix

[Issue Description]
Unable to boot due to PC 0080 hang - PPV Skuid incorrect

[Resolution]
corrected ppv skuid

Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL-M

Hsd-es-id: 14017202885
Original commit date: Thu Aug 4 13:51:12 2022 -0700
Change-Id: I50d2665f3b99afbf1ae6f0b36824a0fbc864df86
Original commit hash: a2b9ae9db00dd3de3b7191017a271dd4ca1248ad

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 991b522ae8d1f567dffa68cb6dedefee9d872e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:30 2022 -0700 
-------------------------------------------------------------------------------- 
[IP_FW_Pcie]Fix register access errors and
rename Register folder to Registers.

[Issue Description]
Fix Register access error and rename Register folder to Registers.

[Resolution]
Fix Register access error and rename Register folder to Registers.

Package/Module:
IpPcieSip17

[Impacted Platform]
LNL, M

Hsd-es-id: 16017513830
Original commit date: Thu Jul 28 12:08:29 2022 +0530
Change-Id: Ic6ee1b68dff7e60e97bb1c118839453067ac1fac
Original commit hash: ecc0915277e40b0d592bde6a5655df8516159b9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcieConfig.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/ENDPOINT0.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/IpPcieRegs.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/IpPcieSipRegs.h

================================================================================ 
Commit: 3754f877ac6db23bbb924fa0075bda9696fef0f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:26 2022 -0700 
-------------------------------------------------------------------------------- 
RPE SETUP UI update for Storage Sanitization

[Feature Description]
To avoid user to have additional flow to select Report generation,
every time after performing Storage Sanitization, generating report
and storing in CSME NVM web storage is highly recommended.

[Resolution]
1. Removed documentation bios knob from SETUP
2. Update command interface to align with latest RPE spec
3. RPE triggered verification flow thru user console APP

Package/Module:
MeteorLakePlatSamplePkg/Rpe

[Impacted Platform]
MeteorLake

Hsd-es-id: 15011574324
Original commit date: Wed Aug 3 19:08:53 2022 +0800
Change-Id: Ibb593c2c98bf46581006507316b6a4f9231aaf00
Original commit hash: 7c25aebdde27808095145c41f00e5eb9b736d921

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
MeteorLakePlatSamplePkg/Features/Amt/Include/Library/SecureEraseDxeLib.h
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Guid/PlatformEraseVariable.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/StorageEraseNotifyProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Nvme.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.h
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Sata.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/SetupForm.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.uni
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/Include/RpeParameter.h
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: f1e09fecaf8bfb07214abc5fc3574fa0c5fb976d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:22 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MtlPch: Implement isCLK device

[Feature Description]
Implemented PCH isCLK ASL device which allows the code to control PCIe
clocks.

[Resolution]
n/a

Package/Module: ClientOneSiliconPkg/MtlSoc

[Impacted Platform]
MTL-S

Hsd-es-id: 14016946568
Original commit date: Thu Jun 2 10:14:04 2022 +0200
Original commit hash: 0882bd356f229c78ec0ee11e2e2038c1c8d706eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/IsClkMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl

================================================================================ 
Commit: 8f3914e37bfc8ec8407a7ed21d08c9305a88638c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:20 2022 -0700 
-------------------------------------------------------------------------------- 
SATA header align to auto-generated OSXML header

[Feature Description]
The goal is to have the IP header file used by PCH code aligned
with OSXML.

[Resolution]
1. Remove definitions that are not used by PCH code (152 registers).
2. Align the names of registers in the IP header to the
auto-generated header.
3. Fully align header comments to the auto-generated OSXML
header comments.
4. Create a separate header RstRegs.h for the RST registers
and align their names (remove _SATA_(CFG/MEM) prefix).
5. Update PCH code with the new names of registers
from SataRegs.h header.
6. Update PCH code with the new names of registers from RstRegs.h
header and accordingly add/modify header includes in the files
that are using them.
7. Create header comparison configuration file for this IP.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL, LNL

Hsd-es-id: 18016154854
Original commit date: Thu Jul 21 10:43:49 2022 +0200
Change-Id: Ia25baba17ba4beac6e2b48955c5979fd0eba9a75
Original commit hash: 56e0aaed30494c4fd40a3c4ca0f5cddc57c402fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/RstRegs.h
ClientOneSiliconPkg/Include/Register/SataRegs.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 02501a99898bc2efbeb123d7b9512159ebab7733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:15 2022 -0700 
-------------------------------------------------------------------------------- 
Improvement the Dump BiosVersion feature

[Issue Description]
"StandaloneMm Handler" on Serial log doesn't distinguish for
smi handler

[Resolution]
Use specific handler called out Instead of printing
"StandaloneMm Handler"

Package/Module:
Seamless
[Impacted Platform]
GNR

Hsd-es-id: 15011573050
Original commit date: Fri Jul 15 10:18:33 2022 +0800
Change-Id: I3ee3a6f389cbaa3f017b984651f6721886331e01
Original commit hash: 4ee747cc0b330cc69ee71f6d6bddcca0e210bb20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MmRuntimeUpdateLib.h
ClientOneSiliconPkg/Library/MmRuntimeUpdateLibNull/MmRuntimeUpdateLibNull.c

================================================================================ 
Commit: a2aadc90945984eb9a4852055ef7ffd6642c8df0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:11 2022 -0700 
-------------------------------------------------------------------------------- 
PCIe RP header Update.

[Feature Description]
This change aligns PCIe IP register names with OSXML.

[Resolution]
OSXML register definitions applied.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18016156807
Original commit date: Thu Jul 28 10:43:42 2022 +0200
Change-Id: I30cfd758974bfebd2f85c659bb5cc543c8d2ffcb
Original commit hash: b2fa94da2035250685d4031e850ecee7281082b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmHelpers.h

================================================================================ 
Commit: 2308d32c862e74407c2dd1e316bd09bca72bc742 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:08 2022 -0700 
-------------------------------------------------------------------------------- 
Memory Manufacturer showing as Unknown in BIOS for LPDDR5

[Issue Description]
Memory Manufacturer showing as Unknown in BIOS for LPDDR5

[Resolution]
Added code as per the ADL.

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 22015503423
Original commit date: Thu Jul 21 17:29:40 2022 +0530
Change-Id: Ibf5d9d0bb5d7d862e5bc2a94af0640a836312449
Original commit hash: 241072d9cadce3733e7e0f7ca8caa2106d3c105d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 12380ab83883adffd3a8f064561eab32a58335ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:06 2022 -0700 
-------------------------------------------------------------------------------- 
Correct BIOS default setting for MTL-P GCS

[Issue Description]
For MTL-P GCS, SNDW0 and SNDW0 Multiline shoule be set to Disabled as
default.

[Resolution]
Add following setting to MTL-P GCS pathtable
1. Set SNDW#0, SNDW#1 to Disabled.
2. Set SNDW#0 Multiline to Disabled.
3. Rename mMeteorLakePLp5PchSetupConfigPatchTable to
mMeteorLakePLp5GcsPchSetupConfigPatchTable.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P GCS only

Hsd-es-id: 15011679474
Original commit date: Tue Aug 2 16:09:23 2022 +0800
Change-Id: Ia10b5bab341a5c1aea9f76d2e2b4a1d2dd513bed
Original commit hash: 522b968ed64dd3d1e599c9fe396bfe8e345fc0b7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 4fc41702aebc76d3c60f396a72c8770f2c6dd0df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:02 2022 -0700 
-------------------------------------------------------------------------------- 
MTL External Build support - CPU DT tags clean-up.

[Issue Description]
MTL N is not POR

[Resolution]
Removed tags along with code.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017522931
Original commit date: Wed Aug 3 18:34:25 2022 +0530
Change-Id: Id22887ec401dc1fbdee0a77a9691fcba2ed377da
Original commit hash: 2c9746b408a12e79d5f543eca6119b7342a69407

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h

================================================================================ 
Commit: d07c1afc2ab5a988354b73c24189cc1f6c6b62da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:00 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2324_03

Hsd-es-id: N/A
Original commit date: Thu Aug 4 21:33:44 2022 -0700
Original commit hash: b1ee0888960f76cb89b95b1c119def253edfc3a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8273eb7245a1d7539fe2f33ada5aacae6c18ce7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:55 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2324_00) and reset Minor Version to 0

Thu Aug 4 20:25:16 2022 -0700
Original commit date: Thu Aug 4 20:25:16 2022 -0700
Original commit hash: 0672c228236c199cdc6ece9fd496863f7225a802

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 9db76bd259e4135415834382234f4807bff69d8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:52 2022 -0700 
-------------------------------------------------------------------------------- 
DLVR RFI Mitigation enablement - Move to OEM DSM function.

[Feature Description]
DLVR can be changed by the OEM, hence it should be implemented as an OEM
DSM function.

[Resolution]
Move DLVR implementation from IntelWifiFeatureDsm.asl to OEM
WifiFeatureDsm.asl under Function#11

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16017502034
Original commit date: Wed Aug 3 13:27:10 2022 +0530
Change-Id: Ieb4862618a5d273ad7083e73ac3e18fd0d1f707b
Original commit hash: 8fd29e66a2fec05f7930e7662a612ab150437287

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWifiDsm.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc11.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWifiDsm.asl
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dec
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkgPcdInit.dsc
Features/Connectivity/CnvFeaturePkg/Readme.md

================================================================================ 
Commit: b0d7f654336d37a764b9dedabfcbb4ba141af351 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:50 2022 -0700 
-------------------------------------------------------------------------------- 
DLVR RFI Mitigation enablement - Move to OEM DSM Function

[Feature Description]
DLVR can be changed by the OEM, hence it should be implemented as an OEM
DSM function.

[Resolution]
Move DLVR implementation from IntelWifiFeatureDsm.asl to OEM
WifiFeatureDsm.asl under Function#11

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017502034
Original commit date: Wed Aug 3 16:47:41 2022 +0530
Change-Id: I8d2afa809742801f2cd5bf59fda55bbfb6a041a7
Original commit hash: 279889e4bad3e2fd506ee7cde362222178366df2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl

================================================================================ 
Commit: 464f74f26cec2c0470e385a2214d2eaae61a967a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:45 2022 -0700 
-------------------------------------------------------------------------------- 
Retimer Capsule Update Support multiple FW in one cap

[Feature Description]
Support multiple Retimer FW images in one cap and protocol flow clean

[Resolution]
Support retimer capsule update with cap file include multiple FW

Package/Module:
TcssCapsuleFeaturePkg, EcFeaturePkg

[Impacted Platform]
MTL-P/M, LNL

Hsd-es-id: 15011538593
Original commit date: Wed Aug 3 17:37:50 2022 +0800
Change-Id: Ic4eb61b2cf5111087e46239cf1d7604434596fa3
Original commit hash: dcc21828167e076c64ae12de2c13c9fb646de5a6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/EcCommon.h
Features/Ec/EcFeaturePkg/Include/Library/EcTcssLib.h
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ConfigSample/ITbtRetimerPayloadConfig.ini
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
Features/Tcss/TcssCapsuleFeaturePkg/Include/Protocol/RetimerCapsuleUpdate.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/DTbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/ITbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.inf
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf

================================================================================ 
Commit: 95e6cc4e9ac9a5b30206846446e6cdd65df7b9f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:30 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2324_02

Hsd-es-id: N/A
Original commit date: Thu Aug 4 13:37:23 2022 -0700
Original commit hash: 065a7bdb8bd6f85e8d6a5e8f22899d889895985e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3f639b86eb80beb22cef34d3b681a4edc441c8e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:29 2022 -0700 
-------------------------------------------------------------------------------- 
Revert "[LNL-MX][KW] Partial Klocwork errors fix - BIOS 1292_00"

[Issue Description]
Observing delay around 4 to 5 mins while booting to OS with Daily Master MeteorLake_2324_00

[Resolution]
This reverts commit af7ddc3e3319c239bd781a4013d68a374bba6ee7.
Reverted issue causing file alone.

Package/Module:
Intel\Features

[Impacted Platform]
ALL

Hsd-es-id: 16017545234
Original commit date: Fri Aug 5 00:48:42 2022 +0530
Change-Id: I85201ac46e3a752c5bf871d9311f16415758ea41
Original commit hash: eac8c4e5313dae7032dbb86ed3e204392f21ae39

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: 9b87d45971c74f3978501f6205b84a145671ce95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:21 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2324_01

Hsd-es-id: N/A
Original commit date: Thu Aug 4 11:26:16 2022 -0700
Original commit hash: 2c806b27a75d1db130bbdb1a1badec57e3e21e38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: db63188bf2c04c00afba561e593f31d84656c4bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:11 2022 -0700 
-------------------------------------------------------------------------------- 
ACE Request BIOS to program ACE TCA.TCUSB register to 8

[Feature Description]
PSF Deferred Write Buffer support requires additional TCUSB setting.

[Resolution]
New Private field that controls if TCA needs additional configuration.

Package/Module:
ClientOneSiliconPkg\Fru\LnlSoc\LibraryPrivate\HdaSocLib

[Impacted Platform]
ALL

Hsd-es-id: 22015426101
Original commit date: Fri Jul 29 13:50:37 2022 -0700
Change-Id: Ife8c2a4b2b5de26f0cfb52f6e2ccf8a906396ac1
Original commit hash: cbecedae1912cb12c3539cd91c66ff50f2159eca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.c

================================================================================ 
Commit: d515d5095560b582392b8542d2ff003c0df9de53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:07 2022 -0700 
-------------------------------------------------------------------------------- 
Fix GrantCount programming on MTPS Psf

[Issue Description]
BIOS tries to program PSF_1_DEV_GNTCNT_RELOAD_DGCR9 register which
does not exist and in results BIOS programs
PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT0 which should not.

[Resolution]
Program PSF_1_DEV_GNTCNT_RELOAD_DGCR8 register instead.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib

[Impacted Platform]
MTL-S

Hsd-es-id: 22015432335
Original commit date: Mon Aug 1 14:41:17 2022 +0200
Original commit hash: cc91c8e6b3e5626a2e4d828fd73262573d4d7c81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c

================================================================================ 
Commit: 36bafbf5babe67816a88635aa38dc395e1dc1ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2324_00

Hsd-es-id: N/A
Original commit date: Thu Aug 4 08:04:17 2022 -0700
Original commit hash: 779580cd6cdb89b02462389f888a9ade4c65a7ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 71e97531612461ccc110ca5818b4ae2fdb9ceef5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:02 2022 -0700 
-------------------------------------------------------------------------------- 
[TCSS]BIOS CM to use Force Power on 40G integrated products

[Feature Description]
Set/Unset force power for SWCM 40G ITBT product, register in three
phase, ITbtDxeEntryPoint, ResetHandler and ExitBootService

[Resolution]
Adding USB4 DXE driver for register call back in above phase

Package/Module:
PlatSamplePkg/

[Impacted Platform]
MTL-P/M, LNL-P/M

Hsd-es-id: 15011664955
Original commit date: Tue Aug 2 23:08:11 2022 +0800
Change-Id: I8d3285da283d5f9c360d5e69dfe1d3f5feab48f6
Original commit hash: 9d23bc27e6295e8d6cbde7f6f18fe7c382b859b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TbtCommonLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrLib/IUsb4Hr.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrLib/IUsb4HrLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrLib/IUsb4HrLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf

================================================================================ 
Commit: fd0928a7dd0fcb7253defb08a0be4080c0e9df01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:59 2022 -0700 
-------------------------------------------------------------------------------- 
MTLP MTL P682 LP5 GPIO setting causing high power

[Issue Description]
Issue is caused due to improper gpio pin configuration

[Resolution]
Corrected gpio pin configuration

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015417146
Original commit date: Thu Jul 28 10:08:36 2022 +0530
Change-Id: Id5d26a960b536597164cb0850a6175f66e84e4d9
Original commit hash: 3e9e71d83672b678cec145253c808a34f8ab886e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc

================================================================================ 
Commit: 4f48d3856771c55152dac2c8631a60328782647b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:56 2022 -0700 
-------------------------------------------------------------------------------- 
FWSTS SMBIOS Table not created if HeciInit driver exits with an error

[Issue Description]
FWSTS SMBIOS Tables not updated in certain flows.

[Resolution]
Moved FWSTS smbios creation to a dedicated file with other
ME SMBIOS tables.
Reworked related files.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18022689415
Original commit date: Tue Jul 5 14:31:07 2022 +0200
Change-Id: I106fe01cb668cf6878011e2625e88492a00525de
Original commit hash: 3579ac7661e8add1dd952c317a06cec0411713d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FwStsSmbiosTable.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MchiMsgs.h
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/FwStsSmbios.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbios.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosInternal.h
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c

================================================================================ 
Commit: dae640d99208c2185b1f824536c9aa21e66a6bfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:52 2022 -0700 
-------------------------------------------------------------------------------- 
Fix ISH menu reveal in PCH Setup Menu

[Issue Description]
ISH menu is presented in Setup despite that ISH is disabled in PMC.
That is because function that checks if ISH is supported on platform
always returns true.

[Resolution]
Add creating HOB that contains BOOLEAN value of ISH is supported in PMC.
HOB is created in SOC lib and PCH lib both. If ISH is supported on any
of these - HOB value will be copied to SetupVolatileData and ISH menu
will be revealed in PCH Setup if HOB has TRUE value, and not be revealed
otherwise. HOB value is read in PCH Setup and and then is decided
to show ISH menu or not.

Package/Module:
MeteorLakePlatSamplePkg/Setup
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPmcSocLib

[Impacted Platform]
MTL-M, MTL-P, MTL-S

Hsd-es-id: 22015441084
Original commit date: Mon Jul 18 16:27:15 2022 +0200
Original commit hash: db64428764db96695aa198df7575aee7ff3dfd4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PmcRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 2544d54d639fef937311fcba5a7798551b8cb52e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:49 2022 -0700 
-------------------------------------------------------------------------------- 
Correctly trigger BiosGuard SMI in capsule update code

[Issue Description]
BIOS update fails when BIOS Guard is enabled.

[Resolution]
BiosGuard SMI registration is changed from IoTrap to SWSMI.
The code to invoke BiosGuard SMI needs to change accordingly.

Package/Module: CapsuleFeaturePkg

[Impacted Platform]
MTL/LNL

Hsd-es-id: 16017430595
Original commit date: Tue Aug 2 02:03:51 2022 +0800
Change-Id: Ic184dedfa137d42b22b67b928b8876c01a6b7665
Original commit hash: 12b6457e08c3e0cd10aeaf88daef631797f3f3f6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.h

================================================================================ 
Commit: f99d0db4b9b3812a8671dbe1a3ad4f2ac9ae02bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:46 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL-MX][KW] Partial Klocwork errors fix - BIOS 1292_00

[Issue Description]
KW errors are reported in below path from BIOS 1292_00:
ClientOneSiliconPkg\IpBlock\Gpio\
Features\Ec\EcFeaturePkg\
LunarLakePlatSamplePkg\Features\PlatformErase\StorageEraseDxe
LunarLakePlatSamplePkg\Platform
LunarLakePlatSamplePkg\Setup

[Resolution]
Fixed KW errors reported under the packages mentioned above.

Package/Module:
Intel\ClientOneSiliconPkg, Intel\Features, Intel\LunarLakePlatSamplePkg

[Impacted Platform]
ALL, Lunarlake

Hsd-es-id: 15011452499, 15011440707, 15011440495
Original commit date: Tue Jul 12 18:05:04 2022 +0530
Change-Id: I7822b6618a0eba35134d244cb0fcf0b8813dc399
Original commit hash: af7ddc3e3319c239bd781a4013d68a374bba6ee7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.c
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: 793eaceb1196ab8d700d5173b3772489c3f58c5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:40 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MtlSoc: Include GPIOv2 ASL lib in MtlPch

[Issue Description]
Gpiov2 ASL library was not included in the Fru.

[Resolution]
Includede the library.
Package/Module: ClientOneSiliconPkg/MtlPch

[Impacted Platform]
MTL-S

Hsd-es-id: 16016437144
Original commit date: Wed Aug 3 17:15:49 2022 +0200
Original commit hash: 61db22029aba836a9c956e0dd37896541d35caf0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioMtlPch.asl

================================================================================ 
Commit: e099a0f47280d5442346c611be455bf2d7dd1a70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:27 2022 -0700 
-------------------------------------------------------------------------------- 
MTLPS add SkuID for reworked RVP

[Issue/Feature Description]
Build-Verified MeteorLake_QualityCheck failed

[Resolution]
Resolve Bad DOS EOL newline character

Package/Module:

[Impacted Platform]
MTL-PS reworked RVP

Hsd-es-id: 1509151828
Original commit date: Thu Jul 21 17:34:47 2022 +0800
Change-Id: I69a1ce6d6f3fe38cecd542ea18bfc18282e5dccb
Original commit hash: 5af285bcc0b69ab006e76c7fc3f8160308ae50a2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc

================================================================================ 
Commit: 0051f34debc03e84eda0b78aa808ea93bc77a012 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:25 2022 -0700 
-------------------------------------------------------------------------------- 
MTLPS add SkuID for reworked RVP

[Issue/Feature Description]
Add SkuID for reworked RVP with topology 2 (i.e. DDIA DP + DDIB HDMI + TCP3 DP)
and topology 3 (i.e. only DDIB DP), including update their display ID and VBT
settings.

[Resolution]
na

Package/Module:

[Impacted Platform]
MTL-PS reworked RVP

Hsd-es-id: 1509151828
Original commit date: Thu Jul 21 16:33:40 2022 +0800
Change-Id: I7fedb5bc12835c9ee9d181c4c4724f64e237732b
Original commit hash: b441b18ac51893ebb07d9e52dc85399c74d60456

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5DpHdmiRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5OnlyDpRvp.dsc

================================================================================ 
Commit: 13389f3c271359883a590d4a68816eccdc2dd712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:21 2022 -0700 
-------------------------------------------------------------------------------- 
Disable Ncu Bar Decode in GFX

[Feature Description]
Disable Ncu Bar Decode in GFX

[Resolution]
Program all bits in VF BAR

Package/Module: IGFX

[Impacted Platform]
ALL

Hsd-es-id: 16017501705
Original commit date: Tue Aug 2 21:57:36 2022 +0530
Change-Id: I5fd5e457a066473f761cb26cf0f1300ac0c69288
Original commit hash: 0df629a8a6cdc1b9957ac3225cde27ef91acbd52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.inf

================================================================================ 
Commit: a3c2b4fd5bf312cdbe25357ae31a194b592b5472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:15 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2323_00

Hsd-es-id: N/A
Original commit date: Wed Aug 3 21:34:11 2022 -0700
Original commit hash: ec8c9ea6a295af86fb1139e01d041a66e484c2a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2fa44f74c8d478e9e78de5f928e77867c0d20ba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:11 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2323_00) and reset Minor Version to 0

Wed Aug 3 20:25:19 2022 -0700
Original commit date: Wed Aug 3 20:25:19 2022 -0700
Original commit hash: 539969be794b5fec3da2ba89410291ab5f4464e1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 596a85ba2d8e1e1c11cde65510daa3d2540d161d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:10 2022 -0700 
-------------------------------------------------------------------------------- 
Extend CSME Measurement to TPM-PCR option Enumerating Twice

[Issue Description]
Extend CSME Measurement to TPM-PCR option Enumerating Twice
in the Bios page under PCH-FW Configuration.

[Resolution]
remove the extra setting of Extend CSME Measurement

Package/Module: MeteorLakePlatSamplePkg / ME

[Impacted Platform]
MTL.

Hsd-es-id: 16017494267
Original commit date: Wed Aug 3 15:34:34 2022 +0800
Change-Id: I54573013eb32c196b2ce35c48c342ead07a84b58
Original commit hash: 70f61f8f89187e3b5d96f23990ba77d5759ee74d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: f22f4835be396e9c01a5ac4f4147b9066916525b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:55 2022 -0700 
-------------------------------------------------------------------------------- 
Partial GPIO support for MTL-S to enable PCIe RTD3 on SIMICS

Hsd-es-id: 15010981671
Original commit date: Wed Jun 1 15:36:14 2022 -0700
Change-Id: I393ac890899903d4045bedb8b265be3a9fe31163
Original commit hash: e434333030bd4bc908ccde44c65bf65cf00fbf03

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: f7f98fe8c9e3a0280f35bab87e646d8417cb8f6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:39 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MtlSoc/Sata: Set power management on SATA adapter

[Feature Description]
SATA adapter is a new IP which requires BIOS configuration to enable
power management in order for platform to enter S0ix. BIOS needs to
enable autonomous power management and disable acc clockgate.

[Resolution]
n/a

Package/Module: ClientOneSiliconPkg/MtlSoc/Sata

[Impacted Platform]
MTL-M/P

Hsd-es-id: 18023193107
Original commit date: Mon Aug 1 14:46:50 2022 +0200
Original commit hash: 6e1a83036f7cd555a2dd14eb18eec6a3664646a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/Include/Register/SataRegs.h

================================================================================ 
Commit: 386d89f5c0faf41e3ab2ef4e8b297f0b14438874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:37 2022 -0700 
-------------------------------------------------------------------------------- 
Trace captures are not decoded completely with undefined messages.

[Issue Description]
Some ME post code are not fixed value and caused the decode failure.

[Resolution]
Assign fixed value to ME post code and update doxygen file.

Package/Module: C1S/Doxygen

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015513345
Original commit date: Wed Jul 27 13:29:25 2022 +0800
Change-Id: I718be90868515d4c76e1b77f770a50e05ddb0de0
Original commit hash: 91e88d7aaadb745a12a941c2e65f14838eb72e37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c

================================================================================ 
Commit: 381397d46960acc9f5b05b9b5b97339fcccd5909 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:35 2022 -0700 
-------------------------------------------------------------------------------- 
Remove Hybrid storage support

[Issue Description]
BIOS shall remove the Hybrid storage drive support from client platform

[Resolution]
Removed the usage of Hybrid storage support since Hybrid storage devices
are discontinued

Package/Module: ClientOneSilicionPkg

[Impacted Platform]
ALL

Hsd-es-id: 16017146692
Original commit date: Tue Jul 5 19:48:30 2022 -0700
Change-Id: Ib195e5dbadfd9f1f4830dcc6931fdc180ee60270
Original commit hash: c6bee034241792230254a3c4aef54cd86c4e93ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Include/ConfigBlock/HybridStorage/HybridStorageConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PcieCommon.asl
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStorageLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStoragePolicyLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/PchHybridStorageHob.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 2079a986f1a461c1da3cc0173ac743034e1bf4de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:23 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL FSP] CF9 Global Reset Configuration is not done in Dispatch Mode

[Issue Description]
Because of PcdFspWrapperEnable clean up, some function's behavior is
not as expected as before.
LockConfig() in MeReadyToBoot.c will always be skipped because
PcdFspWrapperEnable is always set to true on MTL.

[Resolution]
Keep original behavior and
1. Remove PcdFspWrapperEnable == 1
2. Replace PcdFspWrapperEnable == 0 by PcdFspBinaryEnable == 1
3. Remove PcdFspWrapperEnable from DEC/DSC

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL, EGS, BHS

Hsd-es-id: 16017178096
Original commit date: Tue Jul 5 12:57:11 2022 +0800
Change-Id: Id19d38dc7fb3bb78af740b397566bd028755a5eb
Original commit hash: dbd789cde87568a3c3caad1ca87d720b13382d0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc

================================================================================ 
Commit: 2855f658aed55535f9abb1c6652bcae73f8bafbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:03 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL-MX][knob] Update Processor Disable setup knob

[Issue Description]
SetupPgPtr(???/Processor Disable/) is not as expected
which should has full path

[Resolution]
Update Processor Disable setup knob
by checking PcdOverclockEnable

Package/Module: LunarLakePlatSamplePkg\Setup

[Impacted Platform]
ALL

Hsd-es-id: 15011581214
Original commit date: Tue Aug 2 13:39:40 2022 +0800
Change-Id: Ib3c9ab13bfd4813eebd4e06f4d4352461df5eae0
Original commit hash: 09071f065785477d72cd29329052973b3941e2df

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 6a2a73201d2890cb029ecc3ad8bdd2f4ea6f874c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:46:46 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2322_01

Hsd-es-id: N/A
Original commit date: Tue Aug 2 21:34:38 2022 -0700
Original commit hash: 91505e1cdc376fb90c3188259870811762b66b2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f7e7c2c3cff9d91019f6b23ad74e413a0a698d18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:46:43 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Align FSP ResetType with FSP 2.4 SPEC

[Issue Description]
FSP ResetType in Platform/Wrapper code doesn't align to FSP 2.4 Spec.

[Resolution]
Changed FSP reset type from UINT32 to EFI_STATUS.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16017386186
Original commit date: Tue Aug 2 09:33:38 2022 +0800
Change-Id: I3972c153b3bfbc53b278849830276ef9aa4d39da
Original commit hash: 617b89a8efd8aca5f004a934482777f0fdff4f25

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.c
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformResetLib.c

================================================================================ 
Commit: 7b3b0d637b667e4868b4a251f857423af956e24b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:46:41 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2322_00) and reset Minor Version to 0

Tue Aug 2 20:24:34 2022 -0700
Original commit date: Tue Aug 2 20:24:34 2022 -0700
Original commit hash: e49a7524b17d0179349ec4ad1aa3e6e73194345b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 854affd976eef703c3c2b6056de9c1f6565d586d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:46:36 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/VTd Remove VTd PEI PMR platform driver

[Feature Description]
MeteorLake pre-boot DMA protection feature does not use PMR for PEI
phase DMA protection.

[Resolution]
Remove driver PlatformVTdInfoSamplePei.
Remove PCD gBoardModuleTokenSpaceGuid.PcdVtdDmarPeiEnable

Package/Module: MeteorLakePlatSamplePkg/VTd

[Impacted Platform]
ALL

Hsd-es-id: 15011665748
Original commit date: Fri Jul 29 09:43:53 2022 +0800
Change-Id: I213502ff592c52f4eb5caf79ec73ace998cbf3e8
Original commit hash: cf4ada4bc8fa8ff2b824fb521d6227cb2f3809c8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.uni
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiExtra.uni

================================================================================ 
Commit: 1e2744c5664917b3ee9949870fb86d82108e38d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:46:13 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][VMD] Revert correction in VMD initialization call sequence due to
function remapping and add alternative fix

[Issue Description]
VMD RTD3 ACPI interface uses original B/D/F numbers to map and call the
respective RP-Index ACPI methods. Since VMD initialization called after
function remapping in current BIOS flow, B/D/F numbers gets modified if
RP with function 0 is disabled. This will trigger wrong RP index ACPI
methods in D3cold flow.

[Resolution]
1. Reverted the change in which VMD init is called after function
remapping and moved it back to before function remapping.
2. For the function enumeration of non-zero functions - modified
the VMD device discovery flow to continue detecting root port devices
even if function 0 is not available. That way, VMD setup menu will
continue to display the original B/D/F number and not the remapped
function number. In this case it will trigger respective RP-Index
ACPI methods during D3cold flow.

Package/Module:
VMD init

[Impacted Platform]
All

Hsd-es-id: 22015564430
Original commit date: Thu Jul 28 23:03:11 2022 -0700
Change-Id: I7cf78f991ff8762c256bc144f38742d546e7fecb
Original commit hash: 7bfca52bae0f0993df0920017725e36b0e544cf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 1ab5bc1917ffdca5ab9d89f67e0509b58fe9cacc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:56 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2322_00

Hsd-es-id: N/A
Original commit date: Tue Aug 2 06:27:45 2022 -0700
Original commit hash: 712459f53d9ce396ce886cc775f1247b8a69c98c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 97fe9c06bdea4c3d7f484186d554f31a6d614bbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:52 2022 -0700 
-------------------------------------------------------------------------------- 
Fixing build failure with MtlPmcSocLib

Hsd-es-id: 16017378838
Original commit date: Tue Aug 2 16:01:06 2022 +0530
Change-Id: I2c7158fb6e37c4a9a9a75e547eb31fd2ad6b0fc9
Original commit hash: 03b1cdf1dfee6f912f785cadf32cc1b2ae6eb65a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 2046c429292a97687907dc62aca0a2a89552bc7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:44 2022 -0700 
-------------------------------------------------------------------------------- 
Set Temporary RAM stack size to 0x40000 when FSP API mode.

[Feature Description]
Set temporary RAM stack size to 0x40000 for reserving sufficient stack
size for FSP API mode.

[Resolution]
Set PcdPeiTemporaryRamStackSize to 0x40000 when FSP API mode.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL.

Hsd-es-id: 22013738345
Original commit date: Wed Jul 27 15:18:48 2022 +0800
Change-Id: I865965afc3f2f3b0564ba17cde86882176843d31
Original commit hash: 5f01355f5f188d366af1dad2b62f6f5913a56b7e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 11bfa91885166d0247300e6f1f834a09b9ee4db3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:27 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS should not write to the masked field of PMC

[Issue/Feature Description]
Bios is clearing the field which is masked.

[Resolution]
Instead of writing the 32 bit value use AndthenOr logic

Package/Module:ClientOneSiliconPkg/PMC

[Impacted Platform]
MTL P\M\S.

Hsd-es-id: 16017378838
Original commit date: Wed Jul 27 11:05:58 2022 +0530
Change-Id: I8ff5f5da2c11210050128d4540ab1b28faad2cdf
Original commit hash: 076d6a5810b20e3048fa0907848489e038eef9f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c

================================================================================ 
Commit: 5574853a880e0511ccd20d3643e1c3b2086ebc72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:25 2022 -0700 
-------------------------------------------------------------------------------- 
MTP/PMC: Disable the pegged active to ring and SA for TSN if the TSN is disabled.

Hsd-es-id: 18022142075
Original commit date: Fri Jun 3 19:34:50 2022 +0530
Change-Id: I56da25cb32e2c47dfb16fc9983d0710f6febd994
Original commit hash: 23f99dd593441a515d4d2de05f9861c7f60c6282

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchTsnLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPmcLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/PmcRegsMtlPch.h
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchTsnLib/PeiDxeSmmMtlPchTsnLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchTsn.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocTsn.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c

================================================================================ 
Commit: e10efcb11af8993c2ae06c23532d55fe44799138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:21 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2321_00

Hsd-es-id: N/A
Original commit date: Mon Aug 1 21:33:54 2022 -0700
Original commit hash: 9502546a2b29da093c442950eda8cb0816ecb221

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 59e8390f72edefbce19aa586e6ee6a1d68ee4ad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:19 2022 -0700 
-------------------------------------------------------------------------------- 
LNL-M Resource Priority- CPUID Support RP feature

[Feature Description]
CPUID Support RP feature

[Resolution]
check for Rp enable bit and updated support for resource Priority

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
LNL-M

Hsd-es-id: 16017375427
Original commit date: Mon Aug 1 16:39:50 2022 +0530
Change-Id: I8aaab4b81a297562c9013fdb3dca494351957de2
Original commit hash: 2230d094821c44bd5149bb88d69303981202be83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: f998e2dd313682df1ba98679c1122190f7d0f048 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:15 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2321_00) and reset Minor Version to 0

Mon Aug 1 20:26:08 2022 -0700
Original commit date: Mon Aug 1 20:26:08 2022 -0700
Original commit hash: 7317e2ed718674850326a9c929cd1cd8319e50a1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1990ec519e45279a67c32c80593ce6cd16bbf8df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:30 2022 -0700 
-------------------------------------------------------------------------------- 
FSP-M\S is not honoring Bootloader's Debug Handler
[Issue Description]
1. DebugLibDebugPort Library assume SEC modules are part of FSP T only and redirect
only those messages passed to Bootloader.
2. FspWrapper using FSP S Config UPD for FspEventHandler.
[Resolution]
1. Add a case to handle Debug Messages from FSP M SEC and PEI
2. Use Correct UPD from Wrapper side to get messages from FSP.
[Impacted Platform]
All Programs.

Hsd-es-id: 22015509664
Original commit date: Wed Jul 27 12:19:17 2022 +0530
Change-Id: I1be72636b7c98bb51429a6615a45938ceea434f0
Original commit hash: 3f650cffea4eaa9635c2e15b6d21275b4170db81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: e2c77b4857986776c0a144d720d0b5121ad6a13b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:26 2022 -0700 
-------------------------------------------------------------------------------- 
LNL-M Resource Priority- CPUID Support RP feature
[Impacted Platform]
LNL

Hsd-es-id: 16017375427
Original commit date: Wed Jul 27 12:19:33 2022 +0530
Change-Id: I3f2e02bec5502eaf17c185fac6e5f7489a2f8b89
Original commit hash: 88d3409ce0d2435d389aea314d36529a975cd456

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: e3fec1deabd13e99b0a356bcadac7b130d0f1b29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:20 2022 -0700 
-------------------------------------------------------------------------------- 
Fixed KW errors reported in BIOS 1307_00
1. Pointer 'HeciPlatformErasePsrData' returned from call to function 'AllocateZeroPool' at line 131 may be NULL and may be dereferenced at line 146
Reported in file Intel\LunarLakePlatSamplePkg\Features\Rpe\RpeAmtSupport.c

2. Expression '*BaseAddress' can never reach the value '0xFFFFFFFFFFFFF000'
Reported in file Intel\ClientOneSiliconPkg\IpBlock\SerialIo\I2c\LibraryPrivate\SerialIoI2cPrivateLib\SerialIoI2cPrivateLib.c

Hsd-es-id: 15011638244, 15011638287
Original commit date: Fri Jul 29 17:29:03 2022 +0530
Change-Id: I19c427f9de9a54cd13e9833a0db7d4aabb900a91
Original commit hash: 9fb2c96370381f5d8051abcd2e350c10a0130839

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c

================================================================================ 
Commit: e30bcce584a7ae6e3eca2570958084bff692a69f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:12 2022 -0700 
-------------------------------------------------------------------------------- 
[KW Critical] HeciBarAddress is used uninitialized.

[Issue Description]
HeciBarAddress in MeGetHeciBarAddress() is used uninitialized.

[Resolution]
Initialize ME Handle before getting HECI BAR address.
Also fix MeDeviceInit failed when getting wrong address.

Package/Module:
ClientOneSiliconPkg/IpBlock/ME

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011440535
Original commit date: Fri Jul 29 15:40:17 2022 +0800
Change-Id: If0f623975cc3fd429c226677540a7e88a5add8fc
Original commit hash: b4e512d11b4417cbf1b70690d71c8d8f73294eba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: bd8388b11f506dc1b498b78a46441f37fdbf1c57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:07 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] BRDS for Mutual BT WiFi SAR Increased Power Mode

[Issue/Feature Description]
The BRDS object to support
Bluetooth Increased Power Mode SAR Limitation feature.

[Resolution]
Add Increased Power Mode SAR Limitation feature.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011506808
Original commit date: Fri Jul 29 19:31:15 2022 +0800
Change-Id: I6f857aafad5baf1fd6ca96ced64db670cfc2c832
Original commit hash: b87668bc62be536d6c4ac569ade53fec5d7cbf42

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtRegulatory.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 45b4feb3569d80ea5a69fc92247c4b762d2fe8be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:05 2022 -0700 
-------------------------------------------------------------------------------- 
[CNV] BRDS for Mutual BT WiFi SAR Increased Power Mode

[Issue/Feature Description]
The BRDS object to support
Bluetooth Increased Power Mode SAR Limitation feature.

[Resolution]
Add Increased Power Mode SAR Limitation feature.

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011506808
Original commit date: Fri Jul 29 19:30:13 2022 +0800
Change-Id: I6f857aafad5baf1fd6ca96ced64db670cfc2c832
Original commit hash: 385c2adf3c15976743ca0c2b1d14aebea85e2864

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariablesVer1.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariables.h

================================================================================ 
Commit: 51b3ff1e4c137dd0e424e5af6f1a16eb4ea4a034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:03 2022 -0700 
-------------------------------------------------------------------------------- 
Drop the support of S3 for MTL M

Hiding Low Power S0 Idle Capability option from BIOS setup for MTL M

Hsd-es-id: 16017152207
Original commit date: Wed Jul 6 14:14:57 2022 +0530
Change-Id: I5b05b835163b20ca81f10a78c981e22d015b88d8
Original commit hash: 99e13deb5ab2f96d48b731a8295aa13723d5a405

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: ef8e8a716f1ecdff2c88a63361c56c6ab21fe256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:02 2022 -0700 
-------------------------------------------------------------------------------- 
MTL-SOC-S Gpio Library Cleanup.

[Issue/Feature Description]
Library needed some typo fixes.

[Resolution]
Required typos are corrected.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc/

[Impacted Platform]
MTL-SOC-S

Hsd-es-id: 16017447688
Original commit date: Fri Jul 29 11:27:44 2022 +0530
Change-Id: I2c96219f63c44f62c248bcd99b27b5f0f1c70bfa
Original commit hash: 83651221a2e1fe625a4859e8db4eeababd53847a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c

================================================================================ 
Commit: e110901d5a0aa29a52ed1cc244b56d4ca377cdf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:00 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2317_00

Hsd-es-id: N/A
Original commit date: Sun Jul 31 21:33:29 2022 -0700
Original commit hash: f09462207e71a3ab5e914e36914ead78a4ba2296

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 00a2fe3ca8b2189f0cd0ce3246708b3725473e4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:54 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2317_00) and reset Minor Version to 0

Sun Jul 31 20:25:02 2022 -0700
Original commit date: Sun Jul 31 20:25:02 2022 -0700
Original commit hash: 0c9a523ef08f5f05d38a1d89bbb6abbf875000a1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 49ed06e90fa4a4c9e03c00562601313b1a3917cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:52 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS Implementation according to CSI FAS version update - 0x00010019

[Issue/Feature Description]
The request is to update bios implementation for CSI FAS version update.

[Resolution]
Update CSI veresion to 0x00010019.
Updated IpCsiReg.h with REG_* macros to handle up to 8 register fields.
Uncrustify with edk2 cfg.

Package/Module: ClientOneSiliconPkg/IpCsi

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 22015565593
Original commit date: Fri Jul 29 14:07:12 2022 +0800
Change-Id: I491434b0861088d7f754039f8c11a98a990f9fac
Original commit hash: 2c112412c66fa92eb16cf2b9ba7aa78de8f0351f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/IpCsi.h

================================================================================ 
Commit: 33fb314aba2666f59b4f83e1f6c260a4a1c7209e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:49 2022 -0700 
-------------------------------------------------------------------------------- 
SUT might not trigger global reset after enter an incorrect password 3 times in MEBx menu

[Issue Description]
When login attempts exceeded, if there is no reset required after exiting MEBx, global reset is not happening.

[Resolution]
Issue a global reset when exit MEBx. This gives user chance to save changes if there is any change made before entering MEBx.

Package/Module:
Features/Manageability/MebxFeaturePkg

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011659311
Original commit date: Thu Jul 28 17:57:36 2022 +0800
Change-Id: I2e2a52e0e6d4e1a993600828a5040efb3212fffa
Original commit hash: 3db0c31d7dae161fcdc68babc6e394282ed6d2de

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni

================================================================================ 
Commit: 1c6036e2ca9f259e664864f8c2a70af8371acbba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:26 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2316_00

Hsd-es-id: N/A
Original commit date: Sat Jul 30 21:33:36 2022 -0700
Original commit hash: 2d9b8cff219a5d2845568b616abd1b5003e8a734

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3928529d01cf27068a92ac1659bac56d55ac9136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:24 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2316_00) and reset Minor Version to 0

Sat Jul 30 20:23:40 2022 -0700
Original commit date: Sat Jul 30 20:23:40 2022 -0700
Original commit hash: 0453282dbb4852d8cf08c01bf24cb826a6935587

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 7a388e421e60edefcb0c6e6d9efe07ff2e48a1e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:18 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S][LNL]/PeiPchInitLibLnl: Replace usage of current Gpio library with new GpioV2 library

Changes include:
1. Replace usage of current Gpio library in PeiPchInitLibLnl with new GpioV2 library.
2. Add missing pad signal definition (pchhot_b).

Hsd-es-id: 18021146426
Original commit date: Thu Jul 28 13:57:29 2022 +0200
Change-Id: If9a2d9ab663049738167bc7f84eb1d18e016a5b6
Original commit hash: c63942182ccad292807f25a94a4f9604f4f03358

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: 088e15c6d71baaa104c10d7cd23d96f881bb6c80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:17 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2315_01

Hsd-es-id: N/A
Original commit date: Fri Jul 29 21:34:33 2022 -0700
Original commit hash: 9da073458a11086f4c0888fbabeb4ecb31f3aba0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: feec3a1d84862d727cf33bf17e80968312fe6675 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:15 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2315_00) and reset Minor Version to 0

Fri Jul 29 20:23:42 2022 -0700
Original commit date: Fri Jul 29 20:23:42 2022 -0700
Original commit hash: 55df71bd57dce948b80fa5095d75b3badf2136c6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 41b239193dfb5f8a4f22f7fab127b459d0662a4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:10 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 4#

Manual aligning definitions. Aligning code in AceRegs.h.

Hsd-es-id: 14016438535
Original commit date: Mon Jul 11 10:11:02 2022 +0200
Original commit hash: e878f9c5b2bbd312963eddf356918e24554670e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 25ce45ee431fd5cc423f7865a73e096f55315893 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:08 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 3#

I manually removed x dependence logic in ACE_HSTMEM_HDAML_LCTLX header segment. I had to divade this segment to HDA Link and iDispLink.

Hsd-es-id: 14016438535
Original commit date: Mon Jul 4 10:50:00 2022 +0200
Original commit hash: ef72011978e6a247697454104718691edc4a3988

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: bd0bcba9f2dac1aedbdf19d1b48647c342fb98c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:07 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 2#

Automatic aligning definitions with use of hrename.py tool.

Hsd-es-id: 14016438535
Original commit date: Mon Jul 4 08:37:15 2022 +0200
Original commit hash: 32cb373c0fd9127a5f51daa09d0d6fd067d0d230

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 3ab30c1452d20a9f195349e98dc02b85edcb9155 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:05 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Removing + logic from header

I removed + logic from header values, to be more similar to OSXML and easier to
compare.

Hsd-es-id: 14016438535
Original commit date: Sun Jul 3 21:20:13 2022 +0200
Original commit hash: 639151ba0477b50e56b9eed31bc03bd8a63b11da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h

================================================================================ 
Commit: 5d639c3cbd932888fee945ba1d6e159ec4256382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:03 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 1#

Definitions have been modified that have almost identical names and the same values.
Changes was applied using hrename.py tool, which affected whole repo.

Hsd-es-id: 14016438535
Original commit date: Sun Jul 3 20:34:34 2022 +0200
Original commit hash: f0162e531e42e757ae31570ade856d181486f6c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 5a4ad3110a30aa9226ae6a50d34dad5ecba0d367 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:02 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Deleting redundant definitions

Executed with use of hclean.py tool. Some sections were joined, so I
added new line between it to look identical as previous version.

Hsd-es-id: 14016438535
Original commit date: Sun Jul 3 12:49:03 2022 +0200
Original commit hash: f354ac0a1a02113aa869d4a77e4d1ddb7bc6a0f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h

================================================================================ 
Commit: 1785135fbabef29246ffba0f6c05bc15dcb9c1d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:49 2022 -0700 
-------------------------------------------------------------------------------- 
[LPSS] I3C slice requires dedicated PME enabling for wake related capabilities.

[Issue Description]
I3C D3 wake related logic is very similar to XHCI, ACE, PCIE - where driver enable PME Enable Bit in Pci Config Space and PME Status reflects current state.

OS will use this mapping and when PME Enable Bit is set it will also enable GPE as optional wake source.
Without this change controller cannot wake itself from D3.

[Resolution]
For GPE to work and wake I3C BIOS has to expose:
_PRW () -> return BIT14 + GPE block offset
_S0W (3) -> D3 wake capable
under ACPI I3C Device block definition.

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver

[Impacted Platform]
ALL

Hsd-es-id: 14017151021
Original commit date: Wed Jun 22 10:44:30 2022 -0700
Change-Id: Ief4f9259f9fc978578bb81d19fa0115446462b55
Original commit hash: 3a9cc60b25914868f29b3f2b9599a1ae69aede7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/SerialIoI3cMtlPch.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/SerialIoI3cMtl.asl
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: aa4f3674a6f5779625c3a390ebebce7e4f6acee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:34 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2315_00

Hsd-es-id: N/A
Original commit date: Fri Jul 29 04:22:12 2022 -0700
Original commit hash: 1209ef9cb3dd20a3cfde3780a51cea3a68ab8255

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6fe4923e5c60981e7449d533138078f1a233a7ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:31 2022 -0700 
-------------------------------------------------------------------------------- 
MTL : Klocwork Errors 2281_00

Hsd-es-id: 16017217979
Original commit date: Thu Jul 28 20:16:03 2022 +0530
Change-Id: I093eb965593a7aeed65134ad3132c2506c4a8250
Original commit hash: b7d4cbef43824041e19ba92a2404eea1f6ff63b1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Documentation.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: 124ce14d15c1981f874b75e2e6e7ce5de6a5abd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:30 2022 -0700 
-------------------------------------------------------------------------------- 
Revert "[MTL][Security]LPE related knobs not detected through xmlcli"

This reverts commit 27e24da163bd9ca83c983990e554737fea562564.

Thu Jul 28 18:52:22 2022 +0530
Original commit date: Thu Jul 28 18:52:22 2022 +0530
Original commit hash: b4f7ff5bd2078187b24305f391e06ba34e1b74dd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Guid/PlatformEraseVariable.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
MeteorLakePlatSamplePkg/Include/Setup.h

================================================================================ 
Commit: 3a76a4876d4acb34d3d19cb971e19aaeefff8154 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:28 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][Security]LPE related knobs not detected through xmlcli

Hsd-es-id: 15011542277
Original commit date: Wed Jul 27 20:54:46 2022 +0530
Change-Id: I1b77397b0ac5718d0e3a3fd8c489b9e2dde9f7a4
Original commit hash: b5e923bc20a536d7628c8a48d0a7906ebb210e39

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Guid/PlatformEraseVariable.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
MeteorLakePlatSamplePkg/Include/Setup.h

================================================================================ 
Commit: 13180b67aab2a75762ff42b8407ea861ecd8d7f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:26 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL M/P] Requesting BIOS setup option

[Feature Description]
To add BIOS setup option to control CPPMFALIGNCTL for usb2dbc
debuggability Avoid ASL usages UAOL

[Resolution]
Added policy check to ASL code to access CPPM when CppmFaEn is disabled.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017446294
Original commit date: Thu Jul 28 12:07:37 2022 +0530
Change-Id: I825ebb5edfe65dfbc0d28c6d3c71b4c2f33c485b
Original commit hash: b0ab25d8f76272e5cd7486820560752d61b7e72a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/IpBlock/Pmc/AcpiTables/Pmc.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: 24e9e800090cee52bf2d59ba781192a49e117b49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:22 2022 -0700 
-------------------------------------------------------------------------------- 
MTL PO : BIOS shall remove safe setting GPE1.

Hsd-es-id: 16017449588
Original commit date: Thu Jul 28 15:53:38 2022 +0530
Change-Id: I694a990ce2558b2f5059991721d87bd40930af29
Original commit hash: 355b595dc87169bc96edb92ab9c853137db2803d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: e6ed49bfc334c9f6dbc3eb21efd9a30e16bbc74e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:15 2022 -0700 
-------------------------------------------------------------------------------- 
PCH PCIe Root Ports are visible in MTL-P.

[Issue/Feature Description]
PCH PCIe ports are visible in Setup Menu

[Resolution]
When not available, Setup Menu entries should hide unused PCH PCIe ports.
This change basing on detection of PCH ports hides them in Setup Menu.

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 22015559203
Original commit date: Thu Jul 28 14:48:56 2022 +0200
Change-Id: Ib278b01e691d1f82281b2f3804242fdfe79fe735
Original commit hash: 8a15a342065e2ede41cc92df020df7ddafecc583

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: ce2ec4050b6dd2aa75906ab6e742f548fe028926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:13 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2314_00

Hsd-es-id: N/A
Original commit date: Thu Jul 28 21:33:41 2022 -0700
Original commit hash: 20a42e23ffc059d201b2141d64e2f85ef613946e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2e3e3a4afe623c7c34bd4dbb9964382e2824991e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2314_00) and reset Minor Version to 0

Thu Jul 28 20:23:37 2022 -0700
Original commit date: Thu Jul 28 20:23:37 2022 -0700
Original commit hash: d0e572feb65c53b98058dd1593a5c4d3e923fea2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 3fea1363556c5ab0f008ed62fb99ad65aed8a0ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:07 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.12.3

Thu Jul 28 16:18:37 2022 -0700
Original commit date: Thu Jul 28 16:18:37 2022 -0700
Original commit hash: b9e8e9fe151f878386b70631a1491b57d38baaba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6aa7d65e503e2bedea0f2a37796a1fab895a665e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Blank Display observed while system is in OS with Bios v2313_00

[Issue Description]
With MRC 0.6.12.2 multiple DDR5 systems exhibit a blank display issue when
booting into OS.

[Root Cause]
The issue is not yet root caused but inital triage data shows that the issue
is not reproducible when either DdrSafeMode or McSafeMode masks are reverted
to their previous value.

[Resolution]
Reverted the DdrSafeMode config mask to the pre-MRC 0.6.12.2 value as a
temporary workaround while the issue is debugged.
DdrSafeMode = 0x1FF:
- Enabled bit[0] DDR_SAFE_BASICPM
- Enabled bit[1] DDR_SAFE_SPINEGATE
- Enabled bit[2] DDR_SAFE_DCC
- Enabled bit[3] DDR_SAFE_R2RTRAIN
- Enabled bit[4] DDR_SAFE_TRANSFORMER
- Enabled bit[5] DDR_PLL_OPERATION
- Enabled bit[6] DDR_SAFE_ODT_SENSEAMP
- Enabled bit[7] DDR_SAFE_VTT_TERMINATION
- Enabled bit[8] DDR_SAFE_PERIODIC_COMP

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14017199608
Original commit date: Thu Jul 28 12:30:08 2022 -0700
Change-Id: Id46d85759b4dd13a977f89cb523559d8430effd2
Original commit hash: e95afcf093f8eebe5c561fa985ef209802a2ccbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 481717a4e835777ab68be882c6acac8ef7bdd23d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:00 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeFspPkg/Upd: Update/Cleanup Partial Header list for MTL

Cleanup and update Partial header UPD list for FSP M and FSP S for
MTL. We are opening up approved embargo UPDs such as Vpu, I3C.

Hsd-es-id: 22015439406, ISE-22015531865
Original commit date: Wed Jul 27 00:38:01 2022 -0700
Change-Id: I62da363caab3a8428c24ca2a3639f62331b90c08
Original commit hash: 463cdd031ae24abfd1625421bd723120f9193946

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 69059cd8ddf57f3caa151d14fb8502d219220d41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:52 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][A0][PO][TCSS][PD-AIC]: PD-AIC FW Version not enumerating properly in BIOS.

[Issue/Feature Description]
PD-AIC FW Version not enumerating properly in BIOS.

[Resolution]
Revert to original data buffer updating function.

Package/Module:

[Impacted Platform]
MTL-P

Hsd-es-id: 22015550110
Original commit date: Thu Jul 28 09:42:00 2022 +0800
Change-Id: I09efbae3976e3a3dcf6dd2d793f9078fb3c69bbb
Original commit hash: e9f06524b1db259390c6979c78bd0c5b08b4307e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 3ca1b6682ac81014fe150bd8e85e150350e6a82a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:50 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Refactor WwanFccLock with hardcoded string and UEFI Variable

[Feature Description]
WWAN FCC Lock feature must be implemented with hardcoded string and UEFI Variable based solution.

[Resolution]
Remove FCC lock from setup menu
BIOS checks if hardcode FCC lock string is valid or not

[Impacted Platform]
MTL

Hsd-es-id: 15011498441
Original commit date: Wed Jul 27 18:18:57 2022 +0800
Change-Id: I38ceab14806f5a85f3a89dcba5d6424823611305
Original commit hash: c487d528fd93f57d96d9f1a21d4b1a802ca147e7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfoStrings.h
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 8384d3f9992dee9bfd64f0357b48b542806fdf0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:45 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL S] DMI3BAR and DMI3 decode register Initialization in IOC seems not working

[Issue/Feature Description]
DPDMI BAR0 & BAR1 are not programmed

[Resolution]
Program DPDMI BAR0 and BAR1 in IOC

Package/Module:

[Impacted Platform]
MTL-S

Hsd-es-id: 22015419875
Original commit date: Wed Jul 20 14:56:24 2022 +0530
Change-Id: Ibd9fbec23b385ea5721eb65ce84a138b4eae044d
Original commit hash: 9525661b9b853cd26d495d8193fe59686ef49b24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Ioc/IncludePrivate/Library/IocLib.h
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: c261bd17d33f692820f5e64e48db1f3c50a6ebe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:44 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Update IP register/names base on 0.8 OSXML release for PCH/South-SoC IPs - GbE

[Feature Description]
Updating GbeRegs.h and GbeHeaderGenerationRestricted according to LNL OSXML header.

[Resolution]
The following defines are not defined in LNL OSXML header:
B_GBE_MEM_RAH_0_RAH and
N_GBE_MEM_RAH_0_RAH

So, both have been added to the ignored list in GbeHeaderGenerationRestricted.ini file.

ClientOneSiliconPkg/Gbe:

[Impacted Platform]
LNL.

Hsd-es-id: 14016438594
Original commit date: Wed Jul 27 18:15:20 2022 +0200
Change-Id: I6f2c5324779fd02d5ccce749fbfa8e09dd22c252
Original commit hash: d67ec9659c4bfd4d27ae4751d7c37831af2d3437

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Register/GbeRegs.h

================================================================================ 
Commit: 61bd84fd1d4dc5f13a63a8011cfd361a91510ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:41 2022 -0700 
-------------------------------------------------------------------------------- 
MTL PCIe Speed to "auto" for PXPA/PXPB/PXPC/PXPD/PXPE - all Gen4 controllers

[Issue/Feature Description]
remove POR safe settings for PCIe speed and make it Auto by default which is POR configuration

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 14017168513
Original commit date: Tue Jul 26 00:17:03 2022 +0530
Change-Id: I80be6b2c195d78bd0f6258e2d578c63d139d771c
Original commit hash: e01a2af17a19e7a4cd89425608b32cd1d4637859

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 95c54e78eff3faa3240ed42bb44042c8e0b1835b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:35 2022 -0700 
-------------------------------------------------------------------------------- 
LNL DLVR SSC control and switching frequency selection in BIOS

[Issue Description]
Updated DLVR default settings

[Impacted Platform]
LNL

Hsd-es-id: 16017058662
Original commit date: Wed Jul 20 15:22:16 2022 +0530
Change-Id: I2f7bfe86d55751b8aa78e63288087d012b546fae
Original commit hash: 10d90285005e18ddd58ebf992022bf83ee75cbd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: e1dc6329b40d05f6469f9ee20f2f6cce95f365ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:33 2022 -0700 
-------------------------------------------------------------------------------- 
Add proper SOC check while getting GpioV2Access.

[Issue/Feature Description]
Without proper check in SOC section an attempt to
get GpioV2Access may result in error and ASSERT.

[Resolution]
Add proper SOC check while getting GpioV2Access.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL-M/P, MTL-S, MTP-S

Hsd-es-id: 18022849064
Original commit date: Wed Jul 27 13:32:14 2022 +0530
Change-Id: Iee23a1f1c07699f0b8b532516248ea6b5b177549
Original commit hash: 4005c1f3e0502b368291b38434bdd1f9a3ab655e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocThermal.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocTsn.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/DxeThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/DxeThcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: 3676e9582e406f429a0799269321b02a346bcae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:32 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2313_00

Hsd-es-id: N/A
Original commit date: Wed Jul 27 21:34:29 2022 -0700
Original commit hash: ffd526ec4b6e09abd49acf3a9a172057f948d55c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f569aa11560d24d7e4a198bb6431e8cd9fb28e08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:30 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL/Feature] Bypass Svn check in Simics environment.

[Issue/Feature Description]
In Simics, the Svn check failed, which is caused by the
failure of retrieval anti-replay SVN information.

[Resolution]
Bypass Svn verify for capsule update in Simics

Package/Module:Features/FirmwareGuard

[Impacted Platform]
LunarLake

Hsd-es-id: 15011628986
Original commit date: Mon Jul 25 12:49:05 2022 +0800
Change-Id: I7635a80f83ec2797426533185335b3923d50d143
Original commit hash: 0fffcace0ce9b556245b8e73b2c8cc2d9a47d8a8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.inf

================================================================================ 
Commit: 474d2f77777d5539eec5888aa6f9f00ef3f2bf29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:28 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2313_00) and reset Minor Version to 0

Wed Jul 27 20:24:09 2022 -0700
Original commit date: Wed Jul 27 20:24:09 2022 -0700
Original commit hash: 760c10c2c2105e34c087c4605d0d9120a748fe63

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 3e910185cf1dbb0c6ad60ee441bc701783227fcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:27 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.12.2

Wed Jul 27 20:06:13 2022 -0700
Original commit date: Wed Jul 27 20:06:13 2022 -0700
Original commit hash: d41d801fd72783efdb59c700eeadc6648b407df7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 859e3d0d84d8fe6efd4c9342b4dc1bbe11e4b717 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:25 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Advance MRC Safe Mode to enable DDR5 4000G4

[Feature Description]
- Enabled 4000 G4 as the default DDR5 frequency
- Changed DDR5 McSafeMode mask to 0x4A0:
- Cleared bit[0] MC_SAFE_CLK_GATE_BGF
- Cleared bit[1] MC_SAFE_CKE_PDWN
- Cleared bit[2] MC_SAFE_TRISTATE
- Cleared bit[3] MC_SAFE_PHY_POWER_STATE_SPINEGATE
- Cleared bit[4] MC_SAFE_SAME_RANK_TA
- Enabled bit[5] MC_SAFE_DIFF_RANK_TA
- Cleared bit[6] MC_SAFE_MR4_ZQCAL_TIMINGS
- Enabled bit[7] MC_SAFE_LP5_WCK_MODE
- Cleared bit[8] MC_SAFE_SELF_REFRESH
- Cleared bit[9] MC_SAFE_RD_WR_RETRAINING
- Enabled bit[10] MRC_SAFE_POWER_SAVING
- Changed DDR5 DdrSafeMode mask to 0x9C
- Cleared bit[0] DDR_SAFE_BASICPM
- Cleared bit[1] DDR_SAFE_SPINEGATE
- Enabled bit[2] DDR_SAFE_DCC
- Enabled bit[3] DDR_SAFE_R2RTRAIN
- Enabled bit[4] DDR_SAFE_TRANSFORMER
- Cleared bit[5] DDR_PLL_OPERATION
- Cleared bit[6] DDR_SAFE_ODT_SENSEAMP
- Enabled bit[7] DDR_SAFE_VTT_TERMINATION
- Cleared bit[8] DDR_SAFE_PERIODIC_COMP

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015559386
Original commit date: Wed Jul 27 13:20:11 2022 -0700
Change-Id: Icf6f01a9311f0863ee78806d3e6d19f4e47b503b
Original commit hash: 9d60b2ae0e5ce589c35abec8f4b53e3575bb1611

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 505bb0f6d93291d7d55b1d2131ef4854690bccdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:23 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.12.1

Original commit date: Wed Jul 27 19:53:04 2022 -0700
Change-Id: I82930ff4133c1fada4276d71435d8b2e31a8ae05
Original commit hash: 74abf051676a0edd1cf6d79a372fb3a5d160d4d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c266a98e3e26542e030c305e9f94a716a7e7d32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:21 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5][MTL-A0-PO]0055 PC Hang issue Observed while resetting system via Reset Button

[Issue Description]
A boot hang at post code 0055 is observed when the platform is booted to OS
and reset using the hardware reset button.

[Root Cause]
When the system boots up to OS, the OS may set the MemoryOverwiteRequestControl (MOR)
variable which is a signal to the BIOS to do a memory scrub on the next system reset.
When the system is reset and the MOR bit is set, the PeimMemoryInit function tries
to demote the Warm Reset to a Fast Boot flow. This type of boot mode change is not
supported on MTL.

[Resolution]
When a MOR memory scrub request is detected during a Warm Reset exit, the PeimMemoryInit
function triggers a cold reset. The MOR memory scrub request will be serviced as part
of the cold boot flow.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015559698
Original commit date: Wed Jul 27 14:32:27 2022 -0700
Change-Id: I51e059e89305927def425d787b80f90d0a3228e6
Original commit hash: 2e42df6703d7c50161b51d5305389a3ffc652bea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 6dc05df67c9bd1fce6054146a3805b39f77f0dd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:56 2022 -0700 
-------------------------------------------------------------------------------- 
Change MTL build scripts from using FMMT C tool to FMMT Python tool

[Issue/Feature Description]
Edk2 contains two different versions of the FMMT tool. These changes cause the BIOS build scripts to use the Python version of the tool instead of the C version of the tool.

Hsd-es-id: 14016939360
Original commit date: Mon Jun 20 15:13:17 2022 -0600
Change-Id: I0061f522680df0bcc7894d167b4de1553b6d4e26
Original commit hash: d6d4074e77cb44864108d025e8025bfc69f0efac

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/module_remover.py
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: fcdd43a834bcea34b7e3f1b45ba8fb14a7bbb59a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:54 2022 -0700 
-------------------------------------------------------------------------------- 
Change LNL build scripts from using FMMT C tool to FMMT Python tool

[Issue/Feature Description]
Edk2 contains two different versions of the FMMT tool. These changes cause the BIOS build scripts to use the Python version of the tool instead of the C version of the tool.

Hsd-es-id: 14016891759
Original commit date: Mon Jun 20 15:12:40 2022 -0600
Change-Id: I2d6846b928cc656d0fed7f94285e7569f379715c
Original commit hash: a154b8e16d5cccd6533bd184571813315f7037bf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py

================================================================================ 
Commit: 7cb5fab80fcd05a271e9737640519fb13f5aae67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:52 2022 -0700 
-------------------------------------------------------------------------------- 
Create BIOS setup option to control CPPMFALIGNCTL for usb2dbc debuggability - Part2

[Feature Description]
PkgC6-C9 with DBC cycle active. DBC cycle will halt while in pkgC6-C9 state. This is because pmc assert arb_stall (force alignment) that stop all PSF activities.
Provide BIOS option to disable force alignment in customer platform if hit scenario above.

[Resolution]
Provide a BIOS option that controls CPPM Force Alignment. Default value is enabled.

[Impacted Platform]
MTL M, P

Hsd-es-id: 15011612528
Original commit date: Wed Jul 27 12:25:05 2022 +0800
Change-Id: I30ceed2c456ad7a70615d3040d2a4f9c0db18787
Original commit hash: d8a03807c4a244d5710558960fe90de8dbd79aa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: a159482114982ac33ff5e96a9d66f4344aedfd9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:38 2022 -0700 
-------------------------------------------------------------------------------- 
Update BKM information for UFS Provisioning Tool in Readme.md file

[Issue/Feature Description]
Having usage instructions for UFS Provisioning Tool in Readme.md
file eliminates need for checking UFS Provisioning Tool User Guide.pdf.

[Resolution]
Updated BKM information for UFS Provisioning Tool in Readme.md file

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017439792
Original commit date: Wed Jul 27 13:22:21 2022 +0530
Change-Id: I4f41ea13dc334d5c97bf2a04ea7efe4b1161087b
Original commit hash: 1be112d7641bfa47c2c0f8a9be278cafd9a9e038

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md

================================================================================ 
Commit: 04a6554b9e146bcdda469aae25b5379a11f692f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:33 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]: Add DEBUG lib only in DEBUG build

Add DEBUG lib only in DEBUG build CpuMpPei and CpuFeaturesPei

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017371287
Original commit date: Thu Jul 21 14:07:54 2022 +0800
Change-Id: Ic90a2bed8375b915ea6dd3074a338b202222648d
Original commit hash: b3d14208599823580864399ef618f0d05d10dbc7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 9ab84cdb0f637a7e19ae1893b2392911443f8dd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:31 2022 -0700 
-------------------------------------------------------------------------------- 
GT PM Programming Based on the SPEC defines flow

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017187656, 16017187498
Original commit date: Wed Jul 27 10:47:26 2022 +0530
Change-Id: I1c072f4c173f68d37b9d266468d26aef3305bbd7
Original commit hash: ba82d74f035d89ff168cc59e3faee47715fcfcc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 673aa29905cfe3187c6f3e3dae8f95932df0fc6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:28 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS to supply IPU with information to determine LTR

[Issue/Feature Description]

[Resolution]

Package/Module:

[Impacted Platform]
meteorlake-m, meteorlake-p, meteorlake-s, lunarlake-m, lunarlake-p, pantherlake-p,pantherlake-m, pantherlake-px, pantherlake-u

Hsd-es-id: 16017329087
Original commit date: Wed Jul 13 12:14:55 2022 +0530
Change-Id: I577ffaa379b52e89ecfb9a3eb8e76441927eccf6
Original commit hash: 963ad9a943101e93ec1b4505e2e5cdabd38e1969

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/AcpiTables/Ipu.asl

================================================================================ 
Commit: 5b362adc63e96916e1ef95ce8bf34e33be9146fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:25 2022 -0700 
-------------------------------------------------------------------------------- 
MTL M/P: Fixing Touch panel Power resource sequencing

Touch panel PowerResource PTPL is reference in TD_P object
before it is defined. In code, ACPI expects the logical sequencing
of variables. So the files should be included in scope in sequence
where first file should not reference variables which are defied in
consecutive files. Fixing the sequence.

[Impacted Platform]
ALL MTL M/P

Hsd-es-id: 16017425318
Original commit date: Sat Jul 23 15:19:26 2022 +0530
Change-Id: Ia2d91eeb2df43314a2bc67f8fe5321840dac3599
Original commit hash: b2882a39963603387a86d45dd26d54ac1e9b434b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3I2cTouchPanel.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3MPRvpLpss.asl

================================================================================ 
Commit: 73bffd40a41999aeaddcf2dc139e363a8cc744ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:22 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS to pass GT/Media C6 programming to Pcode at boot

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017407270
Original commit date: Wed Jul 20 23:02:08 2022 +0530
Change-Id: I597cdd3a1de505a2e326fb957b235e4f0b57d93e
Original commit hash: cd1eadb5304f86ebd0c86026b55aaf9e7596a837

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 70d5bd66196ae00ba4057a63e86f5e9b9b763353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:17 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Move LPE SETUP from varstore to EFI varstore for Automation Enablement

[Feature Description]
Move LPE SETUP from varstore to EFI varstore

[Resolution]
Change to EFI varstore to make variable to be available in first boot from SHELL

Package/Module:
MeteorLakePlatSamplePkg/PlatformErase

[Impacted Platform]
MeteorLake

Hsd-es-id: 15011542277
Original commit date: Tue Jul 26 14:54:19 2022 +0800
Change-Id: Ide25a918bad913ae0e432a8e60939f5be9c557ee
Original commit hash: ffbcf79d28e7dc7262adb63367db0b931f26ba5b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/SetupForm.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr

================================================================================ 
Commit: 5fec5dff0e1627bd353ad392da94c10d82226dce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:10 2022 -0700 
-------------------------------------------------------------------------------- 
Correcting GT PM Programming

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14017157202
Original commit date: Tue Jul 26 16:22:01 2022 +0530
Change-Id: I17abc911f3d39808a2ba4a7a70238214797a039b
Original commit hash: 73800675b734dd3c81e02e3835d6923f3ad7a370

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c

================================================================================ 
Commit: 845217ecb1eef4ce8615eabb73735bd17f5afaea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:07 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2312_00

Hsd-es-id: N/A
Original commit date: Tue Jul 26 21:33:35 2022 -0700
Original commit hash: e9ec912bf51b0b4f844f50c0b382c5f24225d010

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: dc1d6ff4affbe2e08b709a4b1a57ad22a3ea1f74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2312_00) and reset Minor Version to 0

Tue Jul 26 20:23:24 2022 -0700
Original commit date: Tue Jul 26 20:23:24 2022 -0700
Original commit hash: fcbb10a0e904dcc4c15b2390eaa7aee968c4f8dd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1b486abffc50fa2c50e20d63217dbbb453858057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:39:38 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS must remove HFPGA WAs.

[Issue/Feature Description]
As emulator model is implemented, WAs must be removed. The goal is for BIOS to be the same between emulator and physical system.

[Resolution]
SMBUS initializing WA is removed. Debug Interface initializing WA is removed.

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 13010007533
Original commit date: Thu Jul 21 22:36:17 2022 +0300
Change-Id: If56bd9a72106376ba807dce5943b13ff71f16930
Original commit hash: ea3be1bdf44b8a00c737bed3a7cdb470c54b2eca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 44521dccfe34d4055fe1dd6773213509599ec66c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:39:01 2022 -0700 
-------------------------------------------------------------------------------- 
Change MTL-P GCS Flahs1 I2cAdress default setting

[Issue/Feature Description]
Change MTL-P GCS default setting for Flash1 I2cAdress

[Resolution]
Change the Flash1 I2cAdress default setting to 67

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P GCS

Hsd-es-id: 15011645777
Original commit date: Tue Jul 26 14:30:23 2022 +0800
Change-Id: I58254e38bb5026e247938dde456e6069d67051e9
Original commit hash: 2f777a28db9d913de3e646a41066d403c347da23

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 4630e221f1de4e549d94f7cf35cce93e0ee28951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:54 2022 -0700 
-------------------------------------------------------------------------------- 
THC header align to auto-generated OSXML header

[Feature Description]
The goal is to have the IP header file used by PCH code aligned with OSXML.

[Resolution]
1. Remove definitions that are not used by PCH code.
2. Partly align header comments to the auto-generated header comments.
3. Align the registers names in header to auto-generated header.
4. Align names that are not present in auto-generated header to
the general convenience.
5. Update PCH code with the new registers names.
6. Create header comparison configuration file of this IP for the future
usage.

[Impacted Platform]
MTL, ARL, LNL, OEMx

Hsd-es-id: 18016156933
Original commit date: Fri Jul 15 13:42:32 2022 +0200
Change-Id: I52da3403e6c2e06ba4c3c5f7f568952abd6171a7
Original commit hash: 54f0a599e623ba3220a91a415ed74bffb213118b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c

================================================================================ 
Commit: dda25d5941fe22db59c3a633c4a70c1b4289597a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:49 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2311_01

Hsd-es-id: N/A
Original commit date: Mon Jul 25 21:33:34 2022 -0700
Original commit hash: c2b90639eeb5a6bfb323416c1b0866f35848a2fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8d841bf3c391f90a5e016769838ad81804ed1bcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:46 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL-MX][KW] Klocwork errors resolved
Intel\ClientOneSiliconPkg\Fru\LnlSoc\LibraryPrivate\PeiLnlSocInitLib\LnlSocUsbCsi.c :
'XhciPcieConfigAccess.RegAccess.Read16' is used uninitialized in this function.

Intel\ClientOneSiliconPkg\Fru\LnlSoc\LibraryPrivate\PeiDxeSmmPsfSocLib\PsfSocLib.c :
Non-void function does not return value

Intel\ClientOneSiliconPkg\Fru\LnlSoc\LibraryPrivate\PeiLnlSocInitLib\LnlSocInit.c :
Pointer 'SerialIoI2cHandle' returned from call to function 'AllocateZeroPool' at line 122 may be NULL and may be dereferenced at line 271.
Pointer 'SerialIoSpiHandle' returned from call to function 'AllocateZeroPool' at line 124 may be NULL and may be dereferenced at line 271.
Pointer 'SerialIoUartHandle' returned from call to function 'AllocateZeroPool' at line 121 may be NULL and may be dereferenced at line 271.

Intel\ClientOneSiliconPkg\Fru\LnlSoc\Library\SecSocLib\SecSocLib.c :
SerialIoI2cMmioBase' is used uninitialized in this function.

Intel\ClientOneSiliconPkg\Fru\LnlSoc\SocInit\Dxe\PchInit.c :
The result of expression: 'PchPwrmBase+0x1024' generates 4-byte type while casting to a bigger size of 8-byte

Hsd-es-id: 15011505779, 15011439630, 15011438572
Original commit date: Thu Jul 21 17:51:37 2022 +0530
Change-Id: I66224abe2d8cd57c8f0b0cf78e3ab6de480f2ba0
Original commit hash: 30fd46a06b5a323e2c3959f32333ed494f337a88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c

================================================================================ 
Commit: 01c87dfbc931c35616ac3d23ffed7a01912b7204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:44 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2311_00) and reset Minor Version to 0

Mon Jul 25 20:23:31 2022 -0700
Original commit date: Mon Jul 25 20:23:31 2022 -0700
Original commit hash: 6a1f1231b4a65008c2b443438f351058cfb02f70

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 847e89e3606d0b447e84c4a177a329080785a569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:42 2022 -0700 
-------------------------------------------------------------------------------- 
Program new ACM Offset, Enable BIT0 for MTL GT (0x9590)

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017187570
Original commit date: Mon Jul 18 21:04:53 2022 +0530
Change-Id: I975bb894b6be9d07946995e1c42f33d4406aca1c
Original commit hash: 48cc28af8a21c6c30aa4dc4a66ea2500e15ebde5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 72cb759a96f156d26452559c87e858d1b3f35e4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:25 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Add versioned IP BIOS Guard ACPI code

Reintroduce Bios Guard ACPI refactor which included:
-moving all Bios Guard ACPI code into a new driver
-creating separate ACPI table for Bios Guard

On top of that, add IP versioning based on processor family to
exclude MTL from this refactor

Hsd-es-id: 14016661805
Original commit date: Fri Jan 28 16:05:57 2022 +0100
Change-Id: Ie16a318363893f19c5c34bd4934fd95e7732205d
Original commit hash: bd645e3baae255134547b73af85ef5c5b2e9b13a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/IncludePrivate/BiosGuardNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/BiosGuardNvs.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuSsdt.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/DxeCpuPowerManagement.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerManagementInit.c
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: f1aae7289766dbb02defc64074e6fb2b6ad9c395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:21 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]ADL references are removed from MTL UPD dsc files - Remove MTL refernces added in Generic code

[Issue/Feature Description]
Replaced ADL with MTL in ADL GPIO files. Reverting these references back to ADL

Hsd-es-id: 22015463551
Original commit date: Thu Jul 21 13:10:53 2022 +0530
Change-Id: I8e440bf003f6219d505fbbaabeecd21d467dab8f
Original commit hash: fc267e3d60a4a39de16ef580fc2888056e31351d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioCommonV2.asl

================================================================================ 
Commit: cfbc9551d9372cf737181bbe8ffbef4c13bd85fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:19 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]ADL references are removed from MTL UPD dsc files - Remove MTL refernces added in Generic code

[Issue/Feature Description]
Replaced ADL with MTL in ADL GPIO files. Reverting these references back to ADL

Hsd-es-id: 22015463551
Original commit date: Thu Jul 21 13:04:37 2022 +0530
Change-Id: I5dfe53952c328b09cf16fcd1ee7577e997f12229
Original commit hash: a3c0b865a73ce11374752deaa17f63173d773985

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioCommonV2.asl

================================================================================ 
Commit: 41dd5e4b772dc158184ad27792d5c37dd18892a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:17 2022 -0700 
-------------------------------------------------------------------------------- 
Update display vpd data for MTL CRB DDR5

[Issue/Feature Description]
Update display vpd data for MTL CRB DDR5 to correct setting base off
platform mapping.

[Resolution]
1. Update Vbt config to use default tcp2 as tbt port

Package/Module:

[Impacted Platform]
U

Hsd-es-id: 1509151828
Original commit date: Thu Jul 14 08:00:24 2022 -0700
Change-Id: Ic1ac4ec127f7aaa94e8f8cf97bb9e18c71315782
Original commit hash: 3208efb844224027ef365047c7be8ee62953551b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc

================================================================================ 
Commit: a9b7ee349defc9269319100a3ea9ec6e7d9c9a90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:14 2022 -0700 
-------------------------------------------------------------------------------- 
Programming of idle counter has been removed.

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017335356
Original commit date: Mon Jul 18 22:17:19 2022 +0530
Change-Id: I18316507e1d4960aa5dba3d59a9fb0a92e52cb51
Original commit hash: f516806e5c6499d587f5c1f0a81f95e9b519e4f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 7add810213a9eb7d1660913f5e6c562ca0ab43df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2311_00

Hsd-es-id: N/A
Original commit date: Mon Jul 25 07:04:48 2022 -0700
Original commit hash: 2f9f2e5457856df548e94fe2db71c2f86836b3c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6d5061c2ce6fc3d9d124972b1108f1cf7f58dd0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:08 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLP-A0] [GCC Bios] BIOS ASSERT error observed while booting with Bios v2301 GCC Bios with C-State Enabled [POE-Bl

Issue: Gcc build boot is failing with "enabled C states & BiosGuard"
Resolution: Disabled BiosGuard for GCC build only as WA

Hsd-es-id: 16017337907
Original commit date: Mon Jul 25 18:41:38 2022 +0530
Change-Id: I3f45b85f006050d88b0db7d4293a6f2a61e4cb5b
Original commit hash: cb99e3559fd78a803b2bc7c4cfe5822f24fed230

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 8a9d7892db794030bba4c579ac4c9f208c67bb1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:04 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Gbe: GbE header update

Align GbE PCH header and code with OSXML:
Definitions that were not used have been removed.
Definitions have been renamed according to OSXML auto-generated header.

HeaderGenerationRestricted.ini file added for GbE IP.

Hsd-es-id: 18016156100
Original commit date: Fri Jul 1 20:55:19 2022 +0200
Change-Id: Ia0986f669034a46c81e2ea2d4eaa1013b8517fec
Original commit hash: d1032b48716c364208cf1926cff2223531b2c610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/GbeSxSmm.c
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Register/GbeRegs.h
ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/GbeLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.c

================================================================================ 
Commit: af8b655f713db631518a7091695458709222bb25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:02 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S][LNL]/ThcSocLib: Replace usage of current Gpio library with new GpioV2

Changes include:
- [LNL][GpioV2][THC_SPI] - replace usage of current Gpio library with new GpioV2 library,
- fix pad and native singals definitions in auto-generated files of GpioV2 lib,
- generate new file_guid for the ThcSocLib.inf as it was the same as for mtl.

Hsd-es-id: 18021145839
Original commit date: Tue Jul 5 13:39:28 2022 +0200
Change-Id: I003ff9d2bf20477a0bb43fe440a4afeb3b30784f
Original commit hash: fa66aba3944d16737a85b66c4bc88113c59fab18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: 56f5a24cee3291cf76a646f4e57cde343decb781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Remove restricted/Internal only of RF Kill and Wifi Phy filter config

[Feature Description]
When the restricted/internal only tags are unnecessary
restricted tags must be removed

[Resolution]
Remove restricted/Internal only of RF Kill and Wifi Phy filter config

[Impacted Platform]
MTL

Hsd-es-id: 15011566271
Original commit date: Fri Jul 22 11:52:18 2022 +0800
Change-Id: I2fe2991657597576107cc2f11ea2d367bdb2fdd1
Original commit hash: 496f5f4f4b7899c43d16af88287f9da99950ad43

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c

================================================================================ 
Commit: e29cdda9a6c2ddab7d426f00001015aa568af90d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:55 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P682 A0] BIOS not programming the pipepdctlext.pddpmrfm based on BWG - blocking S0i2.2 with IOE-attached PCIE[Phase 3 - S0i2.2 blocker]

[Issue/Feature Description]
program pddpmrfm to 0x17

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 14017152904
Original commit date: Fri Jul 22 23:26:05 2022 +0530
Change-Id: Icba08a0dafb2f367d0d89aadeeb2b413298d9405
Original commit hash: f96536e06cf344f850699bcaa3aba5eb8801b810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: e1ae76f63109c4ed1da6468526aac60cbd80f255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:52 2022 -0700 
-------------------------------------------------------------------------------- 
Add BIOS default setting for MTL-P GCS

[Issue/Feature Description]
Add BIOS default setting for the Audio.

[Resolution]
1. Add Audio setting
2. Set PchHdAudioSndwLinkEnable[0-4] to Enabled
3. Set PchHdAudioSndwMultilaneEnable to Enabled

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P GCS

Hsd-es-id: 16016530324
Original commit date: Mon Jul 25 16:33:44 2022 +0800
Change-Id: I48458af616d1fe266841b036028cbff9960e36a4
Original commit hash: f00e63aa23a24e000a1ffe68c2a1b00990fe3ea3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: ff6e32afe5243431c8c80e18543556cf2613a23e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:50 2022 -0700 
-------------------------------------------------------------------------------- 
Add disabling ATS replay mechanism during ATS invalidation for MTL-M Ax

[Feature Description]
BIOS FW needs to disable ATS replay mechanism during ATS invalidation
for GFX in case of MTL-M Ax, it should happen only when VT-d is enabled.

Changes:
1. Implemented two new APIs for disabling ATS replay mechanism:
- DisableAtsReplayMechanismForGt - programs dis_ats_replay and
lock_security_chk in ECOCHK_GAMCTRL_3D_GT_REG register;
- DisableAtsReplayMechanismForMedia - programs dis_ats_replay and
lock_security_chk in ECOCHK_GAMCTRL_MEDIA_MEDIA_REG register.
2. Created empty APIs for LNL.
3. These APIs are called respectively in GtInit and MediaInit functions.
These registers need to be programmed before entering idel mode.

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18023107921
Original commit date: Thu Jul 21 11:41:18 2022 +0200
Original commit hash: ddfaa1b069f10f4b2173080f78dd9c25d46ce2c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: fcb3b62d807a413d39545f83e8c207faf415f5b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:44 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Remove restricted/Internalonly of RF Kill and Wifi Phy filter config

[Feature Description]
When the restricted/internal only tags are unnecessary
restricted tags must be removed

[Resolution]
Remove restricted/Internalonly of RF Kill and Wifi Phy filter config

[Impacted Platform]
LNL

Hsd-es-id: 15011566274
Original commit date: Fri Jul 15 14:21:53 2022 +0800
Change-Id: Icb3f542658345c94b9723049adb3d39f24200cd8
Original commit hash: 63ea27de130dab520251e8bf72af6011c7018897

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/CnvPkgNvs.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiRegulatory.asl
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dsc
Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h

================================================================================ 
Commit: 236f823c20b0483c4a6c73dff7eccd733ef5837a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:41 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][LNL] BIOS update for DOP clock gating.

Several lines of description for the change.

Hsd-es-id: 16017187611
Original commit date: Tue Jul 5 14:21:15 2022 +0530
Change-Id: I126215ad8829f453e7ba9005083b9d856cccbdbd
Original commit hash: ca0808c8efea1b8149e13b3cd78a03d6991cf302

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 8db0e1a58b48b94a3772fb4f46877ad35f62b2d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:39 2022 -0700 
-------------------------------------------------------------------------------- 
"Force unlock on all GPIO pads" BIOS option not unlocking all GPIO pads.

[Issue/Feature Description]
"Force unlock on all GPIO pads" BIOS option not unlocking all GPIO pads.

[Resolution]
Added a condition to leave the pads unlocked if Force unlock on all GPIO
pads is set.
Note : This will unlock only the pads owned by BIOS. If they are already
locked by some other entity before processin locks.

Package/Module: ClientOneSiliconPkg/Fru/MtlPch

[Impacted Platform]
MTL-SOC-S, MTP-S

Hsd-es-id: 15011567761
Original commit date: Tue Jul 19 11:33:47 2022 +0530
Change-Id: I6326a539dd26c8efab469489083bf9cb48696d4a
Original commit hash: e76293f74b7bdde62a733ca937a5c2475da4db9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: f1895423c6eb8c6d50346ffda8152242a95596bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:37 2022 -0700 
-------------------------------------------------------------------------------- 
PlatformErase: Fix the issue when erase the SATA with password in RAID mode

[Issue/Feature Description]
1. Erase the SATA with password in RAID mode, erase fail for the SATA in RAID mode doesn't have the device path.
So can't get the AtaPassThru by device path and can't get the block size for no BlockIo.

[Resolution]
Add the handle for AtaPassThru.
Don't check the block size when perform erasing for it can erase by security command

Package/Module:
MeteorLakePlatSamplePkg/PlatformErase

[Impacted Platform]
MTL.

Hsd-es-id: 15011625610
Original commit date: Thu Jul 21 16:46:13 2022 +0800
Change-Id: I820c4b0d99abd6f8693e223277e7275f295a5a77
Original commit hash: dc04de508b35ba5c48ecbd70f397ebb335a3292f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Library/SataHelperLib.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/RstEraseProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Nvme.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.h
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Sata.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/DeviceHandler.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h

================================================================================ 
Commit: c3fa81143e4943b3eb7117e39f0d0c0522c2419e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:34 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][LNL] PICA Programming is not needed

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017187690
Original commit date: Wed Jul 6 11:46:34 2022 +0530
Change-Id: I24cefceba15c9a11f5239d375c6f3218ca66c3af
Original commit hash: a122c38dda21d3fc6713d17bf568ca532014b994

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiDisplayInitFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c

================================================================================ 
Commit: 226957a00c1d0ecab5f6e6ece315ae3c387f47e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:32 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][LNL] Updating Clock squashing Program for Gt and Media.

Several lines of description for the change.

Hsd-es-id: 16017187498
Original commit date: Tue Jul 5 12:03:49 2022 +0530
Change-Id: I7a08e9b0f799d1a5816b011876e8d929d3d5606a
Original commit hash: 5268ee0a0246642803c8b6b5afe448bac03b5a13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: f3334e89bf8c3ae9f5849cbde1cd7b293dc6e30e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:27 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2307_00

Hsd-es-id: N/A
Original commit date: Sun Jul 24 21:33:22 2022 -0700
Original commit hash: 2cc9e2a8e738dabc8b8d72b34ecf89053aeb4793

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 279daab35bbc3df55ced74e70b072675b71dcc02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:25 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2307_00) and reset Minor Version to 0

Sun Jul 24 20:29:38 2022 -0700
Original commit date: Sun Jul 24 20:29:38 2022 -0700
Original commit hash: 8e2f9f8b320a9c7e4ab1e4008bc5a7d22c412fb3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 0a7626cf120657ca262b806f0c34ee6c06fea498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:24 2022 -0700 
-------------------------------------------------------------------------------- 
Fixed some Smbios data have buffer overflow problems

[Issue/Feature Description]
There is a potential overflow issue for Smbios Type 8, 9, 13, 22, and
27 definition of MaxInstance is incompatible with its table.

[Resolution]
1. Remove MaxInstance definition and calculate the number of instances
for their MaxInstance value.
2. Use Instance to update NoOfInstances to avoid NotRequired Smbios
data is published.

Package/Module: MeteorLakeBoardPkg/SmbiosPlatformInfo

[Impacted Platform]
MTL

Hsd-es-id: 15011597714
Original commit date: Wed Jul 20 16:45:25 2022 +0800
Change-Id: I9f1fb1e13b2ebf35d7cc348fd72e14add47d6966
Original commit hash: afb4252da33afb7cf33b6ee4ebbea643cb71af58

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: b8348f26cc052aefecab9ceab8495285a28a3e75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:12 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2306_00

Hsd-es-id: N/A
Original commit date: Sat Jul 23 21:33:30 2022 -0700
Original commit hash: f4a84f9786e3e6c3d4168fe26da9c1e4a47bc4d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cee225ef2f5732a51e5f6184dd5f1bb41f284b52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2306_00) and reset Minor Version to 0

Sat Jul 23 20:27:21 2022 -0700
Original commit date: Sat Jul 23 20:27:21 2022 -0700
Original commit hash: 1902a73e98815638d5e18a4b683e02065592e28a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 737e5039ff0ab3f48b01b67dd9127f8a7cad51ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:05 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2305_00

Hsd-es-id: N/A
Original commit date: Fri Jul 22 21:33:35 2022 -0700
Original commit hash: 06c6ff1ded74ed1820b21304b386ce7d6791d6c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d43d22545c3bf8c55cfa746c8bf15a5d6134a0ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:02 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2305_00) and reset Minor Version to 0

Fri Jul 22 20:23:20 2022 -0700
Original commit date: Fri Jul 22 20:23:20 2022 -0700
Original commit hash: 1019160334960eed5ed1e51c682a19c4e165a19f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 3cca65af6ecde27ff3a8eb1ab86fcf5b8f6bcd34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:57 2022 -0700 
-------------------------------------------------------------------------------- 
[TseFeaturePkg] TseNvmExpress driver with TSE support

[Feature Description]
Implementation of the TseNvmExpress driver with TSE support through
the BlockIoCrypto and TSE protocols.

TseNvmExpressDxe:

[Impacted Platform]
LNL

Hsd-es-id: 14016850133, 14015233482
Original commit date: Thu Jul 14 05:25:05 2022 -0700
Change-Id: Ibc22f4845c800f3e4ca5203eaba80ff5828d838a
Original commit hash: c026b50cae58502c1f4166a99c675df19dd62eae

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/TseFeaturePkg/Include/TseFeature.dsc
Features/Security/TseFeaturePkg/Include/TseFeature.fdf
Features/Security/TseFeaturePkg/Readme.md
Features/Security/TseFeaturePkg/TseFeaturePkg.dec
Features/Security/TseFeaturePkg/TseFeaturePkg.dsc
Features/Security/TseFeaturePkg/TseNvmExpressDxe/ComponentName.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpress.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpress.h
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIo.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIo.h
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIoCrypto.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIoCrypto.h
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDiskInfo.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDiskInfo.h
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDxe.inf
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDxe.uni
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDxeExtra.uni
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressHci.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressHci.h
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressPassthru.c

================================================================================ 
Commit: f194ec569af700c40c5f4c9ff1f25dcd5ba26b07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:45 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS WA for supporting separate TCSS GPE1 enabling for handing hotplug of iTBT PCIe RP.

Declared iTBT PCIe RP _PRW with GPE 0xA7 and exposed _LA7 and _LC7 methods when GPE1 setup option is enabled

Hsd-es-id: 14016888946
Original commit date: Wed Jun 29 00:00:06 2022 -0700
Change-Id: I85260395b8ed89845551e18e4dd114b5f91d610f
Original commit hash: bf9f02343bfd7bccf8a629ac22bf79c63fddafff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXdci.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 36c56ace3ef5aa494ae77b1ea9d0bc30af840c30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:37 2022 -0700 
-------------------------------------------------------------------------------- 
Pre-OS virtual keyboard stops responding after few taps on BOM 6 panel

[Issue Description]
Quick SPI stalls when it cannot read data in time as TPL is taken over by some other IP.

[Resolution]
Added recovery mechanism and stall detection logic

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver

[Impacted Platform]
ALL

Hsd-es-id: 22015411941
Original commit date: Mon Jul 18 14:06:34 2022 -0700
Change-Id: I8c7682dd1b9ae6cc9b3619040d410775ddba215b
Original commit hash: 90c86cbde37f45ec20de76fdb301ee85654d16cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h

================================================================================ 
Commit: 3c81e27ec09094198b0492b1dfba7442bb0c900b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:25 2022 -0700 
-------------------------------------------------------------------------------- 
[GNR] Avoid allocate memory for SMM Save State info

Since the SMM driver update move out after Mm Dispatch, we could use
the SMM CPU PROTOL during dispatch. So, don't need the allocate the
buffer.

Hsd-es-id: 15011628161
Original commit date: Fri Jul 22 13:37:23 2022 +0800
Change-Id: I6de0f15d80b85633f80dab39af798f2d089e8ebc
Original commit hash: ddacf559afaa03780953ec93698a230e0694f85d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSw.c

================================================================================ 
Commit: 326fa69baac03aecdabdd43856faf0be675ada07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:21 2022 -0700 
-------------------------------------------------------------------------------- 
program new lock register CCLOCK

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017335348
Original commit date: Tue Jul 19 23:20:48 2022 +0530
Change-Id: I197f7dd1ae05a489ca5beaa09af1ddae8e71740b
Original commit hash: e3773047292335d43b3f5bacc3b08271f265f5e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 245e22a27c0452b9a1fdd3d3a765583c2ca782b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:14 2022 -0700 
-------------------------------------------------------------------------------- 
Over Current Notification does not come more than 2 times

[Issue/Feature Description]
Virtual OC Pin need to remap to U3OCM

[Resolution]
Update TCSS USB3 Virtual OC pin

Package/Module:

[Impacted Platform]
MTL

Hsd-es-id: 16017273545
Original commit date: Thu Jul 14 13:58:53 2022 +0800
Change-Id: Ic3ffd862966f562f48170cff75eb4b108e0a967d
Original commit hash: 1b8dd8367237e83009f8ef6ba42a3c2aaa69c7f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 55b4c7c9021f0531a406952e01b0e043c3f56b51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:11 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Remove restricted tags of ACPI Debug SSDT table related code

[Issue/Feature Description]
Cleaning restricted tags of ACPI Debug SSDT table related code in PciDrc.asl while keeping DPTR updated in PciDrc.asl

[Resolution]
Cleaning restricted tags

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011566277
Original commit date: Thu Jul 14 10:52:10 2022 +0800
Change-Id: I7e0ed25f41c2e27d61df4873c6983c02ccbb0cee
Original commit hash: 66263fac622fe5bd52ede5cfcf7f9f460edc5f64

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciDrc.asl

================================================================================ 
Commit: 6faac37d34d2fd08672397b92cb8631ffd4c12d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:08 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2304_03

Hsd-es-id: N/A
Original commit date: Thu Jul 21 23:53:01 2022 -0700
Original commit hash: 1f08c0acb74fc89b9914dab7092a7c40fb229f6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 26557ab3efdbf9129292ef8b5908896b266d1374 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:05 2022 -0700 
-------------------------------------------------------------------------------- 
PCH PCIe ports get disabled during boot

[Issue/Feature Description]
It appears that SOC ports settings data are overlaying PCH ports settings.
In addition setup menu for PCH PCIe ports is missing.

[Resolution]
This change is adding missing Setup Menu entries, and creates separate HOB to handle
PCH PCIe ports data.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16017266612
Original commit date: Thu Jul 14 12:42:53 2022 +0200
Change-Id: Iafe7c0b609dd434ce4bfbd118a37da96fa32373e
Original commit hash: e55d5cc7d686b24a44b798d9e1bcc1c98f1ea208

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchHobs.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Pch/Include/PchInfoHob.h
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Setup/PchPciePortsSetupSinglePortMenu.hfr
MeteorLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr
MeteorLakePlatSamplePkg/Setup/PcieSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 6513210ec028e260596a9273b83b8a39e6308877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:35:57 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2304_02

Hsd-es-id: N/A
Original commit date: Thu Jul 21 21:33:31 2022 -0700
Original commit hash: 4013d992a05e3cc15fcb03160fcb8042f65f9d45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ff3cd11d6da0eb5dd4334b1b1e2be0b3871481d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:35:53 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2304_00) and reset Minor Version to 0

Thu Jul 21 20:24:15 2022 -0700
Original commit date: Thu Jul 21 20:24:15 2022 -0700
Original commit hash: e8aca292705823fe93fb63fbf4a426b9b477ce70

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: b40b457ea7f7ecce6e3dd377b025c14681ace41c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:35:48 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL/Feature] skip BIOS Fit or ACM Policy check in simics environment.

Skip BIOS Fit or ACM Policy check, since Simics environment don't support
to read register and that'll lead to ACM policy check failure.

Hsd-es-id: 15011626676
Original commit date: Wed Jul 20 15:34:53 2022 +0800
Change-Id: I4970eff3a306409c7f177dd86e93ce2270f31826
Original commit hash: bb0477e1fcc7d5758776f9f115f3cf1fb18c27c6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c

================================================================================ 
Commit: 73b4d72a6db4ae647d96fd2c9a921018cf1d68ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:33:54 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2304_01

Hsd-es-id: N/A
Original commit date: Thu Jul 21 12:42:43 2022 -0700
Original commit hash: 27bc336c7fa5365aed4b2e255fb2ceff9b911660

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchTsnLib.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/ENDPOINT0.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/IpPcieRegs.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/IpPcieSipRegs.h
ClientOneSiliconPkg/IpBlock/Txt/AcpiTables/TxtSsdt.asl
ClientOneSiliconPkg/IpBlock/Txt/AcpiTables/TxtSsdt.inf
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
README.md

================================================================================ 
Commit: f2c4604d51182ddfee1d080c51b55e423b8d74f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 29 11:33:38 2022 -0700 
-------------------------------------------------------------------------------- 
Added MTL BIOS build instructions

-------------------------------------------------------------------------------- 
[Changed Files]
README.md

================================================================================ 
Commit: 64c72c0f944053bdcc3cf1aa75804f184ca656b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 19:35:43 2022 -0700 
-------------------------------------------------------------------------------- 
Added SiPkg.dec and  LICENSE.txt files


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: 1fd1e6736f9a9ffe30e363c435ce74b41a5b218e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:42:23 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2304_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 563f794c82463bedb78ba6fe2b22db2164bae182 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:42:20 2022 -0700 
-------------------------------------------------------------------------------- 
Devices training to Gen5
[Issue/Feature Description]
Improper implementation of LTSSM status checks in new Equalization flow.
[Resolution]
LTSSM status checks updated.
Package/Module:
ClientOneSiliconPkg
[Impacted Platform]
ALL
Change-Id: I14c2d8bf1e01953acbf4bb535b5689c8d468ac3e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 54d1087db7a9b8f50a474a71d336494f1e485149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:41:36 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2304_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3f8ed6b3194054ecf7e89aa440476ef50f76e9f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:41:32 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLP-A0] [GCC Bios] BIOS ASSERT error observed while booting with Bios v2301 GCC Bios with C-State Enabled 
Issue: Gcc build boot is failing with "enabled C states"
Resolution: Disabled C-States for GCC build only as WA
Change-Id: Ie7153b005c96a31887be4729ad4e87aff84dd5dd


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 06223fde907487c428dc75f427bed146f34672ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:41:15 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Usb4HcMem: Fix an issue about NULL pointer
- Correct the check of NULL pointer in DEBUG().
Change-Id: I06cdc2e00b78e37527a7245677df00b256b15da7


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c

================================================================================ 
Commit: 026bb7d4d914d8da968f0728d99436ef1484932b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:41:06 2022 -0700 
-------------------------------------------------------------------------------- 
Create BIOS setup option to control CPPMFALIGNCTL for usb2dbc debuggability
[Feature Description]
PkgC6-C9 with DBC cycle active. DBC cycle will halt while in pkgC6-C9 state. This is because pmc assert arb_stall (force alignment) that stop all PSF activities.
Provide BIOS option to disable force alignment in customer platform if hit scenario above.
[Resolution]
Provide a BIOS option that controls CPPM Force Alignment. Default value is enabled.
[Impacted Platform]
MTL M, P
Change-Id: I30ceed2c456ad7a70615d3040d2a4f9c0db18787


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 74b7f5190ad41b9f087bda201af8bc1a2cf337da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:40:30 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Request to expose PD FW version available on BIOS page to SystemScope tool in MTL update the additional code
[Issue/Feature Description]
Clean up unused functions and update code change.
[Resolution]
Package/Module:
[Impacted Platform]
MTL
Change-Id: I9fea040a55aa05211fc9dcb2da20ba2236fd223f


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 687b342bd29c4a22726f2bea8e25802c015f9bc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:40:22 2022 -0700 
-------------------------------------------------------------------------------- 
Move API "IpPcieSipGetDeviceInfo" to DomainPcieInit.c
[Issue/Feature Description]
uninitialized local variable RegInfo in IpPcieSipGetDeviceInfo() causing build error
[Resolution]
Initialized local variable 'RegInfo' and renamed API name to 'PcieGetDeviceInfo'
Package/Module:
[Impacted Platform]
Default ALL, Y, U, S, H, etc.
Change-Id: I4f8aea51d5ac7c5667c77150863586438d9d7345


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcie.h

================================================================================ 
Commit: a23f55618de17374b826cced38845cddbd1a35cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:40:18 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][KW] Fix KW error
Array '&Endpoint->EndpointConfig' of size 1 may use index value(s) 4..MAX
Change-Id: I3184fbbc8d25e3aaa28fa91d46d30d46a8cf2653


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/LibraryPrivate/NhltLib/NhltLib.c

================================================================================ 
Commit: 3fa4168c1d54127f34c36f6f5bc53debf54b0e3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:40:13 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Correct ACPI Pin Mapping for MTP-S.
[Issue/Feature Description]
Correct ACPI Pin Mapping in GpioAcpiDefinesMtlPchS.h.
This file is not directly used by BIOS but by OS
GPIO Driver they use this to get PIN Map. Earlier
it was reporting DSW (GPD) group as well which
resulted in mismatching number of communities on
OS driver side.
[Resolution]
Removed COM2 DSW (GPD) Pins from OS Pin Map.
Package/Module: ClientOneSiliconPkg/Fru/MtlPch
[Impacted Platform]
MTP-S
Change-Id: I34435cc8f66f9a6a1fd05f902f445d4ed27438ee


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioGroupsMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioAcpiDefinesMtlPchS.h

================================================================================ 
Commit: 26ef5f737b4fc81f37ea922129b7e93445383ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:40:06 2022 -0700 
-------------------------------------------------------------------------------- 
Add possibility to disable SW-ATS of a specific IOMMU
[Feature Description]
There is a need to have a possibility to turn on/off SW-ATS for
IPU/VPU/IAA of non-Gfx IOMMU and for GFX of GFX IOMMU. It may be done
by removing  respective SATC device scope supported by a specific IOMMU.
Changes:
1. Added three bios knobs under VT-d debug settings menu :
- SW-ATS of Gfx IOMMU,
- SW-ATS of Non-Gfx IOMMU,
- SW-ATS of default IOMMU.
2. Implemented GetVtdEngineForPciDevice API which returns the IOMMU
instance index which supports a given PCIe device.
3. Updated UpdateSatc API, from now it removes devices from device
scope if SW-ATS support of their respective IOMMU is disabled,
or IOMMU is disabled.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/VtdInfoLib.h
ClientOneSiliconPkg/IncludePrivate/Library/VtdInfoFruLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c

================================================================================ 
Commit: 818bb736861d845c66bc7cfaf6d0c644e6e79c8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:59 2022 -0700 
-------------------------------------------------------------------------------- 
Resource Priority : ACPI Implementation
[Issue/Feature Description]
ACPI Implementation for Resource Priority Feature. Updated RP details on ACPI _CPC (Continuous Performance Control)
Change-Id: I2bb60d7b301eb574c7e6966941d0366e25020ee7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPowerManagementDataHob.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuNvs.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c

================================================================================ 
Commit: 5f69007320049d9b49a1b7b0e8cccc01b2db147c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:55 2022 -0700 
-------------------------------------------------------------------------------- 
MTL: Add Embedded Flag for FSP build
Add embedded option for FSP build to set the right PCD.
Change-Id: I7e1a7d236b158f9a95ce60bffaa807b45ad189b3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.cmd

================================================================================ 
Commit: 653d62d4da04d7f2251cf75520b4faf46781c927 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:51 2022 -0700 
-------------------------------------------------------------------------------- 
Potential 'EFI_STATUS_CODE_DATA_MAX_SIZE' macro redefinition issue. v2
[Issue/Feature Description]
If EFI_STATUS_CODE_DATA_MAX_SIZE in Edk2\MdeModulePkg\Include\Guid\
StatusCodeDataTypeDebug.h is modified to other value than 200, it
causes 'EFI_STATUS_CODE_DATA_MAX_SIZE' macro redefinition in
TraceHubDebugLib.h
[Resolution]
Check if EFI_STATUS_CODE_DATA_MAX_SIZE is defined before defining it.
Also TrachHubDebugLib.h must be included after StatusCodeDataTypeDebug.h.
Package/Module: ClientOneSiliconPkg
[Impacted Platform]
Default ALL, Y, U, S, H, etc.
Change-Id: I7d37c7fdb0f89619bfac82fc996a5cf4a2b17cca


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.c

================================================================================ 
Commit: f4b2aba671bac46e4549bda0f211a4bf02b33505 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:40 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][FSP]Remove ADL references in MTL UPD dsc files
[Issue/Feature Description]
Remove ADL references in comments which are present in MTL UPD dsc files
Change-Id: I9a482d1c56e2914885d488326cca49199eff87a8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/PunitMchBar.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PmcRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioCommonV2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/ITbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 00da259b7f29ac5ca8f8c09963a573da8cc30343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:27 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2303_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 671f585ee6a3df97e8d6e181f84cbd96c1476452 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:12 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2303_00) and reset Minor Version to 0
Wed Jul 20 20:23:59 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: c85382e73f0be8e5d5c1e2d31cb380f4f579b110 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:06 2022 -0700 
-------------------------------------------------------------------------------- 
Potential 'EFI_STATUS_CODE_DATA_MAX_SIZE' macro redefinition issue.
[Issue/Feature Description]
If EFI_STATUS_CODE_DATA_MAX_SIZE in Edk2\MdeModulePkg\Include\Guid\
StatusCodeDataTypeDebug.h is modified to other value than 200, it
causes 'EFI_STATUS_CODE_DATA_MAX_SIZE' macro redefinition in
TraceHubDebugLib.h
[Resolution]
Check if EFI_STATUS_CODE_DATA_MAX_SIZE is defined before defining it.
Package/Module: ClientOneSiliconPkg
[Impacted Platform]
Default ALL, Y, U, S, H, etc.
Change-Id: I6c6f1d96183d2b8020c4538732b0bb46b9bcbf33


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h

================================================================================ 
Commit: 529fa684063b38ba2cff6ae45f1a3a903504a91c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:01 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg Enable pre-boot DMA protection by default
[Feature Description]
Provide the capability to enable Pre-boot DMA protection in DXE phase.
Enable Pre-boot DMA protection in PEI phase but default.
[Resolution]
Enable re-boot DMA protection by default.
The feature depends on VTd enable option.
Package/Module: MeteorLakeBoardPkg/MeteorLakeBoards
[Impacted Platform]
P M
Change-Id: I51b13fd11563844487d50bbb84a80b9ab2de1220


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: e3b29c6fbe8879234838e433b2cede60e509322d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:38:30 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2303_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ecdf7a91fefd354f2172147cd0121da62b113b64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:38:27 2022 -0700 
-------------------------------------------------------------------------------- 
PMT Discovery offset change not implemented on BIOS breaks Crashlog Discovery identification
[Feature Description]
PMT Discovery offset changed start from B0 and inherited on MTL S to align with PMT spec.
[Resolution]
BIOS obtained discovery table offset value by forming a 32 bit length value (spread across discovery table offset field and TBIR field)
and the low three TBIR bits are masked off.
Package/Module:
MeteorLakePlatSamplePkg/CrashLog
[Impacted Platform]
MTL
Change-Id: Ifd106b17c27ecc37da7950b48dda3a30774e2936


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.h
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogAgent.inf

================================================================================ 
Commit: a3f5db20131ba0ce30b041af3c1f3a1ec51b0774 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:38:16 2022 -0700 
-------------------------------------------------------------------------------- 
Enable MTLS build
[Issue/Feature Description]
Expose mtls build tips
Package/Module: ClientOneSiliconPkg/MeteorLakeFspPkg/MeteorLakePlatSamplePkg/MeteorLakeBoardPkg
Change-Id: I66f19da303877a999ea1c08f6919f7d3a1fcc6ce


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcm.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcmRes.fdf
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prebuild.bat
MeteorLakeBoardPkg/prep.bat
MeteorLakeFspPkg/BuildFv.cmd
MeteorLakeFspPkg/BuildFv.sh
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 25c74b66b60ed6b678743dc712509dc1a2c58383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:38:12 2022 -0700 
-------------------------------------------------------------------------------- 
NULL ControllerDev cause ASSERT and block IpPcieDisableRootPort() function
[Issue/Feature Description]
[Resolution]
We need to use PInst as an input to SipDisableRootPortInController() Instead of ControllerDev.
Package/Module:
[Impacted Platform]
Default ALL, Y, U, S, H, etc.
Change-Id: Id6d6c2819c2c8df54141e878889c60f7864c5438


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocPcieRpLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PcieRpSocLib/PcieRpSocLib.c
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcieSipInitLib.h

================================================================================ 
Commit: c7968bdba1e356b8db7ef8f78d962bd037144cec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:37:28 2022 -0700 
-------------------------------------------------------------------------------- 
[RPE] Rpe code sync and flow correction
-Rpe driver code sync
Change-Id: Id120b75e667a72d32af1fcddcdfaf4415518c9c1


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 07c9cb327156b346ac00e9e2dabb560ab1dd6096 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:38 2022 -0700 
-------------------------------------------------------------------------------- 
Add possibility to disable SW-ATS of a specific IOMMU
[Feature Description]
BIOS FW needs to have a possibility to turn on/off SW-ATS for IPU/VPU
of default IOMMU and GFX of GFX IOMMU. It may be done by removing the
respective SATC device scope supported by a specific IOMMU.
Changes:
1. Added two bios knobs under VT-d debug settings menu:
- SW-ATS of Gfx IOMMU,
- SW-ATS of default IOMMU.
For MCP A2 these options are set to "Disable" by default.
2. Extended VTD_DXE_CONFIG with array of VTD_ENGINE_CONFIG structures
which describes behaviors for a specific VT-d engine. For now
VTD_ENGINE_CONFIG has only one field - SwAts.
3. Implemented GetVtdEngineForPciDevice API which returns the IOMMU
instance index which supports a given PCIe device.
4. Updated UpdateSatc API, from now it removes devices from device
scope if SW-ATS of their respective IOMMU is disabled.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/Library/PeiDxeSmmVtdInfoFruLib/VtdInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/Library/PeiDxeSmmVtdInfoFruLib/VtdInfoFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/VtdInfoFruLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 52196a967cb441a1f64555c680a6c6047992fbdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:34 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Produce GpioV2Wrapper library in board package as a hub to locate corresponding GpioV2Service
[Issue/Feature Description]
Add GpioV2Wrapper library in board layer to locate corresponding GpioV2Service according to ChisetID and build type.
The purpose is to simplified the calling interface of GpioV2Service in platform/baord package since the code will be shared among MTL MP and S.
[Impacted Platform]
MTL M/P/S
Change-Id: I71fcf8ff147f20621457f7b5c0c22ef441659d98


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessDxeLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/Library/GpioV2WrapperLib.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakeBoardPkg/Library/PeiDxeGpioV2WrapperLib/PeiDxeGpioV2WrapperLib.c
MeteorLakeBoardPkg/Library/PeiDxeGpioV2WrapperLib/PeiDxeGpioV2WrapperLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/Library/SmmGpioV2WrapperLib/SmmGpioV2WrapperLib.c
MeteorLakeBoardPkg/Library/SmmGpioV2WrapperLib/SmmGpioV2WrapperLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.c
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.h
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.inf
MeteorLakePlatSamplePkg/Features/Pct/PlatformConfigToolCommonDataShare.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.inf
MeteorLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
MeteorLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf

================================================================================ 
Commit: 8b99b16486934f875019b9238b7f7edf05a3f314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:26 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P]:Erase Events are not logged in PSR after LPE all erase actions.
[Issue/Feature Description]
[MTL-P]:Erase Events are not logged in PSR after LPE all erase actions.
Change-Id: I04a1ec29d92bad0f915a6eae655f95405930ac51


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: b98cb91816751db27da3680aec029e0456d942b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:22 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2302_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fafe23c1fedab30433feebe3d72154a4e6064f76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2302_00) and reset Minor Version to 0
Tue Jul 19 20:25:10 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 55e347fa81b9a51a26ebc6b90df1cc420f15c043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:07 2022 -0700 
-------------------------------------------------------------------------------- 
Add 'ESE FW Version' to Platform Information Menu.
[Issue/Feature Description]
'ESE Firmware Version' is missing in BIOS Platform Information Menu
[Resolution]
Add 'ESE FW Version' to Platform Information Menu.
Package/Module: PlatSamplePkg / PlatformSetup
Change-Id: I557a1e29730b00ba5e36364483b1aa2f968904e3


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/Main.vfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: c7bc00f53a660ae15c6ae08c90cda89899f9dfb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:34:07 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2302_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 656b172f2ab4f387f7ee83416aa0d92e76641d5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:34:03 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLP-A0] [GCC Bios] ASSERT error observed while booting with Bios v2301 GCC Bios
Change-Id: Ib72300d3dce51988cef15cb5fb1afcf6cae9c8d5


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: e1e7af98fa85157819e85c3c0602f23425e0c6e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:33:54 2022 -0700 
-------------------------------------------------------------------------------- 
Requesting BIOS to disable IOE PMC CLk throttling
[Issue/Feature Description]
Disable Ioe PMC Clock throttling for MTL IOE Ax silicon
Package/Module:
[Impacted Platform]
Default ALL, Y, U, S, H, etc.
Change-Id: Iac1d814a7842e21845a291e482a60563255cb28c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: fce73e1edeb378d5d85df10ef178ceb211440eb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:33:50 2022 -0700 
-------------------------------------------------------------------------------- 
Placing GNA Device into D3 before disabling it in BIOS.
[Issue/Feature Description]
[SVOS] Disabling GNA via Bios does not force GNA to D3
[Resolution]
Program PMCSR register(0xE0) to 3 to place GNA device into D3 before disabling it.
Package/Module:
[Impacted Platform]
MTL
Change-Id: I53114ae43aa0ec122493acd296f55c46ea203212


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/GnaDefines.h
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.c

================================================================================ 
Commit: cfed7f8adeb34d9d1010cdd3f4afc40a088211b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:33:45 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL-P][ACE@Audio] Unable to disable DMIC endpoint in BIOS after disabling DMIC #0 and DMIC #1
NHLT configuration can be enabled/disabled always, enabling audio links are not required.


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: f37a93030b62c499097931ff8c0a8171d2849824 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:33:28 2022 -0700 
-------------------------------------------------------------------------------- 
Package/Module:[MTL] Allow FSP to produce the FPDT HOB for extracting the perf data in linux build.
Build flag added to enable gMeteorLakeFspPkgTokenSpaceGuid.PcdFspPerformanceEnable PCD during FSP build.
Change-Id: If2e9c5887f38a69156bba737637c96f1734df71c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.sh
MeteorLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 356c3be9e2a10908b352d414805c02a553f49d2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:33:13 2022 -0700 
-------------------------------------------------------------------------------- 
Program FLATCCS for IGFX Display
[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar
[Impacted Platform]
Default ALL, Y, U, S, H, etc.
Change-Id: Ia10762530fc2739e430b3d7e239f83905c65ef53


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/PeiDisplayInitFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c

================================================================================ 
Commit: 4e4c2206c56fcf6bc5c9d73129d1870386a40c15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:32:48 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Adding support for I2C orientation sensor
Change-Id: Iea8e60c9d5deeb97833b69cca52b3096908a3499


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/BaseSerialIoI2cLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c

================================================================================ 
Commit: 0bef00f8af50ea18e5fd1829a696e34e4b2c3fc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:32:24 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2301_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9fc55560f26d29d817ade34f3b8b80b3a85cafe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:32:11 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2301_00) and reset Minor Version to 0
Mon Jul 18 20:32:24 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 055f0f933bb18cf1b8ec3e472fd88fdff924d3d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:32:01 2022 -0700 
-------------------------------------------------------------------------------- 
PlatformErase: SUT is going to S5 state automatically , once after triggering SSD Erase in Real Mode with SATA SSD on Debug BIOS
[Issue/Feature Description]
When SATA is not power off with board reset. Frozen bit of SATA secury state still be set after board reset.
System is shutdown without notification due to SATA is frozen and Skip HardDisk Password PCD is set,
SATA is shutdown by HDDPassword before LPE/RSE storage erase started.
[Resolution]
Add the gBdsDeviceConnectingProtocolGuid to notify that storage device begin connect.
If Secure Erase / Remote Platform Erase is activated,
LPE/RSE start erase flow when get the event gBdsDeviceConnectingProtocolGuid,
make sure LPE and RSE can register the reset hook when reset happens during the storage devices connecting.
Package/Module:
MeteorLakePlatSamplePkg
[Impacted Platform]
MTL
Change-Id: I77f23223db36206d6437051c1af58ae24dff8bc4


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: a9b9ac2de5ffb352ec90cc62a54fe8712119d667 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:31:55 2022 -0700 
-------------------------------------------------------------------------------- 
[KW] fix KW error regarding CnvFormPlatformProtocol
[Issue/Feature Description]
Pointer 'CnvFormPlatformProtocol' checked for NULL will be dereferenced later.
[Resolution]
Restructure the check condition.
[Impacted Platform]
Change-Id: If1c0e61743a4c01ae24f08b7232cd7e329212bb4


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuHiiConfigAccess.c

================================================================================ 
Commit: 5c3be4cddcac1a0a2b86823266f4b74c5760b84f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:31:12 2022 -0700 
-------------------------------------------------------------------------------- 
Add support for user to configure TME exclude range from BIOS
[Feature Description]
TME option to configure exclude range is missing. This needs
to be added to BIOS configuration so these registers can be
excercised and validated
[Resolution]
Provide TME exclude Base and Length knobs in BIOS config.
These settings are then percolated through to TME init.
ClientOneSiliconPkg: Update MKTME code to process ExcludeBase and ExcludeSize
MeteorLakeFspPkg: Add TmeExcludeBase and TmeExcludeSize fields
MeteorLakePlatSamplePkg: Add BIOS config field for TmeExcludeBase and TmeExcludeSize
MeteorLakeRestrictedPkg: Set the TmeExcludeBase and TmeExcludeSize
[Impacted Platform]
MTL
Change-Id: I09da6cb0fd2941b40933cdba956e0602c9804b58


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 92453471eb7c5d641615df9bf9d47b6428f5e494 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:41 2022 -0700 
-------------------------------------------------------------------------------- 
Disable 32B Requests for GT and Media
[Issue/Feature Description]
Program new offset for Disable 32B for GT and Media
Package/Module:
[Impacted Platform]
Default ALL, Y, U, S, H, etc.
Change-Id: I8eaff45fea8594d12c2c9f9b0b739727ef315415


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 0a21af11fa5a544dcda76cadfc94f7cad3e1a4fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:33 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2301_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0cae7d77e5deb9839824d3ccc30bcad2b2c6b12b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:26 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] USB3 related code preparation for IpSim
Cleaning up types and defines that are not available outside of EDK2 in
preparation to implement support for IPsim in USB3 IP lib.
UsbHostControllerInit and UsbDeviceControllerInit libraries interfaces
update to accomodate for PrintService.h changes.
Added memory allocation for register accesses through IP Wrapper API.
All those changes were done in preparation for IpSim implementation and
enabling for USB3 IP code.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IncludePrivate/PrintService.h
ClientOneSiliconPkg/IncludePrivate/RegisterAccess.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/IpUsb3Lib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/Usb2PhyLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbDeviceControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbController.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/ExternalUsb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: cc5a1a23639f5fbd1de52524d8fadedf6dedf947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:22 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][MTLP-A0][PO] Pre-OS virtual keyboard is not working (BIOS) with I2C touch panel
Touchpanel I2C driver fixes from ADL and some logical errors corrected
Change-Id: Ib352c3fbb23bd209d20402f78889e9dda2518655


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
Features/I2cFeaturePkg/I2cPlatformDxe/I2cPlatformDxe.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.h
MeteorLakeBoardPkg/Library/I2cPlatformDxeHookLib/I2cPlatformDxeLib.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.inf

================================================================================ 
Commit: a646c724ad905049aadfec71e04482954e11aef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:18 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL-P][SOC M/P][IOE-P][PO] LTR Snoop/Non-snoop latency programmed differently when VMD enabled vs disabled[POE]
[Issue/Feature Description]
Policy update was broken for LTR override
[Resolution]
Fix the broken code condition
Package/Module:
[Impacted Platform]
Default ALL
Change-Id: I638010e01833992d95b6cbf3c4912336501465db


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c

================================================================================ 
Commit: 6dbfb18cc18c56c52041fda8333924b25fb55867 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:15 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL P]Remove PM safe settings from Bios
Removed PM safe setting from BIOS.
1.PmcLpmS0i2p0En - Intel Advanced Menu/PCH-IO Configuration/LPM S0i2.0
Change-Id: I94ec2cd5f6ff9f1c75938115b8dd5336450aa0c1


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 7140bb70578a0713cbdd106e1675291f9a840a29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:11 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL P] Remove CPU safe settings(C States) from BIOS
Removed below CPU safe setting from BIOS which added during MTL P Power On.
1.EnableCx - Intel Advanced Menu/Power n Performance/CPU - Power Management Control/C states
Change-Id: Iae49a92c87160de3bf3900f1ce3143f57992e7d4


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 04f401c4a0d981b32a145d8024c7446a4e08ee77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:07 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeFspPkg/Upd: Update Partial Header list for MTL based on ADL
Update Partial header UPD list for FSP M and FSP S for MTL
based on ADL. This file was suposed to updated for MTL based
on ADL but seems like we missed it.
This PR updates the UPD list from ADL to MTL for UPDs which
were already opned in ADL.
Change-Id: I0afb2ef08a98d764be5de308f5aea547127e35d1


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: bbf4a050e50d31c766d2b28322c52f60e0e13b08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:29:56 2022 -0700 
-------------------------------------------------------------------------------- 
[Refactor][OC] Cleanup OC legacy features
[Description]
Some code in CPU RC is not used and need to be removed.
[Resolution]
To remove not used CPU RC
Change-Id: Ide202c6a3308309b26d65acb832ba9b5ff26aabf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/Ver2/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 02f93f33b23835166a526cf3b74f2b02f28298d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:29:49 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] MTP-S should have MMIO access for P2SB in DXE and SMM.
[Issue/Feature Description]
MsgAccess will fail since while programming GPIO in DXE and SMM.
[Resolution]
Add MmioAccess instead of Message access.
Package/Module: ClientOneSiliconPkg/Fru/MtlPch
[Impacted Platform]
MTP-S
Change-Id: Ief43196a0c1f5084598d4e63d321c91ec79eaea5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.inf

================================================================================ 
Commit: 09feaafa25d362646c36aa45e8cc5cd34bc6490e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:29:38 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/Cpu: Remove IsKeyLockerSupported() API from FRU layer
Remove IsKeyLockerSupported() API from FRU layer.
Change-Id: I28d491d6eea25d0af7aee2042c08fd36a4155eac


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c

================================================================================ 
Commit: 62e1913257b829863e701c5aadd0e37ddff5a88e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:29:17 2022 -0700 
-------------------------------------------------------------------------------- 
BoardPkg/Tools: Add tool to parse the FMS information from S-ACM Binary
[Issue/Feature Description]
StartupAcm provide the Family/Model (FMS)/FMS mask information
in each S-ACM binary Processor ID list. This tool is supported to
generate the FitGen tool input argument based on input binary image.
[Resolution]
- Add the new tool to parsing the FMS/FMS mask information from input
binary image.
[Usages]
py -3 AcmFitEntryGenerator.py
[-F <BIOS_IMAGE_FILE>]
[-A <S-ACM_ALIGNMENT>]
[-O <OUTPUT_FILE>]
Package/Module: BoardPkg/Tools
[Impacted Platform]
MTL
Change-Id: I1365491099a7cf4bb3c7ff10c1bddd4ca5b69c4a


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmFMSParser.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmFfsParser.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmFitEntryGenerator.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmInfoTableParser.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmProcessorIdListParser.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/BaseLib.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/ByteBuffer.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/ByteBufferIo.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/ConstantLib.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/StructParser.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/__init__.py

================================================================================ 
Commit: 76427c630698c65702e4fe309c8a375a2b79aca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:29:05 2022 -0700 
-------------------------------------------------------------------------------- 
Remove PEI64 tags
[Issue/Feature Description]
BIOS must remove PEI64 tags
[Resolution]
Remove PEI64 tags
Package/Module:
Change-Id: I0e2cfdde207298d4ac77f1e8244a0163233cf760


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/X64/SecCpuLib.nasm
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/X64/SecCpuLibNasm.inc
ClientOneSiliconPkg/Fsp/BuildFsp.cmd
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.inf
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/X64/FspDebugServicePei.nasm
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/X64/FspHelper.nasm
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/X64/FspMpServiceWrapper.nasm
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.inf
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/X64/DebugLibDebugPort.nasm
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/FspHelperLib.inf
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/X64/FspHelper.nasm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/SecHostBridgeLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/X64/SecHostBridgeLib.inc
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/X64/SecHostBridgeLib.nasm
ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/PeiDxeTxtLib.inf
ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/X64/TxtPeiLib.S
ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/X64/TxtPeiLib.nasm
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/X64/TxtPeiBsp.nasm
ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/X64/ChipsetNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/X64/Long64.nasm
ClientOneSiliconPkg/Library/PlatformSecLib/X64/PlatformNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/X64/SecCoreNasm.inc
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/SecGetFsptApiParameterLib.inf
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/X64/SecGetFsptApiParameter.nasm

================================================================================ 
Commit: b91497a59b6fc803310e83874dc4ea40224ecda4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:28:41 2022 -0700 
-------------------------------------------------------------------------------- 
When pInst is NULL in error handling pInst is used.
[Issue/Feature Description]
When pInst is NULL in error handling pInst is used
Package/Module:
[Impacted Platform]
IPSD
Change-Id: If48c2185c519d3b76c44f3d2e311808a0b924251


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h

================================================================================ 
Commit: 3c192c56ae70d91a4648ea16eb47679ef85e36be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:28:11 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS shall not provide BIOS Setup Option and never allowed to disable DEV10EN
[Issue/Feature Description]
BIOS provides BIOS menu options to enable & disable DEV10 (Crash Log & Telemetry SSRAM)
[Resolution]
BIOS shall remove BIOS menu options and not to do Disable DEV10 device using DEVEN bit 17 (D10EN)
Package/Module:
[Impacted Platform]
meteorlake-m, meteorlake-p, meteorlake-s, lunarlake-m, lunarlake-p
Change-Id: I8f472a8ec230644af0810ae8e2c42a46d9fd457c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Telemetry/IncludePrivate/Library/TelemetryPrivateLib.h
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1c305bea930723c2cac5afcf74eb3cf2cc2921ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:28:01 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S] Cleanup Enhanced SMM SaveState feature.
This patch is to clean the Enhanced SMM SaveState feature since
client doesn't support that.
Change-Id: Ieccf776dd54b398fed3eb9c496adb708f78c09c6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: cdec6d76741e98d3b80ab73b8f59ed9f899a4fda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:27:45 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2297_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a49062e53a8e78bc223af1d3546d0cc5f59c1502 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:27:35 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/CpuCommonLib: Expose new APIs GetCpuStrapData and SetCpuStrapData
1. Simplify function GetCpuStrapData:
Remove code related to retrieving CPU  data using legacy PMC MMIO
protocol and PchSpiPpi, because currently it is retrieved using mailbox
commands instead.
2. Migrate GetCpuStrapData from PeiCpuPowerOnConfigLib to CpuCommonLib
and expose it as a CpuCommonLib API.
3. Simplify function PmcSetStrapMsgData32:
Remove code related to programming CPU  data using legacy PMC MMIO
protocol, because currently it is programmed using PMC IPC command.
4. Migrate PmcSetStrapMsgData32 from PmcPrivateLib to CpuCommonLib and
rename it to SetCpuStrapData.
Change-Id: I1baa772b55117fe81e6a31fdb84ff355127bf944


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf

================================================================================ 
Commit: df2ee7d97800cf669f601c057ccd1a82eba24f93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:27:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2297_01) and reset Minor Version to 0
Sun Jul 17 20:27:04 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 704da1a96206e075c7b6139168338d227b2065c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:26:42 2022 -0700 
-------------------------------------------------------------------------------- 
Update BIOS menu option on NPK trace
[Feature Description]
Current BIOS Platform Debug Enable (PDC) has two knobs/options: Enable-High Power, Enable-Low Power.
Both are not able to use for post hang system data collection.
[Resolution]
Modify "Enable-High Power" setting to disable NPK trace. The rest of setting remain the same. i.e. NPK is still powered, D2D DFx link still enable, etc.
Change-Id: I91d84ba29eea176b3cc2baa425533d644c580f13


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.c

================================================================================ 
Commit: 4560cdb6295194ae2187691a9432a4d5df6289c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:26:24 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Request to expose PD FW version available on BIOS page to SystemScope tool for BKC comparison
[Issue/Feature Description]
Request to expose PD FW version in SystemScope tool for BKC comparison
[Resolution]
Add PD0 FW and PD1 FW in SystemScope FW information.
Package/Module:
[Impacted Platform]
MTL
Change-Id: I8e2093ce9b059c6b375c5522165f6497a8d43c4b


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 65d45ab880e6d82ff661ce20b63ad157039480d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:25:55 2022 -0700 
-------------------------------------------------------------------------------- 
List of offsets in unit level clk gating registers was cleaned
Change-Id: I87a01cb25d5cf1e98894f6e487ef531921f5495d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: f7a12e1fc66787110354996a48cde5740cadaf6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:25:45 2022 -0700 
-------------------------------------------------------------------------------- 
Program new ACM offsets added for GT/New CLKDIV_CONTROL offsets.
[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar
Package/Module:
[Impacted Platform]
Default ALL, Y, U, S, H, etc.
Change-Id: Id620850816cabd1e3bbd70a50b5b35ebccf313cf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: ad185ed576f9b74345a4da6722b980965f0426a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:25:35 2022 -0700 
-------------------------------------------------------------------------------- 
Die ID definition - Gfx Die
[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar
Package/Module:
[Impacted Platform]
ALL
Change-Id: I3e16de6cb97e509697082b57dd6698a2b5f4e9f1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdDisplayRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h

================================================================================ 
Commit: 2d235337c73e56d9f039df96c5bdf70abbd4fae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:25:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2297_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7898363c163744fc47d4634cc13c2f8012a9f3af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:25:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2297_00) and reset Minor Version to 0
Sun Jul 17 02:08:24 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 691321beec19bc155d7c6ec0a1ec0a96f484e32a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:24:43 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2295_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d25c9bd7edaa1cf9b3775a64500af171c7eb06c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:24:37 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2295_00) and reset Minor Version to 0
Fri Jul 15 20:23:35 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 75f3245c82916e55d6b5539f3a49253d6002d0f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:23:13 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Update I2cPlatformDxeLib structure for I2C touch panel issue
[Issue Description]
Update I2C device creation in I2cPlatformDxeLib to prevent I2C device
failure.
[Resolution]
Correct the creation I2c device method in I2cPlatformDxeLib follow current
I2c device structure in I2cFeaturePkg.
Package/Module: Intel\MeteorLakeBoardPkg\Library\I2cPlatformDxeHookLib
[Impacted Platform]
MTL
Change-Id: I9c1a8846d61f5952c969dabd50772ee3270ca45a


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/I2cPlatformDxeHookLib/I2cPlatformDxeLib.c
MeteorLakeBoardPkg/Library/I2cPlatformDxeHookLib/I2cPlatformDxeLib.inf

================================================================================ 
Commit: 63f505913564306b4d720637a71f72b456c25748 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:23:06 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Add GpioV2 DXE and SMM driver
[Feature Description]
This commit adds GpioV2 DXE and SMM drivers. They are producing GpioV2Services
protocol that will enable to use GpioV2 API in DXE/SMM phases.
Package/Module: ClientOneSiliconPkg, BirchStreamOpenBoardPkg, BirchStreamRpPkg
Change-Id: I59859435d88154d8a6b638e9eadbffe668c81b12


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.inf

================================================================================ 
Commit: 348a3401dd178b9f2137681a5777ea36a4ac578f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:22:59 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Remove the BPM manifest patch file after building code
[Issue/Feature Description]
After doing the BPM manifest modification, the patch file not
be removing correctly.
[Resolution]
- Assign the correct patch file path to remove it.
- Make when user input "-TS False" could correctly patch the manifest.
Package/Module: BoardPkg/postbuild
[Impacted Platform]
Common
MTL
Change-Id: If21cf34dfa99973f83913b6e3571a0ca181e77c3


-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Tools/ToolScripts/ModifyBpmManifest/ModifyBpmManifest.py

================================================================================ 
Commit: 4a3ef55c4737f9024b2972817954264b1280eb2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:22:48 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Program PMC ACPI base
Added code which will reserve some portion of IO space for PCH
usage and resrved in that region memory for ACPI space. Similar to SOC
PMC PCH PMC ACPI base is programed in pre-mem and the PMC device is
hidden soon after so to get the PCH PMC ACPI address you need to use
MTL_PCH_CONFIG_HOB data.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchConfigHob.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchReservedResources.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitCommon.c

================================================================================ 
Commit: 986d58512cd79ca5cf06b10edec0eaab7a954089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:22:04 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Update mipi camera default setting for MTL-M golden config.
Update camera default settings by patch table.
Change-Id: Ie58a5a3c756e900c55449ea30d4a49fb68e8b42f


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 5bd20cfa299bd3f5e677a84f810cd12dc7bd0f0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:22:00 2022 -0700 
-------------------------------------------------------------------------------- 
Features/FirmwareGuard: BPM SVN check process is not correct in Bios Capsule Update.
When checking BPM SVN during Capsule Update, the code refers to the incorrect FIT entry
FIT_TYPE_09_BIOS_POLICY to find BPM header, which should use FIT_TYPE_0C_BOOT_POLICY_MANIFEST instead.
Change-Id: Id1c39e342b8f3553f1c019d948ad1b2cf7126a63


-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c

================================================================================ 
Commit: d19ada33d9d6eef0b1ca651e7d58405f178e3e25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:56 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2294_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 03de1988be4f5c29b207ce1910983f39fd31f62d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:46 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2294_00) and reset Minor Version to 0
Thu Jul 14 20:25:20 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 7793250c43a7abe54d7e23b2a8b247f80e076551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:43 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][GNRD] ClientSiliconPkg code review update
Change-Id: Ib4a0bceac6b9b603ea8018062c31965e8a6e658c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c

================================================================================ 
Commit: f37e65b63b529149994cfce1092c3bbf303bdfb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:30 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.12.0
Updating MrcVersion.h and ReleaseNotes
Change-Id: I9a79e074a4ddcec301b8a73d1b05d6b73deae666


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea8ca444f0d0b8ee841322c276158f118dd789ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:26 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.27
Wed Jul 13 11:56:28 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d5bef13578a11b7f7a9af2a862d9028ca3c3fdfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:23 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Equation for unmatched Rx with Rx DQS delay comp
[Issue/Feature Description]
Initial Rx Comp change definition for A0 was incomplete.
It was further found that all bytes need to be aligned to the same NUI
[Resolution]
Added A0 code for skipping 3.5 NUI based on worst case DQS PI error in the system.
Added B0+ code to align all bytes to the same NUI cycle.
Updated preamble selection code based on design request.
Change-Id: Iafe6535c0a121871fcb97e02b276062e978a53bf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatchedPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h

================================================================================ 
Commit: 0a004f37158a6811a413375e0e0514b4c03115c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:18 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.26
Wed Jul 13 11:55:06 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db1f4a78343b630acdae9da70178107a84da0472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:15 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Create input parameter to control NMOS and CMOS driver mode
[Issue/Feature Description]
MRC should support external control of choosing to run with NMOS vs CMOS driver mode.
The default value for this input parameter should be auto, which allows the frequency to
choose between NMOS vs CMOS mode. However, to help support debug, having an independent control
of the driver mode regardless of frequency or vccddq is needed.
Input parameters and CMOS control of vccddq, vccio, and vccclk should only be allowed if
MrcSafeMode[2] = 0
Create Input parameter to bypass LP5 Vccddq  limits. 
[Impacted Platform]
Registers impacted: Phy
Change-Id: I91363f08f534813cace186188d97d61178779235


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: bc108cf6c3662c5a88e10c53fcb3ca920ba2bc89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:10 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.25
Wed Jul 13 11:35:39 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60187670bcb5f03ed303f6bf6d9b6ea9c6a072ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] RTT Park not set correctly for DDR5 2R
[Issue/Feature Description]
For DDR5, 2 Rank, 1 DPC<, RttPark needs to be set to 240. Currently,
MRC is not programming the MPC command for RTT Park correctly for this
configuration
Increase degree of precision when calculating the Effective ODT by increasing the size of
integers from UINT32 to UINT64. This will produce a more accurate calcualtion from the integer operation
[Impacted Platform]
Registers impacted: MR
Change-Id: Iaa8fcefd3ef08cd800fb1557b3491a25d40a2063


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: da35cbe72f582255c8f965987b18ff2c2a9450dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:02 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.24
Wed Jul 13 11:30:01 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8af09c36f6b0450e820cd8a5961d353be45a10ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:59 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Increase RcvEnable rsvd to ensure margining does not exceed range
[Issue/Feature Description]
With current RcvEnable Rsvd value of 32, we are exceeding the minimum value in
1D RcvEnable margining, power training RcvEnable, and RMT RcvEnable margining.
With an increase to the RcvEnable Rsvd value and a decrease to the RcvEnable Sweeps within
1D RcvEnable, power training, and RMT, we can ensure the RcvEnable Rsvd is not exceeded.
[Resolution]
The minimum RcvEnable Rsvd value should be changed from 32 to 96 within Read Leveling.
RcvEnable 1D algo max margining range should be changed to +- 24 ticks
RcvEnable GetBerMargin call in power training should have a max margining range of 24 ticks
RMT RcvEnable max marigning range limit should be changed to 8 ticks
[Impacted Platform]
Registers impacted: None
Change-Id: I5e9aaf1e54b1d8f1bb72d1a5768e453a80e702b4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 602e2f9c64733e71280d31b4e499e3131670d358 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:54 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.23
Wed Jul 13 10:30:24 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60d942f2977f32c9befa7b73859df3980b9a3fa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:51 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Update the RcvEnStart equation within read leveling
[Issue/Feature Description]
The starting location for RcvEn during read leveling needs to be adjusted.
The current equation for RcvEnStart at certain frequencies does not place the RcvEn
signal far enough into the DQS bursts, causing errors in read leveling. By pushing the
RcvEn signal farther into the DQS burst,it will ensure more room for margin during training.
[Impacted Platform]
Registers impacted: Phy
Change-Id: I33bc91514ac22ac600d81e45794a4b3ec7e91887


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 095566450fd821ce3ce12a9c426fcc5ab3f96fe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:47 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.22
Wed Jul 13 10:12:10 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1cea2b68aabeddf740817f1af4d76d75840cc637 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:44 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5]RcvEn stuck high with PiCodes > 'd1151
[Feature Description]
RxPiOn needs to be set early in PhyInit for Mobile A0/B0 and Desktop A0 for any Gear2 and when LP5 and freq >= 6400
[Resolution]
Set this in PhyInit and clear before MrcNormalMode/MrcSaveMcValues.
[Affected Platforms]
Mobile A0/B0 and Desktop
Change-Id: Id4d2232fae04795bcf38b9a39a1c4b44f8d04629


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 69937e022a96e0ffae2f429ea7845257ab789164 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:40 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.21
Wed Jul 13 10:10:53 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 902a335ed8597d6ec17de11d2b3dace9698d3614 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:36 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] InvalidateRegisterOffsetInCache does not account for 64bit register
[Issue Description]
InvalidateRegisterOffsetInCache function does not account for a register offset that is part of the 64bit register.
[Resolution]
Clear the current offset and then searchs for the other half of the 64bit register to clear out.
[Affected Platforms]
ALL
Change-Id: I0f47a1d1b0d79d22d9bb2f9b8dbc6be3ea5f391c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h

================================================================================ 
Commit: 947c21109c3e5221761b4f93133129cee8e5c159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:33 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.20
Wed Jul 13 10:05:23 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b27e8d017ae69e353ccb25d84cd8a0a17268ecf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:29 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Skip Cmd Normalization for A
[Feature Description]
Skip Command Normalization for Mobile A0
[Resolution]
Add code to skip this when Mobile A0
Change-Id: I0e9c13d35d63a8e48fdaa400c3fafa91842ab22b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: f18b5fdea3c451821a07b8fd71d18d1155738607 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:26 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RunIoTest update 2
[Feature Description]
First RunIoTest update did not account for multiple calls to RunIoTest which meant that only first call to RunIoTest resulted in the change prescribed in that update
[Resolution]
Restore the Test Engine setup back to allow subsequent calls to RunIoTest to make the same adjustments
(2 * NumTests, forcing to test each Rank individually, halving the BaseRepeats, adjusting LaneRotate to new BaseRepeats)
Change-Id: Icc538834113a2ae7eca84a1f6bbd7a43fd14d16f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8904b18a9c6d6e79338588dc6148c4bf6b54d9d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:22 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RunIoTest updates
[Feature Description]
For DdrIoMbA0 and 2 ranks:
Check if Test Engine is setup to target multiple physical ranks and if so, adjust testing to target each rank by itself
[Resolution]
For DdrIoMbA0 and 2 ranks:
Check if Test Engine is setup to target multiple physical ranks
If so:
1. Increase NumTest by 2
2. Reduce Base_Repeats by 2
3. Force Physical Rank Max to 0 (targeting 1 Physical rank)
4. Alternate the Physical Rank being targeted based on even/odd NumTest
[Affected Platforms]
ALL
Change-Id: Iecc265fe98630d9d334faa16f44f1724bbbed370


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b1204d526ef31776cdf07ca2b247a5f4c39928b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:18 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Add function take Channel Delay into Byte Delay for RcvEn and TxDqs/TxDq
[Feature Description]
Function to pull in Channel Delay into Byte Delay for (RcvEn and TxDq/TxDqs) after all trainings.
[Resolution]
MrcShiftMcMiscsToPi
[Affected Platforms]
ALL
Change-Id: Ie20cea9ebc2d9e9f884caf9673b5a1d0458911f6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: fc57fd704ec75a5481794e28585d7d15fa975aee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:14 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Add ShiftCcc functions
[Feature Description]
For DdrIoMbA0 and 2 Ranks:
1. Add function to check for possibility to shift CCC settings based on Mc/Ch
2. Apply shifting of CCC settings if possible
[Resolution]
1. MrcCanShiftCcc
2. MrcShiftChCmdDelay
[Affected Platforms]
ALL
Change-Id: Ia93ca5356f866834446d9078685d9bf47dded112


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: a63d9c8ec9cf3f9d0a8e7a4a476b565ce616019c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:10 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Mrc[Tx/Rx]Rank2Rank functions updates for R2R
[Feature Description]
For DdrIoMbA0 and 2 Ranks:
During MrcTxRank2Rank: update to skip TxR2RDqsPi
During MrcRxRank2Rank: update to skip RxR2RRcvEn
[Resolution]
Skip specified GetSetEnums in appropriate functions
[Affected Platforms]
ALL
Change-Id: I7a5597d2d91ec03b5f81c353447952dccade8ee5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 126da671afe20f0dac4e220307e1ace62e8199d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DdrIoInit and Finalize functions updates for R2R
[Feature Description]
For DdrIoMbA0 and 2 Ranks:
1. DdrIoInit to clear R2RDelayForRcvEn
2. MrcRcvEnFinal to decrease RankMuxDelay value by 1
3. DdrIoFinalize to detect R2R changes (for RecEnDelay and TxDqsDelay) per Mc/Ch and apply the correct change
[Resolution]
New code make these changes
[Affected Platforms]
ALL
Change-Id: I52075e9d5fd2429c347a10bea308c97e6c5839bf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 2e445943d39c878295f4964298b770db7f7d14fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:02 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC to run normalizing for RcvEn/TxDQS after centering update
[Feature Description]
Reserve 1 QCLK in PI in Read Leveling and JEDEC Write Leveling for DdrIoMbA0 and 2 ranks
Updated MrcGetSetSideEffect to adjust RankMux by -1 for DdrIoMbA0 and 2 ranks
[Resolution]
Code change to add 1 QCLK in PI in reserve for these 2 training steps
Code change to MrcGetSetSideEffect to adjust RankMux
Code change to check TotalPiDelay to be within MinLimit/MaxLimit
Code change to LocalStub to account for the additional reserve of QCLK in PI
[Affected Platforms]
ALL
Change-Id: I2f870464cf2632343a25b6c45ee52884214bc222


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 31c44ef6240d6574f615f03f63220ae029af6867 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:58 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Update to Detection of Rank to Rank fix
[Feature Description]
Fix MrcNeedRankMuxAdj to return when adjustment outside of RankMux is needed
New check of whether delay can be taken from Channel register into Byte registers
Initial framework for applying the fix
[Resolution]
1. Add check for if current PiDelay are above QclkInPI (MrcNeedRankMuxAdj)
2. If PiDelay is below QclkInPI, add check of McMisc Read/Write Channel delay and
PiDelays allows for pull-in of Channel setting into Byte settings (MrcIsMcMiscsNotZero)
3. Added MrcApplyRankMuxAdjustment function and tied MrcRcvEnOrTxDqsNormalized function to it
[Affected Platforms]
ALL
Testing Completed: Unit Tests (updated/new)
Change-Id: Iba322f2cb46c68d8ced2b2fb678f904fae69e15f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 7aa120e7c00396fd82b7803cd1235f234b17b3f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:54 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.19
Tue Jul 12 22:54:10 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d97c10a9f8f85e61fc409632082e3b0b92c78b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:51 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] DDR5 G2 CA parity need to change termination mode to Vss
[Issue/Feature Description]
To avoid H/W limitations, DDR5 G2 Ca Parity tests need to place phy in VSS mode and
increase the passing criteria of datatrainfeedback from >0 to >4.
MRC should set OdtMode = 0, disableodtstatic =1, RxVref = 193, and compodtdown = 6.
After setting these register MRC should set ForceCompDis and ForceCompUpdate
After Ca Parity training, MRC should restore original register values.
Without this update, Datatrainfeedback will be over sampled causing false failures.
[Impacted Platform]
Registers impacted: Phy
Notes: MTL M/P A0 W/A
Change-Id: I2d727f0d5f85f238afc8bff14b9249792fd0059e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ae156249af7b984badebae7da1d209d8e12f3e34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:47 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.18
Tue Jul 12 21:35:24 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5084b8bb0655ea2e6d2b9069d0da1ac47b8b1c52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:43 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 LP5] Disable CMI early request clock gating for MTL-S
[Issue/Feature Description]
For MTL-S, the CMI early request clock gating should be enabled.
Set mcdecs_cbit_0_0_0_mchbar.dis_cmi_spec_req_early_valid = 1 during Mc Init
[Impacted Platform]
Registers impacted: MC
Change-Id: I9d32012d2fcf7768f874420b573ef651ba773ebc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 17bb818a914731e759b1306390f1bbb3d00f7c3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:39 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.17
Tue Jul 12 19:04:43 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa414199cb510bd4046807e98030e713b1600603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:36 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P  | LP5] LP5 1R Wck Termination is not being programmed correctly
[Issue/Feature Description]
Based on signal integrity feedback, LP5 wck termination for a 1 rank device should
be set to 120 ohms. For a 2 rank device, only 1 of ranks needs to be programmed to 120 ohms
since the wck pins are shared across the ranks. Currently in our code, when in a single rank
config, we are not programming the wck termination to 120, but rather keeping it set to its default
of 0.
[Resolution]
Change the logic from (Rank > 0) to (Rank == 0) to ensure the first rank wck termination gets programmed
[Impacted Platform]
Registers impacted: MR
Change-Id: Ifec64ce373348b99b1db9ff92ae7364c2aa73039


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 3b72899c4cb5b84917c204f5c940b0a1f481c1fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:32 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.16
Tue Jul 12 18:56:04 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a048fe05348459f43a00b03b8416faabafd4b112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:28 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Multiply tSR by an extra 2
[Feature Description]
tSR need be multiplied by an extra 2 based on silicon requirement
when NoGear4ParamDivide is set.
[Resolution]
tSR is multiplied by an extra 2 before GetSet is called.
Package/Module:
[Impacted Platform]
MTL-S OC.
Change-Id: Iee1cce15e9754991214f010465f089ee5237f96f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c

================================================================================ 
Commit: 253508f64612d66d2224eb8e129be09b422d7fac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:25 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] DCC RankEn being zeroed out for data partition when DCC is enabled
[Issue/Feature Description]
When running DCC, during DdrioFinalize, the data parition RankEn is being zeroed out.
However, before going into normal mode, RankEn should be programmed properly.
[Resolution]
After calling MrcDccCalibrationDisable(), call MrcWriteRankMapPorSettings() to program
RankEn properly
[Impacted Platform]
Registers impacted:Phy
Change-Id: Ied37869609d4a8e8c830ff1a20b33c7c18fcf0f8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 95faf675bb020141e9707066f5c412784fe0f894 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:21 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jul 12 08:47:42 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8cef394a590d4d6971b251c5f2a3a5e0ccaea978 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:18 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Clean-up MemoryInit
[Feature Description]
Review & Categorize MemoryInit
Change-Id: Ie893fa2a4c5b756006c3f5818336b0ee2c95f97c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 1cb250384fe9bd5dc3ee0048821215a433b87aa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:12 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL | DDR5] GsmMctWrOsclRuntime need be multiplied by an extra 2
[Feature Description]
GsmMctWrOsclRuntime need be multiplied by an extra 2 based on silicon requirement
when NoGear4ParamDivide is set.
[Resolution]
GsmMctWrOsclRuntime is multiplied by an extra 2 before calling GetSet.
Package/Module:
[Impacted Platform]
MTL-5
Change-Id: I496909f6208fb8943bac7a9842e2618b46814efd


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: e08bc45ec372321299a727a8c37b1e2fd85349a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:09 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jul 11 21:54:35 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4d3893afe08eee99de00526c0e9a66542f7122a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:05 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MTL A0 LP5 CA should always be kept in CMOS mode
[Issue/Feature Description]
To avoid A0 limitation, LP5 CA cannot be placed in NMOS mode, and needs
to be in CMOS mode regardless of frequency.
[Impacted Platform]
Registers impacted: Phy
Change-Id: Id88370efdf2aa6ae2b1c8a529e1b3749034acf3e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d4dd09d7c3890f3baf33f85df33a763d755c4d4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:01 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jul 11 21:01:12 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d30b751fb0531f399155c97ad71501ccd8e3c70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:57 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MTL MRC - PiLinearity Training GetSet Bugs
[Issue/Feature Description]
Values being written in PiLinearity were not matching up with what was happening
in the GetSet. GsmMixerCode wasn't getting programmed in same Group as its GetSet.
[Resolution]
PrintValue moved in MrcPiLinearitySetMixerForCal () to after WriteToCache.
GsmMixerCode limits moved to MrcGetDdrIoCfgGroupLimits().
[Impacted Area/Platform]
Registers impacted: None
Change-Id: I0ae6d2cc1b2ac8fafd5d19c7efcd6ec83f48fb0c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 1f372be987ae834c01bbaf18ff959d54501c8981 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:53 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jul 11 15:28:03 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 65660a7bdd0a2879bf0ecb7e51a451708df1cc0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:45 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jul 11 06:13:15 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 890efe15031d5cf8d5d369480c78d2c1e2ff82ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:39 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] LPDDR5 ECT Fails with OdtForceQDrvEn=1 (DdrSafeMode[6])
[Issue Description]
Sense Amp Offset Training was updated to use DataControl0.Bits.DdrCRForceODTOn
instead of DataControl0.Bits.OdtForceQDrvEn. This change is causing LPDDR5
Early Command Training to fail with no eye found.
[Root Cause]
Sense Amp Offset training was previously disabling OdtForceQDrvEn. With the
change to DdrCRForceODTOn, the OdtForceQDrvEn is now left enabled as part
of the DdrSafeMode bit 6 = DDR_SAFE_ODT_SENSEAMP. The design team has
recommended to disable OdtForceQDrvEn after Sense Amp Offset training.
[Resolution]
OdtForceQDrvEn is disabled at the end of Sense Amp Offset training.
[Impacted Platform]
All
Registers impacted: MC [ ] Phy [x] Both [ ]
Change-Id: Id3e51d9c8f9678fa0420cafc7c53afd73aa61c17


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a645f48940822e99f72ce4a380a204a68efb3162 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:36 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.10
Sun Jul 10 23:00:39 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5de9de1e23e977419027a408dcf84f8f2ffa6941 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:32 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Fix save restore for ddrphy missing ECC byte leading to initcomplete hanging
[Issue Description]
DATA8/DATA9 not getting restore when ECC disabled due to SaveRestore is looping SdramCount
[Resolution]
Modify SaveRestore byte loop for DATA Partition as MAX_SDRAM_IN_DIMM (5) for Desktop instead of using SdramCount
[Affected Platforms]
MTL-S
[Impacted Registers]
Mc [ ] Phy [X] Both [ ]
Testing Completed: CTE
Change-Id: I18b0ea3e4a0d4a56b3040af30586d80b98a4b28e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: b2985a5eb91b152fad7e396c2cbda9953ce88d01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:29 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jul 11 04:21:43 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 582e53cfcddabda6d6f81ef79e40b9764581309f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:22 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jul 11 02:58:37 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 61f108f4e8484b9def9b8fbdb37440d2bd5e7e09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:18 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Fix Turnaround timing training values saturating
[Issue Description]
Clamping seen when calculating tWRRDdr, tWRRDdd, tWRRDsg, tWRRDdg
[Root Cause]
The result of TA2 is negative, causing tWrRd huge value when casting to UINT
[Resolution]
Adding range check to avoid negative value
[Impacted Registers]
Mc [X] Phy [ ] Both [ ]
Change-Id: I8ee5558cc7f66022b32f857e7495139482c8a1f9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: efa821d987f7f6016a3b774377832e3d0ef61cf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:15 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jul 8 20:05:58 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4179a1a3d02818ec1cf1018a6308e3642660cde6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:11 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P SOC][A0][Mem]: SAGV enabled - 1 in 2 Warm Reset - MRC does full memory re-train.(Cold boot)
[Issue Description]
When SAGV is enabled, MRC performs a full memory re-train (bmCold) on every
other warm reset exit.
[Root Cause]
When SAGV is enabled, the MRC changes the data fields "MrcData->Save.Data.SagvFirst"
and SagvLast depending on the last SAGV point prior to warm reset entry. This causes
the MRC save data CRC to change without an update to the data structure header CRC.
The next warm reset exit gets promoted to an MRC cold boot due to the mismatch
between the data CRC and the header CRC value.
[Resolution]
Moved "SagvFirst" and "SagvLast" fields to MrcData->Outputs
[Impacted Platform]
All
Registers impacted: MC [ ] Phy [ ] Both [ ]
Change-Id: I26e0cd167bd91388ed2282cb1d5a85fa31123f11


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 4850ae04e6eeffbbc05bef243ba07838b0e9c68c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:07 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jul 8 17:57:06 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d2454b3eec560ded6dc3c1991d0653e19d41e34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:04 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CCC DCC Size Calculation Missing DCC Result Reads
[Issue Description]
Read of the Result registers showing only 0 which caused the Size calculation formula to pick wrong value
[Root Cause]
GetSet read was using ReadFromCache instead of ReadCached and the cached data is 0 thus the reads were coming back as 0
[Resolution]
Use ReadCached instead
Change-Id: I39309633d1ca3684d20c897e659457eb8b300cbe


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f86da806ee1a04d67cd96c76048d051c43e4a844 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:00 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jul 8 16:55:35 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a25c83c1c9fd10b84fa145289b9825d8a4c1e4a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:56 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5]Request to fix CCC lane enable for DCC FSM
[Feature Description]
MTL MAS document had incomplete/incorrect LaneEn setting for CCC.  It has now been updated to 4.
[Resolution]
Updated the code to program LaneEn to 4 for CCC registers.
[Affected Platforms]
DDR5
Change-Id: I58840699def5bca3525defaf45bf99b876a373e8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: cef8db58626608b7cd4c603594b240e4f41a7dc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:52 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jul 8 00:19:42 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 81a134d5b8186fe3344e0b515f2d2b4620e2950f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:49 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update LvrAutoTrim with PhClk partition replacing PG3 & PG9
[Feature Description]
Update LvrAutoTrim with PhClk partition replacing PG3 & PG9
[Resolution]
Add PartitionPhClk on VccLVRAutoTrim partition looping
[Affected Platforms]
MTL-S
[Impacted Registers]
Mc [ ] Phy [X] Both [ ]
Change-Id: I371f6df6c6404f8b287768d0425183f251556295


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d13845973118d599cbbbcbdb779d736715c9b1c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:45 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Jul 6 19:51:49 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8de13c0cf431bf958eaacd5fd17a6b8ef84652c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:41 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MR and CR update based on UnmatchedRxCal result
[Feature/Issue Description]
1. Current Read Preamble hardcoded to 2tCK
2. EarlyDqs formula is incorrect
[Resolution]
1. Sets default Preamble and EarlyDqs (MrcOutputs variables)
2. Re-calculate and update Preamble and EarlyDqs based on UI Lock value after Unmatched Calibration Runs
3. Update programming to DDRIO Registers: RcvEnWaveShape, RxTogglePreamble, RcvEnExtFF, RstNumPre, ReadPointer
4. During Jedec Init, sets:
MR8(DDR5)/MR10(LP5) based on Preamble variable in MrcOutputs
MR40(DDR5) based on EarlyDqs variable in MrcOutputs
[Affected Platforms]
All
[Impacted Registers]
Mc [ ] Phy [X] Both [ ]
Change-Id: Ic9a857675b7345dd263400c6805a7180e4e3ed57


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 2c4fd9a96c2c82b5fe1946dccfe6a56dd9c1b2e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:37 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.2
Wed Jul 6 11:26:00 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98fa78e3021ca3f7f618da2376ed394bdc44865a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:33 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Configure register fields with customized values
[Feature Description]
Add debug options to configure CompOffset with customized values.
It's used by experienced developers to tune OverClock.
1) DQ, DQS
DqOdtCompOffset
DqsOdtCompOffset
DqDrvCompOffset
2) Cmd, Ctl
CmdRCompDrvOffset
CtlRCompDrvOffset
CmdSCompOffset
CtlSCompOffset
3) RxBiasCtl
4) DqTxEq
[Resolution]
Add new members in MrcOutput.
Configure the field when the customized value is not 0.
Developers can assign non-0 values to the local variables
in function MrcDdrIoCustomConfig.
[Impacted Platform]
MTL-S DDR5 OC.
Registers impacted: Phy
Change-Id: Ic2ff79f520c4a530162f5bf3b7e7da3c6db6c3cf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f5eb2a2ee37e70d540c4c9fe0c5831eae926c841 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:26 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Jul 6 05:26:08 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0745478b3d5a5cbfd6820860a64b01ffa9be5dde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:22 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Wrong ForceOdtOn field is being set in SenseAmp Offset Training
[Feature Description]
DdrCRForceOdtOn is supposed to be set for SenseAmp training
[Resolution]
Change setting of GsmIocForceOdtOn to GsmIocForceOdtOnWithoutDrvEn
[Affected Platforms]
All
[Impacted Registers]
Mc [ ] Phy [X] Both [ ]
Change-Id: I590e8319c6286fdf62aeeee7753a45b7f0bd082e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cf980f0a35bc992b6db55165dd0920c88fad8400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:18 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update MTL-S DDRIO Registers to 22ww21f
[Feature Description]
Uodate DDRIO MTL-S Reigisters to 22ww21f Crif
[Resolution]
Parse 22ww21f MTL-S crif against 21ww38a MTL-M/P crif
Remove DDRVIEW from MTL-S SaveRestore List
Update SaveRestore Registers Count
Change-Id: Ida1bb441d3f16177415506552ac87674ba5d2161


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl2xxx.h

================================================================================ 
Commit: 483331933f1c35d0f86d57e27fde0ebcafc34ebc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:14 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/mtl: Update MrcVersion.h and ReleaseNotes to 0.6.11.0
Updating MrcVersion.h and ReleaseNotes
Change-Id: If6450c5b6ae27239cc6ee8c4f6b4ede32cea5557


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bdd8875177e6bd1b88a196d889562babd540fc1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:16:51 2022 -0700 
-------------------------------------------------------------------------------- 
Improved debug messages for TME_CONTROL_MCHBAR registers
[Issue Description]
Validation test case cannot read TME_CONTROL_MCHBAR registers at UEFI Shell.
The registers are not decodable late in the BIOS.
[Resolution]
Added debug messages to print the value read from the TME_CONTROL_MCHBAR registers.
The debug messages are used to verify TME_CONTROL_MCHBAR programming test case.
Package/Module: ClientOneSiliconPkg/IpBlock/Cce
[Impacted Platform]
ALL
Change-Id: I2e83d4beebdebb8efc3aa13ef2fb5d13953dfd46


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cce/LibraryPrivate/CceLib/CceLib.c

================================================================================ 
Commit: 8c372eca4fddb533e35321e783f0822a968f0f31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:16:09 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2294_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5be05b3defb767821156d0fad9c8f3606f3cc335 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:48 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P682 A0] BIOS not programming the pdsp bit based on BWG
[Issue/Feature Description]
program pdsp bit for all PCIe ports
Package/Module:
[Impacted Platform]
ALL
Change-Id: I8659e28699b34992af2c8a68e7c39af0173b7b27


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 5b1ac2ac898fd1cec6d60f4d6f26dc47a335134f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:44 2022 -0700 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]Missing TC-->VC mapping for TC=7 for PCIe
[ClientOneSiilconPkg/PcieRp] Added support for MultiVC
[MTL-P][SOC M/P][IOE-P][PO]: PCIe Capability structure is broken
Updated the TC-VC mapping to the correct value
Enable MultiVC Capability for the root which support MultiVC.
fixed G5ECH capability for Gen5 controller
Program SPEECH capability for any MLS as it depends on Lane Error Status register
Change-Id: I5add38aa11a6fd820260b717a802ac1b925a7334


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 56ca9b0566de515ba4d6d315c87510663c25988f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:40 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] GPIO Conflict check Failing in BIOS
- ENUMs changed to UINT32 in GPIOV2_CONFIG structure
All attributes of this structure have to be of UINT32 type
instead of enum types due to the fact that enums are casted by default
to INT32 (signed 32 bit value) and values with MSB bit set
are misinterpreted by compiler as signed negative values.
- Removed EndOfPei callback with gpio lock procedure
from GpioV2PpiInitPei file.
- Added gpio lock procedure to MtlSocOnEndOfPei function
to avoid issues with P2SB lock at end of pei event.
- Updated initial reset configuration for several GPIOs
- Updated initial TxLock configuration for several GPIOs
Change-Id: I5746366615dd3b4d1ef9fbe1038050f7a9df5e39


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Include/GpioV2Config.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeOpenBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc

================================================================================ 
Commit: eecb4ca083581fd8958e2272b6940b0d34e812e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:35 2022 -0700 
-------------------------------------------------------------------------------- 
PmcRegs: Update CPPMFALIGNCTL_1 registers bit
BIOS was resetting CPPMFALIGNCTL_1 registers bit which were set by
non-BIOS components. BIT29, BIT0-7 were getting reset, which was
causing pkgC failures.
[Resolution]
Fixed by avoiding unmasked bit update
[Impacted Platform]
M, P
Change-Id: If8958754a92fd9511055654f717f4221e9d1ad31


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 09e716f20e94d959f6c4c5ca05129878ae0a0009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:08 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P682][A0] CPUID(0x19,0) mismatch between CMT and RWC - Keylocker IW Key Backup Support
[Issue/Feature Description]
MTL Keylocker activation was causing GP fault because it is only supported on CMT core.
[Resolution]
CMT CPUID (0x19, 0)  EBX[4] mismatch is resolved.
MCheck code to fix and pass the test
Pcode to fix cce_bios_read_policy
BIOS code to set cmim_addr_hash_function_cce_adm_hash_6_19=1 and add both RDMSR 0x7A and then WRMSR 0x7A with EAX[1] if keylock is supported in AP init routines
[Impacted Platform]
MTL-P
Change-Id: I5a31462951c4435fdfc10a675262ee185d3f5a4f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 9774e6259e40bd64828ad963ad510229d523c421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:04 2022 -0700 
-------------------------------------------------------------------------------- 
Remove EnableAbove4Gb MMIO Setup option from BIOS
Change-Id: I0cffcfdadfa87782225eba97a95e5dceb6ac12cc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaInitFruLib/DxeSaInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaNvsInitLib/DxeSaNvsInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaNvsInitLib/DxeSaNvsInitLib.inf
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/IncludePrivate/Library/DxeSaInitFruLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Include/Library/HostBridgeDataLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxeFsp.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: ee0ad2039f3fb99754a420f5e309d865d63e277c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:14:57 2022 -0700 
-------------------------------------------------------------------------------- 
Updates to BIOS programming for Gfx/Media/Display
[Issue/Feature Description]
Created GraphicsInfoFruLib
Package/Module:
Change-Id: I0f4921d534809a60faa2443051dcd73469e30f2f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgCommonLib.dsc
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf

================================================================================ 
Commit: a4e8193335ad15eeaeb3a8c29ff5d3526f40bee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:14:43 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Rename GpioV2Protocol to GpioV2Services
Performed rename of remaining GpioV2Protocol occurrences in the code.
This term is deprecated and replaced by GpioV2Services.
Change-Id: I5d2698fd9fd13f477fcd48aaf952cfd0e8ba3ac8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioV2VirtualProtocolLib.h

================================================================================ 
Commit: 526a12d279f7f5e64edc157edbd4fa2cba27385f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:14:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2293_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: db2f9335fdf74839800cd720788bdebd0d42a64f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:14:00 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2293_00) and reset Minor Version to 0
Wed Jul 13 20:27:20 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 88b2c04f991c1f9114e04eabb375410288322e44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:13:30 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg/Enable IPU and VPU for ES0
[Feature Description]
VTd is disabled in ES0, so enable IPU and VPU by default.
[Resolution]
Set SaIpuEnable to enabled
Set VpuEnable to enabled
MeteorLakeBoardPkg/PatchTable:
[Impacted Platform]
Default P M.
Change-Id: Ib2e9d518743c2dfb7a9292a0839b75f26f24c431


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 93db9deff629b61ef9f13d9a414c7dd6c80fcdad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:13:26 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg/Disable VTd for ES0
[Feature Description]
Disable VT-d BIOS support by default in ES0.
[Resolution]
Set EnableVtd to disabled
Set DmaControlGuarantee to disabled
Set ControlIommu to disabled
Set X2ApicEnable to disabled
MeteorLakeBoardPkg/PatchTable:
[Impacted Platform]
Default P M.
Change-Id: Ibfa122a5731b74f7fbfe858e2e7751f93ffe2395


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c559a01407d0f27def7bbb50740ba8c544b10f4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:12:57 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] clkreq and gpio fix for ppv boards
[Issue/Feature Description]
Fixing incorrect comment
Package/Module: MTL
[Impacted Platform]
MTL-P
Change-Id: Idb5cfa929b7c11e61038204d95c01cd1c1c42eeb


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: 158f9aa00b71c24d6ecd35366164295d795d7988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:12:53 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Adding untracked file
[Issue/Feature Description]
unable to enumerate PCIe PXPB pcie1.port2 with Lane reversal
Package/Module: MTL-P
Change-Id: Ibd47090515651cd308a03a36e8d79682c0eb5788


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: a1b1b8e8207b6e57047ff955b0c2371229878dba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:12:50 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Fixing clkreq and GPIO for PPV boards
[Issue/Feature Description]
Unable to enumerate PCIe PXPB pcie1.port2 with 2x2 Lane reversal.
[Resolution]
Updated clk usage map and updated gpp_c5 to active high
Package/Module: MTL
[Impacted Platform]
MTL-P
Change-Id: I3613bbef294ca8af2586db9010e5713cc1590da4


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc

================================================================================ 
Commit: fa7bbb8ab420846c063c66c281f587196dccc1e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:12:27 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] PCIe (SOC South/IOE and PCH for MTL): BIOS options for PCIe
Change-Id: If02cf5a7906695f5fe3bd02f61ce9b8d2a468128


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 69f838a7d22e1d7c85d97708ea3c10fe16ed0011 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:12:23 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] MTL PCIe (SOC South/IOE and PCH for MTL M/P/S): BIOS options for PCIe
Change-Id: I4e3d5a83022f53db614898386c3f30f1a0e9802f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: d054451b2d57219f71f00f32aac4a56f48b54d21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:42 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Support to toggle the TopSwap Policy bit in BPM during the build time
[Issue/Feature Description]
For Resiliency BIOS, relies on BtGAcm to set TopSwap bit when signed IBB is corrupted.
In BtGAcm manifest file, the TopSwap support bit is not set.
[Resolution]
- Create a script ModifyBpmManifest to do the params file modification during build time.
- Command "py -3 ModifyBpmManifest.py -F <BPM_MANIFEST_FILE> -TS <True/False>"
[Impacted Platform]
Common
MTL
Change-Id: I55d7d5bd25e3aeff76ecdacf28dabd66c9c6f154


-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Tools/ToolScripts/ModifyBpmManifest/BitOperation.py
Features/FirmwareGuard/CapsuleFeaturePkg/Tools/ToolScripts/ModifyBpmManifest/FileBuffer.py
Features/FirmwareGuard/CapsuleFeaturePkg/Tools/ToolScripts/ModifyBpmManifest/ModifyBpmManifest.py

================================================================================ 
Commit: a55a542dce6c8660dcebb8475e16739c2ffe48e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:36 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Hsio: Remove Mbp Hob dependency in Chipset init sync
[Issue/Feature Description]
Chipset Init sync functionality depends on MBP hob to get the version
information from CSE which will not be available if SkipMbpHob is set.
Chipset init sync to use ICC_READ_FROM_MPHY_CMD HECI instead.
[Resolution]
Chipset init sync to use ICC_READ_FROM_MPHY_CMD HECI.
Package/Module: ClientOneSiliconPkg/Hsio
[Impacted Platform]
All
Change-Id: Iaf9bc9d6b751a1f4e1db7c6bc0b442c1f6205fe2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c

================================================================================ 
Commit: d1809ef83a03b3a8aa21dcea862a37c5a0438dfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:32 2022 -0700 
-------------------------------------------------------------------------------- 
Rename the option PS2 Keyboard option entirely to "Scan Matrix Keyboard Support" and enabled it.
[Issue/Feature Description]
Renamed BIOS setup Option as Scan Matrix Keyboard Support from PS2 Keyboard and Mouse
Package/Module:
[Impacted Platform]
MeteorLake
Change-Id: I61ad57ba6225089efbdeb69d1acb31b8de98c37c


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
Features/Ec/EcFeaturePkg/EcFeaturePkg.dec
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: b045712d53a5df828d87c34db21ab2178fd2fc6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:24 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2292_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2a2e6ab82747d95c279834bc7a412b89bdcd5bb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:17 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2292_00) and reset Minor Version to 0
Tue Jul 12 20:23:28 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 0dd81cf726ce1d4e73e3021ee88488108fd5e63d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:11 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][TCSS] Remove BIOS WA for handle CPU WAKE Enable GPE bit.
The BIOS should remove the code program "CPU WAKE Enable"  GPE bit.
Change-Id: I674b83b45e8e7be704a73a00036498ec6dac3fb6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocPmc.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 2617e8e5ab7b51039691489bd5597e95dd3df5ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:10:25 2022 -0700 
-------------------------------------------------------------------------------- 
EcFeaturePkg: Remove backward code after formal EC 4 byte version release
Remove 2 bytes EC version backward code
Change-Id: Ib99b596217865c5b1ec116672aaafc1070f089dd


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c

================================================================================ 
Commit: 00c87de5b1c75b70e15994b6e9bdc4779fc5c46f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:10:18 2022 -0700 
-------------------------------------------------------------------------------- 
Code cleanup - Heci messages header files
Moved Global Reset definition to MKHI file
Renamed CoreBiosMsg.h -> HeciAddressess.h
Included HeciAddresses.h in each header file that defines HECI messages clients.
Change-Id: Id77779434fcf947156ac0c4201c9177f74c62631


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MchiMsgs.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 71ba5d842e9a6b2cde452b861fc97b24f8d7b3ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:10:01 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Add support for PCIE_CLKREQ on MTP-S
- Added new (platform specific) functions to support
PCIE_CLKREQ enable functionality
- Added usage of these functions in MtlPchRootPort.c file
- Changed P2SbMmioAccess (SoC) acces type to P2SbMsgAccess (PCH)
when BuildP2SbSidebandAccess is invoked
Change-Id: I72f8afaff948c26b200670a4575ef6ea8afaa909


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchInfoLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchPcieClocksLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchGbe.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc

================================================================================ 
Commit: 23495d4f9a61f52be2fc30b0b61fc31bb1087478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:54 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] ITbtPcieTunnelingForUsb4 should be added to ItbtInfoHob to keep ACPI and PEI in Sync
ITbtPcieTunnelingForUsb4 should be added to the ITBT_INFO_HOB , to maintain consistent enabling value between PEI and DXE (ACPI) values and avoid any disconnect.
Change-Id: I3957f6b8011790410f67040a7de9f7f8aef2ffe6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ITbtInfoHob.h
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 8a37a68415feb73f877949faddbe6364b8baf5f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:40 2022 -0700 
-------------------------------------------------------------------------------- 
[XmlCli] Cleaned up 
[Feature Description]
(1) Removing feature which can be removed with no impact
[Impacted Platform]
All
Change-Id: Ieb8ae536757cd6b0764bf20c23fc6629ead4e599


-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py

================================================================================ 
Commit: e1d3859e69c55b3f58d55c7eff83a2f293d4e65a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:27 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS shouldn't use VOID, STATIC, IN, OUT in IPSD code
[Issue/Feature Description]
BIOS shouldn't use VOID, STATIC, IN, OUT in IPSD code
Package/Module:
[Impacted Platform]
Default ALL, Y, U, S, H, etc.
Change-Id: I4bb13aaa00b2a5053621081fbddf2454b6fce4a3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcieSipInitLib.h

================================================================================ 
Commit: 9f97f0728cbdc9b4d81f38cd93f191589bdd78f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:20 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoards/BoardVpdPcdsInit: Add MTL-P crb board id 0x1A
Add MTL-P CRB Board id 0x1A
Change-Id: I5da68fc8e2b60073dfbf573151280daeafcec942


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc

================================================================================ 
Commit: bc57f9bbed93e355539b9ba9b5d693230d11abcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:13 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2291_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: af0ded184d94595562a385b547e7b37a44c314bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:06 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2291_00) and reset Minor Version to 0
Mon Jul 11 20:25:27 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: e32f5a8a70c0203d0293ff0c5b6c9c6caf38768a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:03 2022 -0700 
-------------------------------------------------------------------------------- 
[RPE]: "Clear Intel ME settings" option is not present in Mesh commander under boot settings in RPE flow
[RPE]: BIOS to report on ConfigurationDataReset boot option support
[Issue/Feature Description]
The CONFIG_DATA_RESET is missed in Remote Control Capabilities and causes "Clear Intel ME settings" option is not present in Mesh commander under boot settings
[Resolution]
Add CONFIG_DATA_RESET Bit.
Package/Module: PlatformPkg/Features/AMT
[Impacted Platform]
MTL
Change-Id: I3ac230fb9156b660cc43efb54c767bf3caaf94b1


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.inf
MeteorLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c

================================================================================ 
Commit: fc058995431a3b71116a09324f629efaf7fb4ae6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:08:12 2022 -0700 
-------------------------------------------------------------------------------- 
"[SOC I/O] Port Lontium/Everest."
Change-Id: I64522ef4c8272c850e9777ecfe5936b5c47ad97d


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/EverestCodec8316.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: c74d384a4aa59938988a8a0c9cd333ca232ea5f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:07:54 2022 -0700 
-------------------------------------------------------------------------------- 
MTL code review update
Change-Id: Ide2ff3a13e202211ac73c1c1962dcdfd35431c84


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLib/DxeAmtSupportLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/BoardPchInitPreMemLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
MeteorLakeOpenBoardPkg/OpenBoardPkg.dec
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/DeviceHandler.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 119e5bc3f18c11089405cf24e9604ad0227613cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:07:46 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2291_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5f253168ce6bed0c91a865aa09577a8d9ba84fc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:07:36 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] PCH PCIe Equalization flow update due to malformed TLP observed on RP
Malformed TLPs were flagged on PCH RP, and this was tracked to miss
in BWG Equalization flow implementation. This change is correcting PCH
Equalization flow to include neccessary checks while performing Link training.
Change-Id: I54d4ef6b64fa27d53b6998275d4c4a86b7a5f176


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 061ff15712f2b5ade1d09d2da6d35078a1a9eca6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:07:12 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] PMC hung on CSME waiting for IP ack after warm reset with PKGC8 enabled w/ DDR WR-retrain enabled
[Issue Description]
PMC hung on CSME waiting for IP ack after warm reset with PKGC8 enabled
on MRC version 0.6.8.5. Disabling Periodic Write Retraining and enabling
the MC_SAFE_SELF_REFRESH (bit 8) and MC_SAFE_RD_WR_RETRAINING (bit 9)
McSafeMode bits resolve the issue.
[Resolution]
Changed default safe mode configuration to be used until the failure
root cause is identified:
- Disabled Periodic Write Retraining (WRTRETRAIN = 0)
- Set McSafeMode bits MC_SAFE_SELF_REFRESH and MC_SAFE_RD_WR_RETRAINING
[Impacted Platform]
All
Registers impacted: MC [ ] Phy [ ] Both [x]
Change-Id: Ibb783b1e3f724d771899dddecf880dff598cec8e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aee79094b9e0d294b0065c507a26c48140334c71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:06:56 2022 -0700 
-------------------------------------------------------------------------------- 
AsfBootOptions IanaId can never reach the value 0xBE110000
[Issue/Feature Description]
AsfBootOptions IanaId can never reach the value 0xBE110000.
[Resolution]
Convert INTEL_IANA_SWAP32 result to 32-bit.
Make sure ASF_INTEL_CONVERTED_IANA and ASF_INDUSTRY_CONVERTED_IANA are correct.
Package/Module: ClientOneSiliconPkg / ME
Change-Id: Id19defff479575762c2833a3e0291c04e6309b1a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/AsfProtocol.h

================================================================================ 
Commit: 776077f3cbd7f515d1b3b6236330bdef5d696c32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:06:49 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/VTd: Update names of fields in VTD_CONFIG to be more generic
Some variables' names from VTD_CONFIG made confusion, eg. VtdIpuEnable
suggests that there is a specific IOMMU engine for IPU, which isn't
truth. As resolution, some names of fields in VTD_CONFIG will be changed
to be more generic across generations.
Change:
Renamed the names of following fields in VTD_CONFIG:
- 'VtdIgdEnable' to 'VtdGfxEnable',
- 'VtdIpuEnable' to 'VtdNonGfxEnable',
- 'VtdIopEnable' to 'VtdGlobalEnable'.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: cfc93dc7651472ce970f74779b2d3b620ef42e8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:06:45 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/OC: [OC] Missed index when printing PerCore GranularityBins config policies
To fix some missed index of debug printing of OcPreMemPrintConfig()
Change-Id: I4645fbae79c3fb25b0fc6240718e8459b0879743


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf

================================================================================ 
Commit: 608305896599a19b230ad9b7d7164556cfd8e080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:06:29 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2287_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9d65b82daf72cd46374ee7a2483ca2fc49301a7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:06:22 2022 -0700 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/Vab: Detect CPU Hash is enabled
MSR 0x13a.BIT39 will indicate CPU Hash is enabled.  CPU Hash includes
detection of VAB and/or CPU Attestation.  BIOS must detect when CPU Hash
is enabled in order to satisfy VAB/CPU Attesation requirement.
Change-Id: I101404e6d9f38a996ef9e24eceb95adfd7139f44


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Include/Library/BootGuardLib.h

================================================================================ 
Commit: e873ca89f6ef78603d6b90a2e8f765a7a35b41fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:05:36 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2287_00) and reset Minor Version to 0
Sun Jul 10 20:23:23 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 2708a69b880f811191d3c2c971c4e761866be3ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:31 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLPS] Update ID for MTL-PS PPV
[Issue/Feature Description]
Update ID for MTL-PS PPV since the DisplayID (in SkuIdMtlPSDdr5Ppv.dsc) had been updated.
[Resolution]
na
Package/Module:
[Impacted Platform]
MTL-PS PPV
Change-Id: If8f53b42794fcbc6fbfb93db7de30d4c6e949852


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 25015bc86be1d5e4a7c6d2dd9b8a53495b688df7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:28 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Port Lontium/Everest.
Change-Id: If53ea4c5e14a5e3b8f2869995d8f11ffeccb0baa


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/EverestCodec8316.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: c47b7aa6125ccbe890386bf3232dd5ff77badf34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:20 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2286_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 39a1cb39d5773f19a3ea97cf0da41a0bf31eb3f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:16 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2286_00) and reset Minor Version to 0
Sat Jul 9 20:23:16 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: d6baab4d97fe8149f39624e32e65b56be4a05633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:03 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2285_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4ec5dee0ec127306b26881469a7ce6a8dbec5b0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:00 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2285_00) and reset Minor Version to 0
Fri Jul 8 20:23:25 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: ccd275b1e324d1ded1def536cc1b61ccf40af004 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:03:56 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A0][BiG] BIOS shall register SW Dispatch 2 SMI Callback to update BIOS Guard using FFT tool instead of IO Trap callback
Change io trap to sw smi as trigger mechanism for BGUP update
Change-Id: Ifdb37040d85be1b4f80926253e7adebb67d2df7a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/IncludePrivate/BiosGuardNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/BiosGuardNvs.asl
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 3e76d20851fb175c944b15427e54411b90fa86c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:02:40 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][ADL] PCI Express Root Complex (PNP0A08) ACPI Power Resource (\_SB.PC00.D3C) causes devices to stay in D0 on S3
[Issue/Feature Description]
The BIOS is going to update D3C, DMA0, and DMA1 Powerresource package system level to '0' for the fixed the issue
[Resolution]
Update system level of PowerResource(TBT0), PowerResource(TBT1) and PowerResource(D3C) to 0.
Change-Id: I8a4aeb6fca179484c380532c1448193df794be9e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 4ca02d9ef6ed9983ba196b932258d17de32b99b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:01:59 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] [RPE] Add support of OEM Customization Enabling Hook.
Add an example of dump OEM Custom Action parameter.
Also fix some code style issue.
And fix an issue about double free buffer when RpeInitialize() failed.
Change-Id: I368385643c12f79d6d9f86e1c9ca65288a111bfa


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/Include/RpeParameter.h
MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.inf
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 3c63a38846bbb690becbb177d91603feae13205b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:01:55 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2284_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 79474af5a836eda19ff9268ceca9c827313425e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:01:44 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2284_00) and reset Minor Version to 0
Thu Jul 7 20:23:42 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 6bbe5861d1f6d4f77f8aa4d4dce6787f4f357646 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:01:36 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/ME: Rework MeUtilLib to reduce public API and be sharable across platforms.
1. Rework MeUtilsLib to reduce public API
2. Create SpsUtilsLib to hold SPS related public API
3. Merge GCC build errors in SPS folder.
Change-Id: I39ff7188187d7eef21a4bcb49628705e5a5b652e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeChipsetLib.h
ClientOneSiliconPkg/Include/Library/MeEwlLib.h
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePeiLibInternals.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.inf

================================================================================ 
Commit: 3d5e9289147b5b6352dffc16f478bab0bd076274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:00:17 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL PO][P682][A0] cce_adm_hash is not 1 when only one CCE is is enabled
Change-Id: Ieb5357b79dbbe2c3ae91f0352d57622087862384


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 3cda7e37e8600ef26886b324e7ced893fda98a6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:49 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2284_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ad006874d0fac51c62ab397c1f88c0935296e1f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:45 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL-P][A0][PO]BT Audio Offload Optios not enabled by Default under HD Audio DSP Features Configuration
NHLT Bt configuration should be loaded by default.


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: f79f019aeac037bb35e03c1e357398b3808bf03c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:37 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg: Disable MKTME When VTD is disabled
When VTD (IOMMU) IP is disabled BIOS shall disable the MKTME IP.
Change-Id: Iaffcb61b0d652f9d303f79569ac75b58288cfe0b


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h

================================================================================ 
Commit: f3735516e2ff32b9be773200f4bb2d528eec326f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:30 2022 -0700 
-------------------------------------------------------------------------------- 
Keep VMD controller enabled and disable global mapping/ports under it
[Issue/Feature Description]
make VMD by default enable and global mapping by default disable
[Impacted Platform]
All
Change-Id: I11b91cef4730be705e4c642c7497e6c51c190d28


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 97ad27adea011a9befade1b4f96ad6a56c631bef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:22 2022 -0700 
-------------------------------------------------------------------------------- 
Deprecate OPM
[Issue/Feature Description]
[Resolution]
Package/Module:
[Impacted Platform]
Default S
Change-Id: I1b0fe031469e4b1d8a8187e6527c04d581129634


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 1224cee0805d89182c3973efa7d875cf37c763fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:17 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Update configurations of DLVR FRI features.
1. Set default SpreadSpecControlLock to FALSE.
2. Set the Global Enable/disable setup option - DlvrRfiEnable to Enable.
3. Rename the setup option to Global DLVR RFI Mitigation Control.
4. Remove duplicate definitions about DLVR from FSPM_UPD structure.
Change-Id: I8914100417862209a0868e01ef741f2884347e21


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 6961c9081f4e323536282eaa883d8113893706fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:55 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Rename GpioV2Protocol to GpioV2Services, part 2
Changes:
1. Renamed GpioV2ProtocolInit directory to GpioV2ServicesInit.
2. Corrected functions' descriptions.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.h
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.inf
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlPch/Pei.dsc
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Pei.dsc
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitDxe.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Include/Library/GpioV2ServicesCommonLib.h
ClientOneSiliconPkg/Include/Library/GpioV2VirtualProtocolLib.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2VirtualProtocol.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2VirtualProtocolLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessDxeLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessDxeLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessPeiLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessPeiLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessSmmLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessSmmLib.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 47c37a3b02c64fbb3a6259fa7861eff4df569e30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:37 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S][OC]Using Atom cluster number
Change-Id: Ib3eabdb185039e9b7e41422706b8eba7eedf316c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuLimits.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 6a1a9cfe3141122ab6005d930a0474c38b42c6bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:15 2022 -0700 
-------------------------------------------------------------------------------- 
Feature/Storage: Fixed write Booster enable failure in ufs provisioning tool.
[Issue/Feature Description]
dExtendedUFSFeaturesSupport field in device descriptor indicates whether
write booster feature is supported by the given UFS card or not which is
misinterpreted and hence caused failure to enabled this feature.
[Resolution]
Swap the Endianess of the dExtendedUFSFeaturesSupport before interpretting.
Package/Module: Features\Storage\UfsFeaturePkg\UfsProvisioningTool
[Impacted Platform]
ALL
Change-Id: I9ea3c09c9440fa897a5240424052ab81889d0af6


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: 725968b82f400ba8e827221435830955f661ec61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:12 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2283_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9128b2910604d31d01f02618174b58be16e682a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:08 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL M] Add Config Patch table for AEP+.
Change-Id: I4a89e13b8417f3683a93f840387ebc48a9c805a5


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 734c160d1a044da7edde16a2cac480c95530b4f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:04 2022 -0700 
-------------------------------------------------------------------------------- 
Fix integrate newer version FwUpdateLib would get failed
[Issue/Feature Description]
To upgrade the newer version FwUpdateLib would get failed due to symbol conflict.
Use new driver to install protocol to solve duplicate symbol cause build failed.
Use locate protocol to call later.
[Resolution]
- MeFwuOnProtocol: To locate the gMeFwuProtocol protocol to use.
- MeFwuDxe: To install the gMeFwuProtocol.
- PlatformMeFwUpdateLib: To link the actual FwUpdateLib in the library each function
could be called based on different platform.
Change-Id: I0cd52cdb6a4adc49473ada1863e8732f51e8ea61


-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/MeFwuDxe.inf

================================================================================ 
Commit: 32b52478610a3b4f649ca156441f78496e1d79dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Remove ADM from Crashlog detection during BIOS flow
Change-Id: Id384b60eadfeb2ae0c96b900d8190064114d196c


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.h
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c

================================================================================ 
Commit: 8fd1ef824b2f8612caf020bd6be25efd3dfea014 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:57:57 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2283_00) and reset Minor Version to 0
Wed Jul 6 20:24:15 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 729dee2c63cd97c9113134aabfd4bcf3a1dc6f17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:57:19 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Add THC/QuickSPi policy control for power sequencing, delay (_INI, _RST)
Added ResetSequencingDelay to ThcConfig, used by
- ACPI _RST ()
- QuickSPi driver
Added CINI callback related logic
- Allows to perform device specific actions during initalization
Change-Id: I68f468002398af5090f11032421fde1f6f796ddf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchThc.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/ThcMtl.asl
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 2a48d203b554c8c989e7c5f7564247ecc0b1d35b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:56:57 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Enabling MTLS PCH RTC in SEC
Adding support for PCH RTC during SEC
Change-Id: I7b4d4d0ee79cd012e0951b4f2af76d2a8da12c47


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchRtcAccessLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLibFsp.inf

================================================================================ 
Commit: f34ba7e4bb91ed820266b0b2e7d4255b3770f7ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:56:45 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLPS] Update default VBT for PPV platform
Change the Display ID to 0x2 i.e. DDIA eDP + DDIB DP for PPV.  The existing GOP Vbt binary for DDIB already configured as DP.
Change-Id: Icae61c978eac3c85b3cfee54919f397007948fb8


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc

================================================================================ 
Commit: 810a998621e7f0551c635f7614953a2c6a5abc8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:56:27 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][SMBIOS] SMBIOS Type 22 is using remained capacity / voltage instead of Design Capacity / voltage in Spec
[Description]
According to SMBIOS Spec, Type 22 data shall be consistent as Design Capacity / Design Voltage, not Remained Capacity / Revolution Voltage.
[Resolution]
1. Get Design Capacity and Design Voltage from EC with DxeBatteryLib.
2. The value return from GetDesignCapacity() is mAh, convert it to mWh to align with SMBIOS Spec.
3. Remove Battery 2 as it is not supported.
[Impacted Platform]
MTL
Change-Id: I52f531da6aca4f626b98ed2d727a6a6ee65d04e8


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.h
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.inf

================================================================================ 
Commit: f4f46f85672703deb6c0289c86264805452540e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:56:23 2022 -0700 
-------------------------------------------------------------------------------- 
EcFeaturePkg: Modify and rename BatteryDxeLib
[Changes]
1. Rename BatteryDxeLib to DxeBatteryLib
2. Rename GetDesignedCapacity() to GetDesignCapacity()
Change-Id: Ib4064e85b768917c443a1b6f1759fa8951202004


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.c
Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.inf
Features/Ec/EcFeaturePkg/EcFeaturePkg.dec
Features/Ec/EcFeaturePkg/Include/EcFeatureLib.dsc
Features/Ec/EcFeaturePkg/Include/Library/DxeBatteryLib.h
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/BatteryData.h
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.c
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.inf
Features/Ec/EcFeaturePkg/Library/DxeBatteryLibNull/DxeBatteryLibNull.c
Features/Ec/EcFeaturePkg/Library/DxeBatteryLibNull/DxeBatteryLibNull.inf

================================================================================ 
Commit: 28590cb61ae778b1b8034dde9f18207ef0e95f97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:56:09 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL M AEP ] Add Config Patch table.
Change-Id: Iefedd24b7a035331db370a0f34c40a2c286afed1


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 363fedf2a002260be081068c112bf4857d08155c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:55:57 2022 -0700 
-------------------------------------------------------------------------------- 
Code cleanup - Heci messages header files
Moved Global Reset definition to MKHI file
Renamed CoreBiosMsg.h -> HeciAddressess.h
Included HeciAddresses.h in each header file that defines HECI messages clients.
Change-Id: Id77779434fcf947156ac0c4201c9177f74c62631


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AmthiMsgs.h
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/HeciAddresses.h
ClientOneSiliconPkg/Include/IccMsgs.h
ClientOneSiliconPkg/Include/IshMsgs.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MchiMsgs.h
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/Include/MeiBusMsg.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/PsrMsgs.h
ClientOneSiliconPkg/Include/SpdmMsgs.h
ClientOneSiliconPkg/Include/UpidMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlert.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/SecuritySetup.c

================================================================================ 
Commit: 1429c65135285615175e394706669cfa1a49c5ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:55:50 2022 -0700 
-------------------------------------------------------------------------------- 
XmlCliFeaturePkg: Add UnitTest framework
Add UnitTest framework
Change-Id: I801541f095f32cee313e6a33a643055964f208de


-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/CISettings.py
Features/XmlCliFeaturePkg/Readme.md
Features/XmlCliFeaturePkg/Test/XmlCliFeaturePkgHostTest.dsc
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/TestCase/XmlCliCommonDxeTestCase.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/TestCase/XmlCliCommonDxeTestCase.h
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/UnitTestMain.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/UnitTestMain.h
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/XmlCliCommonDxeHost.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/TestCase/XmlCliCommonPeiTestCase.c
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/TestCase/XmlCliCommonPeiTestCase.h
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/UnitTestMain.c
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/UnitTestMain.h
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/XmlCliCommonPeiHost.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/TestCase/XmlCliCommonSmmTestCase.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/TestCase/XmlCliCommonSmmTestCase.h
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/UnitTestMain.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/UnitTestMain.h
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/XmlCliCommonSmmHost.inf
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.ci.yaml

================================================================================ 
Commit: e2c174f3e6609b272e524287b971cb601e6e854e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:55:45 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2282_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bb02cbbae6ddc3c49bb3a264fc9de4df027353c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:55:41 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2282_00) and reset Minor Version to 0
Tue Jul 5 20:23:44 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 6ab5807a5594445b396e7dc72dac615f5f29840a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:55:28 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/ItssLib: Fix type mismatch potential issue.
Fix potential issue by align type size.
Change-Id: I7231d48b5786959c70c1aa8c8884c8c218811d1c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c

================================================================================ 
Commit: 9da287706a2bef2aa7875d811d05936c19ae67fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:54:38 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL] Setting THC0 assignment to "None" to avoid delay(~4 sec) during BIOS page loading.
Change-Id: Id38ed490bfccbada6bb660b944a1d595231f799a


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 094b48ad9f0d5239a8ea911ea649afb396c9289f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:54:03 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Use PCH GPIO pins for DP Aux Bias Controls and Isolation
- Added missing VW Mapping information
- Added proper functions to retreive above information
Change-Id: Iaa422fdffa80d253702240be0943b86634089e35


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioTopologyLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioTopology.inf
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioV2NativeSignals.c
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: d89c24c58f9f73d1261f6dbb3b87dbe355c2db5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:59 2022 -0700 
-------------------------------------------------------------------------------- 
Features/SataEraseDxe: Fixed Klocwork warning with improper casting
Created a  variable to promote the multiplication of
'ControllerData->time_for_security_erase_unit * 2 * 60' to a UINT32
before passing to EFI_TIMER_PERIOD_SECONDS.
Change-Id: Ided66b2b8f73c32b3424f700c5926d51703ac227


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.c

================================================================================ 
Commit: 6c2a9f0c8a9f6865fc8820f6585b7c2ab0790226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:52 2022 -0700 
-------------------------------------------------------------------------------- 
FirmwareGuard/CapsuleFeaturePkg: After Firmware Update OEM ID set on CSME, Capsule Update can't update correctly.
In general, Intel(R) ME Firmware Update ->Firmware Update OEM ID will be updated by OEM customer from <00000000-0000-0000-0000-000000000000> (Default Value) to <Specific OEM ID>.
Currently, if customer update the OEM ID, CSME capsule will be skip.
Change-Id: I714b52ccaca8ae73be25491b7267d758e0de0340


-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.inf

================================================================================ 
Commit: 3d1475856bf19c0ebac00296801340f97c87c90b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:48 2022 -0700 
-------------------------------------------------------------------------------- 
Memory access violation in AdvancedAcpiDxe driver
Make sure the length of CopyMem does not exceed the size of destination buffer.
Change-Id: I1c5e7966a04b7a42c627c518f4cb6519b9197655


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 0a76bad5d599305cbcfd901ad0829b63620a74b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:41 2022 -0700 
-------------------------------------------------------------------------------- 
[PCH] DMI ASPM propagated from global ASPM knob
PCH DMI ASPM setting, and IOE DMI ASPM setting improved. 
Change-Id: I73ec923dcf79fae9d8ed591113b3995dbe2ffa3c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PchDmiPreMemInfoHob.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: 96f4613658dde56ee49297564154dde94c517038 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:27 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Fix debug Resiliency BIOS build failed due to uCode FV size limitation
[Issue/Feature Description]
Resiliency debug BIOS would out of size in uCode/Binaries FV.
Since the size limitation debug resiliency BIOS without any
backward compatibility.
[Resolution]
- Use PCD to include the different Binaries/uCode FV FDF file.
- When build for debug Resiliency BIOBS would use
FvMicrocodeDbgRes.fdf and FvFwBinariesDbgRes.fdf file.
[Impacted Platform]
MTL all.
Change-Id: Ic1aeb5a86c610e7b8eb511d58f3559884143df0a


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3cc7b542d2beb3f0a8b7e9a5689fbab5e8bfd0c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:23 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][GNRD] Kaseyville ClientOneSiliconPkg update
Change-Id: I48e962178ef1446875491eacbb4349266e081a5a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c

================================================================================ 
Commit: ed2cd7d986c1a8b280b83a714237b6c7e205ed37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:02 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S] RPMC Enhancements
Updated FWSTS3 and MCHI Get RPMC Status Heci message definitions.
Implemented Read From SPI and Get Manufacturing Info Heci messages.
Rework: Extracted MCHI messages definitions from MKHI client.
Change-Id: I98ab42cec7e746df0759891f13c84a56c1c1736e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MchiMsgs.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 8e278dd95fd60fc8c6ec92dde900f49820e2ccb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:47 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Redesign PSS (Platform Secure Storage) related features to be sharable across platforms
PSS related features must be re-designed into self contained FeaturePkg by following advanced feature guidelines and move them to Intel\Features\I2cFeaturePkg folder.
Change-Id: I6ae66bfce466e4478b5b03d61045fe1dbd2089eb


-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cFeaturePkg.dec
Features/I2cFeaturePkg/I2cFeaturePkg.dsc
Features/I2cFeaturePkg/I2cPlatformDxe/I2cPlatformDxe.c
Features/I2cFeaturePkg/I2cPlatformDxe/I2cPlatformDxe.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/ComponentName.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/I2cPssMonza.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/I2cPssMonzaDevice.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/I2cPssMonzaDxe.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/I2cPssMonzaDxe.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanelDxe.inf
Features/I2cFeaturePkg/Include/I2cFeature.dsc
Features/I2cFeaturePkg/Include/I2cPlatformDxe.h
Features/I2cFeaturePkg/Include/PostMemory.fdf
Features/I2cFeaturePkg/Include/Protocol/I2cPssProtocol.h
Features/I2cFeaturePkg/IncludePrivate/Register/MonzaPssChip.h
Features/I2cFeaturePkg/Readme.md

================================================================================ 
Commit: f36d2aebe337f588dc83dd76df1f8aef0c873978 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:36 2022 -0700 
-------------------------------------------------------------------------------- 
FirmwareGuard/CapsuleFeaturePkg Correct GbE update algorithm
1. Detect valid sector (1 or 2) to keep correct MAC after GbE update.
2. Correct checksum calculation.
3. Set Word03 bit 0 to indicate checksum field is valid.
Change-Id: I3bec0666bfecab34d7c3836d573018a6af359cf8


-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.c

================================================================================ 
Commit: 791c2ec16bf8b48f9e0bd11a871cddafe0368f0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:32 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2281_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9d1a3d3d4956243982278f1fbd9571f50b50bb02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:25 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2281_00) and reset Minor Version to 0
Mon Jul 4 20:23:36 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: d86e04fd90f726c932fdaaa2c132b821d37611dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:14 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P GCS] BIOS settings for Discrete PD support for 1MP IR camera
Change the OV01A1S camera connection from Conn1 to Conn2.
Change-Id: I25dc5a460af73b926d17960b692b406f2650bcc9


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 1148acef3e1241ba23e4992267450215a0355e6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:00 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] USB IP refactor - remove DebugLib dependency
DebugLib library has been abstracted by moving it to print service
header file that should be specific per environment.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: b546c040887e330399ad433c7d642b46e7748cba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:51:56 2022 -0700 
-------------------------------------------------------------------------------- 
Create DebugPrint service
The print service contains the header file with
implementation of DEBUG macro.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/PrintService.h

================================================================================ 
Commit: f4600949485b956a319f931680f07e957614af35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:51:49 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2281_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d5cc6b1bac0934dcae2f80a111f24a03cfb5f50d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:51:37 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL-P][A0][PO]BT Audio Offload Optios not enabled by Default under "HD Audio DSP Features Configuration"
Change BIOS setup default:
BT Sideband support to enabled.
BT Intel HFP SCO to enabled.
BT Intel A2DP to enabled.


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: f6df8bdbf610068019d0820e0c55387089e09890 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:51:27 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL-P][ACE@Audio] Incorrect ID of BUS with Audio DSP option set as [Disabled] in BIOS
Program compilance mode when DSP is disabled to CC_040300.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 5277928c36e59f8ddbfbc66f9180e49662d81297 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:51:13 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] INF_DFX enable/disable BIOS command update
Several lines of description for the change.
Change-Id: If728cce6c271829b56a339bbdc1e67bdb2ba3447


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 754baa84d289c199541a1997c3a8de1d53fd9639 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:50:59 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Enable GPIO Access for Display on MTL-S
Change-Id: I4d3f63b39e3ec9ca7202385826eec68d25e5cf38


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c

================================================================================ 
Commit: 81878fa7ae632df4cd1ef346bce44e3fdfb26388 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:50:38 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2277_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e39aee0fc18da86393879ed1b354af4128747a4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:50:27 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2277_00) and reset Minor Version to 0
Sun Jul 3 20:35:58 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 341b7a055bcbefd1786c53d8bedb22c6270fc016 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:59 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2276_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 691e26adfe9f236d438a673e17ae8fd134f742fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:55 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2276_00) and reset Minor Version to 0
Sat Jul 2 20:29:40 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: c74b6bb3008c119d5c8cb4ff7643eae759f7b62b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:42 2022 -0700 
-------------------------------------------------------------------------------- 
Mismatch between drain control regs in TprInfoHob and SINIT
- Initialize TPR HOB info after IP configurations
Change-Id: Ibc5fb2804bb6911899710fdf38f09e1566765c8e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: f4e225e11e2a278148557fe9428d9c54959f5aaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:39 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2275_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6e7f2db32e670cbb75c820855ac1adffaff564f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:35 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2275_00) and reset Minor Version to 0
Fri Jul 1 20:24:41 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: e5817ab394597e1212f8d1db0602f91c48c90e31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:31 2022 -0700 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/PlatformVariableGnr: Add XMLCLI_SETUP to checklist
1. Add XMLCLI_SETUP to checklist // XmlCli:FeatureTagContent
2. fix DXE driver
3. fix Obsolete variable name in generated NvVariableUpdateRule.h.
Change-Id: Ib4ae76b8d1ae9a43c8b6748a371cf04401d6d5a7


-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliSetup.h

================================================================================ 
Commit: 876b310828e3074d750af5433c667560851b5102 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:15 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.10.0
Updating MrcVersion.h and ReleaseNotes
Change-Id: I6f2292cd917e7fc8fc764b2cc681cb18412d6085


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb410f8531bdf297a280cebc5e9f13959c3f90d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:11 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.18
Wed Jun 29 16:49:30 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 735d65fb14d412eeba148a444ee92c63af232add 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:07 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] WAM Training Algo Not Reading Driver 1 Result
[Issue Description]
Driver 1 runs with WAM function exiting earlier than expected
[Root Cause]
WAM function was not accounting for Driver 1 needing to read from different register set (PhResult) and
was reading from Driver 0'swhich was just finished and thus already conforming to the requirements and exits early
[Resolution]
Add new parameter to be passed to WAM function "DriverIndex" and use this as to decide where to read PhResult
Change-Id: Ib3ef3fb7f1f9ce01ad6b48dd62c640af8e8a9214


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 65f42149a529fceb4ee4f235369cf88e916f6755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:02 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.17
Wed Jun 29 16:37:16 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa7aa8f431a39dcbf46a431054998173d4f7d5c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:58 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Per Pin CS: Fix Per-Rank CS Offset Loss When Margining With MrcIterationCmdCtl
[Issue/Feature Description]
Some power training and margining code in the MRC use the
ShiftPIforCmdTraining function with the MrcIterationCmdCtl option to
change sweep the CS and CA timings relative to the current trained value.
The function ShiftPIforCmdTraining was recently changed to always clear
the CsPerBitCcc GetSet which results in an unexpected effective Rank CS
PI code change on multi-rank systems where there is a trained non-zero
per-Rank CS timing offset.
[Resolution]
- Refactored MrcCsPerPinNormalizeRanks to support CtlPiCode input values
and normalization on a per rank mask basis.
- Added calls to MrcCsPerPinNormalize after each MrcIterationCmdCtl restore.
[Impacted Platform]
All
Registers impacted: MC [ ] Phy [x] Both [ ]
Change-Id: Id49a60e5885b4bb90638445897771cc4e5174981


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: bc75724bc9a03733139040475554a388a8a285dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:54 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.16
Wed Jun 29 14:28:05 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 175be55661dcf1a98cf342346ad66b92d21df42d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:50 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] AuxClk Instability Observed
[Feature/Issue Description]
PLL Calibration unlockcnt increases when PLL Offset Calibration is enabled
[Resolution]
- Remove PLL AuxClk Offset Calibration before PM0 and for DVFS and DCC
for all MTL derivatives
- Change the MRC polling signal from AuxClkFinalLock to PhClkOffsetCalLock
after enabling PLL PhClk and wait for lock. This polling for ColdBoot only.
[Affected Platforms]
All
[Impacted Registers]
Mc [ ] Phy [X] Both [ ]
Change-Id: I86e6760b1596929d8a329b913039b0d9d1cf1297


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoPll.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoPll.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcChipRouting.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: dd3e40b2b644f6aa96025f55b0111a942053efb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:44 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.15
Wed Jun 29 12:20:46 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29fd894bb60904d0284ed832958c50a841788e59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:40 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Dimm1 only occupancy
[Feature Description]
Add Dimm1 only occupancy support
[Resolution]
Set DdrMiscControl0.DDR52dpc if DIMM1 is populated
Add IsDimm1Enabled output variable and use for CR programming whenever DIMM1 is populated
Additional Changes:
Update MrcCalcCccPartition to support Desktop CCC Shared Channel Calculation
Update MrcGetSetUpdatePhyChannels for GsmMixerCode
[Impacted Platform]
MTL-S
Change-Id: I91d3b8e763bc85b02a59ffe85a4ecb49730a447a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 555bd8072102dedecdd6b3af3eb195a1be3ccdb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:32 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Jun 29 00:28:11 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eb040a9d5c949815953955c727a84787d731fe96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:28 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] LVR output voltage error increases with auto trim enabled
[Feature Description]
MRC must perform the LVR Auto Trim calibration on the VTT Partitions
[Resolution]
Loop Partition for PartitionPg and PartitionVtt
Update ParIndexMask to match with Partition
[Impacted Platform]
All
Change-Id: I8811a238a3f93324ee8e831d6bcbb6f54a01115f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 2546a1b156bfb909cc39a22593daf954b1e72691 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:24 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] RMT should run DLL reset, JEDEC reset, full comp cycle, and ZQ cal before margining to capture variation in data
[Issue/Feature Description]
To correctly capture variation in our SMV UPMs, we need to run a DLL reset,
JEDEC reset, full comp cycle, and ZQ cal before RMT for all memory types.
This should only be run for per-rank RMT.
[Impacted Platform]
Registers impacted: None
Change-Id: Ide7eab20cab2eccddb3d1caf3cba0d685524ed0a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 51aa3d4271343692913268bf50d89c0c87122c35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:20 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jun 27 16:04:27 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b02da0c5eaece7e78c677e8a5f87b8e49818cc6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:16 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5]  LPDDR5 x16 ECT does not properly mask out DQ Bit7 for swapped byte configs
[Issue/Feature Description]
Under the circumstance that LP5 x16 config has lower and upper bytes swapped, the current ECT
code does not properly mask out bit 7. During ECT, CBT feedback is only the lower byte returns feedback
therefore, MRC should only mask out bit 7 of lower byte, and not touch the upper byte.
[Resolution]
MRC should only need to mask out bit 7 of the lower byte, and should not have to add additonal code
to mask bit 7 of the lower byte.
[Impacted Platform]
Registers impacted: None
Change-Id: I7a9914c38fbd5035b44237fe7d6e379c0357573d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 3244955d55ea57cc11c5a1a1cf5d7da8d42d0dc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:12 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jun 27 15:12:51 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68c47bd7bdcef8d111e21fb0da30e0a797baa11e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:08 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] CA down comp code in A0 LP5 should be overridden with the CA Up rcomp code
[Issue/Feature Description]
For MTL A0, LP5 <=5400, the CA Down rcomp value should equal the CA Up rcomp value
Remove the current change to force CaVoltageUpdate = 1 for LP5 MTL A0. This change is not
needed based on latest feedback from design.
[Impacted Platform]
Registers impacted: Phy
Change-Id: I2d6a2d5329ac4b61c4d9ad28ffbca068a83a68bc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: fe5f05bc14df0159e1416c29b11c0600e121f597 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:04 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jun 27 01:47:41 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c3890c695ff63107e9e3183b86f1b6b6bd5c251 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | OC] Extend MC timing range with divider disable
[Feature Description]
Extend MC timing range with divider disable
Users will request DRAM protocol timing in tCK units to the MRC.
When the timing exceeds the register range:
MRC will disable the timing divider for that specific Gear ratio.
MRC will divide the timing it programs into the timing field by 2.
The two CR.Field interfaces are as defined:
Gear2 - SC_GS_CFG_0_0_0_MCHBAR.no_gear2_param_divide
Gear4 - SC_GS_CFG_0_0_0_MCHBAR.no_gear4_param_divide
[Resolution]
Add a new function MrcGetSetNeedDivide to check if MRC need
do divide on some MC registers fields. GetSet will call it
and do divide/multiply on the values.
Add a new function MrcGetDividedValueTck to do divide
for non-HAL access.
[Impacted Platform]
DDR5.
[Registers impacted]
MC [ ]
Change-Id: Ia1cf3e0c48483aa72ca073e73f4490ec72b78ef3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 4d151dfc270228dc1b40cd393a9bee6de6b5d191 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:56 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.10
Fri Jun 24 00:03:43 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 842726df19b4344a4f62209a414593b749df7ebc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:53 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jun 24 04:14:13 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 673c969209c22df9526a39c35017f56e53aba048 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:49 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DCC Init - enable  size info and warning message in default BIOS log for PHCLK and QCLK Calibration
[Description]
(1) PHClk Duty Cycle Calibration, enable  size info and warning message in default BIOS log
(2) QCLK Duty Cycle Calibration, enable  size info and warning message in default BIOS log
[Impacted Platform]
All
Change-Id: I640c50c79b89fb93b11d29614fba1d2d947dc12c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d4e83d37b973235ce35d502bf13f5421d13d8bfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:46 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jun 23 08:55:23 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c0f92f887645a44512eea93e4a133e9de33217c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:42 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Fix address unmapped issue
[Issue Description]
This is due to GsmClkTcoCode is accessing Lane = MRC_IGNORE_ARG when calculating offset.
[Resolution]
Set GsmClkTcoCode scope to GroupScopePerCccClkLane and set Lane to DDRIO_CCC_CLK_LANE in MrcReadPrintByScope
[Affected Platforms]
DDR5
[Impacted Registers]
Mc [ ] Phy [X] Both [ ]
Change-Id: I6f7cb44da2b5198940ae3df27dc099b087a21a2d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e1a22ea4a4e36a00911c93a22ce384bff29a0ac8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:38 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.7
Wed Jun 22 18:11:16 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9c2f01b85f06791205ee3d5747c7fba39d3fa418 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:34 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Jun 22 15:13:22 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c5dc31877b5f6dfe471e17247b28a6930493274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:31 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Make the ReadMPR WCK Gear4 
[Issue/Feature Description]
This requires LP5 Wck Gear4 single rank to run readmpr ReadTraining
while wck is in safe mode, needs to be applied to all MTL family steppings.
Change-Id: Ie2796743b58b25f7a91b7deec886b0fd39261e2e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 4397439789b4fd3391d12de393d6d7cbdd4df986 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:27 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Jun 22 14:34:38 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f0ab0a4d1fcbb45a00ab2f166a6cb960e158a86f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:24 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Default Input Rcomp target and Rcomp register values must be 0
[Issue/Feature Description]
The default values for Input->RcompResistor and Input->RcompTarger[] need to be 0.
Otherwise, Local stub and Minibios will not be assigned the correct Rcomp Register and Rcomp Target
values which should be based on Ddr type.
[Impacted Platform]
Registers impacted: None
Change-Id: I05213183eb68e14932d00048e1e2ac6cf0fb9f45


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7264b223fc21ce22565e79bf74a760a84476f6d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:20 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Jun 22 01:17:23 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ecf52213ce2c6abed415f17fcebf0834236fd0a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:17 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jun 21 21:23:52 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60000fd61043d0a0da2c329ff57b7184042e76ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:13 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Wrong MR number print in MRC log
[Issue/Feature Description]
MRC is incorrectly printing out the MR name which it is printing out in the MRC log
Change-Id: I3148bc028a767623be909e902651d665e0baf938


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 57cc5786e7a09f3702edc15ced338f9b122616b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:10 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jun 16 00:32:24 2022 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc9862867e5801def4a220cd81280137f201545f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | OC | DDR5] ECT Change Sweep2D to accept varying sweep scope
[Issues]
The default sweep scope for early command training CS/CA is
fixed and too small at OverClock.
[Resolution]
Change Sweep2D to accept varying sweep scope.
At OverClock, sweep Ddr5Vref_60p0~Ddr5Vref_83p0.
Add new options into BIOS menu on Memory page:
CsVrefLow
CsVrefHigh
CaVrefLow
CaVrefHigh
If CsVrefHigh euqals non-0 values, choose these values
inputted by users. If CsVrefHigh euqals 0,
choose default values. Same thing for CaVrefLow.
It's not safe to sweep very high vref like above 90p0. The BIOS menu
allows to choose 50p0 ~ 87p0.
[Impacted Platfroms]
MTL-S DDR5 OC
[Impacted Registers]
DRAM MRs.
Change-Id: I099490e9e0671d08a1d410dd49a6c1f432a62959


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 0e7559dfe0469895748337f2ab3b6a123ab8308d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:02 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.1
Wed Jun 15 13:40:43 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c750761b26482ab17fc48add09b29be9a4a8a617 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:55 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/mtl: Update MrcVersion.h and ReleaseNotes to 0.6.9.0
Updating MrcVersion.h and ReleaseNotes
Change-Id: If1fbbc7f1cfab1fbbb2a255f71dc8e43cc0eee9a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5c092b344e2341aa8220077bc4f3b960c0137d83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:26 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] interrupt swizzle config
This changes adds new config block that is used for configuring how to
program interrupt swizzling functionality in EAH.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEah.c
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Ieh/SwizzleConfig.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/IehHandle.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiSwizzlePolicyLib.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiSwizzlePolicyLib/PeiSwizzlePolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiSwizzlePolicyLib/PeiSwizzlePolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c

================================================================================ 
Commit: 0aa3724b01326dcc66a2ad5daa1c201a898242ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:22 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] EAH initialization in MtlPchInitLib
Adding EAH initialization in MtlPchInitLib along with installation of
config block. Modifying IRQ assignments based on EAH swizzle
configuration.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchConfigHob.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEah.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/IehHandle.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiEahInitLib.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiEahPolicyLib.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahInitLib/PeiEahInitLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahInitLib/PeiEahInitLib.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahPolicyLib/PeiEahPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahPolicyLib/PeiEahPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitCommon.c

================================================================================ 
Commit: 853d373d2769c611ac3ee750b48f0108de4f7580 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:17 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] EAH policy and EahInitLib
Created EAH config block and policy lib that'll be used for EAH
initialization. Created EAH init lib that'll program EAH according
to recommendations.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehRegs.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/IehHandle.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiEahInitLib.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiEahPolicyLib.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahInitLib/PeiEahInitLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahInitLib/PeiEahInitLib.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahPolicyLib/PeiEahPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahPolicyLib/PeiEahPolicyLib.inf

================================================================================ 
Commit: e7942c304f2c13169c513dfa7bb43e9c24ff21ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:10 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][MTP M/P/S] BIOS RCR for ISH I3C configure default value in BIOS setup menu
Set the ISH I3C pins as the default setting in the BIOS setup menu (the current is ISH I2C).
Change-Id: I0d5f3c21169b182a91c29ec9bb44b844baf5f5f2


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: ac82616148297baf11099ca06f41d3ef82ce6d63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:06 2022 -0700 
-------------------------------------------------------------------------------- 
Feature/Storage: Fixed failure of UFS card re-provisioning from 8 LUNs to fewer LUNs
EFI UFS Provisioning Tool is not clearing previously allocated configuration
and hence config descriptor write in the tool failed when it is trying to allocate
fewer LUs. This is fixed by clearing unit descriptor part corresponding to previous
configuration in the configuration descriptor.
Change-Id: Ie61d85dcd8817ab7cd071d895b75781ba87f9179


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: ff1a70e8c86306dcd7e4c74db4dc1510cf3da67f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:45:05 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Rename GPIOV2_PROTOCOL structure to GPIOV2_SERVICES
Change : Part I
1. GPIOV2_PROTOCOL  -> GPIOV2_SERVICES
2. GpioProtocol     -> GpioServices
3. GPIOV2_PROTOCOL_PRIVATE -> GPIOV2_SERVICES_PRIVATE
4. Protocol/GpioV2Protocol.h -> GpioV2Services.h
5. Changed above values in function headers and comments where ever
applicable.
Change-Id: I8e7735dbbd462f71500d340dba54fa85b48c6349


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioAcpiDefinesMtlPchS.h
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchTsn.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioAcpiDefinesMtl.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocPrintPolicyLib/MtlSocPrintPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocThermal.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocTsn.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/DxeThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/Include/Library/GpioV2AccessLib.h
ClientOneSiliconPkg/Include/Library/GpioV2ProtocolCommonLib.h
ClientOneSiliconPkg/Include/Library/GpioV2SmmAccessLib.h
ClientOneSiliconPkg/Include/Library/GpioV2VirtualProtocolLib.h
ClientOneSiliconPkg/IncludePrivate/GpioV2ControllerInterface.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/Common/GpioV2ProtocolCommonLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessDxeLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessPeiLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessSmmLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2VirtualProtocol.c
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Library/PeiItssLib.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
MeteorLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: f381d89b5879fe42badc57f95b03d9fe8fe318de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:43:57 2022 -0700 
-------------------------------------------------------------------------------- 
[IP_FW][PCIe] IPFW development to align Code with FAS 0.5 - Part2
Change-Id: Id00a5318543e64e77a06140679b80b09a3091da3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcieSipInitLib.h

================================================================================ 
Commit: bc383649279868896f8e6fff5863bb257548982c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:43:53 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] support MaxSpring WWAN ingredient on MTL
Adding 0x080014C3 to WWST ACPI control method as a supported WWAN device.
Change-Id: I0c5e6c356e6bc5792cd50e4a1ef74616fd3b5c64


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl

================================================================================ 
Commit: 16cedc4b2eaf137e91c4c26fea2243e6e9d88660 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:43:36 2022 -0700 
-------------------------------------------------------------------------------- 
IPFW ExpressHelpersLib structure
Change-Id: Ie213be9a397b4ca5bf0d1d6e5ad8fb39dbaa2878


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpLib.h

================================================================================ 
Commit: d1164b53d73b8597d0c04372b51b629f61261243 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:43:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2274_03


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 06eaef1fc67204634b2db595992f2d89230882dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:43:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2274_00) and reset Minor Version to 0
Thu Jun 30 20:28:44 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 38e2eae9f5c3325a1a3eeba1edd06b70a369e942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:42:57 2022 -0700 
-------------------------------------------------------------------------------- 
QualityCheck CheckAhtViolation failed
Fix PlatformNvs.asl and PlatformNvsAreaDef.h
Change-Id: I5a9e8e18d141d606277048723c370b11cf2a07ec


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 7cf06bb2bda3e2f89ac3013f1fd88562ab9415af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:42:30 2022 -0700 
-------------------------------------------------------------------------------- 
[CnvFeaturePkg] Add FUNC#4 to Intel WiFi _DSM
1.Added function#4 to Intel WiFi _DSM for CNV DLVR RFI mitigation. CNV DLVR
can be enabled only when global DLVR is enabled.
2.Removed BaseCnvLib from CnvFeaturePkg.
Change-Id: I46dc1467fcb728fe9585321e02c45827ff80c9c5


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/CnvPkgNvs.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc4.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWifiDsm.asl
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dec
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkgPcdInit.dsc
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.inf
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuHiiConfigAccess.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuVfr.vfr
Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVfrSetupMenuHii.h
Features/Connectivity/CnvFeaturePkg/Library/BaseCnviLib/BaseCnviLibNull.inf
Features/Connectivity/CnvFeaturePkg/Readme.md

================================================================================ 
Commit: 759f523e1a423a99689444639507a0cee5893f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:42:08 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2274_02


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5a3b63c3bdc9442f8a2646d13d58ecb292a8db60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:42:05 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] MTL PO Safe Settings: GPE1 to be disabled by default
Disable GPE1  by default safe settings for MTL PO.
Change-Id: If8fff8f96be18467c36640d1889401e2b55c2d23


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 27970ad51ee07c304ccfdfb488de5ae91f66e039 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:41:50 2022 -0700 
-------------------------------------------------------------------------------- 
Common API to read NGU PMA registers from both A0 and B0
Change-Id: Ibcebc21660a4405a2ff3291e67459efb752e8f7c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Noc/NguPmaRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/Noc/IncludePrivate/Library/PeiCmiInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/IpBlock/Cce/LibraryPrivate/CceLib/CceLib.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 45fb69426e431b1e25dea7b4d2a53fd8e93a65e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:41:22 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2274_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e0e291cf11988ee2877fcd18007e44314a4affae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:41:18 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] BIOS Support to add new ID for HidWovLed ingredient on MTL
Making the knob disabled by default till driver integrated in OS.
Change-Id: I8eca2669300ef6133ce56aa64f93c205dbf32dca


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 318beae85ed7b8aca923ebdec66d923add9fa44e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:41:08 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2274_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9533ea91fcfabb8dcc5897efb349416fdaeb7afc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:41:01 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] xHCI programming update
Updated xHCI programming for programs using IP V19.2 based on latest
programming guide revision 3.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbHostRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 1711a71cfd2976ce685afa518558b59aea9e9c87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:51 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Replace deprecated PcieSegmentLib usage with PcieConfigAccess interface in IshInitLib in IpBlock.
Change-Id: I151fa75e16d4673ce3a2a70ff53ee1b3de77cf16


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/IncludePrivate/Register/IshRegs.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshInitLib.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.inf

================================================================================ 
Commit: 6eab128a4629fb878988610804bf7b62fc934895 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:28 2022 -0700 
-------------------------------------------------------------------------------- 
CmosFeaturePkg: Add UnitTest framework
Add UnitTest framework
Change-Id: I7ad3696f4d41feace183ad410d679d37bd6d24e5


-------------------------------------------------------------------------------- 
[Changed Files]
Features/CmosFeaturePkg/CISettings.py
Features/CmosFeaturePkg/CmosFeaturePkg.ci.yaml
Features/CmosFeaturePkg/Readme.md
Features/CmosFeaturePkg/Test/CmosFeaturePkgHostTest.dsc

================================================================================ 
Commit: 93faaee03d2e2a1ea5a85f1795194c18a8ccb9be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:21 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg/MeteorLakeBoards: Update default VTd setting for MTL SoC A1
MTL SoC A1 enables DmaControlGuarantee, ControlIommu and X2ApicEnable.
MTL SoC A1 disables PEI phase DMA protection.
VTd ADM is used.
Change-Id: I71568823d909c8f54485d79352a8b405c04e58db


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.c
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: bbd956dab3ceeba4210d3f240a730626dd2d4e6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:14 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg: OCR boot option data is not being saved
OCR driver needs to be installed before AsfDxe so boot option data can
be saved.
Change-Id: If04025a7794e8683617ce5b49228055ee3d24139


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: de53c2917c665c2382f5dc93c77ee8787c0d5b6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:08 2022 -0700 
-------------------------------------------------------------------------------- 
Solve quality check CheckFormat failed
1.Replace line ending format from unix to windows
2.Replace non ascii characters
Change-Id: I3be89c02f6e025fbf5574996c6360f87a66697ac


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/Readme.md

================================================================================ 
Commit: 67f60e8fdb7c96e4fa36288f03f6cb3ea0b75276 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:04 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeFspPkg/Upd: Update Partial Header list for MTL
Update Partial header UPD list for FSP M and FSP S to inlcude
already open sourced UPDs and delete deprecated ones.
Also add ThcAssignment Upd to the list
Change-Id: I979132909d349fb39f16644401f86266150561f7


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: ec14380f33877f3b1aa2fbecc3b38555b88c1f95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:01 2022 -0700 
-------------------------------------------------------------------------------- 
Trim trailing space
Change-Id: Ice50f67a2f6dff1e8e63b45865796e88c9572d9c


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h

================================================================================ 
Commit: df3d28484661f80429ec21fa9620ec080312ee0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:39:51 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2273_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1dd61cc28d7219595d8f30a02214dbb96650c4f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:39:44 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2273_00) and reset Minor Version to 0
Wed Jun 29 20:25:12 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: f70014f3f4ab4b82759af1a0ea8e7078ceb01d2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:39:14 2022 -0700 
-------------------------------------------------------------------------------- 
ServerGen3 Change FMMT from C to Python
Change-Id: I9f64a253c9a2b8cb43a50d1392c71e2a40f9d30b


-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py

================================================================================ 
Commit: b1735e65bae5fe15718a2e65e817d9c3681cf611 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:38:45 2022 -0700 
-------------------------------------------------------------------------------- 
Remove unused code.
Change-Id: I127c2308796a4026250f33323f6a4d187bc6f48d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c

================================================================================ 
Commit: 287e11f31a8050558955e955223975622032d032 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:38:35 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-A0][MTL-P]VMD Controller and NVMe Disks mapped under VMD, not entering D3hot when PCIe link is in L1.2 substate
Fixed VMD ACPI table installation
Change-Id: I4eb60e875c587585a8326f301839b1031ffaf95e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/IncludePrivate/Library/DxeVmdInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.inf

================================================================================ 
Commit: 3698109a12bf48757dd0a9ff26cbda79fbda7ec4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:38:25 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] BIOS to enable IOMT on client platforms for Additional PHYs
Change-Id: Idcf5c8c904c36da25a8f02953d7aa4bf3fe8dadc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.c

================================================================================ 
Commit: 8f2e3a86b7f20ca046d883b63dd8890197b59a2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:38:12 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Preserve LPM_GLB_EN bit value
Chipset init is programming LPM_GLB_EN bit which BIOS later on do to
MmioWrite32 during the LPM_EN programming. This change will preserve the
LPM_GLB_EN value.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c

================================================================================ 
Commit: f8e6b6e20d66c8091a37a7b115abff6cc34fea60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:37:53 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Solve quality check CheckFormat failed
1.Replace line ending format from unix to windows
2.Replace non ascii characters
Change-Id: I5028a0e168cd2dfdc67c2bbd7052c551c63f16d6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchP2Sb.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/Ver2/OverclockingConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SerialIo/SerialIoConfig.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoI3cSocLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
Features/ClientSmbiosFeaturePkg/Readme.md
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/OemTrustedDeviceSetupDxe.c
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/TrustedDeviceSetupDxe.c
Features/Storage/FfuFlashingFeaturePkg/Readme.md
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/OemTrustedDeviceSetup.c
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: b10a576c8d3f63fd370a287cb0544164ddc8fdae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:37:43 2022 -0700 
-------------------------------------------------------------------------------- 
[IP_FW][PCIe] IPFW development to align Code with FAS 0.5
IPFW code needs to align exactly with FAS 0.5
Change-Id: If8b95b82ef00bd578b92dde73b349ab68561f02c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcieSipInitLib.h

================================================================================ 
Commit: 208096900d0d2842e579a676d881dc6382826bc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:37:39 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] BIOS Support to add new ID for HidWovLed ingredient on MTL
Request to add BIOS Support, new ID and BIOS Set up menu to keep default enable for HidWovLed ingredient on MTL.
Change-Id: Icb3ff8e45f0927debd5a74fbc3408423a22446c1


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.uni

================================================================================ 
Commit: 1e2dcb53fdd09a1fa9464a4ff53ac8de7c118a9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:37:35 2022 -0700 
-------------------------------------------------------------------------------- 
DGR: [MTL] Code to check  Identity MSR before loading DGR
Implemented code to check  Identity MSR before loading DGR.
Change-Id: I936f56b5f35f57d45d94ef2d62ba4427d71784b7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h

================================================================================ 
Commit: d33469db8f3695267ae9fdb9e2864ac3aeb991dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:37:00 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] MTP-S add Gpio Acpi Pin defines to GpioAcpiDefinesMtlPchS.h
Added MTP-S Gpio Acpi Pin defines to GpioAcpiDefinesMtlPchS.h
Change-Id: I13a6dd63d4ad140ecbb20ef2097fd32ab4c8772c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioGroupsMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioAcpiDefinesMtlPchS.h

================================================================================ 
Commit: d2d23f750344585055f1c8a582d0de21dfef08ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:36:46 2022 -0700 
-------------------------------------------------------------------------------- 
XmlCli: XmlCliCommonSmm SW SMI 0xF6 consumes data outside of SMRAM
Change-Id: Ibfb1a01512ab65fbc7556b8fedf7bd3a42a4ee91


-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliCommonLib.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.c

================================================================================ 
Commit: 217c69b5a99343adbf27a5e3f0b890752acdfbd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:36:43 2022 -0700 
-------------------------------------------------------------------------------- 
CapsuleFeaturePkg: Add UnitTest framework
Add UnitTest framework
Change-Id: I123ae4b06a0bdd7092ea34d0981a121868ebd3cc


-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/BiosResiliencyDxeHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/TestCase/BiosResiliencyDxeTestCase.c
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/TestCase/BiosResiliencyDxeTestCase.h
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/UnitTestMain.h
Features/FirmwareGuard/CapsuleFeaturePkg/CISettings.py
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.ci.yaml
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/MeFwuDxeHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/TestCase/MeFwuDxeTestCase.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/TestCase/MeFwuDxeTestCase.h
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/UnitTestMain.h
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/MeResiliencyDxeHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/TestCase/MeResiliencyDxeTestCase.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/TestCase/MeResiliencyDxeTestCase.h
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/UnitTestMain.h
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/PlatformInitRecoveryPeiHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/TestCase/PlatformInitRecoveryPeiTestCase.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/TestCase/PlatformInitRecoveryPeiTestCase.h
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/UnitTestMain.h
Features/FirmwareGuard/CapsuleFeaturePkg/Readme.md
Features/FirmwareGuard/CapsuleFeaturePkg/Test/CapsuleFeaturePkgHostTest.dsc

================================================================================ 
Commit: 7d2e5ef1f271b2e7d38616907c80f51f65202c7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:36:39 2022 -0700 
-------------------------------------------------------------------------------- 
Vsys Critical option in BIOS setup
Change-Id: I302b419828740c054be87446491f214cd29f2e7d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConfigBlockLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: defb5542bf50f64a4c08ceacfbca8a43dbe18caf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:36:22 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2272_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 56323ad08463e8fed57628c8d22542ae8316e159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:36:11 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2272_00) and reset Minor Version to 0
Tue Jun 28 20:24:47 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: b18012be346dbc66ad39c0ecdd654486b6564dc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:35:46 2022 -0700 
-------------------------------------------------------------------------------- 
CnvFeaturePkg: Add UnitTest framework
Add UnitTest framework.
Change-Id: Ic51b1a353fe6b6f7182eda93a225f98736a520d2


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CISettings.py
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/CnvDxeHost.inf
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvDxeTestCase.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvDxeTestCase.h
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/UnitTestMain.h
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.ci.yaml
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariablesHost.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVariablesTestCase.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVariablesTestCase.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.h
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/CnvVfrSetupMenuHost.inf
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/TestCase/CnvVfrSetupMenuTestCase.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/TestCase/CnvVfrSetupMenuTestCase.h
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/UnitTestMain.h
Features/Connectivity/CnvFeaturePkg/Readme.md
Features/Connectivity/CnvFeaturePkg/Test/CnvFeaturePkgHostTest.dsc

================================================================================ 
Commit: fa1d0264e5ad907c63e4e41c1e42a351d1de208d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:35:39 2022 -0700 
-------------------------------------------------------------------------------- 
Memory instability issue fix using GCC fsp binary
Change-Id: I83f722a9c50d7de9e8f2e3cafd79ab9ab8fd80c2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 300b6ce38ab9c0d79269cca1bfc4f3e43e599116 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:35:35 2022 -0700 
-------------------------------------------------------------------------------- 
DptfFeaturePkg: Add UnitTest framework
Add UnitTest framework
Change-Id: I772cb6d97ebd9c19ffdbb82032fc221644cd9fa0


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/CISettings.py
Features/Thermal/DptfFeaturePkg/DptfFeaturePkg.ci.yaml
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/DptfInstallTableDxeHost.inf
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/TestCase/DptfInstallTableDxeTestCase.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/TestCase/DptfInstallTableDxeTestCase.h
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/UnitTestMain.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/UnitTestMain.h
Features/Thermal/DptfFeaturePkg/Readme.md
Features/Thermal/DptfFeaturePkg/Test/DptfFeaturePkgHostTest.dsc

================================================================================ 
Commit: d716f92fe351fed378fb204b0cc10bfc9d2cc1d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:34:26 2022 -0700 
-------------------------------------------------------------------------------- 
FfuFlashingFeaturePkg: Add UnitTest framework
Add UnitTest framework
Change-Id: Iedfdb8e5bbc56e325ae41489435c1fdebacec3b0


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/FfuFlashingFeaturePkg/CISettings.py
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/FfuFlashingDxeHost.inf
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/FfuFlashingDxeTestCase.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/FfuFlashingDxeTestCase.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingFeaturePkg.ci.yaml
Features/Storage/FfuFlashingFeaturePkg/Readme.md
Features/Storage/FfuFlashingFeaturePkg/Test/FfuFlashingFeaturePkgHostTest.dsc

================================================================================ 
Commit: 3f161724a39f1a29c0c87164563f9e9ec05f1681 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:34:23 2022 -0700 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: Add UnitTest framework
Add UnitTest framework
Change-Id: I057dcacc8b961dda382ad1115c712e69d2a09fa2


-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/CISettings.py
Features/I2cFeaturePkg/I2cFeaturePkg.ci.yaml
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDxeTestCase.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDxeTestCase.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/I2cTouchPanelDxeTestCase.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/I2cTouchPanelDxeTestCase.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Readme.md
Features/I2cFeaturePkg/Test/I2cFeaturePkgHostTest.dsc

================================================================================ 
Commit: d7f78cae6b1f4731dd93b7aed7cea43d9390d829 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:34:16 2022 -0700 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg: Add UnitTest framework
Add UnitTest framework
Change-Id: I17d2253b00d195bb847d116f0fa94c39faab4e74


-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/CISettings.py
Features/ClientSmbiosFeaturePkg/ClientSmbiosFeaturePkg.ci.yaml
Features/ClientSmbiosFeaturePkg/Readme.md
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/SmbiosMiscDxeTestCase.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/SmbiosMiscDxeTestCase.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.h
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/SmbiosTpmDeviceInfoHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/TestCase/SmbiosTpmDeviceInfoTestCase.c
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/TestCase/SmbiosTpmDeviceInfoTestCase.h
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/UnitTestMain.h
Features/ClientSmbiosFeaturePkg/Test/ClientSmbiosFeaturePkgHostTest.dsc

================================================================================ 
Commit: df8fc09fe8a12fc5e06e852c33c21d09cf2d846c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:34:09 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P]:PdNumber fix
PdNumber should be displayed as decimal. Fixed coding error.
Change-Id: Ia74269da710391cf7638b2b6c129d64a8631692b


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c

================================================================================ 
Commit: 86f95c77614f07479eb15a7857ffea2998b9ad7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:34:02 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Remove UFS PWM-G1 x2 lane Power mode change in BIOS
From the past platforms, BIOS had carried an implementation that does
intermediate power mode change to PWM-G1 x2 lane before going to any HS gears.
This BIOS implementation was required to overcome the issue described below:
A 1x2 UFS3.0 controller present in the past platform has a small window during
clock switching where the 2 lanes in the same controller/port is operating at
2 different clock frequencies which break the FIA Architecture requirement i.e.
all lanes of a controller/port should operate in synchronous i.e. same frequency.
This will result in glitch that causes incomplete handshake between UFS3.0 and PHY.
A 1x2 UFS2.0 or UFS2.1 controller will NOT have 2 lanes operating at 2 different
clock frequencies as dummy burst is always part of clock switching process in UFS 2.*
and this dummy burst was optimized in UFS3.0 controller.
Also platforms that have newer UFS Subsystems(UFS3.1 Host controller+FIA+PHY) does
not have this issue and hence the BIOS implemenation of going to intermediate
power mode change to PWM-G1 x2 lane before going to any HS gears is not required.
Change-Id: I9fd4b4f96c7c3b453933c82ec65d6b36844411a1


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: 82f19b1506f714ae549591259b272d1ba14508b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:33:46 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2271_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 90b2c650b4bda3fbe88ddd345f935c1f81023fde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:33:34 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2271_00) and reset Minor Version to 0
Mon Jun 27 20:25:22 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 062e34daa85f36a5926213772d5ef1e0936a383e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:33:21 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Update IP register/names base on OSXML release for PCH/South-SoC IPs- CNVI
Update register definition based on OSXML release.
Change-Id: I95975f42fa5b1efd4b6ab4723ce0b80555649e2b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocCnvi.asl
ClientOneSiliconPkg/Include/Register/CnviRegs.h
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviWifi.asl
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.c

================================================================================ 
Commit: 19135ee4ede92a0c4d9923bc4d279bb02e510ebf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:32:55 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg: MKTME TPM log change
Change-Id: Iab6547462ca5bd57f319c362159bbf484a721622


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c

================================================================================ 
Commit: 529de5cb4ad88d161cdb5244629ed0b181872dc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:32:11 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] I3C2 Support
- I3C Config Block updates for multiple controller support
- Added SerialIoI3cPhantom mode for single BDF-2 channel identification
- New Setup menu for I3C2
- Moved GetPchMaxSerialIoI3cControllersNum to PchInfoLib (non private)
Change-Id: I99b7d6791865728602dae8f0e8840842f61dbc06


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoGpioAccessLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchLimits.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchInfoLib/PchInfoLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SocInfoLib/SocInfoLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Include/ConfigBlock/SerialIo/SerialIoConfig.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoGpioAccessLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoI3cSocLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/SocInfoLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: ca4f7b72c6ef02f1a08be97d07a0f28ff28fafbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:53 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Added missing signals' definitions for LPSS, SNDW and THC
Updated autogenerated GPIOv2 files, this change adds missing
signals' definitions for LPSS, SNDW and THC.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: be6a9a5cce4d1ef525d4a6abd99ad916ae6d9dd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:49 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2271_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cb9608b9d871382aa026a84f1f8d2a42a6f99dd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:46 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Adding MTL-M PO safesettings
Adding MTL-M PO safe settings for both configurations/Board IDs
Change-Id: I4decf88fede747bcebb32ab766ae92088ac5b670


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: ecb52dfd40e906f0b215c756ed04c40bfcd6e78e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:42 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.8.5
Change-Id: Ie93d00732101345d8cc9e5e05829f94fadd27469


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1fd8e7d442275ceac308a0ed1c7b2491bb8d0a45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:38 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Limit Memory Frequency to 3200 MT/s and Disable SAGV
[Feature Description]
(1) MRC must limit the DDR5 default memory frequency to 3200 MT/s as a
PO safe config
(2) MRC must disable the memory SAGV feature by default as a 
PO safe config
[Impacted Platform]
All
Registers impacted: MC [ ] Phy [ ] Both [ ]
Change-Id: I342699e1c7367bd9a242b5e185631bbd0cd58f75


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 96a86b5ab57405e59a0c074b0ebee2266454b008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:25 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Refactor Hda related files.


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireAggregationAudioComposition.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 912ca345ccacc3cbe73b84a9e65827d81a7f434a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:15 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/DxeVtdInitLib: Add a definiton for DHRD header with extra 'Size' field
Changes:
1. Add EFI_ACPI_DMAR_DRHD_HEADER_OVERWRITE definition, which has extra Size
field (defined in Intel VT-d Architecture Specification v4.0)
2. Update DxeVtdInitLibVer2.c file to use 'Size' field instead of 'Reserved'.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c

================================================================================ 
Commit: 87163537f7cc5ed0091f7d2c23bfd2ca90513997 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:11 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Removal of unused/deprecated PCH DMI programming
This change removes usage of PCH DMI SIP14 programming related code.
This code was in use up to, and prior of TGL-U.
Change-Id: Ib02cf3c37b9535746e33e75329ed207f1d9d9d66


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PchPcrRegs.h
ClientOneSiliconPkg/Include/Register/PchDmi14Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi14.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi14.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiWithS3Lib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi14.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.inf

================================================================================ 
Commit: d93d66d52232cc5737d19a6b886c52cd8e51f724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:07 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S] Move PL4 Boost configuration to before BIOS Reset Complete
Move PL4 Boost configuration to before BIOS Reset Complete
Change-Id: I839a5727e0bd733cba96a13d7ec8b9e894cc0a35


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c

================================================================================ 
Commit: 0799cfaa97a778a946d998859b7a72c0253ca087 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Add FUNC#4 to Intel WiFi _DSM
Added function#4 to Intel WiFi _DSM for CNV DLVR RFI mitigation enablement.
CNV DLVR can be enabled only when global DLVR is enabled.
Change-Id: I2c1ddd42e5d9ce2831f894df809569b1a3839344


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 762d2ddc22b07644cd45a762d1983ca4da20b172 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:56 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Introduce GpioV2VirtualProtocolLib
This commit adds GpioV2VirtualProtocolLib. It is a wrapper to the GpioV2ProtocolCommonLib
that allows both physical and virtual GPIO to be used under single GpioV2
protocol instance. Additionaly added GpioV2Virtual source file that contains
virtual GPIO programming routines compatible with GpioV2Protocol.
Change-Id: Iaa7455bf89752db3fd78702a998c60f6f9a9c878


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioV2VirtualProtocolLib.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2VirtualProtocol.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2VirtualProtocolLib.inf

================================================================================ 
Commit: 58c160707dfb54acaaf83cbbee735ce59c9ef26f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:49 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL S][DMI] Implement BWG Version 2.7
Change-Id: I6fe8387989a215a813b875dabb3beac0698cae31


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: 0af0835fab938222bbc23f7fa85ffde9413ccdc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:42 2022 -0700 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add UnitTest framework
Add UnitTest framework.
Change-Id: I32bbea907cd1db66e089f92a89e38584659f7efb


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/CISettings.py
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/NvmeEraseDxeHost.inf
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseDxeTestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseDxeTestCase.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.h
Features/Storage/NvmeFeaturePkg/NvmeFeaturePkg.ci.yaml
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/NvmePciHcPeiHost.inf
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/TestCase/NvmePciHcPeiTestCase.c
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/TestCase/NvmePciHcPeiTestCase.h
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/UnitTestMain.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PowerLossNotifyDxeHost.inf
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/PowerLossNotifyDxeTestCase.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/PowerLossNotifyDxeTestCase.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.h
Features/Storage/NvmeFeaturePkg/Readme.md
Features/Storage/NvmeFeaturePkg/Test/NvmeFeaturePkgHostTest.dsc

================================================================================ 
Commit: 0a75f289851e03489f39be223198dec63fc38220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:38 2022 -0700 
-------------------------------------------------------------------------------- 
SataFeaturePkg: Add UnitTest framework
Add UnitTest framework.
Change-Id: Ib39cf4d1910eaadee4846a34bc5e487f531bfec6


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/AhciPciHcPeiHost.inf
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/TestCase/AhciPciHcPeiTestCase.c
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/TestCase/AhciPciHcPeiTestCase.h
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/UnitTestMain.h
Features/Storage/SataFeaturePkg/CISettings.py
Features/Storage/SataFeaturePkg/Readme.md
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/SataEraseDxeHost.inf
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataEraseDxeTestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataEraseDxeTestCase.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.h
Features/Storage/SataFeaturePkg/SataFeaturePkg.ci.yaml
Features/Storage/SataFeaturePkg/Test/SataFeaturePkgHostTest.dsc

================================================================================ 
Commit: 9f541bb595c7f696418cceaaa38a0a9ed12fe0f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:34 2022 -0700 
-------------------------------------------------------------------------------- 
EcFeaturePkg: Add UnitTest framework
Add UnitTest framework
Change-Id: I627dbfda9e67deee025951dd8fe6d9379445a9cd


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/BatteryDxeHost.inf
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/BatteryDxeTestCase.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/BatteryDxeTestCase.h
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.h
Features/Ec/EcFeaturePkg/CISettings.py
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/EcDxeHost.inf
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/EcDxeTestCase.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/EcDxeTestCase.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.h
Features/Ec/EcFeaturePkg/EcFeaturePkg.ci.yaml
Features/Ec/EcFeaturePkg/Readme.md
Features/Ec/EcFeaturePkg/Test/EcFeaturePkgHostTest.dsc

================================================================================ 
Commit: 47550ad9e48a02d6b51695f8a1390819007b564c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:27 2022 -0700 
-------------------------------------------------------------------------------- 
CSI api defination update
Change-Id: I7f0dce08b7e080c49169ca2574ce93a35c2e3322


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h

================================================================================ 
Commit: c76ea56da160b5124802bf4d0ca1ac8d8431f0b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:24 2022 -0700 
-------------------------------------------------------------------------------- 
PamLock should be done via MchBar + 0x00006a38U rather than doing in the PciSegment of 0 0 0
Change-Id: Ie4f16d423119a880c73a2d323332e0e0253a4233


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c

================================================================================ 
Commit: 1d1399e92756dd42b14c1def3e9c6ed4a7a1191f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:17 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2267_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 692552d540cc1f136e22bc9764ddf107555d9325 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:13 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2267_00) and reset Minor Version to 0
Sun Jun 26 20:23:34 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 2c21f228a4e9ae1dd3bfe7d7930069d6e6bf7791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:55 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2266_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 45dad7564b169f7d60e5f0d990153a1c2c93831e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:52 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2266_00) and reset Minor Version to 0
Sat Jun 25 20:27:10 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 099e38d0ac7db6fa7117a806a87c036d468aff21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:38 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2265_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b73d8229bbb2b93c7ce7c6484864814161404f2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:33 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Remove TXT  tags, part 2
Change-Id: Ia78822e0d5ec3b564ae6b5ec7b4275e625b6ecea


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 502407d3be4a5a247ea4beaf26d6b96f4f28ac26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:30 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2265_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3c3e633799c3ce2e0e066a7a67b1ac8cfaa79529 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:23 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2265_00) and reset Minor Version to 0
Fri Jun 24 20:23:13 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 29ade001f249613cdf32534c717a5d848edb3190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:50 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] MTPS Psf - fix Pcie Agent Function Config programming
Reverse order of Agent Function Config registers in PciePortData array in MtlPchPsfLib.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c

================================================================================ 
Commit: 8421be306d72cd331cb73140860f50db1cffa302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:30 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P GCS] BIOS support for MTL-P GCS
Update SPD file as per LP5x 1R memory used in GCS build.
Change-Id: Ied2fe18d645ef6ad0c53c42ce628e262d34b4501


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc

================================================================================ 
Commit: bfe523b308410ef2464342e1cf031760c8e59b99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:14 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] The Ssram Pci Cfg Base address moved to FRU layer
In ChipsetInitSync function, pass PMC SSRAM PCI CFG base address as a parameter.
Change-Id: I0e87e389f0f7bb37bac910ef27a2d151ab774875


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlPmcSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlPmcSocLib/MtlPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlPmcSocLib/MtlPmcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.h
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogAgent.inf
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c

================================================================================ 
Commit: f1ac9f2412d39ec5481196647223ffe5853dc5d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2264_05


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5631fd65e4a736a2c8efa5ad283d5198156e70d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:07 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.8.4
Thu Jun 23 22:52:18 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5d9a3f50568ec6f23004304005a58594cb9b605 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] [MTL-P][A0][T4-LP5][PO]: SUT fails to boot with igraphics BIOS 2264.02
[Issue Description]
LP5 T4 systems fail to boot with the latest MRC.
The MRC log shows that SAGV is enabled at POR frequency when LP5 should
be operating at a safe config of LP5 3200 MT/s with SAGV disabled by default.
Root Cause:
A recent change in the MRC Safe Mode config moved the application of the
safe mode inputs too late in the execution flow. The safe modes should
be applied before the MRC task call table starts begins executing.
[Resolution]
- Moved the call to MrcSetSafeModeOverrides into MrcStartMemoryConfiguration
prior to the MRC task call table loop.
- Split out the MrcSpdProcessing DRAM type detection into it's own function
which can be called outside of the MRC task call table. This new function
MrcGetSpdDdrTypeParams is called prior to MrcSetSafeModeOverrides and
populates the DdrType variables that are required for per-DRAM type safe configs.
- Added an early restore of the DdrType parameters for the warm reset and S3 flow.
[Impacted Platform]
All
Registers impacted: MC [ ] Phy [ ] Both [ ]
Change-Id: Idfe74ebc63382117969e959128f37242ba557f21


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: 07ef2776bf155ef54e048cd3fa2c22877c9c74a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:56 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2264_04


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6fd079907ff40b2aefb898298a4a3a6fd98a3e3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:53 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2264_00) and reset Minor Version to 0
Thu Jun 23 20:24:35 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: a57b15afdea51daaecbab6e77fcb4af4b83d3259 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:46 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/ME: Clean up ClientOneSiliconPkg\IpBlock\ME un-used code
1. Use Me\ResetHandler driver to handle ME reset and delete MeHeciReset.c.
2. Delete MeDataHob.h / MePolicyCommon.h / MePolicyHob.h
3. Delete gMeDataHobGuid.
4. Re-use MeUtilLib.
5. Code clean up.
Change-Id: If100b423c5a2b443b7003aebf2fb9ec91120530e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/MeBiosPayloadHob.h
ClientOneSiliconPkg/Include/MeDataHob.h
ClientOneSiliconPkg/Include/MePolicyCommon.h
ClientOneSiliconPkg/Include/MePolicyHob.h
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.c
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.inf
ClientOneSiliconPkg/Product/MeteorLake/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxeLib.dsc
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 6bbaea68da757c61fcd7d7effb219c22e0e026af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:35 2022 -0700 
-------------------------------------------------------------------------------- 
[CnvFeaturePkg] Add Morocco and Mongolia to BIOS DSM 6GHZ Support
Added Morocco and Mongolia to WiFi 6GHz support.
Change-Id: I65df173ecf26db0755eeac91f9883c3992b46564


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc3.asl
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuVfr.vfr

================================================================================ 
Commit: 2dedceeed35ad25217548dac3b8f6222d7014cac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:31 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Add Morocco and Mongolia to BIOS DSM 6GHZ Support
Added Morocco and Mongolia to WiFi 6GHz support.
Change-Id: I047a1b7e77508670fbf3b8782dcc3c9c6e6cf44a


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: cad982c0afa8fd03c546e39eac422abed9f1fbd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:18 2022 -0700 
-------------------------------------------------------------------------------- 
.gitignore modification
Change-Id: I52493e403989ae664d22e4641a838ebf237a70d4


-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore

================================================================================ 
Commit: 2d50b228bc92239b4a5258ebab17cd930a893a0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:03 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2264_03


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6790f6d77742533ae58afad3c78dfa2f7edcef1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:56 2022 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: F3 Load BIOS Defaults
Change-Id: I52194a768758bc41e841f60b9286777c22661dc2


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3879333ffb059716e2139474857bc0a93d1fe37e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:52 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Remove TXT tags, part 2
Deprecated unneeded CPU SV test knobs.
Change-Id: I5b4fdf9065e351224e0aa0e82bc364ee34c827e1


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: c52a2c607cd24156526a4087492c661acdcc75b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:32 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLPS] Update Default VBT 
Change-Id: I1040166ee17558c9a7874af3a7bea4697304578a


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc

================================================================================ 
Commit: c44dc3952b4e1d85c46e267a1acd757093ae7632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:14 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2264_02


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a17dba04602006ea08758f0eaa5e1ce85244765c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:07 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2264_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9f8649f0d4ee10bc3bfef8948cf9a204bc518834 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:04 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] L1.Low not being enabled
Moved L1Low programming to PEI because of SAI policy.
Updated code to get the policies through HOB in dxe.
Change-Id: Ifb15144b1457f6567ec2385b24f0aa3e42b57733


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: cd642ae86af8f980a50c1cf0f9567222be176370 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:24:49 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2264_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 735b0cb0c05a1e3188f1accfbf7eb9dadedf7d09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:24:46 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Remove unnecessary setup variable overrides in C code
Change-Id: Ide0c693a1e63f7dad23439688fe3e6b1836d3ff2


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 4ad5a348dfa3ae0250a5d600066a4a333c440c5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:24:26 2022 -0700 
-------------------------------------------------------------------------------- 
Fix code to get the correct number of supported SOC cores
Change-Id: Iaf4d09d7a3403fec827d96f5483caf8752107855


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h

================================================================================ 
Commit: 5f7c7ecfc287e464b456a9488c3294519bf29a5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:24:15 2022 -0700 
-------------------------------------------------------------------------------- 
MB down config support of DG2: VRAM self-refresh support - Phase 2
Change-Id: I0ec08d07d11a7b7d598651f64c64ec22393797aa


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieRpDgEdpFeatureHook.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformEcMethods.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Video.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: a161accd16717df990cf28cc38ebf99ee5f5fe43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:24:08 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] NHLT repartitioning
Add DSM function to get different sets of NHLT.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/Hda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIda.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
Features/Audio/NhltFeaturePkg/IncludePrivate/Nhlt.h

================================================================================ 
Commit: 1b1c92775f7154c6142e036de86fa9f9f2106655 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:41 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S] Fix issue: Unable to change option CPU Flex Ratio Settings
Correct the condition for performing Flex Ratio Override feature.
Change-Id: If8b4b3d8925a3203a7e7774b3b1b0d57b71268c2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: d2daa77af3937c1495b8bee7552cd5a9e3612c42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:38 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Fix for AutoWake from S4
AutoWake was happening due to _L6F event not being cleared. F20 Wake event being triggered.
Changing the Input Wake Interrupt Gpio F20(PEG_SLOT_WAKE_R_N) to Inverse Polarity
for both T3 and T4 LPDDR5 systems.
Change-Id: I61e4aca4b48bafe7ee7026751db6a6d4ab4c5769


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc

================================================================================ 
Commit: 69658d6bc5b2039d1b20e7d352b91ec895690813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:34 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.8.3
Wed Jun 22 20:35:29 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 527358e1cd812a2731cf0478bd33aa133868b695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:31 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Enable SAGV 4 points by default in BIOS/MRC
[Feature Description]
- Enabled DDR5 SAGV with 4 points using the fixed config:
Point, Frequency, Gear
0, 4000, 4
1, 4000, 4
2, 4000, 4
3, 4000, 2
- Enabled DDR5 Periodic Write Retraining
- Cleared DDR5 McSafeMode bits:
bit8 - MC_SAFE_SELF_REFRESH
bit9 - MC_SAFE_RD_WR_RETRAINING
[Impacted Platform]
All
Registers impacted: MC [ ] Phy [ ] Both [ ]
Change-Id: I7c42f8b1fb228524e67d8f2f20d28e6e82a2951a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ca7ef4374ec57dc28d18cc4cc93b2bfba63621bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:27 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.8.2
Wed Jun 22 20:35:04 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc6fa4be5d42e3ded27daa6ec42d6f699c260d7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:23 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Move MRC Safe Modes From Patch Tables to MRC
[Feature Description]
1. Moved the MRC safe mode configuration from the BIOS patch tables into
the MRC function MrcSetSafeModeOverrides.
2. Implemented MrcSetSafeModeOverrides function which applies default
safe mode settings when the Inputs->SafeModeOverride bits are zero.
When the bits are non-zero, the corresponding input safe mode is used:
SafeModeOverride[0] Enable DdrSafeMode override
SafeModeOverride[1] Enable McSafeMode override
SafeModeOverride[2] Enable MrcSafeMode override
SafeModeOverride[3] Enable Training Algorithm (TrainingEnables) safe mode override
3. Added setup menu option for SafeModeOverride
4. Changed LP5 MRC safe frequency to 3200 and re-enabled MrcSafeMode
bit0 (MRC_SAFE_FREQ) and bit1 (MRC_SAFE_GEAR)
[Impacted Platform]
All
Registers impacted: MC [ ] Phy [ ] Both [ ]
Change-Id: Ib26945574f1a06d4104606c513ce033524425cdb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeTcssConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 9c01ad5b5e7a0616c48fb9d4fd750c2f0dc0c3a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:19 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.8.1
Wed Jun 22 20:31:18 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 543d490d53bf79bc3c2cb5be62cb2f35f8c58664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:15 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Write Retraining + Warm reset need to set wr retraining Ovrd on warm boot
[Feature Description]
WrRetrainOvrd is required to be set before LastCR, else initcomplete will never assert
If WrDqDqsRetraining is enabled, WrRetrainOvrd is cleared during DdrIoFinalize, and during Restore in Warm Reset path, WrRetrainOvrd is remain cleared
[Resolution]
During RestoreTrainingValues, save the initial WrRetrainOvrd value, then set to 1, and restore after setting LastCR
[Impacted Platform]
All
Change-Id: I64a33a6d1027022f5e1c9c9be26f16ac33a65f8b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: c4522fee1081f11562a240bea1318703bdb4b997 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:05 2022 -0700 
-------------------------------------------------------------------------------- 
[OC] Change Granularity Units to be package scope in setup knobs
Change-Id: Ic87a9743cd2339d97311e5f1f00ae5dc8dcba84a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: ba1ebaeb888e634b43f78fdb87b18cd898fd5ee5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:01 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2263_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0e1f74a5b844b92cb0c565ada0c7fe384d4e88c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:22:58 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2263_00) and reset Minor Version to 0
Wed Jun 22 20:23:56 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1ba464657f7db718ff227c8f48d1653e38a44261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:21:40 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Enabled PCH P2SB locking on MTLS
- Enabled PCH P2SB locking and hidding
- Fixed P2SB access for RTC at runtime


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchP2Sb.c

================================================================================ 
Commit: 028b57c8d476c0e3f3c2a0b90a1934e5cb6de652 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:21:33 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Replace deprecated PcieSegmentLib usage with PcieConfigAccess interface in IshInitLib in IpBlock.
Change in IpBlock affected SOC libs: MtlSoc, MtlPch - replace PcieSegmentBase with PcieConfigAccess init in IshHandleInit.
Set bits SLEEP_EN, D3HEN, DEVIDLEN, PMCRE to default (0) during ISH initialization
Fix: ISH initialization in not done on MTL-SOC-S now.
Fix: POW_LAT_VALUE and POW_LAT_SCALE fields of D0I3_MAX_POW_LAT_PG_CONFIG register are unused - remove programming from BIOS.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/IncludePrivate/Register/IshRegs.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshInitLib.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.inf

================================================================================ 
Commit: 4209d3d79a2a17ac8aa5496260450fef5effc941 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:21:13 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Replace usage of current Gpio library with new GpioV2
Changes:
1. GPIOV2 support added.
2. Added missing signals for CNVi.
3. Fixed community numbering.
4. Moved lock of all GPIO pads to EndOfPei event.
5. Moved GpioV2NativePads.h header to C1S/IpBlock/GpioV2/IncludePrivate.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: abcf7e15f48e215d34d60c0bc1155b03413098c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:21:09 2022 -0700 
-------------------------------------------------------------------------------- 
Some changes should be merged for supporting PEI 64bit but missed
1.Updated X64 MpServiceParameter struct.
2.Reserved 32-byte shadow space on stack before calling function according
to X64 calling convention.
3.Some function declarations are not aligned between C code and header file.
Added EFIAPI to these functions to make them aligned in X64.
4.Use EfiStatusToUint32/Uint32ToEfiStatus to produce/consume 32bit status code
in FSP_ERROR_INFO_HOB struct.
5.RSP may not be 16-byte aligned after reserving buffer for processor count
and BIST status in CallPeiCoreEntryPoint. Forced RSP to align on 16-byte
boundary before calling SecStartup.
6.Use Vtf0.inf instead of prebuilt VTF0 binary for source level debug right
after reset vector.
Change-Id: I7bc8cd0a7a0cdd4aa0bc29eb0b61aa25dab5c817


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DmiInfoLib.h
ClientOneSiliconPkg/Include/Library/FspErrorInfoLib.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLibNull/PeiVmdInitLibNull.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/Library/FspErrorInfoLib/FspErrorInfo.c

================================================================================ 
Commit: 1df859a67b61ec82fad74bccc0eb0b1f18b19df6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:59 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Adding usage CSI USB3 IP lib
Created CSI related file that can be used for USB
initialization through CSI compliant API.
Common code is extracted to a separate file that's used for both cases.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/P2SbSidebandAccessLib.h

================================================================================ 
Commit: 97eb6e700f95bdf8e410eb5d7585aa20b1c8e782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:52 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] USB3 IP Library
This change adds USB3 IP library that's aligned with CSI recommendations
and follows USB3 IP FAS. It can be used for initialization of USB3.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/IpUsb3Lib.h

================================================================================ 
Commit: c3e3ca5ba0ade631a80cec96f884bcebd5a8c498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:45 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLS] Exception on blackbox  boot
Changed the registration moment of SMBIOS update function to when
it is certain that the registering driver will not be unloaded.
Change-Id: I1b02415227ecc5bfd8d016a7ecfe772f9c9592f3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c

================================================================================ 
Commit: 9c88d3e46cb91ab691e7a87244a2c04a70bf985c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:39 2022 -0700 
-------------------------------------------------------------------------------- 
[IPFW] Update IpPcieSip17 ipfw from pcieipfw branch.
Change-Id: Id9ea4ebfbd5993c579606fe87d37976e8c1ee6f5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcieConfig.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcieSipInitLib.h

================================================================================ 
Commit: deaa17b48e05baf0ae4bc8409467f6f7e862a176 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:35 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] ACX support for MTL
Create new IDA device which contains DSM method.
Sndw and Uaol devices was moved under IDA.
Add ALC711, ALC1316 and ALC714 configuration.
Add Aggregation table.
Allow to configure ACX features over BIOS setup.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchHda.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/Hda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaSoundWireCtrl.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireAggregationAudioComposition.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: b6972f50f3125cd3ac509d9bde60deaaacc453ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:22 2022 -0700 
-------------------------------------------------------------------------------- 
Code cleanup
Change-Id: I0d55fed7f9e018795ac7d4b58c211aa21354cee5


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h

================================================================================ 
Commit: ef831cd89d29d51514ac29076b8685eef2626de5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:12 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2262_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c4fc0d2dd5ccd612f76428fb37ecdbcfcd7c04a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:08 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2262_00) and reset Minor Version to 0
Tue Jun 21 20:23:09 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: ea40d0347653968acc60b189efa2069dd88266f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:19:17 2022 -0700 
-------------------------------------------------------------------------------- 
Blurred screen in OS using GCC5p4 bios with added gfx2 WB+WA
Change-Id: Ieda0b64510bbe5330168d02378a6abc6b91f4654


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.c

================================================================================ 
Commit: 446a35d03d5ef161bb777916567a9523a89788c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:51 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S][ME] BIOS assert after hide P2SB device
Removed obsolete functions, which accessed P2SB device.
Removed excessive headers.
Removed obsolete registrations on gEfiEventLegacyBootGuid.
Change-Id: Ie59a1ce5fb08b3d1ba5b553d3fa1353d309fb5a6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/FwStsSmbios.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciFlow.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c

================================================================================ 
Commit: 94dc6aa812c34e3f9a879b02d3baa7e18dc1b867 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:44 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P GCS] BIOS settings for Discrete PD support for 1MP IR camera
Add MTL-P GCS BIOS setting default for camera.
Change-Id: Ib07f97d25027e734144617fab062086ff2988abc


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c41c89277d5c28e96b9c864c6c6649e9f3a231cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:30 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]: Change to A1 in Config Patch Table
Change to A1 in Config Patch Table.
Change-Id: I084137120deee16ed7c91196fbbbb93c65e2cf49


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: ac1dd115328911f52beda8ed66ef6f4a46c2bf6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:17 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2261_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 446e88a2e6ba1a9b8cd5906f71c25c59666ea26e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:13 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2261_00) and reset Minor Version to 0
Mon Jun 20 20:23:47 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1afb3e7bfcfeed3c3ce280af5bf52c4f780bb472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:10 2022 -0700 
-------------------------------------------------------------------------------- 
Resource Priority :  setup configuration & MSR's config for Resource Priority
Change-Id: I4b14f54747addfc59123720d80df89537f79064b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: d6d25d570638d6234efa3edb9beca79762068550 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:53 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2261_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5b9ba7d28704f8ec7d0a7a9d0a07c28b5bfb15a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:50 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]: Enable Vtd and disable IPU,VPU by default for A2 Silicon
Create new Patch Table for A2, Enable Vtd and disable IPU,VPU by default for A2 Silicon
Change-Id: I814286257cd590a0353f227003cbc951172c2da0


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 14b0f03de298ce75ea68cc1b0238bb662410a5ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:43 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][A0][PO]:Erase Events are not logged in PSR after LPE all erase actions
-Sending PSR data after completion of erase action
-Updating data in NVM after clear NVM action and Reload Golden Config
Change-Id: I0c206fc40261ff9fab831b41dcd0e35e1eb7ca8f


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: c118c60c1a5dabe09927d1d4772ff5f2a3c08e24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:40 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Change access size of DCI PCR access
Changed size of DCI PCR access for cases where ECTRL is accessed.
If not 32bit width access was used, on simulation environment wrong
value of register would be returned.


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLib.c

================================================================================ 
Commit: 0d4053cd59104dd3fe9ddc137e9ab74c4d85db34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:36 2022 -0700 
-------------------------------------------------------------------------------- 
Move CSI framework code to ClientOneSiliconPkg (C1S) -- adding P2SB related changes
Adding P2Sb lib into CSI to enable SB access
Change-Id: I25a47bc884ed6f30fffe18eb59b168738561313e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/IpWrapperCntxtInfo.h

================================================================================ 
Commit: 22487c228bc7f44cf5243b7f9599c6eebb3eac52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:22 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A PO] Remove CPU PowerManagement safe settings from BIOS.
Removed below CPU safe setting from BIOS.
Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Intel(R) SpeedStep(tm)
Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Intel(R) Speed Shift Technology
Change-Id: I6d45c4111ce33cda5335603c4cbadb3245f48ecc


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 98ac4268df72475271427f6ba7195c3e24253741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:09 2022 -0700 
-------------------------------------------------------------------------------- 
Remove ME Firmware Version Hob
Removed ME Firmware Version Hob and assigned fixed ME Client Id
to Core Bios Done message.
Change-Id: Ie2f639c79407b24015fb8e9c32680d8376055616


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Guid/MeFirmwareVersionInfoHobGuid.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/DxeSmmMeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/PeiMeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf

================================================================================ 
Commit: d1cea31e393a143ee36a2edcffa1219381ce50dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:05 2022 -0700 
-------------------------------------------------------------------------------- 
Rename "InfDfxPwr" policy and function to "DfdEn"
Change-Id: Idb2d98a8b69fcdef7dbf9c8e5f9effda5f743b59


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitPreMemConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 87dfbd793d45ef0ed12d68941b42c857f71d43d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:02 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL M/S] BIOS code update for VR spec update in WW20'22
Support VR data configurations for MTL package M/S CPUs.
Change-Id: I68a93e4db9a94b43fc187d63fe6860ddd0c37cd5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 1254431927d28515eb96a99160d58bcc7d304b58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:58 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2257_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d0df3039548ec6fd9415f5be17a75722780a5aa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:51 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Add BIOS option used for CCF AutoGV configuration
Add BIOS option used for CCF AutoGV configuration.
Change-Id: Iccf4c46742d32ab41e70ab2eb6c73eeb8eba6da5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtCustomConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 26299d41ad6e416b62017df9dabafb05e10f72bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:47 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2257_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b573977804cd7bfe52af34ed963dd3f7b5649258 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:44 2022 -0700 
-------------------------------------------------------------------------------- 
Program MSR IA_COS_WAYS0-15
Change-Id: I94a47aa20f78d5faaeec65fc23c05db53831cf57


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 00f8cb7bf008a6f19e446b5988c3a18022f143e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:40 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github CI Increment BIOS Major Version (2257_00) and reset Minor Version to 0
Sun Jun 19 20:23:40 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 61313b0a6ead76a47e78f5fc80f513bcb67fe8ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:34 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] BIOS shall update the Autogenerated MSR headers from OSXML for CPU IP
Implement function WriteSpclChipsetUsageMsr() to remove redundant definition of MSR_SPCL_CHIPSET_USAGE in SmmPchPrivateLib.c.
Change-Id: I326ba70b81762ecb90d45590f5995ac02fee04f9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Pch/LibraryPrivate/SmmPchPrivateLib/SmmPchPrivateLib.c

================================================================================ 
Commit: 09445c0a50260ee95d96a252564996365752c10f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:08 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2256_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fda67607223ad216fb6832b184b46ef69b26b47a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:05 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github CI Increment BIOS Major Version (2256_00) and reset Minor Version to 0
Sat Jun 18 20:24:27 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: d4cd3fdebea8e6a93680b9f713f9b415061c1f89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:15:51 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2255_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 13d070e67449911703e18aa04e77ede743711ebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:15:48 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github CI Increment BIOS Major Version (2255_00) and reset Minor Version to 0
Fri Jun 17 20:23:25 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 3bce66400735af97c42b6116a7d38128b9f2ee8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:14:18 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][TCSS] The TBT PCIE MMIO resource reserved when PCIE Tunneling is enable only
Change-Id: Ice08c667c4f8e87f6bd263d8fcfa8cd46b03edd5


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 65b308e2690695211dc59c0030314fdccbcdbc9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:13:52 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLPS] Get board information from SMbus for ECless platform
Enable code to get MTL-PS board info for ECless platform via SMbus
I/O port expander PCA9555PW. Remove static build with mtlps flag.
This will also enable a unified BIOS for MTL-P and MTL-PS.
Change-Id: I4e3e654300fabd99d4140e72c23d61612837f354


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/Include/Library/PeiDxeBoardIdsLib.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: 9791a92cabb3ce084545e2ea20c1efde8e2fc76a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:13:42 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S]: UCM-UCSI ACPI Device yellow bang is observed in device manager with bios_v2247+ 7f + Pre 1210
Change-Id: Ica566447404c1395d45922af781abe2026caf128


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h

================================================================================ 
Commit: 1893a22bf9fd7ea9ffb82f531c9933e98a8d372c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:13:39 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2254_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: aec1615af2e5366025267e2d86b70774ce8f3f2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:13:35 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github CI Increment BIOS Major Version (2254_00) and reset Minor Version to 0
Thu Jun 16 20:23:26 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 51771089f4b78034c0c8229b758fbbaeac13d9c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:13:25 2022 -0700 
-------------------------------------------------------------------------------- 
Rename
Intel/MeteorLakePlatSamplePkg/Tools/ToolScripts/BpmGen
Intel/MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/*.pem
Change-Id: Iad50cb25216a762d8b3ea7921451175910181d3a


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildPlatTools.sh
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prebuild.bat
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform.bat

================================================================================ 
Commit: 883ee6ba3f0ee95769744505e67814f21585b95f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:59 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S] VMD update RTD3 ACPI interface - Part2
Updated ACPI address calculation API
Change-Id: I3f5955de2744f8ddac6c298edc53271cad1102e6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdRaid.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl

================================================================================ 
Commit: f3da05e72053380f1bbc236ffafd88788723c393 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:45 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2254_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 76482b062e5098b3113bb8b92333297e6dc64075 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:42 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S] Load Defaults causing BSOD
-Disable VMD and VMD Global Mapping by default.
-Disable EnableHwp
Change-Id: Ibfccfabebcace7e066af213ba06eece7a7e86e9d


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6e7685e29cd9272b89b57a1bc715b58074458d3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:35 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Update and correct info Cpu info.
Change-Id: Ie72fa66dbf698fdd24e19b306d0b835266755b84


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: b1fb2221a3ddd4b8fc27843409452d57d5ad53da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:31 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Refactor the definitions of SA DID0
Refactor the definitions of SA DID0 for MTL according to "Table: MTL
Device ID 0"
Change-Id: Icc0ec3f7203fadec8bf8e95742485cfffcbc0803


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h

================================================================================ 
Commit: 65421d5b2c6fc1bbd3e78eb6f9b1f4706f612594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:28 2022 -0700 
-------------------------------------------------------------------------------- 
Code Clean up
Change-Id: I4c245c1556ff2a5491ea233b5329b12257ac6e52


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c

================================================================================ 
Commit: 9f1d97c66458aecc86d8a33c7869f922c9e65045 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:04 2022 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O][SATA] Fix the incorrect check
AHCI host controller will be not a PCI bridge,
so remove the incorrect check for AHCI is PCI bridge or not.
Change-Id: I1a54513c33029e4900d8b065061c89ee734e4eea


-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.c

================================================================================ 
Commit: 41b0ec8292841d8565c7864b6610054a05f94bec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:01 2022 -0700 
-------------------------------------------------------------------------------- 
TCSS support: MTL S with UDIMM DDR5 RVP board -- Set right PD Type (TI PD)
Change-Id: If5fcec3f42289a14e3a84651aa6953f86426ee49


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSimics.dsc

================================================================================ 
Commit: 4009f267a7cac075ba540587acd312224e404541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:57 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/ME: Update HECI1 device status based on configuration.
Change-Id: I8c2520cc1a51b9e61484402a23a54a63c3e3d0b3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEse.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/Protocol/MebxProtocol.h
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: c3edb6286fe1c55d213b203bb0f2b108abd54359 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:53 2022 -0700 
-------------------------------------------------------------------------------- 
FSP_TEMP_RAM_INIT call must follow X64 Calling Convention
1. Boot loader must setup Hard code stack only for Return address and pass FSP T UPD Data pointer using RCX.
2. FSP T Implementation must consume the Input parameter from RCX.
FSP T UPD is passed as input parameter to FSP T Temp Ram Init API.
Our Previous Implementation for ia32 pass this parameter using Hard Coded Stack.
Previous implementation save this stack pointer in ymm6 and SecGetFsptApiParameter reads this from ymm6.
caller of this API needs to + 4 bytes to the pointer to get the FSP T UPD pointer.
New implementation :
FSP T UPD (input parameter for FSP T Temp Ram Init API) is passed using RCX as per the X64 Calling Convention (only for X64 PEI).
so,
In X64, we save the UPD pointer directly into ymm10 and SecGetFsptApiParameter reads this from ymm10.
in IA32, we save stack pointer in ymm6 and add 4 to it to retrieve UPD Pointer.
summary : Now for both IA32 and X64, SecGetFsptApiParameter directly returns UPD pointer.
Change-Id: I218cbff24e85829d5f667f9e0088632940fe3902


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLib.c
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/Ia32/SecGetFsptApiParameter.nasm
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c

================================================================================ 
Commit: dd39947c49596e449adbd43b62a3872559335773 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:46 2022 -0700 
-------------------------------------------------------------------------------- 
Code cleanup
Change-Id: I6884f6d9720244fc9f3c265c4195144e6d5809ea


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h

================================================================================ 
Commit: c20961827bfac6fa7f6a0b2164ee5dbbb83e0cef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:43 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][SOC M/P][PO]: BIOS missing RxL0s exit Gen1/2  timeout extension (lphycp4.rxl0seg12ftse) setting
program lphycp4.rxl0seg12ftse = 0x2
Change-Id: Icfd1bc6fe00f9c00a19ddc2f994f8cb25be5d438


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: cb960015b9bc01c8ade167ca9b6cd022cb6d73d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:39 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2253_01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8120ba9c0e2067576c1b2a9c57408ebe4b0f8030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:33 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github CI Increment BIOS Major Version (2253_00) and reset Minor Version to 0
Wed Jun 15 20:23:49 2022 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 48b1587b9d697c3924423cdccb4ad6c1ee987e38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:26 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][TCSS]remove WA Skip D3Cold when TBT is in disconnected state
Removed the changes related to skip D3Cold when TBT is in disconnected state
Change-Id: I1ce1e818b9963617d52d10b305e31040935380ab


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: a6c52bb009022b497bd4a82d83856cf18d6fbabf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:09:09 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:
	MeteorLake_2253_00


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/HostBridgeCfgRegsMtlS.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/IocMchBarRegsMtlS.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.inf
ClientOneSiliconPkg/IncludePrivate/IpCsi.h
ClientOneSiliconPkg/IncludePrivate/IpWrapperBaseTypes.h
ClientOneSiliconPkg/IncludePrivate/IpWrapperCntxtInfo.h
ClientOneSiliconPkg/IncludePrivate/Library/IpWrapper.h
ClientOneSiliconPkg/IncludePrivate/Library/IpWrapperDeprecated.h
ClientOneSiliconPkg/IncludePrivate/Library/IpWrapperOptional.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLibNull/DxeAmtHeciLibNull.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLibNull/DxeAmtHeciLibNull.inf
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcieConfig.h
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.c
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.inf
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: 6f0048ec10172ce770230e1b89128c21b1fe1394 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 16 19:37:51 2022 -0700 
-------------------------------------------------------------------------------- 
Added SiPkg.dec and LICENSE.txt file

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: 7b5dde88586a01eb57e7612739664700e4c83cc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 16 14:54:08 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2253_00

Hsd-es-id: N/A
Original commit date: Wed Jun 15 14:38:56 2022 -0700
Original commit hash: 269a677bcab96391037ee9a2bcd61da55bded1c4

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Register/GenerationMsr.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioGroupsMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchPcie.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioAcpiDefinesMtlPchS.h
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioV2PinsMtlPchS.h
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioTopologyLib.h
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchInfoLib.h
ClientOneSiliconPkg/Fru/MtlPch/Include/Register/MtlPchSGpioV2Regs.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPsfLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoGpioAccessLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/PsfRegsMtlPch.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.inf
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioV2Topology.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/PeiMtlPchInfoLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDciPchLib/PeiDciPchLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDciPchLib/PeiDciPchLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchHobs.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchP2Sb.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchThermal.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/AcpiTables/SaNvs.asl
ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLibNull/PeiGraphicsInitFruLibNull.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioCommunitiesMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioGroupsMtlV2.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioLibMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocCommonSsdt.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioAcpiDefinesMtl.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/MeRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdSgCrRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PmcRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchInfoLib/PchInfoLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDciSocLib/PeiDciSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDciSocLib/PeiDciSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocP2Sb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocThermal.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI3cSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SocInfoLib/SocInfoLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/IncludePrivate/Library/PeiCmiInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitDxe.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitFruLib.inf
ClientOneSiliconPkg/Fsp/FspPcdInit/Pei/FspPcdInit.c
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/BootGuard/CpuSecurityPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Dmi/DmiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/Ver2/OverclockingConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/AdrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/Include/Library/DxeAmtSupportLib.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Library/PreSiliconEnvDetectLib.h
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/Include/MemInfoHob.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/Include/Protocol/GpioV2Protocol.h
ClientOneSiliconPkg/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/Include/PsrMsgs.h
ClientOneSiliconPkg/Include/Register/BpkRegs.h
ClientOneSiliconPkg/Include/Register/EspiRegs.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Include/VoltageRegulatorCommands.h
ClientOneSiliconPkg/Include/VrDataHob.h
ClientOneSiliconPkg/IncludePrivate/GpioV2ControllerInterface.h
ClientOneSiliconPkg/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiBpkPrivateLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiDciPchLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiDciSocLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiVtdInitFruLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLibNull/DxeAmtHeciLibNull.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLib/DxeAmtSupportLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLib/DxeAmtSupportLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLibNull/DxeAmtSupportLibNull.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLibNull/DxeAmtSupportLibNull.inf
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardPolicyLib/PeiBiosGuardPolicyLib.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiBootGuardPolicyLib/PeiBootGuardPolicy.c
ClientOneSiliconPkg/IpBlock/Bpk/LibraryPrivate/PeiBpkPrivateLib/PeiBpkPrivateLib.c
ClientOneSiliconPkg/IpBlock/Bpk/LibraryPrivate/PeiBpkPrivateLib/PeiBpkPrivateLib.inf
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPreMem.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/DciPrivateLib.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiPrivateLib/EspiPrivateLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioInit.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioLibCommonV2.asl
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/Common/GpioV2ProtocolCommonLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/P2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcHandle.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoGpioAccessLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbDeviceControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdNvs.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Protocol/VmdNvsArea.h
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/VmdNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLib/PeiVpuInitLib.c
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLib/PeiVpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Wdt/Dxe/WdtDxe.inf
ClientOneSiliconPkg/Library/BasePreSiliconEnvDetectLib/BasePreSiliconEnvDetectLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/PchInfoHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/SmmPchPrivateLib/SmmPchPrivateLib.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
ClientOneSiliconPkg/Product/MeteorLake/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitTcss.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/TempRamExit.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiRegulatory.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/DptfApis.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcRam.asl
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/FWUpdateLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformMeFwUpdateLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Protocol/MeFirmwareUpdate.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/MeFwuOnProtocolLib/MeFwuOnProtocolLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/MeFwuOnProtocolLib/MeFwuOnProtocolLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformMeFwUpdateLibNull/PlatformMeFwUpdateLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformMeFwUpdateLibNull/PlatformMeFwUpdateLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/MeFwuDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/MeFwuDxe.inf
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.c
Features/Manageability/PsrFeaturePkg/Include/Protocol/PsrProtocol.h
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.h
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.inf
Features/Manageability/PsrFeaturePkg/PsrFeaturePkg.dec
Features/Manageability/PsrFeaturePkg/PsrFeaturePkg.dsc
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetupVfr.vfr
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrStrings.uni
Features/Manageability/PsrFeaturePkg/Readme.md
Features/Security/HstiFeaturePkg/HstiResultDxe/HstiResultDxe.c
Features/Security/HstiFeaturePkg/Include/HstiFeatureBit_1_1a.h
Features/Storage/NvmeFeaturePkg/Include/Protocol/NvmeEraseBlock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/NvmeEraseDxe.c
Features/Storage/SataFeaturePkg/Include/Protocol/SataEraseBlock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.c
Features/Storage/UfsFeaturePkg/Include/Protocol/UfsEraseBlock.h
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsEraseDxe/UfsEraseDxe.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.inf
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
Features/Thermal/DptfFeaturePkg/AcpiTables/ChrgParticipant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Dptf.asl
LICENSE.txt
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaMcfDiscoSdca.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3MPRvpLpss.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/BiosIdEmb.env
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformMeFwUpdateLib/PlatformMeFwUpdateLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformMeFwUpdateLib/PlatformMeFwUpdateLib.inf
MeteorLakeBoardPkg/Features/PsrControlDxe/PsrControlDxe.c
MeteorLakeBoardPkg/Features/PsrControlDxe/PsrControlDxe.inf
MeteorLakeBoardPkg/Include/Library/PeiHdaVerbTables.h
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeTcssConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prep.bat
MeteorLakeFspPkg/BuildFv.cmd
MeteorLakeFspPkg/BuildFv.sh
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
MeteorLakePlatSamplePkg/Features/Amt/Include/Library/SecureEraseDxeLib.h
MeteorLakePlatSamplePkg/Features/Amt/Library/AmtSpcrDeviceLib/AmtSpcrDeviceLib.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.h
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.h
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/OpalSecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/OpalSecureErase.h
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.inf
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SimulatedSecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.h
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Library/EraseHelperLib.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Library/SataHelperLib.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Library/StorageHelperLib.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/PlatformOpalProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/RstEraseProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/StorageEraseNotifyProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/EraseHelperLib/EraseHelperLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/StorageHelperLib/StorageHelperLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Nvme.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.h
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Sata.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/DeviceHandler.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Documentation.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseUi.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseUi.h
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAmtSupportLib/DxeAmtSupportLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/PlatformDxeLib.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/AcpiSetup.hfr
MeteorLakePlatSamplePkg/Setup/AcpiSetup.uni
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h
MeteorLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c

================================================================================ 
Commit: 1038b6b7bcf8d42df6a201a0cd32a09f2edcaecd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 26 22:54:26 2022 -0700 
-------------------------------------------------------------------------------- 
Added SiPkg.dec and License

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: c7f1e504636728ad4079d261cb0521ec323c55ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 26 21:40:21 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2222_01

Hsd-es-id: N/A
Original commit date: Tue May 24 08:39:15 2022 -0700
Original commit hash: b7c754373d8bda160e63ebdfa21ef3295de8f71d

-------------------------------------------------------------------------------- 
[Changed Files]
.gitattributes
.gitignore
ClientOneSiliconPkg/Bdat/Dxe/BdatAccessHandler.c
ClientOneSiliconPkg/Bdat/Dxe/BdatAccessHandler.h
ClientOneSiliconPkg/Bdat/Dxe/BdatAccessHandler.inf
ClientOneSiliconPkg/Bdat/Dxe/BdatFactory.c
ClientOneSiliconPkg/Bdat/Dxe/BdatFactory.h
ClientOneSiliconPkg/Bdat/Include/Bdat4.h
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/CoreComponent.dsc
ClientOneSiliconPkg/Cpu/Include/CpuLimits.h
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmSpaLogOutputProtocol.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Protocol/CpuNvsArea.h
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLibNasm.inc
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmmPpamSupport.c
ClientOneSiliconPkg/Fru/MtlCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Library/MtlCpuInfoLib.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Register/GenerationMsr.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/DxeMtlCpuInfoLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/DxeMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/MtlCpuInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/PeiMtlCpuInfoLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/PeiMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Pei.dsc
ClientOneSiliconPkg/Fru/MtlCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.c
ClientOneSiliconPkg/Fru/MtlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.h
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxeFsp.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.h
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitSmm.inf
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchHda.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchP2Sb.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchPcie.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchPmc.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchSata.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchThc.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchXhci.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/SerialIoI2cMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/SerialIoI3cMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/SerialIoSpiMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/SerialIoUartMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioAcpiDefinesMtlPchS.h
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioTopologyLib.h
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchInfoLib.h
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchRtcAccessLib.h
ClientOneSiliconPkg/Fru/MtlPch/Include/MtlPchSGpioV2Pins.h
ClientOneSiliconPkg/Fru/MtlPch/Include/SerialIoAcpiDefinesMtlPch.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchFiaLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchMeLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchP2SbLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPcieRpLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPmcLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPsfLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiTraceHubPchLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchBdfAssignment.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchConfigHob.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchReservedResources.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/MtlPchEspiRegs.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/MtlPchSGpioV2Regs.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/MtlPchSbPortIds.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/PmcRegsMtlPch.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/PsfRegsMtlPch.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioTopology.inf
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioV2Topology.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/DxeMtlPchInfoLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/DxeMtlPchInfoLib.inf
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/PeiMtlPchInfoLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/PeiMtlPchInfoLib.inf
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/PeiDxeSmmMtlPchRtcAccessLib.inf
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchTsnLib/PeiDxeSmmMtlPchTsnLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchTsnLib/PeiDxeSmmMtlPchTsnLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchFiaLib/MtlPchFiaLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchFiaLib/MtlPchFiaLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchP2SbLib/MtlPchP2SbLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchP2SbLib/MtlPchP2SbLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSerialIoDeviceIds.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/DxeMtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/DxeMtlPchThcLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PcieRpPchLib/PcieRpPchLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PcieRpPchLib/PcieRpPchLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDci.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEse.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchGbe.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchHobs.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchP2Sb.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRtc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSataInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchTraceHub.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchTsn.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiTraceHubPchLib/PeiTraceHubPchLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiTraceHubPchLib/PeiTraceHubPchLib.inf
ClientOneSiliconPkg/Fru/MtlPch/Pei.dsc
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/AcpiTables/SaNvs.asl
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/DxeGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/DxeIgdOpRegionInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/DxeGraphicsInitFruLib/DxeGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/DxeGraphicsInitFruLib/DxeGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/DxeIgdOpRegionInitFruLib/DxeIgdOpRegionInitFru.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/DxeIgdOpRegionInitFruLib/DxeIgdOpRegionInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLibNull/PeiGraphicsInitFruLibNull.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLibNull/PeiGraphicsInitFruLibNull.inf
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/AcpiTables/IocRootBridges.asl
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/HybridGraphics/Library/PeiDxeSmmHybridGraphicsInfoFruLib/HybridGraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/HybridGraphics/Library/PeiDxeSmmHybridGraphicsInfoFruLib/PeiDxeSmmHybridGraphicsInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioCommunitiesMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioGroupsMtlV2.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioLibMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/IsClkMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocCnvi.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocGbe.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocP2Sb.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocPmc.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocSata.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocXhci.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PchFru.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieStorage.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/SerialIoI2cMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/SerialIoI3cMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/SerialIoSpiMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/SerialIoUartMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/ThcMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/RootPortHotPlug.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocCommonSsdt.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocCommonSsdt.inf
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocGpeSsdt.inf
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioAcpiDefinesMtl.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioV2PinsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/CpuRegbarAccessFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlItssLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlRtcAccessLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocEspiLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioTopologyLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocTsnLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/PeiHostBridgeIpStatusLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/ReserveMmio64SizeFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchLimits.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchPcieRpInfo.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchReservedResources.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/PsmiConfig.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/Hac/CcfIdpMchbar.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HeciFruRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/HostBridgeCfgRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/IocMchBarRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/PunitMchBar.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/MeRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/SerialIoAcpiDefinesMtl.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/TcssInfo.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/TprInfoHobFru.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/VtdInfo.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/GnaDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IpuDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/NocDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/VmdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/VpuDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/VtdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/DmaRemappingTable.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/DxeSaNvsInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/FiaSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/GbeSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/HsioSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/ItssSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocAceLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocPcieRpLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocPrintPolicyLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/P2SbSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiBpkSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiDxeTelemetryFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiImrInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiIshInitSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiMtlSocInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiPchInitPreMemFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiSaInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiTraceHubSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiUsbFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PmcSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/VtdInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/MtlIoeInfoHob.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Protocol/SaNvsArea.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/BpkRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/CpuUsbRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdDisplayRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdSgCrRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdSgFun0Cfg.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/HostBridge/McCfg.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/HostBridge/MchBarCboEgressRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/ItbtPcieRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocRegsLpc.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Noc/NguPmaRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Noc/NocCce0.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Noc/NocCce1.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Noc/NocMain2.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Noc/NocMem0.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Noc/NocMem1.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PchPcrRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PmcRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PsfRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/Iom.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtDma.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtPcie.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtSipPcie.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Vmd/IocVmdRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Vmd/IocVmdRegsMtlS.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Vpu/VpuRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Vtd/VtdIommuRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/SataSocIntegration.h
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/IncludePrivate/Library/DxeIpuInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/DxeIpuInitFruLib/DxeIpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/DxeIpuInitFruLib/DxeIpuInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/DxeIpuInitFruLibNull/DxeIpuInitFruLibNull.c
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/DxeIpuInitFruLibNull/DxeIpuInitFruLibNull.inf
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MeSocLib/MeSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MeSocLib/MeSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/DxeMtlSocInfoLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/DxeMtlSocInfoLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/PeiMtlSocInfoLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/PeiMtlSocInfoLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocPrintPolicyLib/MtlSocPrintPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocPrintPolicyLib/MtlSocPrintPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/NguInfoLib/NguInfoLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/NguInfoLib/NguInfoLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmCnviLib/CnviLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmCnviLib/PeiDxeSmmCnviLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmCpuRegbarAccessFruLib/CpuRegbarAccessFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmCpuRegbarAccessFruLib/PeiDxeSmmCpuRegbarAccessFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmEspiLib/EspiLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmEspiLib/PeiDxeSmmEspiLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmItssLib/ItssLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmItssLib/PeiDxeSmmItssLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmMtlSocRtcAccessLib/MtlSocRtcAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmMtlSocRtcAccessLib/PeiDxeSmmMtlSocRtcAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmMtlSocTsnLib/PeiDxeSmmMtlSocTsnLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmMtlSocTsnLib/PeiDxeSmmMtlSocTsnLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PeiDxeSmmPchCycleDecodingLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchInfoLib/PchInfoLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchInfoLib/PchInfoLibPrivate.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/ReserveMmio64SizeFruLib/ReserveMmio64SizeFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/ReserveMmio64SizeFruLib/ReserveMmio64SizeFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SataSocLib/SataSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SataSocLib/SataSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaInitFruLib/DxeSaInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaInitFruLib/DxeSaInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaNvsInitLib/DxeSaNvsInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaNvsInitLib/DxeSaNvsInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/GbeSocLib/GbeSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/GbeSocLib/GbeSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/P2SbSocLib/P2SbSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/P2SbSocLib/P2SbSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PcieRpSocLib/PcieRpSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PcieRpSocLib/PcieRpSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiBpkSocLib/PeiBpkSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiBpkSocLib/PeiBpkSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDciSocLib/PeiDciSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDciSocLib/PeiDciSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PeiDxeSmmPsfSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlIoeHob.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocDci.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocDevIntInfo.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEse.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEspi.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocExtendedBiosDecodeRange.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocGbe.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHsio.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocIeh.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocP2Sb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPsth.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRtc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocScs.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocThermal.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocTraceHub.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocTsn.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPsmiInitFruLib/PeiPsmiInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPsmiInitFruLib/PeiPsmiInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPsmiInitFruLibNull/PeiPsmiInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPsmiInitFruLibNull/PeiPsmiInitFruLibNull.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiTraceHubSocLib/PeiTraceHubSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiTraceHubSocLib/PeiTraceHubSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiUsbFruLib/PeiUsbFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiUsbFruLib/PeiUsbFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/DxeSmmSerialIoI2cSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/DxeSmmSerialIoUartSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI2cSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI3cSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoSpiSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoUartSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SerialIoDeviceIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SocInfoLib/SocInfoLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SocInfoLib/SocInfoLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/DxeThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/DxeThcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Noc/IncludePrivate/Library/PeiCmiInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Pei.dsc
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchCnviAcpi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInit.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInit.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxeFsp.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitFsp.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchSerialIo.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitDxe.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/GbeSxSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchBiosWriteProtect.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchHdaSxSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchSpiAsync.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/IncludePrivate/Library/DxeTcssInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/DxeTcssInitFruLib/DxeTcssInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/DxeTcssInitFruLib/DxeTcssInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Telemetry/LibraryPrivate/PeiDxeTelemetryFruLib/PeiDxeTelemetryFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Telemetry/LibraryPrivate/PeiDxeTelemetryFruLib/PeiDxeTelemetryFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/IncludePrivate/Library/DxeVmdInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/Library/PeiDxeSmmVtdInfoFruLib/VtdInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/Library/PeiDxeSmmVtdInfoFruLib/VtdInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitFruLib.inf
ClientOneSiliconPkg/Fsp/BuildFsp.cmd
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.c
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.inf
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/Ia32/FspDebugServicePei.nasm
ClientOneSiliconPkg/Fsp/FspEndOfPei2/FspEndOfPei2Peim.c
ClientOneSiliconPkg/Fsp/FspEndOfPei2/FspEndOfPei2Peim.inf
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/Ia32/FspHelper.nasm
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspS3Notify.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspS3Notify.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspS3Notify.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/Ia32/FspMpServiceWrapper.nasm
ClientOneSiliconPkg/Fsp/FspPcdInit/Pei/FspPcdInit.c
ClientOneSiliconPkg/Fsp/FspPcdInit/Pei/FspPcdInit.inf
ClientOneSiliconPkg/Fsp/Include/BootLoaderPlatformData.h
ClientOneSiliconPkg/Fsp/Include/Library/FspHelperLib.h
ClientOneSiliconPkg/Fsp/Include/Library/FspInfoLib.h
ClientOneSiliconPkg/Fsp/Include/Library/FspSerialIoUartDebugHelperLib.h
ClientOneSiliconPkg/Fsp/Include/Ppi/FspDebugService.h
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Dxe/DebugLibDebugPort.c
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Dxe/DebugLibDebugPort.inf
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.c
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.inf
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/Ia32/DebugLibDebugPort.nasm
ClientOneSiliconPkg/Fsp/Library/DebugPrintErrorLevelLib/FspDebugPrintErrorLevelLib.c
ClientOneSiliconPkg/Fsp/Library/DebugPrintErrorLevelLib/FspDebugPrintErrorLevelLib.inf
ClientOneSiliconPkg/Fsp/Library/FspDebugLibService/DebugLib.c
ClientOneSiliconPkg/Fsp/Library/FspDebugLibService/FspDebugLibService.inf
ClientOneSiliconPkg/Fsp/Library/FspEmptyLib/FspEmptyLib.c
ClientOneSiliconPkg/Fsp/Library/FspEmptyLib/FspEmptyLib.inf
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/FspHelperLib.inf
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/Ia32/FspHelper.nasm
ClientOneSiliconPkg/Fsp/Library/FspInfoLib/FspInfoLib.c
ClientOneSiliconPkg/Fsp/Library/FspInfoLib/FspInfoLib.inf
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
ClientOneSiliconPkg/Fsp/Library/MmPciCf8Lib/MmPciCf8Lib.c
ClientOneSiliconPkg/Fsp/Library/MmPciCf8Lib/MmPciCf8Lib.inf
ClientOneSiliconPkg/Fsp/Library/MonoStatusCode/MonoStatusCode.c
ClientOneSiliconPkg/Fsp/Library/MonoStatusCode/MonoStatusCode.h
ClientOneSiliconPkg/Fsp/Library/MonoStatusCode/MonoStatusCode.inf
ClientOneSiliconPkg/Fsp/Library/MonoStatusCodeNull/MonoStatusCodeNull.c
ClientOneSiliconPkg/Fsp/Library/MonoStatusCodeNull/MonoStatusCodeNull.inf
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.inf
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLib.c
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLib.h
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLib.inf
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLibNull.c
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLibNull.inf
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.c
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.inf
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/Final.py
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/Readme.md
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/name_change.py
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/partial_header.bat
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/partial_header.py
ClientOneSiliconPkg/Include/AcpiDebug.h
ClientOneSiliconPkg/Include/AmtPetQueueHob.h
ClientOneSiliconPkg/Include/AmthiMsgs.h
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock.h
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/BiosGuard/BiosGuardConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/BootGuard/CpuSecurityPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Cnvi/CnviConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuTestConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtCustomConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtPsysConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Dci/DciConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Dmi/PeiDmiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Espi/EspiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Espi/LpcConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaMuxConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Fusa/FusaConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Gbe/GbeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Gna/GnaConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Gpio/GpioDevConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioSataConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HybridStorage/HybridStorageConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Ieh/IehConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Ish/IshConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Itss/InterruptConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Itss/IoApicConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Me/MeDxeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/Ver2/OverclockingConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/P2sb/P2sbConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PchConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PchPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PciePreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/AdrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Rst/RstConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Rtc/RtcConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Scs/ScsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SerialIo/SerialIoConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Smbus/SmbusConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Spi/FlashProtectionConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Spi/SpiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/DxeITbtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/DpInPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Telemetry/TelemetryPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Thermal/ThermalConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/TraceHub/TraceHubConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tsn/TsnConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Txt/TxtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Usb/Usb2PhyConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Usb/Usb3HsioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Vpu/VpuConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Wdt/WatchDogConfig.h
ClientOneSiliconPkg/Include/CoreBiosMsg.h
ClientOneSiliconPkg/Include/CpuPowerManagementDataHob.h
ClientOneSiliconPkg/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Include/DataServicesMsg.h
ClientOneSiliconPkg/Include/DebugTokenDataHob.h
ClientOneSiliconPkg/Include/DmiHob.h
ClientOneSiliconPkg/Include/DprInfoHob.h
ClientOneSiliconPkg/Include/DxeTbtCommonDefinition.h
ClientOneSiliconPkg/Include/FwStsSmbiosTable.h
ClientOneSiliconPkg/Include/GpioV2Config.h
ClientOneSiliconPkg/Include/GpioV2Pad.h
ClientOneSiliconPkg/Include/Guid/AcpiS3Context.h
ClientOneSiliconPkg/Include/Guid/ConsoleOutDevice.h
ClientOneSiliconPkg/Include/Guid/FspErrorInfo.h
ClientOneSiliconPkg/Include/Guid/MeFirmwareVersionInfoHobGuid.h
ClientOneSiliconPkg/Include/Guid/MemoryTypeInformation.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/Include/HobUsageDataHob.h
ClientOneSiliconPkg/Include/ITbtInfoHob.h
ClientOneSiliconPkg/Include/IccMsgs.h
ClientOneSiliconPkg/Include/IndustryStandardAsf.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/IpuDataHob.h
ClientOneSiliconPkg/Include/IshMsgs.h
ClientOneSiliconPkg/Include/Library/BootGuardLib.h
ClientOneSiliconPkg/Include/Library/BootGuardLibVer1.h
ClientOneSiliconPkg/Include/Library/BootMediaLib.h
ClientOneSiliconPkg/Include/Library/CacheAsRamLib.h
ClientOneSiliconPkg/Include/Library/CnviLib.h
ClientOneSiliconPkg/Include/Library/ConfigBlockLib.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Include/Library/CpuRegbarAccessLib.h
ClientOneSiliconPkg/Include/Library/DmiInfoLib.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/Include/Library/DxeAmtPolicyLib.h
ClientOneSiliconPkg/Include/Library/DxeAsfHeciLib.h
ClientOneSiliconPkg/Include/Library/DxeAsfLib.h
ClientOneSiliconPkg/Include/Library/DxeITbtPolicyLib.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/DxeMePolicyLib.h
ClientOneSiliconPkg/Include/Library/DxeMebxDisplayWrapperLib.h
ClientOneSiliconPkg/Include/Library/DxeMebxWrapperLib.h
ClientOneSiliconPkg/Include/Library/DxeTbtDisBmeLib.h
ClientOneSiliconPkg/Include/Library/FiaAccessLib.h
ClientOneSiliconPkg/Include/Library/FspErrorInfoLib.h
ClientOneSiliconPkg/Include/Library/GbeLib.h
ClientOneSiliconPkg/Include/Library/GetFsptApiParameter.h
ClientOneSiliconPkg/Include/Library/GnaInfoLib.h
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/Include/Library/GpioLib.h
ClientOneSiliconPkg/Include/Library/GpioNativeLib.h
ClientOneSiliconPkg/Include/Library/GpioV2AccessLib.h
ClientOneSiliconPkg/Include/Library/GpioV2ProtocolCommonLib.h
ClientOneSiliconPkg/Include/Library/GpioV2SmmAccessLib.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/Include/Library/HybridGraphicsInfoFruLib.h
ClientOneSiliconPkg/Include/Library/IocAccessLib.h
ClientOneSiliconPkg/Include/Library/IpuLib.h
ClientOneSiliconPkg/Include/Library/IshInfoLib.h
ClientOneSiliconPkg/Include/Library/ItbtPcieRpLib.h
ClientOneSiliconPkg/Include/Library/MeChipsetLib.h
ClientOneSiliconPkg/Include/Library/MeEwlLib.h
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/Include/Library/MeShowBufferLib.h
ClientOneSiliconPkg/Include/Library/MeSocLib.h
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/Include/Library/MeUefiFwHealthStatusLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/Library/MmPciLib.h
ClientOneSiliconPkg/Include/Library/MmRuntimeUpdateLib.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/Include/Library/OcPlatformLib.h
ClientOneSiliconPkg/Include/Library/OcWdtLib.h
ClientOneSiliconPkg/Include/Library/P2sbLib.h
ClientOneSiliconPkg/Include/Library/PchDmiAccessLib.h
ClientOneSiliconPkg/Include/Library/PchPcieRpLib.h
ClientOneSiliconPkg/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/Include/Library/PcieHelperLib.h
ClientOneSiliconPkg/Include/Library/PeiAmtPolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiDmiTaskDispatchLib.h
ClientOneSiliconPkg/Include/Library/PeiDxeSmmReserveMmio64SizeLib.h
ClientOneSiliconPkg/Include/Library/PeiITbtPolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMePolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiMeServerPreMemPolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiMemPolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiPcieRpLib.h
ClientOneSiliconPkg/Include/Library/PeiSiPolicyUpdateLib.h
ClientOneSiliconPkg/Include/Library/PeiSiSsidLib.h
ClientOneSiliconPkg/Include/Library/PeiTbtTaskDispatchLib.h
ClientOneSiliconPkg/Include/Library/PeiVrDomainLib.h
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Library/PostCodeToScratchPadLib.h
ClientOneSiliconPkg/Include/Library/PreSiliconEnvDetectLib.h
ClientOneSiliconPkg/Include/Library/PsthLib.h
ClientOneSiliconPkg/Include/Library/PttHeciLib.h
ClientOneSiliconPkg/Include/Library/ResetSystemLib.h
ClientOneSiliconPkg/Include/Library/RstCrLib.h
ClientOneSiliconPkg/Include/Library/SataLib.h
ClientOneSiliconPkg/Include/Library/SataSocLib.h
ClientOneSiliconPkg/Include/Library/SecPlatformLib.h
ClientOneSiliconPkg/Include/Library/SerialIoAccessLib.h
ClientOneSiliconPkg/Include/Library/SerialIoI2cLib.h
ClientOneSiliconPkg/Include/Library/SerialIoSpiLib.h
ClientOneSiliconPkg/Include/Library/SerialIoUartDebugPropertyPcdLib.h
ClientOneSiliconPkg/Include/Library/SerialIoUartLib.h
ClientOneSiliconPkg/Include/Library/SiConfigBlockLib.h
ClientOneSiliconPkg/Include/Library/SiFviLib.h
ClientOneSiliconPkg/Include/Library/SiMtrrLib.h
ClientOneSiliconPkg/Include/Library/SiPolicyLib.h
ClientOneSiliconPkg/Include/Library/SmbiosProcessorLib.h
ClientOneSiliconPkg/Include/Library/SmbusInfoLib.h
ClientOneSiliconPkg/Include/Library/SpiAccessLib.h
ClientOneSiliconPkg/Include/Library/SpiLib.h
ClientOneSiliconPkg/Include/Library/StallPpiLib.h
ClientOneSiliconPkg/Include/Library/SystemTimeLib.h
ClientOneSiliconPkg/Include/Library/TbtCommonLib.h
ClientOneSiliconPkg/Include/Library/TcoLib.h
ClientOneSiliconPkg/Include/Library/TcssInfoLib.h
ClientOneSiliconPkg/Include/Library/TelemetryLib.h
ClientOneSiliconPkg/Include/Library/ThermalAccessLib.h
ClientOneSiliconPkg/Include/Library/TmeInfoLib.h
ClientOneSiliconPkg/Include/Library/Tpm2CommandLib.h
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientOneSiliconPkg/Include/Library/TraceHubHookLib.h
ClientOneSiliconPkg/Include/Library/TxtLib.h
ClientOneSiliconPkg/Include/Library/VpuInfoLib.h
ClientOneSiliconPkg/Include/Library/VtdInfoLib.h
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/Include/MeBiosPayloadHob.h
ClientOneSiliconPkg/Include/MeDataHob.h
ClientOneSiliconPkg/Include/MeFwHob.h
ClientOneSiliconPkg/Include/MePolicyCommon.h
ClientOneSiliconPkg/Include/MePolicyHob.h
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/Include/MeState.h
ClientOneSiliconPkg/Include/MeTypeDefs.h
ClientOneSiliconPkg/Include/MeUmaInfoHob.h
ClientOneSiliconPkg/Include/MebxData.h
ClientOneSiliconPkg/Include/MeiBusMsg.h
ClientOneSiliconPkg/Include/MemInfoHob.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/Include/PchPcieStorageDetectHob.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/Include/PcieRpMacroDefinition.h
ClientOneSiliconPkg/Include/PcrDefine.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2H.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer6SocM.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer6SocS.h
ClientOneSiliconPkg/Include/Pins/GpioV2PadMuxing.h
ClientOneSiliconPkg/Include/Ppi/FspmArchConfigPpi.h
ClientOneSiliconPkg/Include/Ppi/HeciAccessPpi.h
ClientOneSiliconPkg/Include/Ppi/HeciControlPpi.h
ClientOneSiliconPkg/Include/Ppi/HeciPpi.h
ClientOneSiliconPkg/Include/Ppi/PeiPreMemSiDefaultPolicy.h
ClientOneSiliconPkg/Include/Ppi/PeiPreMemSiPolicyPrint.h
ClientOneSiliconPkg/Include/Ppi/PeiSiDefaultPolicy.h
ClientOneSiliconPkg/Include/Ppi/PeiSiPolicyPrint.h
ClientOneSiliconPkg/Include/Ppi/PlatformSpecificResetHandler.h
ClientOneSiliconPkg/Include/Ppi/PlatformSpecificResetNotification.h
ClientOneSiliconPkg/Include/Ppi/SmmControl.h
ClientOneSiliconPkg/Include/Ppi/Spi.h
ClientOneSiliconPkg/Include/Ppi/TempRamExitPpi.h
ClientOneSiliconPkg/Include/Ppi/TpmInitialized.h
ClientOneSiliconPkg/Include/Ppi/Wdt.h
ClientOneSiliconPkg/Include/Protocol/AmtPolicy.h
ClientOneSiliconPkg/Include/Protocol/AmtReadyToBoot.h
ClientOneSiliconPkg/Include/Protocol/AsfProtocol.h
ClientOneSiliconPkg/Include/Protocol/BdatAccess.h
ClientOneSiliconPkg/Include/Protocol/BiosGuard.h
ClientOneSiliconPkg/Include/Protocol/GopComponentName2.h
ClientOneSiliconPkg/Include/Protocol/GopPolicy.h
ClientOneSiliconPkg/Include/Protocol/GpioV2Protocol.h
ClientOneSiliconPkg/Include/Protocol/HeciAccessProtocol.h
ClientOneSiliconPkg/Include/Protocol/HeciControlProtocol.h
ClientOneSiliconPkg/Include/Protocol/HeciFlowProtocol.h
ClientOneSiliconPkg/Include/Protocol/HeciProtocol.h
ClientOneSiliconPkg/Include/Protocol/ITbtPolicy.h
ClientOneSiliconPkg/Include/Protocol/IgdOpRegion.h
ClientOneSiliconPkg/Include/Protocol/MePolicy.h
ClientOneSiliconPkg/Include/Protocol/MeSmbiosUpdateProtocol.h
ClientOneSiliconPkg/Include/Protocol/MebxConfigProtocol.h
ClientOneSiliconPkg/Include/Protocol/MebxDisplayProtocol.h
ClientOneSiliconPkg/Include/Protocol/MebxProtocol.h
ClientOneSiliconPkg/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/Include/Protocol/OneClickRecoveryProtocol.h
ClientOneSiliconPkg/Include/Protocol/PlatformMeHook.h
ClientOneSiliconPkg/Include/Protocol/PlatformSpecificResetFilter.h
ClientOneSiliconPkg/Include/Protocol/PlatformSpecificResetHandler.h
ClientOneSiliconPkg/Include/Protocol/SiPolicyProtocol.h
ClientOneSiliconPkg/Include/Protocol/SmmVariable.h
ClientOneSiliconPkg/Include/Protocol/Spi.h
ClientOneSiliconPkg/Include/Protocol/TbtDisBmeProtocol.h
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/Include/Protocol/Wdt.h
ClientOneSiliconPkg/Include/PsrMsgs.h
ClientOneSiliconPkg/Include/Register/CnviRegs.h
ClientOneSiliconPkg/Include/Register/EspiRegs.h
ClientOneSiliconPkg/Include/Register/FlashRegs.h
ClientOneSiliconPkg/Include/Register/FlashRegsVer2.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h
ClientOneSiliconPkg/Include/Register/GpioV2ChipsetId.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/Include/Register/PchDmi14Regs.h
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/Include/Register/PchDmiRegs.h
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/Include/Register/PchRegsLpc.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Include/Register/PttPtpRegs.h
ClientOneSiliconPkg/Include/Register/RtcRegs.h
ClientOneSiliconPkg/Include/Register/SaPcieDmiRegs.h
ClientOneSiliconPkg/Include/Register/SataRegs.h
ClientOneSiliconPkg/Include/Register/SerialIoI2cRegs.h
ClientOneSiliconPkg/Include/Register/SerialIoRegs.h
ClientOneSiliconPkg/Include/Register/SerialIoSpiRegs.h
ClientOneSiliconPkg/Include/Register/SerialIoUartRegs.h
ClientOneSiliconPkg/Include/Register/TcoRegs.h
ClientOneSiliconPkg/Include/Register/TelemetryRegs.h
ClientOneSiliconPkg/Include/Register/Usb2PhyRegs.h
ClientOneSiliconPkg/Include/Register/UsbDeviceRegs.h
ClientOneSiliconPkg/Include/Register/UsbHostRegs.h
ClientOneSiliconPkg/Include/ScsInfoHob.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/Include/SiConfigHob.h
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/Include/SiPolicyStruct.h
ClientOneSiliconPkg/Include/SmbiosCacheInfoHob.h
ClientOneSiliconPkg/Include/SmbiosProcessorInfoHob.h
ClientOneSiliconPkg/Include/SpdmMsgs.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/Include/TprInfoHob.h
ClientOneSiliconPkg/Include/TrustedChannelMsgs.h
ClientOneSiliconPkg/Include/UpidMsgs.h
ClientOneSiliconPkg/Include/VmdInfoHob.h
ClientOneSiliconPkg/Include/VoltageRegulatorCommands.h
ClientOneSiliconPkg/Include/VrDataHob.h
ClientOneSiliconPkg/Include/WifiProfileSyncAsfMsgs.h
ClientOneSiliconPkg/IncludePrivate/BiosGuardNvsAreaDef.h
ClientOneSiliconPkg/IncludePrivate/GpioV2ControllerInterface.h
ClientOneSiliconPkg/IncludePrivate/ImrConfigHob.h
ClientOneSiliconPkg/IncludePrivate/IoTrapSocLib.h
ClientOneSiliconPkg/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/DxeSaInitFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/EspiPrivateLib.h
ClientOneSiliconPkg/IncludePrivate/Library/MmioAccessLib.h
ClientOneSiliconPkg/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PcieConfigAccessLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PcieInitLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuPsfInitFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiDciSocLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiDisplayInitFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiPsmiInitFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiSiPolicyOverrideLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiVmdInitFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiVtdInitFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/SmbiosMemoryLib.h
ClientOneSiliconPkg/IncludePrivate/Library/SpiSocLib.h
ClientOneSiliconPkg/IncludePrivate/Library/VtdInfoFruLib.h
ClientOneSiliconPkg/IncludePrivate/Protocol/BiosGuardNvsArea.h
ClientOneSiliconPkg/IncludePrivate/Protocol/ThcResetProtocol.h
ClientOneSiliconPkg/IncludePrivate/Register/IshRegs.h
ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
ClientOneSiliconPkg/IncludePrivate/RegisterAccess.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/Kvm.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/PetMessage.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Pei/AmtStatusCodePei.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Pei/AmtStatusCodePei.inf
ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/AmtForcePushPetHob.h
ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/Library/AmthiMsgsLib.h
ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/Library/AsfMsgLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLibNull/DxeAmtHeciLibNull.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLibNull/DxeAmtHeciLibNull.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxDisplayWrapperLib/DxeMebxDisplayWrapperLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxDisplayWrapperLib/MebxDisplayWrapperLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxWrapperLib/DxeMebxWrapperLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxWrapperLib/DxeMebxWrapperLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLibNull/PeiAmtPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLibNull/PeiAmtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/DxeAmthiMsgsLib/AmthiMsgsLib.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/DxeAmthiMsgsLib/DxeAmthiMsgsLib.inf
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiDxeAsfMsgLib/AsfMsgLib.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiDxeAsfMsgLib/PeiDxeAsfMsgLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUserConsent.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUserConsent.h
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/ComponentName.c
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.c
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.h
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/IncludePrivate/Library/BiosGuardInit.h
ClientOneSiliconPkg/IpBlock/BiosGuard/IncludePrivate/Library/PeiBiosGuardPolicyLib.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLibNull/BiosGuardInitNull.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLibNull/PeiBiosGuardLibNull.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardPolicyLib/PeiBiosGuardPolicyLib.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardPolicyLib/PeiBiosGuardPolicyLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardPolicyLibNull/PeiBiosGuardPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardPolicyLibNull/PeiBiosGuardPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.h
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/BootGuard/IncludePrivate/Library/BootGuardPolicyLib.h
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiBootGuardPolicyLib/PeiBootGuardPolicy.c
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiBootGuardPolicyLib/PeiBootGuardPolicyLib.inf
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLib/BootGuardLibrary.c
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLib/PeiDxeSmmBootGuardLib.inf
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLibNull/BootGuardLibraryNull.c
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLibNull/PeiDxeSmmBootGuardLibNull.inf
ClientOneSiliconPkg/IpBlock/Cce/IncludePrivate/Library/CceLib.h
ClientOneSiliconPkg/IpBlock/Cce/LibraryPrivate/CceLib/CceLib.c
ClientOneSiliconPkg/IpBlock/Cce/LibraryPrivate/CceLib/CceLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviCommon.asl
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviWifi.asl
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/CnviConfigHob.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/CnviHandle.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviInitLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviPolicyLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/IpBlock/CpuInit/IncludePrivate/Library/CpuInitPolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/IncludePrivate/Library/CpuInitPostMem.h
ClientOneSiliconPkg/IpBlock/CpuInit/IncludePrivate/Library/CpuInitPreMem.h
ClientOneSiliconPkg/IpBlock/CpuInit/IncludePrivate/Library/CpuPowerOnConfigLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/IncludePrivate/Library/SmbiosCpuLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPreMem.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPostMem.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPreMem.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLibDisable/PeiCpuPowerOnConfigLibDisable.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLibDisable/PeiCpuPowerOnConfigLibDisable.inf
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeatures.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeatures.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeaturesLib.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeaturesLib.inf
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiSmbiosCpuLibNull/PeiSmbiosCpuLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiSmbiosCpuLibNull/SmbiosCpuNull.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/ApCst.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/ApHwp.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/ApIst.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/ApPsd.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/ApTst.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/BiosGuardNvs.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Cst.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Ist.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Psd.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Tst.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuNvs.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuSsdt.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/DxeCpuPowerManagement.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerMgmtInit.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/CpuPowerManagementPrivateDataHob.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementPolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/PowerMgmtNvsStruct.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/IdleStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/PeiCpuPowerManagementPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/DciHandle.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/DciPrivateLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/PeiDciInitLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/PeiDciPolicyLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Register/DciRegs.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.inf
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/PeiDxeSmmDciPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/Library/PeiDmiInfoLib/DmiInfoLib.c
ClientOneSiliconPkg/IpBlock/Dmi/Library/PeiDmiInfoLib/DmiInfoLib.inf
ClientOneSiliconPkg/IpBlock/Dmi/Library/PeiDmiTaskDispatchLib/PeiDmiTaskDispatchLib.c
ClientOneSiliconPkg/IpBlock/Dmi/Library/PeiDmiTaskDispatchLib/PeiDmiTaskDispatchLib.inf
ClientOneSiliconPkg/IpBlock/Dmi/Library/PeiDmiTaskDispatchLibNull/PeiDmiTaskDispatchLibNull.c
ClientOneSiliconPkg/IpBlock/Dmi/Library/PeiDmiTaskDispatchLibNull/PeiDmiTaskDispatchLibNull.inf
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiPolicyLib/PeiDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiPolicyLib/PeiDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/EspiHandle.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/DxeEspiPrivateLib.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/PeiEspiInitLib.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/PeiEspiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/PeiLpcLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/DxeEspiPrivateLib/DxeEspiPrivateLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/DxeEspiPrivateLib/DxeEspiPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiPrivateLib/EspiPrivateLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiPrivateLib/PeiDxeSmmEspiPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.inf
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFia19.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PeiFiaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFia19Regs.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFiaRegs.h
ClientOneSiliconPkg/IpBlock/Fia/Library/PeiDxeSmmFiaAccessLib/FiaAccessLib.c
ClientOneSiliconPkg/IpBlock/Fia/Library/PeiDxeSmmFiaAccessLib/PeiDxeSmmFiaAccessLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFia19Lib.inf
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Gbe/AcpiTables/Gbe.asl
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/GbeController.h
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/GbeHandle.h
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Library/GbeMdiLib.h
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Library/PeiGbeInitLib.h
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Library/PeiGbePolicyLib.h
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Register/GbeRegs.h
ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/GbeLib.c
ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/PeiDxeSmmGbeLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/PeiDxeSmmGbeMdiLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gna/IncludePrivate/Library/GnaInitLib.h
ClientOneSiliconPkg/IpBlock/Gna/IncludePrivate/Library/PeiGnaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Gna/Library/PeiDxeSmmGnaInfoLib/GnaInfoLib.c
ClientOneSiliconPkg/IpBlock/Gna/Library/PeiDxeSmmGnaInfoLib/PeiDxeSmmGnaInfoLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLibNull/PeiGnaInitLibNull.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLibNull/PeiGnaInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLibNull/PeiGnaPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLibNull/PeiGnaPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/DxeGpioPolicyLib.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioCheckConflictLib.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioHelpersLib.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNameBufferLib.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLib/BaseGpioCheckConflictLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLib/BaseGpioCheckConflictLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioInit.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioNames.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/PeiDxeSmmGpioLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/BaseGpioHelpersLibNull/BaseGpioHelpersLibNull.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/BaseGpioHelpersLibNull/BaseGpioHelpersLibNull.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioNameBufferLib/DxeGpioNameBufferLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioNameBufferLib/GpioNameBufferDxe.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibPch.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer6.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioHelpersLib/PeiGpioHelpersLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioHelpersLib/PeiGpioHelpersLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioNameBufferLib/GpioNameBufferPei.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioNameBufferLib/PeiGpioNameBufferLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioCommonV2.asl
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioLibCommonV2.asl
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/Common/GpioV2ProtocolCommonLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/Common/GpioV2ProtocolCommonLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessDxeLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessDxeLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessPeiLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessPeiLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessSmmLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessSmmLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/Igfx.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxCommon.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.inf
ClientOneSiliconPkg/IpBlock/Graphics/Include/Ppi/GraphicsPlatformPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeGraphicsPolicyLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeIgdOpRegionInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsPolicyLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLib/DxeGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLib/DxeGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLibNull/PeiDisplayLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLibNull/PeiDisplayLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/Hda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIntelDisplayAudio.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaSoundWireCtrl.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaUsbAudioOffload.asl
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/HdaCtrl.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/DxeHdaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiAceInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Include/Library/HostBridgeDataLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/HostBridgeDataHob.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgePolicyLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.inc
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.nasm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/SecHostBridgeLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioHandle.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioLane.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsio.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsioVer5.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.inf
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioLane.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioPreMem.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/Include/HybridGraphicsInfo.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/PeiHybridGraphicsPolicyLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLibNull/DxeHybridGraphicsInitLibNull.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLibNull/DxeHybridGraphicsInitLibNull.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLibNull/PeiHybridGraphicsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLibNull/PeiHybridGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/TpvSgfx/Pch/Amd/AcpiTable/AmdAcpiTablePch.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/TpvSgfx/Pch/Amd/AcpiTable/AmdpxPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/TpvSgfx/Pch/Amd/AcpiTable/AtifPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/TpvSgfx/Pch/Amd/AcpiTable/AtpxSsdt.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/TpvSgfx/Pch/Amd/AcpiTable/PxportPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/TpvSgfx/Peg/Amd/AcpiTable/AmdAcpiTable.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/TpvSgfx/Peg/Amd/AcpiTable/Amdpx.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/TpvSgfx/Peg/Amd/AcpiTable/Atif.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/TpvSgfx/Peg/Amd/AcpiTable/Atpx.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/TpvSgfx/Peg/Amd/AcpiTable/Pxport.asl
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehRegs.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/IehHandle.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiIehInitLib.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiIehPolicyLib.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLib.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Ioc/IncludePrivate/Library/IocLib.h
ClientOneSiliconPkg/IpBlock/Ioc/IncludePrivate/Library/IocRegAccessLib.h
ClientOneSiliconPkg/IpBlock/Ioc/IncludePrivate/Register/IocRegs.h
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.inf
ClientOneSiliconPkg/IpBlock/Ioc/Library/PeiDxeSmmIocAccessLib/IocAccessLib.c
ClientOneSiliconPkg/IpBlock/Ioc/Library/PeiDxeSmmIocAccessLib/PeiDxeSmmIocAccessLib.inf
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/PeiDxeSmmIocLib.inf
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocRegAccessLib/IocRegAccessLib.c
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocRegAccessLib/IocRegAccessLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/Ipu.asl
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/IpuSsdt.asl
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/IpuSsdt.inf
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/IpuConfigHob.h
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/Library/DxeIpuInit.h
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/Library/IpuInitLib.h
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/Library/PeiIpuPolicyPrivateLib.h
ClientOneSiliconPkg/IpBlock/Ipu/Library/PeiDxeSmmIpuLib/IpuLib.c
ClientOneSiliconPkg/IpBlock/Ipu/Library/PeiDxeSmmIpuLib/IpuLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInit.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLibNull/DxeIpuInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLibNull/DxeIpuInitNull.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLibNull/PeiIpuInitLibNull.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLibNull/PeiIpuInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLibNull/PeiIpuPolicyPrivateLibNull.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLibNull/PeiIpuPolicyPrivateLibNull.inf
ClientOneSiliconPkg/IpBlock/IsClk/AcpiTables/IsClk.asl
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshInitLib.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshLib.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshPolicyLib.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLib.c
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLib.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/ItssHandle.h
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Library/ItssPrivateLib.h
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Library/PeiItssLib.h
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Library/PeiItssPolicyCommonLib.h
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Library/PeiItssPolicyLib.h
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Register/ItssRegs.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiDxeSmmItssPrivateLib/ItssPrivateLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiDxeSmmItssPrivateLib/PeiDxeSmmItssPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLib.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyCommonLib.inf
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/FwStsSmbios.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciFlow.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitDxeFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Smm/HeciInitSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Smm/HeciInitSmm.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Smm/HeciInitSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciAsyncSupportLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/PeiMeEnhancedDebugLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/MeEnhancedDebugHob.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/MeHandle.h
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/DxeMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxePttHeciLib/DxePttHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxePttHeciLib/DxePttHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeShowBufferLib/PeiDxeMeShowBufferLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeShowBufferLib/PeiDxeMeShowBufferLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/PeiDxeMeTypeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/DxeSmmMeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/PeiMeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePeiLibInternals.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicy.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeHeciAsyncSupportLib/DxeHeciAsyncSupport.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeHeciAsyncSupportLib/DxeHeciAsyncSupportLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciAsyncSupportLibNull/PeiDxeHeciAsyncSupportLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciAsyncSupportLibNull/PeiDxeHeciAsyncSupportNull.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciHpet.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciHpet.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/IshHeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/MeEnhancedDebugSupport.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/PeiMeEnhancedDebugLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitPreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbios.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosInternal.h
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType131.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/IncludePrivate/Library/MemoryInitLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoPll.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoPll.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcAddressDecodeConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModesUpServer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/TestDataEngine/TestDataEngine.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/TestDataEngine/TestDataEngine.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCpgcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCpgcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalInternal.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcChipRouting.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcIoControl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPmic.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl13xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlAxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl13xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlAxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcTurnAround.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Private.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
ClientOneSiliconPkg/IpBlock/Noc/Include/Library/NguInfoLib.h
ClientOneSiliconPkg/IpBlock/Noc/IncludePrivate/Library/PeiCmiInitLib.h
ClientOneSiliconPkg/IpBlock/Noc/IncludePrivate/Library/PeiImrInitLib.h
ClientOneSiliconPkg/IpBlock/Noc/IncludePrivate/Library/PeiNguInitLib.h
ClientOneSiliconPkg/IpBlock/Noc/IncludePrivate/Library/PeiTprInitLib.h
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.inf
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiTprInitLib/PeiTprInitLib.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiTprInitLib/PeiTprInitLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/OcCommonLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcPolicyLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLib/OcCommonLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLib/PeiDxeSmmOcCommonLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLibNull/OcCommonLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLibNull/PeiDxeSmmOcCommonLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/PeiOcLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/OcLibraryNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/PeiOcLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/AcpiTables/PcrLib.asl
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/CpuSbiAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/P2SbSidebandAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PchSbiAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPolicyLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbController.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/PeiDxeSmmCpuRegbarAccessLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/PeiDxeSmmCpuSbiAccessLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PeiDxeSmmPchPcrLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/P2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/P2sbPrivateLib/PeiP2sbPrivateLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbOffsetedSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmPchSbiAccessLib/PeiDxeSmmPchSbiAccessLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/Library/PeiDxeSmmPchDmiAccessLib/PchDmiAccessLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/Library/PeiDxeSmmPchDmiAccessLib/PeiDxeSmmPchDmiAccessLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi14.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi14.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiWithS3Lib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi14.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PcieCommon.asl
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/DxePchPcieRpPolicyLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpPolicyLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/BasePcieHelperLib/BasePcieHelperLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/BasePcieHelperLib/BasePcieHelperLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer6.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiPcieRpLib/PeiPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiPcieRpLib/PeiPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibCommon.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/AcpiTables/Pmc.asl
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PchAdrLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPolicyCommonLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPolicyLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPrivateLib2.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcHandle.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer6.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PeiPchAdrConfig.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PeiPchAdrLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PeiPsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfLib/PeiPsfLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfLib/PeiPsfLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PsmiInitLib.h
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/PsmiDataHob.h
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.inf
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLibNull/PeiPsmiInitLib.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLibNull/PeiPsmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Psth/IncludePrivate/Register/PchRegsPsth.h
ClientOneSiliconPkg/IpBlock/Psth/Library/PeiDxeSmmPsthLib/PeiDxeSmmPsthLib.c
ClientOneSiliconPkg/IpBlock/Psth/Library/PeiDxeSmmPsthLib/PeiDxeSmmPsthLib.inf
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStorageLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStoragePolicyLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiRstPolicyLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiRstPrivateLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/PchHybridStorageHob.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/PchRstHob.h
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer2.inf
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer2.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/IpBlock/Rtc/IncludePrivate/Library/PeiRtcLib.h
ClientOneSiliconPkg/IpBlock/Rtc/IncludePrivate/Library/PeiRtcPolicyLib.h
ClientOneSiliconPkg/IpBlock/Rtc/IncludePrivate/Library/RtcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Rtc/IncludePrivate/RtcHandle.h
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiDxeSmmRtcPrivateLib/PeiDxeSmmRtcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiDxeSmmRtcPrivateLib/RtcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.inf
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcPolicyLib/PeiRtcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcPolicyLib/PeiRtcPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Sata/AcpiTables/Sata.asl
ClientOneSiliconPkg/IpBlock/Sata/Include/SataCtrl.h
ClientOneSiliconPkg/IpBlock/Sata/IncludePrivate/Library/PeiSataLib.h
ClientOneSiliconPkg/IpBlock/Sata/IncludePrivate/Library/PeiSataPolicyLib.h
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/PeiDxeSmmSataLib.inf
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.inf
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Iosf2OcpPort.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Library/PeiScsLib.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Library/PeiScsPolicyLib.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsIosf2OcpBridgeRegs.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsRegs.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsSdRegs.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsUfsRegs.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/ScsSdController.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/ScsUfsController.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsInit.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsInitInternal.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsLib.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsSdHc.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/ScsUfsMmp.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoCommon.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoI2cCommon.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoI2cController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoSpiCommon.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoSpiController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartCommon.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartCommonHidden.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartHiddenController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartPciController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Include/I2cCtrl.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cMasterCommonLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Register/SerialIoI2cRegsVer2.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/BaseSerialIoI2cLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/PeiDxeSerialIoI2cMasterCommonLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I3c/Include/I3cCtrl.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoPolicyLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoGpioAccessLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoI2cSocLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoI3cSocLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoSpiSocLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoUartSocLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoPciConfigControlRegs.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/SerialIoPrivate.h
ClientOneSiliconPkg/IpBlock/SerialIo/Library/PeiDxeSmmSerialIoAccessLib/PeiDxeSmmSerialIoAccessLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Library/PeiDxeSmmSerialIoAccessLib/SerialIoAccessLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3c.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Include/SpiCtrl.h
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/BaseSerialIoSpiLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Include/UartCtrl.h
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/ComponentName.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.h
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.inf
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusArp.c
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.h
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.inf
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusEntry.c
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusPolicyLib.h
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/SmbusCommonLib.h
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Register/SmbusRegs.h
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmSmbusInfoLib/SmbusInfoLib.c
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmSmbusInfoLib/SmbusInfoLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmTcoLib/PeiDxeSmmTcoLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmTcoLib/TcoLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiDxeSmmSmbusCommonLib/PeiDxeSmmSmbusCommonLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiDxeSmmSmbusCommonLib/SmbusExec.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusArp.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusArpDisabled.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusEntry.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusSmm.h
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusSmm.inf
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusTraditionalMm.c
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmCommunication.h
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmDxe.c
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmDxe.inf
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.inf
ClientOneSiliconPkg/IpBlock/Spi/Include/SpiInfoHob.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/PeiSpiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/SpiCommonLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/SpiInitLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/SpiHandle.h
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/PeiDxeSmmSpiAccessLib.inf
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PchSpi.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PeiSpiLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/BaseSpiCommonLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/SpiCommon.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/SpiInitLib/SpiInitLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/SpiInitLib/SpiInitLib.inf
ClientOneSiliconPkg/IpBlock/Spi/RuntimeDxe/Spi.c
ClientOneSiliconPkg/IpBlock/Spi/RuntimeDxe/SpiRuntime.inf
ClientOneSiliconPkg/IpBlock/Spi/Smm/Spi.c
ClientOneSiliconPkg/IpBlock/Spi/Smm/SpiSmm.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiPchFiaPolicyNullLib/PeiFiaPolicyNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiPchFiaPolicyNullLib/PeiFiaPreMemPolicyNullLib.c
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbt.asl
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtNvs.asl
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.c
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.inf
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/ITbtNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Protocol/ITbtNvsArea.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLib/PeiTbtTaskDispatchLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLib/PeiTbtTaskDispatchLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.inf
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLibNull/PeiITbtInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLibNull/PeiITbtInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.inf
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXdci.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/XdciOp.asl
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/DxeTcssInit.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInPolicyLib.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiTcssPolicyLib.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssPmcLib.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Protocol/TcssNvsArea.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/TcssNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmItbtPcieRpLib/ItbtPcieRpLib.c
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmItbtPcieRpLib/PeiDxeSmmItbtPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.c
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyPreMemLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/PeiDxeSmmTcssPmcLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/PeiTcssPmcLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/IncludePrivate/Library/PeiTelemetryPolicyLib.h
ClientOneSiliconPkg/IpBlock/Telemetry/IncludePrivate/Library/TelemetryPrivateLib.h
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl
ClientOneSiliconPkg/IpBlock/Thc/Include/ThcCtrl.h
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/DxeThcLib.h
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/PeiThcInitLib.h
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/PeiThcPolicyLib.h
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/ThcSocLib.h
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.inf
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.inf
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiAbsPtr.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiComponentName.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.inf
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcAbsPtr.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcComponentName.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/Library/PeiThermalLib.h
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/Library/PeiThermalPolicyLib.h
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/Register/ThermalRegs.h
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/ThermalHandle.h
ClientOneSiliconPkg/IpBlock/Thermal/Library/PeiDxeSmmThermalAccessLib/PeiDxeSmmThermalAccessLib.inf
ClientOneSiliconPkg/IpBlock/Thermal/Library/PeiDxeSmmThermalAccessLib/ThermalAccessLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.inf
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tme/IncludePrivate/Library/TmeLib.h
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.c
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiTraceHubInitLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiTraceHubPolicyLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Register/TraceHubRegs.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/TraceHubController.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/TraceHubDataHob.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/TraceHubHandle.h
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/BaseTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/BaseTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeCoreTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeCoreTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeSmmTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeSmmTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/PeiTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/PeiTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLibPreMem.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubPolicyLib/PeiTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubPolicyLib/PeiTraceHubPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Library/PeiTsnInitLib.h
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Library/PeiTsnPolicyLib.h
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Library/TsnLib.h
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Register/TsnRegs.h
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/TsnHandle.h
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiDxeSmmTsnLib/PeiDxeSmmTsnLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiDxeSmmTsnLib/PeiDxeSmmTsnLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLibNull/PeiTsnInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLibNull/PeiTsnInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLibNull/PeiTsnPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLibNull/PeiTsnPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxe.c
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxe.inf
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxeLib.c
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxeLib.h
ClientOneSiliconPkg/IpBlock/Txt/Dxe/x64/TxtDxeBsp.nasm
ClientOneSiliconPkg/IpBlock/Txt/Include/Library/TxtLib.h
ClientOneSiliconPkg/IpBlock/Txt/Include/Txt.h
ClientOneSiliconPkg/IpBlock/Txt/Include/TxtInfoHob.h
ClientOneSiliconPkg/IpBlock/Txt/IncludePrivate/Library/TxtPeiLib.h
ClientOneSiliconPkg/IpBlock/Txt/IncludePrivate/Library/TxtPolicyLib.h
ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/Ia32/TxtPeiLib.S
ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/Ia32/TxtPeiLib.nasm
ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/PeiDxeTxtLib.inf
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/Ia32/TxtPeiBsp.nasm
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPei.c
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLibNull/PeiTxtLibNull.inf
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLibNull/TxtPeiNull.c
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtPolicyLib/PeiTxtPolicyLibPreMem.c
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtPolicyLib/PeiTxtPolicyLibPreMem.inf
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtPolicyLib/PeiTxtPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Usb/AcpiTables/PchXhci.asl
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/PeiUsbPolicyLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/Usb2PhyLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbDeviceControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbController.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/Library/PeiDxeSmmUsbLib/PeiDxeSmmUsbLib.inf
ClientOneSiliconPkg/IpBlock/Usb/Library/PeiDxeSmmUsbLib/UsbLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/ExternalUsb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/PeiExternalUsb2PhyLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/DxeVmdInitLib.h
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/PeiVmdInitLib.h
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/PeiVmdPolicyLib.h
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/DxeVmdInitLib/DxeVmdInitLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/DxeVmdInitLib/DxeVmdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/DxeVmdInitLibNull/DxeVmdInitLibNull.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/DxeVmdInitLibNull/DxeVmdInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLibNull/PeiVmdInitLibNull.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLibNull/PeiVmdInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLibNull/PeiVmdPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLibNull/PeiVmdPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrPolicyLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/Library/PeiVrDomainLib/PeiVrDomainLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/Library/PeiVrDomainLib/PeiVrDomainLib.inf
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.inf
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vpu/IncludePrivate/Library/PeiVpuInitLib.h
ClientOneSiliconPkg/IpBlock/Vpu/IncludePrivate/Library/PeiVpuPolicyLib.h
ClientOneSiliconPkg/IpBlock/Vpu/Library/PeiDxeSmmVpuInfoLib/VpuInfoLib.c
ClientOneSiliconPkg/IpBlock/Vpu/Library/PeiDxeSmmVpuInfoLib/VpuInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLib/PeiVpuInitLib.c
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLib/PeiVpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLibNull/PeiVpuInitLibNull.c
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLibNull/PeiVpuInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuPolicyLib/PeiVpuPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuPolicyLib/PeiVpuPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuPolicyLibNull/PeiVpuPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuPolicyLibNull/PeiVpuPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarAcpiTablesVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
ClientOneSiliconPkg/IpBlock/Vtd/Include/VtdDataHob.h
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/DxeVtdInitLib.h
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/DxeVtdPolicyLib.h
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/PeiVtdInitLib.h
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/PeiVtdPolicyLib.h
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLibNull/PeiVtdInitLibNull.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLibNull/PeiVtdInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLibNull/PeiVtdPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLibNull/PeiVtdPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Wdt/Dxe/WdtDxe.c
ClientOneSiliconPkg/IpBlock/Wdt/Dxe/WdtDxe.inf
ClientOneSiliconPkg/IpBlock/Wdt/IncludePrivate/Library/PeiWdtLib.h
ClientOneSiliconPkg/IpBlock/Wdt/IncludePrivate/Library/PeiWdtPolicyLib.h
ClientOneSiliconPkg/IpBlock/Wdt/IncludePrivate/Library/WdtCommonLib.h
ClientOneSiliconPkg/IpBlock/Wdt/Library/PeiOcWdtLib/PeiOcWdtLib.c
ClientOneSiliconPkg/IpBlock/Wdt/Library/PeiOcWdtLib/PeiOcWdtLib.inf
ClientOneSiliconPkg/IpBlock/Wdt/Library/PeiOcWdtLibNull/PeiOcWdtLibNull.c
ClientOneSiliconPkg/IpBlock/Wdt/Library/PeiOcWdtLibNull/PeiOcWdtLibNull.inf
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiDxeSmmWdtCommonLib/PeiDxeSmmWdtCommonLib.inf
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiDxeSmmWdtCommonLib/WdtCommon.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtLib/PeiWdtLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtLib/PeiWdtLib.inf
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPreMemPolicyLib.c
ClientOneSiliconPkg/Library/Acpitables/Pcie/PcieEpSel.asl
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.nasm
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.inf
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.uni
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.inf
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.uni
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/PciSegmentLib.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeToScratchPadLibNull/BasePostCodeToScratchPadLibNull.c
ClientOneSiliconPkg/Library/BasePostCodeToScratchPadLibNull/BasePostCodeToScratchPadLibNull.inf
ClientOneSiliconPkg/Library/BasePreSiliconEnvDetectLib/BasePreSiliconEnvDetectLib.c
ClientOneSiliconPkg/Library/BasePreSiliconEnvDetectLib/BasePreSiliconEnvDetectLib.inf
ClientOneSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConfigBlockLib.c
ClientOneSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConfigBlockLib.inf
ClientOneSiliconPkg/Library/BaseSystemTimeLib/BaseSystemTimeLib.c
ClientOneSiliconPkg/Library/BaseSystemTimeLib/BaseSystemTimeLib.inf
ClientOneSiliconPkg/Library/DxeAslUpdateLibNull/DxeAslUpdateLibNull.c
ClientOneSiliconPkg/Library/DxeAslUpdateLibNull/DxeAslUpdateLibNull.inf
ClientOneSiliconPkg/Library/DxeSiFviLib/CreateFviLibrary.c
ClientOneSiliconPkg/Library/DxeSiFviLib/DxeSiFviLib.inf
ClientOneSiliconPkg/Library/DxeSiFviLib/SiFviLib.h
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.h
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.inf
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.inf
ClientOneSiliconPkg/Library/FspErrorInfoLib/FspErrorInfo.c
ClientOneSiliconPkg/Library/FspErrorInfoLib/PeiDxeFspErrorInfoLib.inf
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.inf
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.uni
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Library/MmRuntimeUpdateLibNull/MmRuntimeUpdateLibNull.c
ClientOneSiliconPkg/Library/MmRuntimeUpdateLibNull/MmRuntimeUpdateLibNull.inf
ClientOneSiliconPkg/Library/OcMailboxLib/OcMailboxLib.inf
ClientOneSiliconPkg/Library/OcMailboxLib/OcMailboxLibrary.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuMailboxLib/MailboxLibrary.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuMailboxLib/PeiDxeSmmCpuMailboxLib.inf
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.h
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
ClientOneSiliconPkg/Library/PeiDxeSmmMmPciLib/PeiDxeSmmMmPciLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmMmPciLib/PeiDxeSmmMmPciLib.inf
ClientOneSiliconPkg/Library/PeiDxeSmmReserveMmio64SizeLib/PeiDxeSmmReserveMmio64SizeLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmReserveMmio64SizeLib/PeiDxeSmmReserveMmio64SizeLib.inf
ClientOneSiliconPkg/Library/PeiInstallStallPpiLib/PeiStallPpiLib.c
ClientOneSiliconPkg/Library/PeiInstallStallPpiLib/PeiStallPpiLib.inf
ClientOneSiliconPkg/Library/PeiPostMemSiliconPolicyInitLib/PeiPostMemSiliconPolicyInitLib.c
ClientOneSiliconPkg/Library/PeiPostMemSiliconPolicyInitLib/PeiPostMemSiliconPolicyInitLib.inf
ClientOneSiliconPkg/Library/PeiPostMemSiliconPolicyInitLib/PeiPostMemSiliconPolicyInitLibFsp.c
ClientOneSiliconPkg/Library/PeiPostMemSiliconPolicyInitLib/PeiPostMemSiliconPolicyInitLibFsp.inf
ClientOneSiliconPkg/Library/PeiPreMemSiliconPolicyInitLib/PeiPreMemSiliconPolicyInitLib.c
ClientOneSiliconPkg/Library/PeiPreMemSiliconPolicyInitLib/PeiPreMemSiliconPolicyInitLib.inf
ClientOneSiliconPkg/Library/PeiPreMemSiliconPolicyInitLib/PeiPreMemSiliconPolicyInitLibFsp.c
ClientOneSiliconPkg/Library/PeiPreMemSiliconPolicyInitLib/PeiPreMemSiliconPolicyInitLibFsp.inf
ClientOneSiliconPkg/Library/PeiReadyToInstallMpLib/PeiReadyToInstallMpLib.c
ClientOneSiliconPkg/Library/PeiReadyToInstallMpLib/PeiReadyToInstallMpLib.inf
ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiPostMemSiliconPolicyInitLibDependency.inf
ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiPreMemSiliconPolicyInitLibDependency.inf
ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiSiliconPolicyInitLibDependency.c
ClientOneSiliconPkg/Library/PlatformSecLib/FspMPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspSPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/ChipsetNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.nasm
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/PlatformNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCoreNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.c
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLibrary.h
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/Ia32/SecGetFsptApiParameter.nasm
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/SecGetFsptApiParameterLib.inf
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrr.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/BaseTraceHubDebugLibSyst.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/BaseTraceHubDebugSystLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/DxeTraceHubDebugLibSyst.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/DxeTraceHubDebugSystLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/EnableTraceHubData.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/EnableTraceHubData.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/MipiSysTUefiSupport.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/MipiSysTUefiSupport.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/PeiTraceHubDebugLibSyst.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/PeiTraceHubDebugLibSystFsp.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/PeiTraceHubDebugSystLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/api.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/compiler.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/crc32.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/inline.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/message.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/mipi_syst.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/platform.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/platform/UEFI/src/mipi_syst_platform.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_api.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_compiler.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_crc32.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_init.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_inline.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_writer.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/stdlib.h
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/TraceHubStatusWorkerCommon.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/TraceHubStatusWorkerCommon.h
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFviInitLib.inf
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/DxeSmbiosMemoryLib.c
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/DxeSmbiosMemoryLib.inf
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/JedecManufacturerIdList.c
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType16.c
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17Strings.c
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType19.c
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLibNull/DxeSmbiosMemoryLibNull.inf
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLibNull/DxeSmbiosMemoryNull.c
ClientOneSiliconPkg/LibraryPrivate/MmioAccessLib/MmioAccessLib.c
ClientOneSiliconPkg/LibraryPrivate/MmioAccessLib/MmioAccessLib.inf
ClientOneSiliconPkg/LibraryPrivate/PcieConfigAccessLib/PcieConfigAccessLib.c
ClientOneSiliconPkg/LibraryPrivate/PcieConfigAccessLib/PcieConfigAccessLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFviInitLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.inf
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioDefine.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioLib.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchAcpiTablesSelfTest.inf
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHeci.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchTsn.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/TraceHubDebug.asl
ClientOneSiliconPkg/Pch/Include/ChipsetInfoHob.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/LockDownConfig.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
ClientOneSiliconPkg/Pch/Include/Library/DxePchPolicyLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchPolicyLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchSmmControlLib.h
ClientOneSiliconPkg/Pch/Include/Library/PlatformPchSmiRegisterLockLib.h
ClientOneSiliconPkg/Pch/Include/PchInfoHob.h
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
ClientOneSiliconPkg/Pch/Include/PchPreMemPolicyCommon.h
ClientOneSiliconPkg/Pch/Include/PchResetPlatformSpecific.h
ClientOneSiliconPkg/Pch/Include/Protocol/IoTrapExDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchAcpiSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchEspiSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchPcieSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchPolicy.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchSmmIoTrapControl.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchSmmPeriodicTimerControl.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchTcoSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/SmmSmbus.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegs.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsClk.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/SiScheduleResetLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/SmmPchPrivateLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/SocInfoLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/IncludePrivate/Protocol/PchNvsArea.h
ClientOneSiliconPkg/Pch/IncludePrivate/Protocol/PcieIoTrap.h
ClientOneSiliconPkg/Pch/IncludePrivate/Register/DiccRegs.h
ClientOneSiliconPkg/Pch/IncludePrivate/SiScheduleResetHob.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/BasePchPciBdfLib.inf
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c
ClientOneSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.inf
ClientOneSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibrary.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PchSmmControlLib.h
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLibNull/PeiPchSmmControlLibNull.c
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLibNull/PeiPchSmmControlLibNull.inf
ClientOneSiliconPkg/Pch/Library/PlatformPchSmiRegisterLockLibNull/PlatformPchSmiRegisterLockLibNull.c
ClientOneSiliconPkg/Pch/Library/PlatformPchSmiRegisterLockLibNull/PlatformPchSmiRegisterLockLibNull.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/BaseSiScheduleResetLib/BaseSiScheduleResetLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/SmmPchPrivateLib/SmmPchPrivateLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/SmmPchPrivateLib/SmmPchPrivateLib.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelper.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmHelpers.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmHelpers.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmPeriodicTimer.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmPowerButton.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSw.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSx.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmUsb.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PcieSmmClient.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/SmmGlobalsPch.c
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControl.inf
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.h
ClientOneSiliconPkg/Product/MeteorLake/Include/Ppi/PchPolicy.h
ClientOneSiliconPkg/Product/MeteorLake/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/SiPrintPolicy.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxeFsp.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxeFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitCommon.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitTcss.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitTcss.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/TempRamExit.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPei.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/Library/DxeSaPolicyLib.h
ClientOneSiliconPkg/SystemAgent/Include/Library/PeiSaPolicyLib.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/SaPolicy.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLibrary.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibFsp.inf
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/UniversalCommonLib.dsc
ClientOneSiliconPkg/UniversalDxe.dsc
ClientOneSiliconPkg/UniversalDxeLib.dsc
ClientOneSiliconPkg/UniversalPei.dsc
ClientOneSiliconPkg/UniversalPeiLib.dsc
Features/Audio/NhltFeaturePkg/Include/NhltEndpointsConfigurationVariable.h
Features/Audio/NhltFeaturePkg/Include/NhltFeature.dsc
Features/Audio/NhltFeaturePkg/Include/NhltFeaturePostMem.fdf
Features/Audio/NhltFeaturePkg/IncludePrivate/Library/GetNhltConfigurationLib.h
Features/Audio/NhltFeaturePkg/IncludePrivate/Library/NhltLib.h
Features/Audio/NhltFeaturePkg/IncludePrivate/Nhlt.h
Features/Audio/NhltFeaturePkg/IncludePrivate/NhltConfiguration.h
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationEfiVariableLib/GetNhltConfigurationEfiVariableLib.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationEfiVariableLib/GetNhltConfigurationEfiVariableLib.inf
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationPcdLib/GetNhltConfigurationPcdLib.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationPcdLib/GetNhltConfigurationPcdLib.inf
Features/Audio/NhltFeaturePkg/LibraryPrivate/NhltLib/NhltLib.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/NhltLib/NhltLib.inf
Features/Audio/NhltFeaturePkg/NhltFeaturePkg.dec
Features/Audio/NhltFeaturePkg/NhltFeaturePkg.dsc
Features/Audio/NhltFeaturePkg/NhltInstallTable/NhltInstallTable.c
Features/Audio/NhltFeaturePkg/NhltInstallTable/NhltInstallTable.inf
Features/Audio/NhltFeaturePkg/Readme.md
Features/Audio/Readme.md
Features/Audio/SndwFeaturePkg/Include/Protocol/SndwAccessProtocol.h
Features/Audio/SndwFeaturePkg/Include/Protocol/SndwBeepProtocol.h
Features/Audio/SndwFeaturePkg/Include/SndwFeature.dsc
Features/Audio/SndwFeaturePkg/Include/SndwFeaturePostMemory.fdf
Features/Audio/SndwFeaturePkg/IncludePrivate/Library/PeiDxeSndwCommonLib.h
Features/Audio/SndwFeaturePkg/IncludePrivate/Library/PeiDxeSndwInitLib.h
Features/Audio/SndwFeaturePkg/IncludePrivate/Register/SndwCadenceRegs.h
Features/Audio/SndwFeaturePkg/IncludePrivate/Register/SndwCavsRegs.h
Features/Audio/SndwFeaturePkg/IncludePrivate/SndwAccess.h
Features/Audio/SndwFeaturePkg/IncludePrivate/SndwBeep.h
Features/Audio/SndwFeaturePkg/IncludePrivate/SndwMipiCmd.h
Features/Audio/SndwFeaturePkg/LibraryPrivate/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.c
Features/Audio/SndwFeaturePkg/LibraryPrivate/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.inf
Features/Audio/SndwFeaturePkg/LibraryPrivate/PeiDxeSndwInitLib/PeiDxeSndwInitLib.c
Features/Audio/SndwFeaturePkg/LibraryPrivate/PeiDxeSndwInitLib/PeiDxeSndwInitLib.inf
Features/Audio/SndwFeaturePkg/Readme.md
Features/Audio/SndwFeaturePkg/SndwBeepAlc1308/SndwBeepRltkAlc1308.c
Features/Audio/SndwFeaturePkg/SndwBeepAlc1308/SndwBeepRltkAlc1308.inf
Features/Audio/SndwFeaturePkg/SndwBeepExample/SndwBeepExample.c
Features/Audio/SndwFeaturePkg/SndwBeepExample/SndwBeepExample.inf
Features/Audio/SndwFeaturePkg/SndwFeaturePkg.dec
Features/Audio/SndwFeaturePkg/SndwFeaturePkg.dsc
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.inf
Features/BluetoothPkg/BluetoothBusDxe/BluetoothAttribute.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.h
Features/BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.inf
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigConnect.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigGetData.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigGetRemoteData.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigInit.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigRegisterCallBack.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigScan.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigSetData.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothIntHciEvent.c
Features/BluetoothPkg/BluetoothBusDxe/ComponentName.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/a4wp_srv.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/app_interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/atp_production_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/fmp_locator.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/fmp_reporter.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/gap_gatt_srv.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hci2ile_interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hci2ile_internal.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hogp_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hrp_collector.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/l2cap_coc_test_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/profile_adapt.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/smp_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/test_embedded_stack.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/uefi_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/uhid_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/a4wp_srv.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/atp_production_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_locator.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_reporter.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/gap_gatt_srv.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hci2ile_adaptation.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hogp_host.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hrp_collector.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/l2cap_coc_test_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/main.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/profile_adapt.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/pxp_monitor.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/smp_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uefi_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uhid_host.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/att.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/gap.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/gatt.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/hci_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/l2cap.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/smp.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/att.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_client.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_common.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_server.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/hci.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/hcicmds.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/l2cap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/android/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/android/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/linux/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/linux/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/rw/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/rw/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/threadx/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/threadx/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/config_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/device_struct.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/error_code.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/int_interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/src/interface.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/device_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/profile_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/service_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/smp_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/device_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/profile_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/service_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/smp_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/linux/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/linux/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/rw/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/rw/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/threadx/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/threadx/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/uefi/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/uefi/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/storage/inc/storage.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/storage/src/storage.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/bt_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/log.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/utils.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/device_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/mem_mgr_byte_wise.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/mem_mgr_pool_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/utils.c
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManager.uni
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManager.vfr
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.h
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.inf
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerHii.h
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerVfr.h
Features/BluetoothPkg/BluetoothConnectionManagerDxe/ComponentName.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.h
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.inf
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidParser.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidParser.h
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
Features/BluetoothPkg/BluetoothHidDxe/ComponentName.c
Features/BluetoothPkg/BluetoothPkg.dec
Features/BluetoothPkg/BluetoothPkg.dsc
Features/BluetoothPkg/HidKbDxe/ComponentName.c
Features/BluetoothPkg/HidKbDxe/EfiKey.c
Features/BluetoothPkg/HidKbDxe/HidKbDxe.c
Features/BluetoothPkg/HidKbDxe/HidKbDxe.h
Features/BluetoothPkg/HidKbDxe/HidKbDxe.inf
Features/BluetoothPkg/HidKbDxe/KeyBoard.c
Features/BluetoothPkg/HidKbDxe/KeyBoard.h
Features/BluetoothPkg/HidMouseDxe/ComponentName.c
Features/BluetoothPkg/HidMouseDxe/EfiMouse.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.h
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.inf
Features/BluetoothPkg/Include/Guid/HidKeyBoardLayout.h
Features/BluetoothPkg/Include/IndustryStandard/BluetoothAssignedNumbers.h
Features/BluetoothPkg/Include/IndustryStandard/BluetoothAtt.h
Features/BluetoothPkg/Include/IndustryStandard/BluetoothHci.h
Features/BluetoothPkg/Include/IndustryStandard/BluetoothHid.h
Features/BluetoothPkg/Include/Library/BluetoothLib.h
Features/BluetoothPkg/Include/Library/HidLib.h
Features/BluetoothPkg/Include/Protocol/Hid.h
Features/BluetoothPkg/Library/BluetoothLib/BluetoothLib.inf
Features/BluetoothPkg/Library/BluetoothLib/BluetoothLibGap.c
Features/BluetoothPkg/Library/BluetoothLib/BluetoothLibGatt.c
Features/BluetoothPkg/Library/HidLib/HidLib.c
Features/BluetoothPkg/Library/HidLib/HidLib.inf
Features/BluetoothPkg/UsbBtHciDxe/ComponentName.c
Features/BluetoothPkg/UsbBtHciDxe/UsbBtHci.c
Features/BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.c
Features/BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.h
Features/BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.inf
Features/ClientSmbiosFeaturePkg/ClientSmbiosFeaturePkg.dec
Features/ClientSmbiosFeaturePkg/ClientSmbiosFeaturePkg.dsc
Features/ClientSmbiosFeaturePkg/Include/ClientSmbiosFeature.dsc
Features/ClientSmbiosFeaturePkg/Include/PostMemory.fdf
Features/ClientSmbiosFeaturePkg/Include/SmbiosPlatformInfoTable.h
Features/ClientSmbiosFeaturePkg/Readme.md
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMisc.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscDxe.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.c
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.h
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.inf
Features/CmosFeaturePkg/CmosFeaturePkg.dec
Features/CmosFeaturePkg/CmosFeaturePkg.dsc
Features/CmosFeaturePkg/Include/CmosFeature.dsc
Features/CmosFeaturePkg/Include/CmosMap.h
Features/CmosFeaturePkg/Include/Library/CmosAccessLib.h
Features/CmosFeaturePkg/Include/Library/PlatformCmosAccessLib.h
Features/CmosFeaturePkg/Include/PlatformNvRamHookLib.h
Features/CmosFeaturePkg/Library/CmosAccessLibNull/CmosAccessLibNull.c
Features/CmosFeaturePkg/Library/CmosAccessLibNull/CmosAccessLibNull.inf
Features/CmosFeaturePkg/Library/PlatformCmosAccessLib/PlatformCmosAccessLib.c
Features/CmosFeaturePkg/Library/PlatformCmosAccessLib/PlatformCmosAccessLib.inf
Features/CmosFeaturePkg/Library/PlatformCmosAccessLibNull/PlatformCmosAccessLibNull.c
Features/CmosFeaturePkg/Library/PlatformCmosAccessLibNull/PlatformCmosAccessLibNull.inf
Features/CmosFeaturePkg/Library/PlatformNvRamHookLibCmos/PlatformNvRamHookLibCmos.c
Features/CmosFeaturePkg/Library/PlatformNvRamHookLibCmos/PlatformNvRamHookLibCmos.inf
Features/CmosFeaturePkg/Readme.md
Features/Connectivity/CnvFeaturePkg/AcpiTables/Dsdt/CnvDsdt.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Dsdt/HidDynamicSarDsm.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Dsdt/MofSampleDev.h
Features/Connectivity/CnvFeaturePkg/AcpiTables/Dsdt/MofTestDev.h
Features/Connectivity/CnvFeaturePkg/AcpiTables/Dsdt/WifiDynamicSar.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Library/EpOpRegion.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Library/Gmio.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Library/Wist.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/AntennaDiversity.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtDsm.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtRegulatory.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtReset.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtTile.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtUartPortWrapper.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtUsbPortWrapper.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/CnvPkgNvs.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/CnvSsdt.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/Connectivity.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/DiscreteWifiReset.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/GeneralPurposeConfig.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelBtDsmFunc1.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelBtDsmFunc2.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelBtTileDsmFunc1.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc1.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc2.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc3.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWifiDsm.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc1.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc10.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc2.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc3.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc4.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc5.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc6.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc7.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc8.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc9.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWifiDsm.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/UartBt.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiDsmWrapper.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiFeature.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiRegulatory.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiRpPxsxWrapper.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiThermal.asl
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dec
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dsc
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkgPcdInit.dsc
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariables.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer2.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer2.inf
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.h
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.inf
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuHiiConfigAccess.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuStrTokens.h
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuVfr.vfr
Features/Connectivity/CnvFeaturePkg/Doc/Cnv_Uefi_dump.png
Features/Connectivity/CnvFeaturePkg/Include/CnvBaseDef.h
Features/Connectivity/CnvFeaturePkg/Include/CnvBoardConfigPcd.h
Features/Connectivity/CnvFeaturePkg/Include/CnvFeature.dsc
Features/Connectivity/CnvFeaturePkg/Include/CnvFeature.fdf
Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h
Features/Connectivity/CnvFeaturePkg/Include/CnvSetupId.h
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariables.h
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariablesVer1.h
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariablesVer2.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariables.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesBt.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesCommon.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesHeaders.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariablesWlan.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVfrSetupMenuHii.h
Features/Connectivity/CnvFeaturePkg/Include/Dsc/DefaultCnvBoardConfigPcdInit.dsc
Features/Connectivity/CnvFeaturePkg/Include/Protocol/CnvFormPlatformProtocol.h
Features/Connectivity/CnvFeaturePkg/Include/Protocol/CnvNvsArea.h
Features/Connectivity/CnvFeaturePkg/Include/Protocol/CnvUefiProtocol.h
Features/Connectivity/CnvFeaturePkg/Library/BaseCnviLib/BaseCnviLibNull.inf
Features/Connectivity/CnvFeaturePkg/Library/BaseCnviLib/CnviLibNull.c
Features/Connectivity/CnvFeaturePkg/Readme.md
Features/Ec/EcFeaturePkg/AcpiTables/EcAcpiTables.inf
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Als.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Bat0Virt.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Bat1Real.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/ButtonIndicator.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/ConvertibleIndicator.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/DockingIndicator.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/DptfApis.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Lid0.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/WDT.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBaseMethod.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcDevice.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcNvs.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcRam.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcSsdt.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/HID/HidMethod.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/HIDWakeDSM.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/SBDevices/ACDevice.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/SBDevices/PowerButton.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/SBMethod/PowerButtonMethod.asl
Features/Ec/EcFeaturePkg/AcpiTables/Ecdt/Ecdt.act
Features/Ec/EcFeaturePkg/AcpiTables/Ecdt/Ecdt.h
Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.c
Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.inf
Features/Ec/EcFeaturePkg/EcDxe/EcDxe.c
Features/Ec/EcFeaturePkg/EcDxe/EcDxe.inf
Features/Ec/EcFeaturePkg/EcFeaturePkg.dec
Features/Ec/EcFeaturePkg/EcFeaturePkg.dsc
Features/Ec/EcFeaturePkg/Include/EcCommon.h
Features/Ec/EcFeaturePkg/Include/EcFeatureLib.dsc
Features/Ec/EcFeaturePkg/Include/EcNvsAreaDef.h
Features/Ec/EcFeaturePkg/Include/Library/BatteryDxeLib.h
Features/Ec/EcFeaturePkg/Include/Library/EcLib.h
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/Include/Library/EcSmiLib.h
Features/Ec/EcFeaturePkg/Include/Library/EcTcssLib.h
Features/Ec/EcFeaturePkg/Include/Protocol/Battery.h
Features/Ec/EcFeaturePkg/Include/Protocol/EcNvsArea.h
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/IncludePrivate/Library/EcPrivateLib.h
Features/Ec/EcFeaturePkg/Library/BaseEcLib/BaseEcLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcLib/BaseEcLib.inf
Features/Ec/EcFeaturePkg/Library/BaseEcLibNull/BaseEcLibNull.c
Features/Ec/EcFeaturePkg/Library/BaseEcLibNull/BaseEcLibNull.inf
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.inf
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.inf
Features/Ec/EcFeaturePkg/Library/BaseEcSmiLib/BaseEcSmiLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcSmiLib/BaseEcSmiLib.inf
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.inf
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.inf
Features/Ec/EcFeaturePkg/Library/BatteryDxeLib/BatteryData.h
Features/Ec/EcFeaturePkg/Library/BatteryDxeLib/BatteryDxeLib.c
Features/Ec/EcFeaturePkg/Library/BatteryDxeLib/BatteryDxeLib.inf
Features/Ec/EcFeaturePkg/Library/BatteryDxeLibNull/BatteryDxeLibNull.c
Features/Ec/EcFeaturePkg/Library/BatteryDxeLibNull/BatteryDxeLibNull.inf
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.inf
Features/Ec/EcFeaturePkg/Readme.md
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/BiosResiliencyDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/BiosResiliencyDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/BiosUpdateConfig/BiosUpdateConfig.ini
Features/FirmwareGuard/CapsuleFeaturePkg/BiosUpdateConfig/BiosUpdateConfigRes.ini
Features/FirmwareGuard/CapsuleFeaturePkg/BiosUpdateConfig/BtGAcmUpdateConfig.ini
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/CapsuleFeature.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/FmpPlatformBios.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/FmpPlatformBtGAcm.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/FmpPlatformEc.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/FmpPlatformIshPdt.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/FmpPlatformMe.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/FmpPlatformMonolithic.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/FmpPlatformTsnMacAddr.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/FmpPlatformuCode.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Guid/MicrocodeVersionFfs.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Guid/SysFwUpdateProgress.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/BiosUpdateHelpersLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/CapsuleUpdateResetLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/CbntSvnCheckLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/ComponentUpdateLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/FWUpdateLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformBiosUpdateHookLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformEcResetLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformEcUpdateHookLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformFlashAccessLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformWdtLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/SeamlessRecoverySupportLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/PostMemory.fdf
Features/FirmwareGuard/CapsuleFeaturePkg/Include/PreMemory.fdf
Features/FirmwareGuard/CapsuleFeaturePkg/IncludePrivate/Library/ConfigProfileAccessLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/IncludePrivate/Library/FvImageExtractionLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/IncludePrivate/Library/IniParsingLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLibInternal.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBtGAcm/BtGAcmUpdateByConfigProfile.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibEc/FmpDeviceLibEc.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibEc/FmpDeviceLibEc.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/MicrocodeUpdate.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FwUpdateLibNull/FwUpdateLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FwUpdateLibNull/FwUpdateLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmCpuPlatformLibNull/CpuPlatformLibraryNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmCpuPlatformLibNull/PeiDxeSmmCpuPlatformLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmPchInfoLibNull/PchInfoLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmPchInfoLibNull/PeiDxeSmmPchInfoLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmSpiAccessLibNull/PeiDxeSmmSpiAccessLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmSpiAccessLibNull/SpiAccessLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformBiosUpdateHookLibNull/PlatformBiosUpdateHookLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformBiosUpdateHookLibNull/PlatformBiosUpdateHookLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.uni
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformEcResetLibNull/PlatformEcResetLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformEcResetLibNull/PlatformEcResetLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformEcUpdateHookLibNull/PlatformEcUpdateHookLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformEcUpdateHookLibNull/PlatformEcUpdateHookLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessDebugLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessDebugLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformWdtLibNull/PlatformWdtLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformWdtLibNull/PlatformWdtLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/VmdInfoLibNull/VmdInfoLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/VmdInfoLibNull/VmdInfoLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/ConfigProfileAccessLib/ConfigProfileAccessLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/ConfigProfileAccessLib/ConfigProfileAccessLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/ConfigProfileAccessLib/ParseConfigProfile.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/FvImageExtractionLib/FvImageExtractionLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/FvImageExtractionLib/FvImageExtractionLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/IniParsingLib/IniParsingLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/IniParsingLib/IniParsingLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/MeResiliencyDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/MeResiliencyDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Readme.md
Features/FirmwareGuard/CapsuleFeaturePkg/SigningKeys/TestCert3K.pem
Features/FirmwareGuard/CapsuleFeaturePkg/SigningKeys/TestCert3K.pub.pem
Features/FirmwareGuard/CapsuleFeaturePkg/SigningKeys/TestRoot3K.cer
Features/FirmwareGuard/CapsuleFeaturePkg/SigningKeys/TestRoot3K.pem
Features/FirmwareGuard/CapsuleFeaturePkg/SigningKeys/TestRoot3K.pub.pem
Features/FirmwareGuard/CapsuleFeaturePkg/SigningKeys/TestRoot_TestRoo3K.inc
Features/FirmwareGuard/CapsuleFeaturePkg/SigningKeys/TestSub3K.pem
Features/FirmwareGuard/CapsuleFeaturePkg/SigningKeys/TestSub3K.pub.pem
Features/I2cFeaturePkg/I2cFeaturePkg.dec
Features/I2cFeaturePkg/I2cFeaturePkg.dsc
Features/I2cFeaturePkg/I2cPlatformDxe/I2cPlatformDxe.c
Features/I2cFeaturePkg/I2cPlatformDxe/I2cPlatformDxe.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/ComponentName.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanelDxe.inf
Features/I2cFeaturePkg/Include/I2cFeature.dsc
Features/I2cFeaturePkg/Include/I2cPlatformDxe.h
Features/I2cFeaturePkg/Include/Library/HidI2cPlatformSupportLib.h
Features/I2cFeaturePkg/Include/PostMemory.fdf
Features/I2cFeaturePkg/Readme.md
Features/I2cFeaturePkg/library/DxeHidI2cPlatformSupportLibNull/DxeHidI2cPlatformSupportLibNull.c
Features/I2cFeaturePkg/library/DxeHidI2cPlatformSupportLibNull/DxeHidI2cPlatformSupportLibNull.inf
Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThrough/AmtMacPassThrough.c
Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThrough/AmtMacPassThrough.inf
Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThroughFeaturePkg.dec
Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThroughFeaturePkg.dsc
Features/Manageability/AmtMacPassThroughFeaturePkg/Include/AmtMacPassThroughConfigVariable.h
Features/Manageability/AmtMacPassThroughFeaturePkg/Include/AmtMacPassThroughFeature.dsc
Features/Manageability/AmtMacPassThroughFeaturePkg/Include/AmtMacPassThroughFeaturePostMem.fdf
Features/Manageability/AmtMacPassThroughFeaturePkg/Readme.md
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlert.c
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlert.h
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlertDxe.inf
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertFeaturePkg.dec
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertFeaturePkg.dsc
Features/Manageability/AmtPetAlertFeaturePkg/Include/AmtPetAlertFeature.dsc
Features/Manageability/AmtPetAlertFeaturePkg/Include/AmtPetAlertFeaturePostMem.fdf
Features/Manageability/AmtPetAlertFeaturePkg/Readme.md
Features/Manageability/MeExtMeasurementFeaturePkg/AmtExtConfigDxe/AmtExtConfigDxe.c
Features/Manageability/MeExtMeasurementFeaturePkg/AmtExtConfigDxe/AmtExtConfigDxe.h
Features/Manageability/MeExtMeasurementFeaturePkg/AmtExtConfigDxe/AmtExtConfigDxe.inf
Features/Manageability/MeExtMeasurementFeaturePkg/Include/Dsc/MeExtMeasurementFeature.dsc
Features/Manageability/MeExtMeasurementFeaturePkg/Include/Fdf/MeExtMeasurementPostMem.fdf
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.c
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.h
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.inf
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementFeaturePkg.dec
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementFeaturePkg.dsc
Features/Manageability/MeExtMeasurementFeaturePkg/Readme.md
Features/Manageability/MebxFeaturePkg/Doc/MebxArchitectureDiagram.png
Features/Manageability/MebxFeaturePkg/Include/MebxFeature.dsc
Features/Manageability/MebxFeaturePkg/Include/MebxFeaturePostMem.fdf
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.inf
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.inf
Features/Manageability/MebxFeaturePkg/MebxFeaturePkg.dec
Features/Manageability/MebxFeaturePkg/MebxFeaturePkg.dsc
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVariable.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni
Features/Manageability/MebxFeaturePkg/Readme.md
Features/Manageability/PsrFeaturePkg/Include/Protocol/PsrProtocol.h
Features/Manageability/PsrFeaturePkg/Include/PsrFeature.dsc
Features/Manageability/PsrFeaturePkg/Include/PsrFeature.fdf
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.h
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.inf
Features/Manageability/PsrFeaturePkg/PsrFeaturePkg.dec
Features/Manageability/PsrFeaturePkg/PsrFeaturePkg.dsc
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.inf
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetupVfr.vfr
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrStrings.uni
Features/Manageability/PsrFeaturePkg/Readme.md
Features/Manageability/Readme.md
Features/Manageability/TdsFeaturePkg/Include/Dsc/TrustedDeviceSetupFeature.dsc
Features/Manageability/TdsFeaturePkg/Include/Fdf/TrustedDeviceSetupFeaturePostMem.fdf
Features/Manageability/TdsFeaturePkg/Include/Protocol/TdsControlProtocol.h
Features/Manageability/TdsFeaturePkg/Include/Protocol/TrustedDeviceSetupExtensionProtocol.h
Features/Manageability/TdsFeaturePkg/Include/Protocol/TrustedDeviceSetupMainProtocol.h
Features/Manageability/TdsFeaturePkg/Include/TrustedDeviceSetup.h
Features/Manageability/TdsFeaturePkg/Readme.md
Features/Manageability/TdsFeaturePkg/TdsFeaturePkg.dec
Features/Manageability/TdsFeaturePkg/TdsFeaturePkg.dsc
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/OemTrustedDeviceSetupDxe.c
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/TrustedDeviceSetupDxe.c
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/TrustedDeviceSetupDxe.inf
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/TrustedDeviceSetupHandlerDxe.c
Features/Security/DtprFeaturePkg/DtprDxe/DtprDxe.c
Features/Security/DtprFeaturePkg/DtprDxe/DtprDxe.h
Features/Security/DtprFeaturePkg/DtprDxe/DtprDxe.inf
Features/Security/DtprFeaturePkg/DtprFeaturePkg.dec
Features/Security/DtprFeaturePkg/DtprFeaturePkg.dsc
Features/Security/DtprFeaturePkg/Include/DtprFeature.dsc
Features/Security/DtprFeaturePkg/Include/PostMem.fdf
Features/Security/DtprFeaturePkg/Readme.md
Features/Security/HstiFeaturePkg/HstiFeaturePkg.dec
Features/Security/HstiFeaturePkg/HstiFeaturePkg.dsc
Features/Security/HstiFeaturePkg/HstiResultDxe/HstiResultDxe.c
Features/Security/HstiFeaturePkg/HstiResultDxe/HstiResultDxe.h
Features/Security/HstiFeaturePkg/HstiResultDxe/HstiResultDxe.inf
Features/Security/HstiFeaturePkg/Include/HstiFeature.dsc
Features/Security/HstiFeaturePkg/Include/HstiFeature.fdf
Features/Security/HstiFeaturePkg/Include/HstiFeatureBit_1_1a.h
Features/Security/HstiFeaturePkg/Include/PlatformConfigurationChangeVariable.h
Features/Security/HstiFeaturePkg/Readme.md
Features/Security/Readme.md
Features/Security/VtioFeaturePkg/Include/VtioFeature.dsc
Features/Security/VtioFeaturePkg/Include/VtioFeature.fdf
Features/Security/VtioFeaturePkg/Readme.md
Features/Security/VtioFeaturePkg/VtioDxe/VtioDxe.c
Features/Security/VtioFeaturePkg/VtioDxe/VtioDxe.h
Features/Security/VtioFeaturePkg/VtioDxe/VtioDxe.inf
Features/Security/VtioFeaturePkg/VtioFeaturePkg.dec
Features/Security/VtioFeaturePkg/VtioFeaturePkg.dsc
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.c
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.h
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.inf
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupStrings.uni
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupVfr.vfr
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/FfuFlashingDxe.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/FfuFlashingDxe.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/FfuFlashingDxe.inf
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingFeaturePkg.dec
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingFeaturePkg.dsc
Features/Storage/FfuFlashingFeaturePkg/Include/FfuFlashingFeature.dsc
Features/Storage/FfuFlashingFeaturePkg/Include/FfuFlashingFeature.fdf
Features/Storage/FfuFlashingFeaturePkg/Include/Protocol/FfuTrigger.h
Features/Storage/FfuFlashingFeaturePkg/Readme.md
Features/Storage/MultiIbbFeaturePkg/Include/Fdf/EndOfIbbPreMem.fdf
Features/Storage/MultiIbbFeaturePkg/Include/Fdf/MultiIbbServicePreMem.fdf
Features/Storage/MultiIbbFeaturePkg/Include/Library/NemConfigMtrrLib.h
Features/Storage/MultiIbbFeaturePkg/Include/MultiIbbFeature.dsc
Features/Storage/MultiIbbFeaturePkg/Include/Ppi/EndOfIbbSignal.h
Features/Storage/MultiIbbFeaturePkg/Include/Ppi/MultiIbbConfig.h
Features/Storage/MultiIbbFeaturePkg/Library/PeiNemConfigMtrrLib/PeiNemConfigMtrrLib.c
Features/Storage/MultiIbbFeaturePkg/Library/PeiNemConfigMtrrLib/PeiNemConfigMtrrLib.inf
Features/Storage/MultiIbbFeaturePkg/MultiIbbFeaturePkg.dec
Features/Storage/MultiIbbFeaturePkg/MultiIbbFeaturePkg.dsc
Features/Storage/MultiIbbFeaturePkg/MultiIbbService/EndOfIbbPei.c
Features/Storage/MultiIbbFeaturePkg/MultiIbbService/EndOfIbbPei.inf
Features/Storage/MultiIbbFeaturePkg/MultiIbbService/MultiIbbServicePei.c
Features/Storage/MultiIbbFeaturePkg/MultiIbbService/MultiIbbServicePei.inf
Features/Storage/MultiIbbFeaturePkg/Readme.md
Features/Storage/NvmeFeaturePkg/Include/Library/NvmePcieRpLib.h
Features/Storage/NvmeFeaturePkg/Include/NvmeFeature.dsc
Features/Storage/NvmeFeaturePkg/Include/NvmeFeaturePostMem.fdf
Features/Storage/NvmeFeaturePkg/Include/NvmeSetup.h
Features/Storage/NvmeFeaturePkg/Include/Protocol/NvmeEraseBlock.h
Features/Storage/NvmeFeaturePkg/Include/Protocol/PowerLossNotifySetting.h
Features/Storage/NvmeFeaturePkg/Library/NvmePcieRpLibNull/NvmePcieRpLibNull.c
Features/Storage/NvmeFeaturePkg/Library/NvmePcieRpLibNull/NvmePcieRpLibNull.inf
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/ComponentName.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/NvmeEraseDxe.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/NvmeEraseDxe.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/NvmeEraseDxe.inf
Features/Storage/NvmeFeaturePkg/NvmeFeaturePkg.dec
Features/Storage/NvmeFeaturePkg/NvmeFeaturePkg.dsc
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/NvmePciHcPei.c
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/NvmePciHcPei.h
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/NvmePciHcPei.inf
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/Pci.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/PowerLossNotify.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/PowerLossNotify.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/PowerLossNotifyDxe.inf
Features/Storage/NvmeFeaturePkg/Readme.md
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.c
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.h
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.inf
Features/Storage/SataFeaturePkg/AhciPciHcPei/Pci.c
Features/Storage/SataFeaturePkg/Include/Library/AhciPcieRpLib.h
Features/Storage/SataFeaturePkg/Include/Protocol/SataEraseBlock.h
Features/Storage/SataFeaturePkg/Include/SataFeature.dsc
Features/Storage/SataFeaturePkg/Include/SataFeaturePostMem.fdf
Features/Storage/SataFeaturePkg/Library/AhciPcieRpLibNull/AhciPcieRpLibNull.c
Features/Storage/SataFeaturePkg/Library/AhciPcieRpLibNull/AhciPcieRpLibNull.inf
Features/Storage/SataFeaturePkg/Readme.md
Features/Storage/SataFeaturePkg/SataEraseDxe/ComponentName.c
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.c
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.h
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.inf
Features/Storage/SataFeaturePkg/SataFeaturePkg.dec
Features/Storage/SataFeaturePkg/SataFeaturePkg.dsc
Features/Storage/UfsFeaturePkg/Include/PostMem.fdf
Features/Storage/UfsFeaturePkg/Include/Protocol/UfsEraseBlock.h
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/Readme.md
Features/Storage/UfsFeaturePkg/UfsEraseDxe/ComponentName.c
Features/Storage/UfsFeaturePkg/UfsEraseDxe/UfsEraseDxe.c
Features/Storage/UfsFeaturePkg/UfsEraseDxe/UfsEraseDxe.h
Features/Storage/UfsFeaturePkg/UfsEraseDxe/UfsEraseDxe.inf
Features/Storage/UfsFeaturePkg/UfsFeaturePkg.dec
Features/Storage/UfsFeaturePkg/UfsFeaturePkg.dsc
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.inf
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatformHci.h
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbt.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbtMmioCalculation.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbtPkgNvs.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbtRpPowerControl.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbtSsdt.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/Readme.md
Features/Tcss/DTbtFeaturePkg/DTbtFeaturePkg.dec
Features/Tcss/DTbtFeaturePkg/DTbtFeaturePkgPcdInit.dsc
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtSetupId.h
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtStringPool.hfr
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenu.c
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenu.h
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenu.inf
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenu.uni
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenuHiiConfigAccess.c
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenuStrTokens.h
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenuVfr.vfr
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenuhfr.hfr
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DiscreteTbtPcieResourceOptions.hfr
Features/Tcss/DTbtFeaturePkg/Driver/Dxe/DTbtDxe.c
Features/Tcss/DTbtFeaturePkg/Driver/Dxe/DTbtDxe.inf
Features/Tcss/DTbtFeaturePkg/Driver/Pei/PeiDTbtInit.c
Features/Tcss/DTbtFeaturePkg/Driver/Pei/PeiDTbtInit.inf
Features/Tcss/DTbtFeaturePkg/Include/DSC/DTbtFeaturePkgDriverAndLibrary.dsc
Features/Tcss/DTbtFeaturePkg/Include/DSC/DefaultBoardConfigPcdInit.dsc
Features/Tcss/DTbtFeaturePkg/Include/DSC/DefaultDTbtHiiVarLinkPcdInit.dsc
Features/Tcss/DTbtFeaturePkg/Include/DSC/DefaultDTbtNonHiiConfigStructurePcdInit.dsc
Features/Tcss/DTbtFeaturePkg/Include/DSC/DefaultPlatformConfigPcdInit.dsc
Features/Tcss/DTbtFeaturePkg/Include/DTbtBoardConfigPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtControllerInfoPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtGenericConfigPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtGenericRtd3ConfigPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtMailBoxCmdDefinition.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtPcieRpResourceConfigPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtPkgNvsAreaDef.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtPostCode.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtTcssDefinition.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtVfrSetupMenuHii.h
Features/Tcss/DTbtFeaturePkg/Include/FDF/DTbtFeaturePkgPostMemoryDrivers.fdf
Features/Tcss/DTbtFeaturePkg/Include/FDF/DTbtFeaturePkgUefiDxeDrivers.fdf
Features/Tcss/DTbtFeaturePkg/Include/Library/DTbtCommonLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/DTbtCommonPublicLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/DTbtPrintPcdConfigLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/DxeDTbtSecurityLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/PeiDTbtCommonInitLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/PeiDTbtInitLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/PeiDTbtTaskDispatchLib.h
Features/Tcss/DTbtFeaturePkg/Include/Protocol/DTbtDisBmeProtocol.h
Features/Tcss/DTbtFeaturePkg/Include/Protocol/DTbtNvsArea.h
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonLib/DTbtCommonLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonLib/DTbtCommonLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicLib/DTbtCommonPublicLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicLib/DTbtCommonPublicLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicNullLib/DTbtCommonPublicNullLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicNullLib/DTbtCommonPublicNullLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DTbtPrintPcdConfigLib/DTbtPrintPcdConfigLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtPrintPcdConfigLib/DTbtPrintPcdConfigLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DxeDTbtSecurityLib/DxeDTbtSecurityLib.c
Features/Tcss/DTbtFeaturePkg/Library/DxeDTbtSecurityLib/DxeDTbtSecurityLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DxeDTbtSecurityLib/Readme.md
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtCommonInitLib/PeiDTbtCommonInitLib.c
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtCommonInitLib/PeiDTbtCommonInitLib.inf
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtInitLib/PeiDTbtInitLib.c
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtInitLib/PeiDTbtInitLib.inf
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtTaskDispatchLib/PeiDTbtTaskDispatchLib.c
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtTaskDispatchLib/PeiDTbtTaskDispatchLib.inf
Features/Tcss/DTbtFeaturePkg/Readme.md
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ConfigSample/DTbtPayloadConfig.ini
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ConfigSample/DTbtRetimerPayloadConfig.ini
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ConfigSample/ITbtRetimerPayloadConfig.ini
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/DTbtCapsuleBuild.bat
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/DTbtRetimerCapsuleBuild.bat
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ITbtRetimerCapsuleBuild.bat
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ReadMe.txt
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/CreateWindowsCapsule.py
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/CreateWindowsInf.py
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/GenCapsuleDiscreteTbt.bat
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/SAMPLE_DEVELOPMENT.pfx
Features/Tcss/TcssCapsuleFeaturePkg/Include/FmpLastAttemptStatus.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/Library/TcssTbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/PostMemory.fdf
Features/Tcss/TcssCapsuleFeaturePkg/Include/Protocol/RetimerCapsuleUpdate.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerCommon.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TcssCapsuleFeature.dsc
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.inf
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/Crc32c.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/Crc32c.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvCioProtocol.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
Features/Tcss/TcssCapsuleFeaturePkg/Readme.md
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dsc
Features/Thermal/DptfFeaturePkg/AcpiTables/B0d4CtdpPolicy.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/B0d4Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/BatteryParticipant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/ChrgParticipant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Dppm.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Dptf.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/DptfAcpiTables.inf
Features/Thermal/DptfFeaturePkg/AcpiTables/DptfNvs.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/DptfTriggerEvent.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/HelperFunctions.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Participants.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/PchpParticipant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Sen1Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Sen2Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Sen3Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Sen4Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Sen5Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/SenXCommon.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/TFN1Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/TFN2Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/TFN3Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/TPwrParticipant.asl
Features/Thermal/DptfFeaturePkg/DptfFeaturePkg.dec
Features/Thermal/DptfFeaturePkg/DptfFeaturePkg.dsc
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/Dptf.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/Dptf.h
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/Dptf.inf
Features/Thermal/DptfFeaturePkg/Include/DptfConfig.h
Features/Thermal/DptfFeaturePkg/Include/DptfFeature.dsc
Features/Thermal/DptfFeaturePkg/Include/DptfFeature.fdf
Features/Thermal/DptfFeaturePkg/Include/DptfNvsAreaDef.h
Features/Thermal/DptfFeaturePkg/Include/Protocol/DptfNvsArea.h
Features/Thermal/DptfFeaturePkg/Readme.md
Features/Thermal/Readme.md
Features/XmlCliFeaturePkg/Include/PostMemory.fdf
Features/XmlCliFeaturePkg/Include/PreMemory.fdf
Features/XmlCliFeaturePkg/Include/SharedMailbox.h
Features/XmlCliFeaturePkg/Include/XmlCliApi.h
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/Include/XmlCliFeature.dsc
Features/XmlCliFeaturePkg/Include/XmlCliSetup.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/BiosKnobsElement.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/Cli.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/SharedMailbox.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliCommonLib.inf
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlWriter.c
Features/XmlCliFeaturePkg/Readme.md
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/TianoCompress.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/TianoCompress.h
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonHii.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonHii.h
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetup.uni
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetupVfr.vfr
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/XmlCliCommonPei.c
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/XmlCliCommonPei.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.dec
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.dsc
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/AmlUpd.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/AntennaDiversity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtRegulatory.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtReset.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtTile.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/CommsHub.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivityDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivityReset.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DsEndpoint.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/GeneralPurposeConfig.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaCodecsDevices.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaDspModules.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaMcfDiscoSdca.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidDynamicSarDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidPlatformEventDev.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IpuImgClkDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Mcf.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/McfDevice.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MofSampleDev.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MofTestDev.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciDrc.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieDock.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieRpObjCommonExternalInclude.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PinDriverLib.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformEcMethods.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformGnvsTestMenu.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Pld.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Psm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SataPuis.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoI2cLtr.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/H8S2113Sio.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/NatCom.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/NatLpt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/NatSio.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Nct6776FCom.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Nct6776FHwMon.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Nct6776FSio.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Wpcn381UCom.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Wpcn381ULpt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Wpcn381USio.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SpiFingerprint.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Video.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WiGigDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiDynamicSar.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiThermal.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WirelessConfigDevice.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlashReset.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Facs/Facs.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Facs/Facs.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.3.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.3.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Hpet/Hpet.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Hpet/Hpet.h
MeteorLakeBoardPkg/Acpi/AcpiTables/I2cPowerMeterPath.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Include/AcpiCommon.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Madt/MadtX2Apic.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Mcfg/Mcfg.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Mcfg/Mcfg.h
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlMAepRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlMRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPDDR5dTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPHsioRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPLp5AepRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieAuxDSD.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieAuxPowerBudgeting.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpSsdStorageRtd3Hook.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PsonVeto.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Hdas.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3I2cTouchDev.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3I2cTouchPanel.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3MPRvpLpss.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3RstRemap.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Sata.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3UsbCommon.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdRaid.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Xdci.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/I2cPowerMeter.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiByteStream.h
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/GenSsdtLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/GenSsdtLib.h
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/AcpiGnvsInit.c
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/BoardAcpiDxe.c
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/BoardAcpiDxe.inf
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/ALS.ASL
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/AMLUPD.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Itss.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PCI_DRC.ASL
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Video.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/MinDsdt.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/UpdateDsdt.c
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/BiosIdEmb.env
MeteorLakeBoardPkg/BiosInfo/BiosInfo.c
MeteorLakeBoardPkg/BiosInfo/BiosInfo.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgBuildOption.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/BootMediaInfo/BootMediaInfo.c
MeteorLakeBoardPkg/BootMediaInfo/BootMediaInfo.h
MeteorLakeBoardPkg/BootMediaInfo/BootMediaInfo.inf
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/BuildPlatTools.sh
MeteorLakeBoardPkg/Features/AdvancedPmaxDxe/AdvancedPmaxDxe.c
MeteorLakeBoardPkg/Features/AdvancedPmaxDxe/AdvancedPmaxDxe.inf
MeteorLakeBoardPkg/Features/AdvancedPmaxDxe/PmaxDev.asl
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.inf
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.uni
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformBiosUpdateHookLib/PlatformBiosUpdateHookLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformBiosUpdateHookLib/PlatformBiosUpdateHookLib.inf
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformEcResetLib/PlatformEcResetLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformEcResetLib/PlatformEcResetLib.inf
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformEcUpdateHookLib/PlatformEcUpdateHookLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformEcUpdateHookLib/PlatformEcUpdateHookLib.inf
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformWdtLib/PlatformWdtLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformWdtLib/PlatformWdtLib.inf
MeteorLakeBoardPkg/Features/Setup/Include/Dsc/SetupBaseLib.dsc
MeteorLakeBoardPkg/Features/Setup/Include/Dsc/SetupDxe.dsc
MeteorLakeBoardPkg/Features/Setup/Include/Dsc/SetupPei.dsc
MeteorLakeBoardPkg/Features/Setup/Include/Dsc/SetupPeiLib.dsc
MeteorLakeBoardPkg/Features/Setup/Include/Fdf/SetupDxe.fdf
MeteorLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
MeteorLakeBoardPkg/Features/Setup/Include/Fdf/SetupPei.fdf
MeteorLakeBoardPkg/Features/Setup/Include/Library/SetupDataCacheLib.h
MeteorLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
MeteorLakeBoardPkg/Features/Setup/Include/Library/UefiVariableDefaultHobLib.h
MeteorLakeBoardPkg/Features/Setup/Include/Library/UefiVariableHelperLib.h
MeteorLakeBoardPkg/Features/Setup/Library/BaseUefiVariableHelperLib/BaseUefiVariableHelperLib.c
MeteorLakeBoardPkg/Features/Setup/Library/BaseUefiVariableHelperLib/BaseUefiVariableHelperLib.inf
MeteorLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
MeteorLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.h
MeteorLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.inf
MeteorLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
MeteorLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.inf
MeteorLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/PeiUefiVariableDefaultHobLib.c
MeteorLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/PeiUefiVariableDefaultHobLib.inf
MeteorLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/UefiVariableDefaultHob.h
MeteorLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
MeteorLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/DTbtPayloadConfig.ini
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/DTbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/ITbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/ReadMe.txt
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.inf
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/TcssCapsuleBuild.bat
MeteorLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc
MeteorLakeBoardPkg/Include/Fdf/CoreUefiBootInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeExtended.fdf.template
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeExtended_autogen.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSocCore.fdf
MeteorLakeBoardPkg/Include/Guid/BootDeviceInfoVariable.h
MeteorLakeBoardPkg/Include/Library/BoardConfigLib.h
MeteorLakeBoardPkg/Include/Library/DccProgramLib.h
MeteorLakeBoardPkg/Include/Library/DxeUpdatePlatformInfoLib.h
MeteorLakeBoardPkg/Include/Library/MmioInitLib.h
MeteorLakeBoardPkg/Include/Library/PeiBootModeLib.h
MeteorLakeBoardPkg/Include/Library/PeiDxeBoardIdsLib.h
MeteorLakeBoardPkg/Include/Library/PeiHdaVerbTables.h
MeteorLakeBoardPkg/Include/Library/PeiPolicyBoardConfigLib.h
MeteorLakeBoardPkg/Include/Library/SiliconInitLib.h
MeteorLakeBoardPkg/Include/Library/WakeupEventLib.h
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Include/PlatformGpioConfig.h
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/Include/PmaxDevDef.h
MeteorLakeBoardPkg/Include/Protocol/PlatformNvsArea.h
MeteorLakeBoardPkg/Include/SioRegs.h
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/Library/BaseMmioInitLib/BaseMmioInitLib.c
MeteorLakeBoardPkg/Library/BaseMmioInitLib/BaseMmioInitLib.inf
MeteorLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
MeteorLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.inf
MeteorLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
MeteorLakeBoardPkg/Library/DccProgramLib/DccProgramLib.inf
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
MeteorLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
MeteorLakeBoardPkg/Library/I2cPlatformDxeHookLib/I2cPlatformDxeLib.c
MeteorLakeBoardPkg/Library/I2cPlatformDxeHookLib/I2cPlatformDxeLib.inf
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/BoardInfo.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PchUsb2PhyTuningTable.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLibInternal.h
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiAmtPolicyBoardConfig.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiMePolicyBoardConfig.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiMePolicyBoardConfigPreMem.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPchPolicyBoardConfig.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPchPolicyBoardConfigPreMem.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSiPolicyBoardConfig.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/FitAccess.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/FitAccess.h
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
MeteorLakeBoardPkg/Library/SiliconInitLib/SiliconInit.c
MeteorLakeBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
MeteorLakeBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c
MeteorLakeBoardPkg/Library/WakeupEventLib/WakeupEventLib.c
MeteorLakeBoardPkg/Library/WakeupEventLib/WakeupEventLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeTcssConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiDetect.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakeBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeGopPolicyInit.c
MeteorLakeBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxePchPolicyInit.c
MeteorLakeBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSaPolicyInit.c
MeteorLakeBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSiliconPolicyUpdateLate.c
MeteorLakeBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSiliconPolicyUpdateLib.inf
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiAmtPolicy.h
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiCpuPolicy.h
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiMePolicy.h
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiPolicy.h
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiPreMemSiliconPolicyUpdateLib.inf
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiPreMemSiliconPolicyUpdateLibFsp.inf
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSaPolicy.h
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiPolicy.h
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLate.c
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLib.inf
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdatePostMem.c
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdatePostMemFsp.c
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdatePreMem.c
MeteorLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdatePreMemFsp.c
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/PreBuild.sh
MeteorLakeBoardPkg/PrepareBaseTools.cmd
MeteorLakeBoardPkg/PriBuild.sh
MeteorLakeBoardPkg/ReadMe.md
MeteorLakeBoardPkg/SetEdk2Env.bat
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.h
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfoDefault.h
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfoStrings.h
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.c
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmSiliconAcpiEnableLib.c
MeteorLakeBoardPkg/Tools/FvAlignment/FvAlignment.py
MeteorLakeBoardPkg/Tools/GenFlashmap/GenFlashmap.py
MeteorLakeBoardPkg/Tools/StripFlashmap.py
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/cln.bat
MeteorLakeBoardPkg/microcode_padding.py
MeteorLakeBoardPkg/module_remover.py
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prebuild.bat
MeteorLakeBoardPkg/prep.bat
MeteorLakeFspBinPkg/Include/FspInfoHob.h
MeteorLakeFspBinPkg/Include/GpioConfig.h
MeteorLakeFspBinPkg/Include/GpioSampleDef.h
MeteorLakeFspBinPkg/Library/FspPcdListLib/FspPcdListLibNull.c
MeteorLakeFspBinPkg/Library/FspPcdListLib/FspPcdListLibNull.inf
MeteorLakeFspBinPkg/MeteorLakeFspBinPkg.dec
MeteorLakeFspPkg/BuildFv.cmd
MeteorLakeFspPkg/BuildFv.sh
MeteorLakeFspPkg/FspBuildSteps.md
MeteorLakeFspPkg/FspDescription/FspDescription.inf
MeteorLakeFspPkg/FspDescription/FspDescription.txt
MeteorLakeFspPkg/FspHeader/FspHeader.aslc
MeteorLakeFspPkg/FspHeader/FspHeader.inf
MeteorLakeFspPkg/FspPkgBuildOption.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/FspPkgPcdShare.dsc
MeteorLakeFspPkg/FspPkgPcdUpdate.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiMePolicyUpdatePreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSiPolicyUpdatePreMem.c
MeteorLakeFspPkg/MeteorLakeFspPkg.dec
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt
MeteorLakeFspPkg/sshcmd.txt
MeteorLakeOpenBoardPkg/Acpi/MinDsdt/MinDsdt.asl
MeteorLakeOpenBoardPkg/Acpi/MinDsdt/MinDsdt.c
MeteorLakeOpenBoardPkg/Acpi/MinDsdt/MinDsdt.inf
MeteorLakeOpenBoardPkg/BiosInfo/BiosInfo.c
MeteorLakeOpenBoardPkg/BiosInfo/BiosInfo.inf
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspMePolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspMiscUpdInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.h
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSecurityPolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiSiDefaultPolicyInitLib/PeiSiDefaultPolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiSiDefaultPolicyInitLib/PeiSiDefaultPolicyInitLib.inf
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiSiPreMemDefaultPolicyInitLib/PeiSiPreMemDefaultPolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiSiPreMemDefaultPolicyInitLib/PeiSiPreMemDefaultPolicyInitLib.inf
MeteorLakeOpenBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeOpenBoardPkg/Include/Library/BoardConfigLib.h
MeteorLakeOpenBoardPkg/Include/Library/SpiFlashCommon.h
MeteorLakeOpenBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeOpenBoardPkg/Include/PlatformBoardId.h
MeteorLakeOpenBoardPkg/Include/PlatformGpioConfig.h
MeteorLakeOpenBoardPkg/Include/PolicyUpdateMacro.h
MeteorLakeOpenBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
MeteorLakeOpenBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.inf
MeteorLakeOpenBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeOpenBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeOpenBoardPkg/Library/SmmSpiFlashCommonLib/SmmSpiFlashCommonLib.inf
MeteorLakeOpenBoardPkg/Library/SmmSpiFlashCommonLib/SpiFlashCommon.c
MeteorLakeOpenBoardPkg/Library/SmmSpiFlashCommonLib/SpiFlashCommonSmmLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/OpenBoardVpdPcd.dec
MeteorLakeOpenBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/OpenBoardVpdPcdInit.dsc
MeteorLakeOpenBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/BoardPchInitPreMemLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/BoardSaInitPreMemLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiDetect.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiInitPostMemLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiInitPreMemLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.inf
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
MeteorLakeOpenBoardPkg/OpenBoardPkg.dec
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkg.fdf
MeteorLakeOpenBoardPkg/OpenBoardPkgBuildOption.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc
MeteorLakeOpenBoardPkg/PciPlatform/Dxe/PciPlatform.c
MeteorLakeOpenBoardPkg/PciPlatform/Dxe/PciPlatform.h
MeteorLakeOpenBoardPkg/PciPlatform/Dxe/PciPlatform.inf
MeteorLakeOpenBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeGopPolicyInit.c
MeteorLakeOpenBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxePchPolicyInit.c
MeteorLakeOpenBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSaPolicyInit.c
MeteorLakeOpenBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSiliconPolicyUpdateLate.c
MeteorLakeOpenBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSiliconPolicyUpdateLib.inf
MeteorLakeOpenBoardPkg/SetEdk2Env.bat
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.c
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmSiliconAcpiEnableLib.c
MeteorLakeOpenBoardPkg/bld.bat
MeteorLakeOpenBoardPkg/cln.bat
MeteorLakeOpenBoardPkg/postbuild.bat
MeteorLakeOpenBoardPkg/prebuild.bat
MeteorLakeOpenBoardPkg/prep.bat
MeteorLakePlatSamplePkg/Apfixup.txt
MeteorLakePlatSamplePkg/BtGAcmCapsulePkg.dsc
MeteorLakePlatSamplePkg/BtGAcmCapsulePkg.fdf
MeteorLakePlatSamplePkg/CapsulePkg.dsc
MeteorLakePlatSamplePkg/CapsulePkg.fdf
MeteorLakePlatSamplePkg/CapsulePkgRes.dsc
MeteorLakePlatSamplePkg/CapsulePkgRes.fdf
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.h
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.act
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.h
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/Security/Wsmt/Wsmt.act
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/Security/Wsmt/Wsmt.h
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/Wdat/Wdat.act
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/zpodd/zpodd.asl
MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.h
MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.inf
MeteorLakePlatSamplePkg/Features/Amt/Include/Library/SecureEraseDxeLib.h
MeteorLakePlatSamplePkg/Features/Amt/Include/Protocol/SecureEraseHook.h
MeteorLakePlatSamplePkg/Features/Amt/Library/AmtSpcrDeviceLib/AmtSpcrDeviceLib.c
MeteorLakePlatSamplePkg/Features/Amt/Library/AmtSpcrDeviceLib/AmtSpcrDeviceLib.inf
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.h
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.h
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/OpalSecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/OpalSecureErase.h
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.inf
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SimulatedSecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SimulatedSecureErase.h
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.c
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.h
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryFileSupport.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BiosUpdateConfig.ini
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BiosUpdateConfigRes.ini
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtGAcmUpdateConfig.ini
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FitBpmGen.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FvBinaryRebase.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/ProcessFvRebase.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsInf.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBios.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBtGAcm.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwEc.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwIshPdt.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/SAMPLE_DEVELOPMENT.pfx
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBiosIdFromBin.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetEcVerFromBin.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.dsc
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenAligned.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenMicrocodeVersion.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenXdr.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/CreateWindowsCapsule.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/SAMPLE_DEVELOPMENT.pfx
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.h
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogAgent.inf
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/IoeCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.h
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogAgent.inf
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/CrashLogDxe/BertTable.c
MeteorLakePlatSamplePkg/Features/CrashLog/CrashLogDxe/CrashLogDxe.c
MeteorLakePlatSamplePkg/Features/CrashLog/CrashLogDxe/CrashLogDxe.h
MeteorLakePlatSamplePkg/Features/CrashLog/CrashLogDxe/CrashLogDxe.inf
MeteorLakePlatSamplePkg/Features/CrashLog/CrashLogPei/CrashLogPei.c
MeteorLakePlatSamplePkg/Features/CrashLog/CrashLogPei/CrashLogPei.h
MeteorLakePlatSamplePkg/Features/CrashLog/CrashLogPei/CrashLogPei.inf
MeteorLakePlatSamplePkg/Features/CrashLog/Include/BertTable.h
MeteorLakePlatSamplePkg/Features/CrashLog/Include/ConvergedStruct.h
MeteorLakePlatSamplePkg/Features/CrashLog/Include/CrashLog.h
MeteorLakePlatSamplePkg/Features/CrashLog/Include/Ppi/CrashLogAgent.h
MeteorLakePlatSamplePkg/Features/DashG/DgOpRegion.h
MeteorLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c
MeteorLakePlatSamplePkg/Features/DashG/DxeDgOpregionInit.inf
MeteorLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.c
MeteorLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.h
MeteorLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.inf
MeteorLakePlatSamplePkg/Features/Dptf/AcpiTables/Art.asl
MeteorLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
MeteorLakePlatSamplePkg/Features/Dptf/AcpiTables/BiosDataVault.asl
MeteorLakePlatSamplePkg/Features/Dptf/AcpiTables/Fps.asl
MeteorLakePlatSamplePkg/Features/Dptf/AcpiTables/HID.h
MeteorLakePlatSamplePkg/Features/Dptf/AcpiTables/Psvt.asl
MeteorLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.inf
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.h
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HardwareRootedBootIntegrity.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MpServiceHelp.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureDebugInterfaceConfiguration.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SignedFirmwareUpdate.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.h
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/SecurePchSmmConfiguration.c
MeteorLakePlatSamplePkg/Features/LifeCycleState/LifeCycleState.c
MeteorLakePlatSamplePkg/Features/LifeCycleState/LifeCycleState.inf
MeteorLakePlatSamplePkg/Features/Me/HeciInitPei/HeciInitEarlyPei.c
MeteorLakePlatSamplePkg/Features/Me/HeciInitPei/HeciInitEarlyPei.inf
MeteorLakePlatSamplePkg/Features/Me/KeyService/Include/KeyService.h
MeteorLakePlatSamplePkg/Features/Me/KeyService/KeyServicePei/KeyServicePei.c
MeteorLakePlatSamplePkg/Features/Me/KeyService/KeyServicePei/KeyServicePei.inf
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
MeteorLakePlatSamplePkg/Features/Me/TrustedChannel/Smm/TrustedChannelSmm.c
MeteorLakePlatSamplePkg/Features/Me/TrustedChannel/Smm/TrustedChannelSmm.h
MeteorLakePlatSamplePkg/Features/Me/TrustedChannel/Smm/TrustedChannelSmm.inf
MeteorLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
MeteorLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.c
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.h
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.inf
MeteorLakePlatSamplePkg/Features/NvmeRecovery/Nvme14.h
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.c
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.h
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.c
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.h
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.inf
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeSecure.c
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeSecure.h
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.h
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.inf
MeteorLakePlatSamplePkg/Features/Pct/PlatformConfigTool.inf
MeteorLakePlatSamplePkg/Features/Pct/PlatformConfigToolCommonDataShare.c
MeteorLakePlatSamplePkg/Features/Pct/PlatformConfigToolDataParser.c
MeteorLakePlatSamplePkg/Features/Pct/PlatformConfigToolGuids.h
MeteorLakePlatSamplePkg/Features/Pct/PlatformConfigToolInit.h
MeteorLakePlatSamplePkg/Features/Pct/PlatformConfigToolStructures.h
MeteorLakePlatSamplePkg/Features/Pct/PlatformConfigToolSupport.c
MeteorLakePlatSamplePkg/Features/Pdt/PlatformPdtFeatureDxe.c
MeteorLakePlatSamplePkg/Features/Pdt/PlatformPdtFeatureDxe.inf
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieEndPoint.asl
MeteorLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.c
MeteorLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.h
MeteorLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
MeteorLakePlatSamplePkg/Features/PlatformData/Acpi/PlatformData.asl
MeteorLakePlatSamplePkg/Features/PlatformData/Acpi/PlatformDataTables.inf
MeteorLakePlatSamplePkg/Features/PlatformData/Dxe/PlatformData.c
MeteorLakePlatSamplePkg/Features/PlatformData/Dxe/PlatformData.h
MeteorLakePlatSamplePkg/Features/PlatformData/Dxe/PlatformData.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Guid/PlatformEraseVariable.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Library/EraseHelperLib.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Library/SataHelperLib.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Library/StorageHelperLib.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/PlatformOpalProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/RstEraseProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/StorageEraseNotifyProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/EraseHelperLib/EraseHelperLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/EraseHelperLib/EraseHelperLib.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelper.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/StorageHelperLib/StorageHelperLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/StorageHelperLib/StorageHelperLib.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/ComponentName.c
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.h
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Nvme.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.h
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Sata.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/ComponentName.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/DeviceHandler.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Documentation.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/SetupForm.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.uni
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseUi.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseUi.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/SerialIoUartStatusCodeWorker.c
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/Usb3StatusCodeWorker.c
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SerialIoUartStatusCodeWorker.c
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/Usb3StatusCodeWorker.c
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/SerialIoUartStatusCodeWorker.c
MeteorLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/Usb3StatusCodeWorker.c
MeteorLakePlatSamplePkg/Features/Pmic/Include/CastroCovePmicRegisters.h
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.inf
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
MeteorLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
MeteorLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
MeteorLakePlatSamplePkg/Features/SubRegion/PeiSubRegionLib/PeiSubRegionLib.c
MeteorLakePlatSamplePkg/Features/SubRegion/PeiSubRegionLib/PeiSubRegionLib.inf
MeteorLakePlatSamplePkg/Features/SubRegion/PeiSubRegionLib/PeiSubRegionLibNull.c
MeteorLakePlatSamplePkg/Features/SubRegion/PeiSubRegionLib/PeiSubRegionLibNull.inf
MeteorLakePlatSamplePkg/Features/Tbt/Include/DTbtDefinition.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/DTbtInfoHob.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Library/DxeDTbtPolicyLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Library/DxeTbtSecurityLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Library/PeiDTbtPolicyLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/PeiDTbtGenericStructure.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Ppi/PeiDTbtPolicy.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiDTbtInitLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Protocol/DTbtNvsArea.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeDTbtPolicy.h
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLibrary.h
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibNull.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibNull.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibrary.h
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLibNull/DxeTbtSecurityLibNull.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLibNull/DxeTbtSecurityLibNull.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLibrary.h
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibNull.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibNull.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibrary.h
MeteorLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLibNull/PeiDTbtInitLibNull.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLibNull/PeiDTbtInitLibNull.inf
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtNvs.asl
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtSsdt.asl
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
MeteorLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
MeteorLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.inf
MeteorLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c
MeteorLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.inf
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/OemTrustedDeviceSetup.c
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.inf
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetupExtensionProtocol.h
MeteorLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvFileInit.c
MeteorLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvFileInitNull.c
MeteorLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvLib.inf
MeteorLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvLibNull.inf
MeteorLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.c
MeteorLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.inf
MeteorLakePlatSamplePkg/Features/Txt/Library/TpmInitDoneDepLib/TpmInitDoneDepLib.c
MeteorLakePlatSamplePkg/Features/Txt/Library/TpmInitDoneDepLib/TpmInitDoneDepLib.inf
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BmLib.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/Bmstring.uni
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/Data.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FE.vfr
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FormGuid.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/Variable.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMngr/BootManager.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMngr/BootManager.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMngr/BootManagerStrings.uni
MeteorLakePlatSamplePkg/Features/UiApp/BootMngr/BootManagerVfr.Vfr
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManagerStrings.uni
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManagerVfr.Vfr
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DriverHealthVfr.Vfr
MeteorLakePlatSamplePkg/Features/UiApp/FormsetGuid.h
MeteorLakePlatSamplePkg/Features/UiApp/FrontPage.c
MeteorLakePlatSamplePkg/Features/UiApp/FrontPage.h
MeteorLakePlatSamplePkg/Features/UiApp/FrontPageStrings.uni
MeteorLakePlatSamplePkg/Features/UiApp/FrontPageVfr.Vfr
MeteorLakePlatSamplePkg/Features/UiApp/Language.c
MeteorLakePlatSamplePkg/Features/UiApp/Language.h
MeteorLakePlatSamplePkg/Features/UiApp/String.c
MeteorLakePlatSamplePkg/Features/UiApp/String.h
MeteorLakePlatSamplePkg/Features/UiApp/Strings.uni
MeteorLakePlatSamplePkg/Features/UiApp/Ui.h
MeteorLakePlatSamplePkg/Features/UiApp/UiApp.inf
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/ComponentName.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/MsgPrintf.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/MsgPrintf.h
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.h
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.inf
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.h
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.h
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbIoNode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbIoNode.h
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciCommon.h
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.h
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDevice.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDevice.h
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciInterface.h
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciTable.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciUtility.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciUtility.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Library/CmEvtLib.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Library/CmUtilsLib.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Library/DUsb4HrPeiLib.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Library/IUsb4HrPeiLib.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Tbt3SupportLib.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4CsLib.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4DomainLib.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4HiCoreLib.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4HrSrvLib.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4ProtocolsLib.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4RouterLib.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Tbt3ConfigSpace.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Capabilities.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4CmMode.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Common.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigBase.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigLayer.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigSpace.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Control.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4CsIo.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4DomainDefs.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4HcMem.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4HiCoreDefs.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4HiRing.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4HrInst.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4HrPci.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformHob.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Reg.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4RouterDefs.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtHotPlug.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtHotPlug.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/CmUtilsLib/CmUtilsLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/CmUtilsLib/CmUtilsLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPei.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4CsLib/Usb4CsLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4CsLib/Usb4CsLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Crc32c.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Crc32c.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/HiCoreEvt.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/HiCoreEvt.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CsIo.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CtrlPkt.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CtrlPkt.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCore.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCore.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCoreLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/HrPciSrv.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/HrPciSrv.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HrSrvLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HrSrvLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpTunnel.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/PcieTunnel.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/ProtocolConfig.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb3Tunnel.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4Protocols.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4Protocols.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4ProtocolsLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtDump.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtDump.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtEnumLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/PostPciUsb4Cm.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/PostPciUsb4Cm.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/PostPciUsb4Hr.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/PostPciUsb4Hr.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Cm.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4DhrPci.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4DhrPci.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
MeteorLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.h
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.uni
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiExtra.uni
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.uni
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxeExtra.uni
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.c
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.inf
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.uni
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePeiExtra.uni
MeteorLakePlatSamplePkg/Features/Wdt/WdtAppDxe/WdtAppDxe.c
MeteorLakePlatSamplePkg/Features/Wdt/WdtAppDxe/WdtAppDxe.inf
MeteorLakePlatSamplePkg/FspWrapper/CheckFspErrorInfoHob/CheckFspErrorInfoHobDxe.c
MeteorLakePlatSamplePkg/FspWrapper/CheckFspErrorInfoHob/CheckFspErrorInfoHobDxe.inf
MeteorLakePlatSamplePkg/FspWrapper/DebugEventHandler/DebugEventHandler.c
MeteorLakePlatSamplePkg/FspWrapper/DebugEventHandler/DebugEventHandler.inf
MeteorLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
MeteorLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
MeteorLakePlatSamplePkg/FspWrapper/FspWrapperReportFv/FspWrapperReportFv.c
MeteorLakePlatSamplePkg/FspWrapper/FspWrapperReportFv/FspWrapperReportFv.inf
MeteorLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.c
MeteorLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.inf
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/FspWrapperPlatformLib.c
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformLib.inf
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformResetLib.c
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformResetLib/PeiFspWrapperPlatformResetLib.inf
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/Fsp.h
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/PeiCoreEntry.nasm
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.nasm
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/Stack.nasm
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/PlatformInit.c
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecGetPerformance.c
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecPlatformInformation.c
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
MeteorLakePlatSamplePkg/Include/AttemptUsbFirst.h
MeteorLakePlatSamplePkg/Include/BootStateLib.h
MeteorLakePlatSamplePkg/Include/CastroCovePmicNvm.h
MeteorLakePlatSamplePkg/Include/ChassisIntrDetHob.h
MeteorLakePlatSamplePkg/Include/CommonDefinitions.h
MeteorLakePlatSamplePkg/Include/CustomOptionControl.h
MeteorLakePlatSamplePkg/Include/DimmInfo.h
MeteorLakePlatSamplePkg/Include/FastBootDataDef.h
MeteorLakePlatSamplePkg/Include/FastBootExceptionInfoHob.h
MeteorLakePlatSamplePkg/Include/FastBootFunctionEnabledHob.h
MeteorLakePlatSamplePkg/Include/FirwmareConfigurations.h
MeteorLakePlatSamplePkg/Include/Guid/AcpiVariable.h
MeteorLakePlatSamplePkg/Include/Guid/CpuContext.h
MeteorLakePlatSamplePkg/Include/Guid/PlatformGlobalVariable.h
MeteorLakePlatSamplePkg/Include/Guid/PttInstance.h
MeteorLakePlatSamplePkg/Include/Guid/PttPTPInstanceGuid.h
MeteorLakePlatSamplePkg/Include/Guid/S3MemoryVariable.h
MeteorLakePlatSamplePkg/Include/Guid/SystemNvDataGuid.h
MeteorLakePlatSamplePkg/Include/Guid/Tcg2ConfigHii.h
MeteorLakePlatSamplePkg/Include/Guid/TcoWdtHob.h
MeteorLakePlatSamplePkg/Include/Guid/TxtOneTouch.h
MeteorLakePlatSamplePkg/Include/Guid/WifiConnectionManagerConfigHii.h
MeteorLakePlatSamplePkg/Include/HstiIbvFeatureBit.h
MeteorLakePlatSamplePkg/Include/IccSetupData.h
MeteorLakePlatSamplePkg/Include/Library/BootGuardRevocationLib.h
MeteorLakePlatSamplePkg/Include/Library/BpdtLib.h
MeteorLakePlatSamplePkg/Include/Library/DxeAcpiGnvsInitLib.h
MeteorLakePlatSamplePkg/Include/Library/DxeAmtPolicyUpdateLib.h
MeteorLakePlatSamplePkg/Include/Library/DxeAmtSupportLib.h
MeteorLakePlatSamplePkg/Include/Library/DxeCpuPolicyUpdateLib.h
MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
MeteorLakePlatSamplePkg/Include/Library/DxeMePolicyUpdateLib.h
MeteorLakePlatSamplePkg/Include/Library/DxeOpromPatchLib.h
MeteorLakePlatSamplePkg/Include/Library/DxePchPolicyUpdateLib.h
MeteorLakePlatSamplePkg/Include/Library/DxePolicyBoardConfigLib.h
MeteorLakePlatSamplePkg/Include/Library/DxeSaPolicyUpdateLib.h
MeteorLakePlatSamplePkg/Include/Library/DxeTbtPolicyUpdateLib.h
MeteorLakePlatSamplePkg/Include/Library/MultiPlatSupportLib.h
MeteorLakePlatSamplePkg/Include/Library/NemMapLib.h
MeteorLakePlatSamplePkg/Include/Library/PcieWorkaroundOnPolicy.h
MeteorLakePlatSamplePkg/Include/Library/PdtUpdateLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiCpuPolicyDebugLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiGetFvInfoLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiPchPolicyDebugLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiPlatformLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiPlatformRecoveryLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiReadWriteVariableLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiSaPolicyDebugLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiSiPolicyDebugLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiSubRegionLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiSwbpeLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiTsnFvLib.h
MeteorLakePlatSamplePkg/Include/Library/PeiWdtAppLib.h
MeteorLakePlatSamplePkg/Include/Library/PlatformFvAddressLib.h
MeteorLakePlatSamplePkg/Include/Library/PlatformInitLib.h
MeteorLakePlatSamplePkg/Include/Library/PlatformSecureLib.h
MeteorLakePlatSamplePkg/Include/Library/PlatformTelemetryLib.h
MeteorLakePlatSamplePkg/Include/Library/PssLib.h
MeteorLakePlatSamplePkg/Include/Library/SecurePreMemoryDataLoadLib.h
MeteorLakePlatSamplePkg/Include/Library/SerialIoUartDebugHelperLib.h
MeteorLakePlatSamplePkg/Include/Library/SerialIoUartDebugPropertyLib.h
MeteorLakePlatSamplePkg/Include/Library/SerialPortParameterLib.h
MeteorLakePlatSamplePkg/Include/Library/SpiFlashCommon.h
MeteorLakePlatSamplePkg/Include/Library/Tcg.h
MeteorLakePlatSamplePkg/Include/Library/Tcg2PhysicalPresenceLib.h
MeteorLakePlatSamplePkg/Include/Library/TcgCore.h
MeteorLakePlatSamplePkg/Include/Library/TcgUtil.h
MeteorLakePlatSamplePkg/Include/Library/UsbDeviceLib.h
MeteorLakePlatSamplePkg/Include/MultiPlatSupport.h
MeteorLakePlatSamplePkg/Include/MultiPlatform/PlatformOpRomTable.h
MeteorLakePlatSamplePkg/Include/MultiPlatform/PlatformOptionRomTable_Default.h
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/Platform.h
MeteorLakePlatSamplePkg/Include/PlatformBoardType.h
MeteorLakePlatSamplePkg/Include/PlatformInfo.h
MeteorLakePlatSamplePkg/Include/PlatformNvRamHookLib.h
MeteorLakePlatSamplePkg/Include/PlatformPostCode.h
MeteorLakePlatSamplePkg/Include/PolicyUpdateMacro.h
MeteorLakePlatSamplePkg/Include/Ppi/DebugEventHandler.h
MeteorLakePlatSamplePkg/Include/Ppi/KeyServicePpi.h
MeteorLakePlatSamplePkg/Include/Ppi/OverClockPpi.h
MeteorLakePlatSamplePkg/Include/Ppi/RstConfigPpi.h
MeteorLakePlatSamplePkg/Include/Ppi/VtdEnableDmaBufferPpi.h
MeteorLakePlatSamplePkg/Include/Protocol/DxePolicyUpdateProtocol.h
MeteorLakePlatSamplePkg/Include/Protocol/EfiUsbFnIo.h
MeteorLakePlatSamplePkg/Include/Protocol/FastBootException.h
MeteorLakePlatSamplePkg/Include/Protocol/I2cBusConfigurationManagement.h
MeteorLakePlatSamplePkg/Include/Protocol/I2cMaster.h
MeteorLakePlatSamplePkg/Include/Protocol/LifeCycleState.h
MeteorLakePlatSamplePkg/Include/Protocol/PlatformNvsArea.h
MeteorLakePlatSamplePkg/Include/Protocol/RstLegacyBootDisabledProtocol.h
MeteorLakePlatSamplePkg/Include/Protocol/SmmCpuSaveState.h
MeteorLakePlatSamplePkg/Include/Protocol/SmmTxtResource.h
MeteorLakePlatSamplePkg/Include/Protocol/SystemMonitor.h
MeteorLakePlatSamplePkg/Include/Protocol/TrustedChannelProtocol.h
MeteorLakePlatSamplePkg/Include/Protocol/TrustedDeviceSetupMainProtocol.h
MeteorLakePlatSamplePkg/Include/Protocol/TxtOneTouchOp.h
MeteorLakePlatSamplePkg/Include/Protocol/UsbDeviceModeProtocol.h
MeteorLakePlatSamplePkg/Include/RstFeaturesVariable.h
MeteorLakePlatSamplePkg/Include/Rtd3Defines.h
MeteorLakePlatSamplePkg/Include/Setup.h
MeteorLakePlatSamplePkg/Include/SetupConfiguration.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Include/SioRegs.h
MeteorLakePlatSamplePkg/Include/Tcg2ConfigNvData.h
MeteorLakePlatSamplePkg/Include/TcgSetup.h
MeteorLakePlatSamplePkg/Include/TrustedDeviceSetup.h
MeteorLakePlatSamplePkg/Include/WdtAppVariable.h
MeteorLakePlatSamplePkg/KeyEnroll/MsEnroll.bat
MeteorLakePlatSamplePkg/KeyEnroll/MsEnroll.sh
MeteorLakePlatSamplePkg/Library/AhciPcieRpLib/AhciPcieRpLib.c
MeteorLakePlatSamplePkg/Library/AhciPcieRpLib/AhciPcieRpLib.inf
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.uni
MeteorLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/DebugLib.c
MeteorLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLib.c
MeteorLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLib.inf
MeteorLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLibNull.c
MeteorLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLibNull.inf
MeteorLakePlatSamplePkg/Library/BaseSerialPortLib/BaseSerialPortLib.c
MeteorLakePlatSamplePkg/Library/BaseSerialPortLib/BaseSerialPortLib.inf
MeteorLakePlatSamplePkg/Library/BaseSerialPortParameterLibPcd/BaseSerialPortParameterLibPcd.c
MeteorLakePlatSamplePkg/Library/BaseSerialPortParameterLibPcd/BaseSerialPortParameterLibPcd.inf
MeteorLakePlatSamplePkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.c
MeteorLakePlatSamplePkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.inf
MeteorLakePlatSamplePkg/Library/BaseVariableStorageSelectorLib/BaseVariableStorageSelectorLib.c
MeteorLakePlatSamplePkg/Library/BaseVariableStorageSelectorLib/BaseVariableStorageSelectorLib.h
MeteorLakePlatSamplePkg/Library/BaseVariableStorageSelectorLib/BaseVariableStorageSelectorLib.inf
MeteorLakePlatSamplePkg/Library/BeepLib/BeepLib.c
MeteorLakePlatSamplePkg/Library/BeepLib/BeepLib.inf
MeteorLakePlatSamplePkg/Library/BootGuardRevocationLib/BootGuardRevocationLib.c
MeteorLakePlatSamplePkg/Library/BootGuardRevocationLib/BootGuardRevocationLib.inf
MeteorLakePlatSamplePkg/Library/BpdtLib/BpdtLib.c
MeteorLakePlatSamplePkg/Library/BpdtLib/BpdtLib.inf
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.inf
MeteorLakePlatSamplePkg/Library/DxeAmtSupportLib/DxeAmtSupportLib.c
MeteorLakePlatSamplePkg/Library/DxeAmtSupportLib/DxeAmtSupportLib.inf
MeteorLakePlatSamplePkg/Library/DxeAmtSupportLibNull/DxeAmtSupportLibNull.c
MeteorLakePlatSamplePkg/Library/DxeAmtSupportLibNull/DxeAmtSupportLibNull.inf
MeteorLakePlatSamplePkg/Library/DxeBootStateLib/DxeBootStateLib.c
MeteorLakePlatSamplePkg/Library/DxeBootStateLib/DxeBootStateLib.inf
MeteorLakePlatSamplePkg/Library/DxeCoreSerialPortParameterLib/DxeCoreSerialPortParameterLib.c
MeteorLakePlatSamplePkg/Library/DxeCoreSerialPortParameterLib/DxeCoreSerialPortParameterLib.inf
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.inf
MeteorLakePlatSamplePkg/Library/DxeOpromPatchLib/DxeOpromPatchLib.c
MeteorLakePlatSamplePkg/Library/DxeOpromPatchLib/DxeOpromPatchLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootConsoleHook.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/MemoryTest.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/String.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/String.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/StringNull.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/Strings.uni
MeteorLakePlatSamplePkg/Library/DxePlatformImageVerificationLib/DxePlatformImageVerificationLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformImageVerificationLib/DxePlatformImageVerificationLib.inf
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxeAmtPolicyBoardConfig.c
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxeMePolicyBoardConfig.c
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxePolicyBoardConfig.h
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxePolicyBoardConfigLib.inf
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.h
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.h
MeteorLakePlatSamplePkg/Library/DxeSmmNemMapLib/DxeSmmNemMapLib.c
MeteorLakePlatSamplePkg/Library/DxeSmmNemMapLib/DxeSmmNemMapLib.inf
MeteorLakePlatSamplePkg/Library/DxeSmmScriptLib/DxeSmmScriptLib.c
MeteorLakePlatSamplePkg/Library/DxeSmmScriptLib/DxeSmmScriptLib.h
MeteorLakePlatSamplePkg/Library/DxeSmmScriptLib/DxeSmmScriptLib.inf
MeteorLakePlatSamplePkg/Library/DxeSmmSerialPortParameterLib/DxeSmmSerialPortParameterLib.c
MeteorLakePlatSamplePkg/Library/DxeSmmSerialPortParameterLib/DxeSmmSerialPortParameterLib.inf
MeteorLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/DxeSpiFlashCommonLib.c
MeteorLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/DxeSpiFlashCommonLib.inf
MeteorLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/SpiFlashCommon.c
MeteorLakePlatSamplePkg/Library/NvmePcieRpLib/NvmePcieRpLib.c
MeteorLakePlatSamplePkg/Library/NvmePcieRpLib/NvmePcieRpLib.inf
MeteorLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.c
MeteorLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
MeteorLakePlatSamplePkg/Library/PeiBootStateLib/PeiBootStateLib.c
MeteorLakePlatSamplePkg/Library/PeiBootStateLib/PeiBootStateLib.inf
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
MeteorLakePlatSamplePkg/Library/PeiDxeSmmDebugPrintErrorLevelLib/PeiDxeSmmDebugPrintErrorLevelLib.c
MeteorLakePlatSamplePkg/Library/PeiDxeSmmDebugPrintErrorLevelLib/PeiDxeSmmDebugPrintErrorLevelLib.inf
MeteorLakePlatSamplePkg/Library/PeiGetFvInfoLib/PeiGetFvInfoLib.c
MeteorLakePlatSamplePkg/Library/PeiGetFvInfoLib/PeiGetFvInfoLib.inf
MeteorLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/InternalCommonLib.c
MeteorLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLib.c
MeteorLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLib.inf
MeteorLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLibOptSize.c
MeteorLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLibOptSize.inf
MeteorLakePlatSamplePkg/Library/PeiNemMapLib/PeiNemMapLib.c
MeteorLakePlatSamplePkg/Library/PeiNemMapLib/PeiNemMapLib.inf
MeteorLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
MeteorLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
MeteorLakePlatSamplePkg/Library/PeiPlatformSerialPortLib/PeiPlatformSerialPortLib.c
MeteorLakePlatSamplePkg/Library/PeiPlatformSerialPortLib/PeiPlatformSerialPortLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebug.h
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSiPolicyDebugLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PcieWorkaroundOnPolicy.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.h
MeteorLakePlatSamplePkg/Library/PeiSecurePreMemoryDataLoadLib/PeiSecurePreMemoryDataLoadLib.c
MeteorLakePlatSamplePkg/Library/PeiSecurePreMemoryDataLoadLib/PeiSecurePreMemoryDataLoadLib.inf
MeteorLakePlatSamplePkg/Library/PeiSerialPortParameterLib/PeiSerialPortParameterLib.c
MeteorLakePlatSamplePkg/Library/PeiSerialPortParameterLib/PeiSerialPortParameterLib.inf
MeteorLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
MeteorLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.h
MeteorLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.inf
MeteorLakePlatSamplePkg/Library/PeiTpmS3ErrorHandlerLib/PeiTpmS3ErrorHandlerLib.c
MeteorLakePlatSamplePkg/Library/PeiTpmS3ErrorHandlerLib/PeiTpmS3ErrorHandlerLib.inf
MeteorLakePlatSamplePkg/Library/PeiWdtAppLib/PeiWdtAppLib.c
MeteorLakePlatSamplePkg/Library/PeiWdtAppLib/PeiWdtAppLib.inf
MeteorLakePlatSamplePkg/Library/PeiWdtAppLibNull/PeiWdtAppLibNull.c
MeteorLakePlatSamplePkg/Library/PeiWdtAppLibNull/PeiWdtAppLibNull.inf
MeteorLakePlatSamplePkg/Library/PlatformInitLib/PlatformInitLib.h
MeteorLakePlatSamplePkg/Library/PlatformInitLib/PlatformInitLib.inf
MeteorLakePlatSamplePkg/Library/PlatformInitLib/PlatformLateInitLib.c
MeteorLakePlatSamplePkg/Library/PlatformInitLib/SerialPortInit.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.inf
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.uni
MeteorLakePlatSamplePkg/Library/PlatformTelemetryLib/PlatformTelemetryLib.c
MeteorLakePlatSamplePkg/Library/PlatformTelemetryLib/PlatformTelemetryLib.inf
MeteorLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLib.inf
MeteorLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLibNullClass.c
MeteorLakePlatSamplePkg/Library/PssLib/PssLib.c
MeteorLakePlatSamplePkg/Library/PssLib/PssLib.inf
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/BaseSerialIoUartDebugPropertyLib.c
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/BaseSerialIoUartDebugPropertyLib.inf
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeCoreSerialIoUartDebugPropertyLib.c
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeCoreSerialIoUartDebugPropertyLib.inf
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.c
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.inf
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.c
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.inf
MeteorLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SmmSpiFlashCommonLib.inf
MeteorLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SmmSpiFlashCommonLibBiosGuard.inf
MeteorLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SpiFlashCommon.c
MeteorLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SpiFlashCommonSmmLib.c
MeteorLakePlatSamplePkg/Library/Tpm2DeviceLibPtp/Tpm2InstanceLibPtt.c
MeteorLakePlatSamplePkg/Library/Tpm2DeviceLibPtp/Tpm2InstanceLibPtt.inf
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.h
MeteorLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c
MeteorLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.h
MeteorLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.inf
MeteorLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
MeteorLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.h
MeteorLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.inf
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/Configuration.h
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/KeyboardSetup.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/KeyboardSetup.h
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.h
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
MeteorLakePlatSamplePkg/Platform/SaveMemoryConfig/Dxe/SaveMemoryConfig.c
MeteorLakePlatSamplePkg/Platform/SaveMemoryConfig/Dxe/SaveMemoryConfig.h
MeteorLakePlatSamplePkg/Platform/SaveMemoryConfig/Dxe/SaveMemoryConfig.inf
MeteorLakePlatSamplePkg/Platform/SpiFvbService/Common/FvbInfo.c
MeteorLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.c
MeteorLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.h
MeteorLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
MeteorLakePlatSamplePkg/Platform/SpiFvbService/Smm/SpiFvbServiceSmm.c
MeteorLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
MeteorLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf
MeteorLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Dxe/ValidateExtendedBiosRegionDxe.c
MeteorLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Dxe/ValidateExtendedBiosRegionDxe.inf
MeteorLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Pei/ValidateExtendedBiosRegionPostMem.c
MeteorLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Pei/ValidateExtendedBiosRegionPostMem.inf
MeteorLakePlatSamplePkg/PlatformCommonLib.dsc
MeteorLakePlatSamplePkg/PlatformDxeLib.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/GfxInt15Interface.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PcieDockSmi.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PcieDockSmi.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/AmtPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/AmtPolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CpuPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CpuPolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/MePolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/MePolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PchPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PchPolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/SaPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/SaPolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/SiliconPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/SiliconPolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformPeiLib.dsc
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/PlatformPkg.dsc
MeteorLakePlatSamplePkg/PlatformPkgBuildOption.dsc
MeteorLakePlatSamplePkg/Setup/AcpiSetup.c
MeteorLakePlatSamplePkg/Setup/AcpiSetup.hfr
MeteorLakePlatSamplePkg/Setup/AcpiSetup.uni
MeteorLakePlatSamplePkg/Setup/Advanced.vfr
MeteorLakePlatSamplePkg/Setup/AmtSetup.hfr
MeteorLakePlatSamplePkg/Setup/AmtSetup.uni
MeteorLakePlatSamplePkg/Setup/Boot.vfr
MeteorLakePlatSamplePkg/Setup/BootSetup.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/CpuUsbSingleSsPort.hfr
MeteorLakePlatSamplePkg/Setup/CpuUsbStringPool.hfr
MeteorLakePlatSamplePkg/Setup/CrashLogSetup.hfr
MeteorLakePlatSamplePkg/Setup/CrashLogSetup.uni
MeteorLakePlatSamplePkg/Setup/DebugSetup.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
MeteorLakePlatSamplePkg/Setup/DimmInfo.c
MeteorLakePlatSamplePkg/Setup/DimmInfoLib.inf
MeteorLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
MeteorLakePlatSamplePkg/Setup/DiscreteTbtResourcesInitValues.h
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/DmiSetup.uni
MeteorLakePlatSamplePkg/Setup/EcSetup.c
MeteorLakePlatSamplePkg/Setup/EcVoltage.c
MeteorLakePlatSamplePkg/Setup/FusaSetup.hfr
MeteorLakePlatSamplePkg/Setup/FusaSetup.uni
MeteorLakePlatSamplePkg/Setup/FwConfig.uni
MeteorLakePlatSamplePkg/Setup/HhmSetup.hfr
MeteorLakePlatSamplePkg/Setup/HhmSetup.uni
MeteorLakePlatSamplePkg/Setup/HiiConfigAccess.c
MeteorLakePlatSamplePkg/Setup/IccSetup.c
MeteorLakePlatSamplePkg/Setup/IccSetup.hfr
MeteorLakePlatSamplePkg/Setup/IccSetup.uni
MeteorLakePlatSamplePkg/Setup/InitStringList.h
MeteorLakePlatSamplePkg/Setup/IntegratedTbtOptions.hfr
MeteorLakePlatSamplePkg/Setup/ItbtPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/ItbtPcieStringPool.hfr
MeteorLakePlatSamplePkg/Setup/Main.vfr
MeteorLakePlatSamplePkg/Setup/MeSetup.c
MeteorLakePlatSamplePkg/Setup/MeSetup.h
MeteorLakePlatSamplePkg/Setup/MeSetup.hfr
MeteorLakePlatSamplePkg/Setup/MeSetup.uni
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.h
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/PchIshStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePortMenu.hfr
MeteorLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PchSetupIshGp.hfr
MeteorLakePlatSamplePkg/Setup/PchSetupIshI2c.hfr
MeteorLakePlatSamplePkg/Setup/PchSetupIshI3c.hfr
MeteorLakePlatSamplePkg/Setup/PchSetupIshSpi.hfr
MeteorLakePlatSamplePkg/Setup/PchSetupIshUart.hfr
MeteorLakePlatSamplePkg/Setup/PchSetupTsnGbe.hfr
MeteorLakePlatSamplePkg/Setup/PchThcController.hfr
MeteorLakePlatSamplePkg/Setup/PchThcStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchUfsSingleController.hfr
MeteorLakePlatSamplePkg/Setup/PchUfsStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchUsbSingleHsPort.hfr
MeteorLakePlatSamplePkg/Setup/PchUsbSingleSsPort.hfr
MeteorLakePlatSamplePkg/Setup/PchUsbStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchUsbSwDevModePort.hfr
MeteorLakePlatSamplePkg/Setup/PciBusSetup.c
MeteorLakePlatSamplePkg/Setup/PciBusSetup.hfr
MeteorLakePlatSamplePkg/Setup/PciBusSetup.uni
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr
MeteorLakePlatSamplePkg/Setup/PcieSetup.uni
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SecuritySetup.c
MeteorLakePlatSamplePkg/Setup/Setup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/Setup.uni
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupCallbackList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h
MeteorLakePlatSamplePkg/Setup/SetupPreProcTools.hfr
MeteorLakePlatSamplePkg/Setup/SetupPrivate.h
MeteorLakePlatSamplePkg/Setup/SetupStrTokens.h
MeteorLakePlatSamplePkg/Setup/SioNat87393VSetup.c
MeteorLakePlatSamplePkg/Setup/SioNat87393VSetup.h
MeteorLakePlatSamplePkg/Setup/SioNat87393VSetup.hfr
MeteorLakePlatSamplePkg/Setup/SioNat87393VSetup.uni
MeteorLakePlatSamplePkg/Setup/SioNct6776FSetup.c
MeteorLakePlatSamplePkg/Setup/SioNct6776FSetup.h
MeteorLakePlatSamplePkg/Setup/SioNct6776FSetup.hfr
MeteorLakePlatSamplePkg/Setup/SioNct6776FSetup.uni
MeteorLakePlatSamplePkg/Setup/SioSetup.h
MeteorLakePlatSamplePkg/Setup/SioWPCN381USetup.c
MeteorLakePlatSamplePkg/Setup/SioWPCN381USetup.h
MeteorLakePlatSamplePkg/Setup/SioWPCN381USetup.hfr
MeteorLakePlatSamplePkg/Setup/SioWPCN381USetup.uni
MeteorLakePlatSamplePkg/Setup/StatusCodeSetup.hfr
MeteorLakePlatSamplePkg/Setup/StatusCodeSetup.uni
MeteorLakePlatSamplePkg/Setup/TbtSetup.c
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr
MeteorLakePlatSamplePkg/Setup/TbtSetup.uni
MeteorLakePlatSamplePkg/Setup/TcgSetup.hfr
MeteorLakePlatSamplePkg/Setup/TcgSetup.uni
MeteorLakePlatSamplePkg/Setup/VFR.uni
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr
MeteorLakePlatSamplePkg/Setup/dTbtStringPool.hfr
MeteorLakePlatSamplePkg/Setup/iTbtStringPool.hfr
MeteorLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/Config.h
MeteorLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/HwMonInit.c
MeteorLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/HwMonInit.h
MeteorLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/Nct6776fHwMon.inf
MeteorLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/NctHwMon.c
MeteorLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/NctHwMonRegs.h
MeteorLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/ComponentName.c
MeteorLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/ComponentName.h
MeteorLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/NuvotonNct6776f.inf
MeteorLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/Register.h
MeteorLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioChip.c
MeteorLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioChip.h
MeteorLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioDriver.c
MeteorLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioDriver.h
MeteorLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioService.c
MeteorLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioService.h
MeteorLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.c
MeteorLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.h
MeteorLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.inf
MeteorLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeimFsp.inf
MeteorLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardVersion.c
MeteorLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardVersionFsp.c
MeteorLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.c
MeteorLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.h
MeteorLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.inf
MeteorLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c
MeteorLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.inf
MeteorLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersion.h
MeteorLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.inf
MeteorLakePlatSamplePkg/Telemetry/Include/Guid/ComponentID.h
MeteorLakePlatSamplePkg/Telemetry/Include/IndustryStandard/PlatformHealthAssesmentTable.h
MeteorLakePlatSamplePkg/Telemetry/Include/Library/NvmeLib.h
MeteorLakePlatSamplePkg/Telemetry/Include/Library/TelemetryFviLib.h
MeteorLakePlatSamplePkg/Telemetry/Include/Pi/TelemetryHob.h
MeteorLakePlatSamplePkg/Telemetry/Include/Protocol/TelemetryAdapterInformation.h
MeteorLakePlatSamplePkg/Telemetry/Include/TelemetryCommon.h
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.h
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.inf
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.h
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.h
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.inf
MeteorLakePlatSamplePkg/Telemetry/Library/PeiTelemetryFviLib/PeiTelemetryFvilib.c
MeteorLakePlatSamplePkg/Telemetry/Library/PeiTelemetryFviLib/PeiTelemetryFvilib.inf
MeteorLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.c
MeteorLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.h
MeteorLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.inf
MeteorLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.c
MeteorLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.inf
MeteorLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c
MeteorLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.h
MeteorLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.inf
MeteorLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersion.h
MeteorLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.inf
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.h
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf
MeteorLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersion.h
MeteorLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.inf
MeteorLakePlatSamplePkg/Tools/ChangeBiosRegionSize.ps1
MeteorLakePlatSamplePkg/Tools/Conf/build_rule.template_Catalog
MeteorLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
MeteorLakePlatSamplePkg/Tools/GenBiosId/BiosIdEmb.env
MeteorLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat
MeteorLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform.bat
MeteorLakePlatSamplePkg/VariableStorageSelector/Dxe/VariableStorageSelectorRuntimeDxe.c
MeteorLakePlatSamplePkg/VariableStorageSelector/Dxe/VariableStorageSelectorRuntimeDxe.inf
MeteorLakePlatSamplePkg/VariableStorageSelector/Pei/VariableStorageSelectorPei.c
MeteorLakePlatSamplePkg/VariableStorageSelector/Pei/VariableStorageSelectorPei.inf
MeteorLakePlatSamplePkg/VariableStorageSelector/Smm/VariableStorageSelectorSmm.c
MeteorLakePlatSamplePkg/VariableStorageSelector/Smm/VariableStorageSelectorSmm.inf
MeteorLakePlatSamplePkg/capsulebuild.bat
