
*** Running vivado
    with args -log blk_mem_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source blk_mem_1.tcl -notrace
Command: synth_design -top blk_mem_1 -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 899.039 ; gain = 234.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_1' [d:/Vivado_Project/Cache/Cache.srcs/sources_1/ip/blk_mem_1/synth/blk_mem_1.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 145 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 145 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 145 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 145 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     75.591792 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/Vivado_Project/Cache/Cache.srcs/sources_1/ip/blk_mem_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/Vivado_Project/Cache/Cache.srcs/sources_1/ip/blk_mem_1/synth/blk_mem_1.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_1' (9#1) [d:/Vivado_Project/Cache/Cache.srcs/sources_1/ip/blk_mem_1/synth/blk_mem_1.vhd:71]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[144]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[143]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[142]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[141]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[140]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[139]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[138]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[137]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[136]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[135]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[134]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[133]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[132]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[131]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[130]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[129]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[128]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[127]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[126]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[125]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[124]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[123]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[122]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[121]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[120]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[119]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[118]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[117]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[116]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[115]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[114]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[113]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[112]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[111]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[110]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[109]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[108]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[107]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[106]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[105]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[104]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[103]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[102]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[101]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[100]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[99]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[98]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[97]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[96]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[95]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[94]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[93]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[92]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[91]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[90]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[89]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[88]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[87]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[86]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[85]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[84]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[83]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[82]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[81]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[80]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[79]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[78]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[77]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[76]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[75]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[74]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[73]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[72]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[71]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[69]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[68]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[67]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[66]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[65]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[64]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[63]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[62]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[61]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[60]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[59]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[58]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[57]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[56]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[55]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[54]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[53]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[52]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[51]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[50]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[49]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[48]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[47]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[46]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1197.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado_Project/Cache/Cache.srcs/sources_1/ip/blk_mem_1/blk_mem_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Vivado_Project/Cache/Cache.srcs/sources_1/ip/blk_mem_1/blk_mem_1_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Vivado_Project/Cache/Cache.runs/blk_mem_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado_Project/Cache/Cache.runs/blk_mem_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1197.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1197.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Vivado_Project/Cache/Cache.runs/blk_mem_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------+------+
|      |Instance                                     |Module                                    |Cells |
+------+---------------------------------------------+------------------------------------------+------+
|1     |top                                          |                                          |    17|
|2     |  U0                                         |blk_mem_gen_v8_4_4                        |    17|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth                  |    17|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |    17|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                  |    17|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     1|
|7     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     1|
|8     |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|9     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|10    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|11    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|12    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|13    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|14    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|15    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|16    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|17    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|18    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     1|
|19    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|20    |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     1|
|21    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|22    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|23    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|24    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|25    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|26    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     1|
|27    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|28    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|29    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|30    |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|31    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|32    |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|33    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|34    |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     1|
|35    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|36    |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|37    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|38    |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|39    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
+------+---------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1197.422 ; gain = 532.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 412 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:59 . Memory (MB): peak = 1197.422 ; gain = 532.738
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1197.422 ; gain = 532.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1197.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1197.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1197.422 ; gain = 858.727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1197.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Project/Cache/Cache.runs/blk_mem_1_synth_1/blk_mem_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP blk_mem_1, cache-ID = d95279af2d7254e8
INFO: [Coretcl 2-1174] Renamed 38 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1197.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Project/Cache/Cache.runs/blk_mem_1_synth_1/blk_mem_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blk_mem_1_utilization_synth.rpt -pb blk_mem_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 22 20:06:39 2022...
