-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nnlayer_nnlayer_Pipeline_VITIS_LOOP_24_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mux_case_770157_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_770157_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_669149_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_669149_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_568141_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_568141_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_467133_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_467133_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_366125_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_366125_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_265117_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_265117_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_164109_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_164109_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_063101_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_063101_phi_out_ap_vld : OUT STD_LOGIC;
    p_ZL7output_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_0_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_1_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_2_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_3_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_4_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_5_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_6_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_7_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of nnlayer_nnlayer_Pipeline_VITIS_LOOP_24_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln24_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_phi_mux_mux_case_770157_phi_fu_175_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_770157_reg_172 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_502_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln28_fu_510_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_mux_case_669149_phi_fu_199_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_669149_reg_196 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_568141_phi_fu_223_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_568141_reg_220 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_467133_phi_fu_247_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_467133_reg_244 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_366125_phi_fu_271_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_366125_reg_268 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_265117_phi_fu_295_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_265117_reg_292 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_164109_phi_fu_319_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_164109_reg_316 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_063101_phi_fu_343_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_063101_reg_340 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_063101_phi_fu_80 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_164109_phi_fu_84 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_265117_phi_fu_88 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_366125_phi_fu_92 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_467133_phi_fu_96 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_568141_phi_fu_100 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_669149_phi_fu_104 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_770157_phi_fu_108 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_fu_112 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln24_fu_378_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_480_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component nnlayer_mux_84_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_84_16_1_1_U251 : component nnlayer_mux_84_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZL7output_0_i,
        din1 => p_ZL7output_1_i,
        din2 => p_ZL7output_2_i,
        din3 => p_ZL7output_3_i,
        din4 => p_ZL7output_4_i,
        din5 => p_ZL7output_5_i,
        din6 => p_ZL7output_6_i,
        din7 => p_ZL7output_7_i,
        din8 => ap_sig_allocacmp_i_3,
        dout => tmp_3_fu_480_p10);

    flow_control_loop_pipe_sequential_init_U : component nnlayer_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln24_fu_372_p2 = ap_const_lv1_0)) then 
                    i_fu_112 <= add_ln24_fu_378_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_112 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                mux_case_063101_phi_fu_80 <= ap_phi_mux_mux_case_063101_phi_fu_343_p18;
                mux_case_164109_phi_fu_84 <= ap_phi_mux_mux_case_164109_phi_fu_319_p18;
                mux_case_265117_phi_fu_88 <= ap_phi_mux_mux_case_265117_phi_fu_295_p18;
                mux_case_366125_phi_fu_92 <= ap_phi_mux_mux_case_366125_phi_fu_271_p18;
                mux_case_467133_phi_fu_96 <= ap_phi_mux_mux_case_467133_phi_fu_247_p18;
                mux_case_568141_phi_fu_100 <= ap_phi_mux_mux_case_568141_phi_fu_223_p18;
                mux_case_669149_phi_fu_104 <= ap_phi_mux_mux_case_669149_phi_fu_199_p18;
                mux_case_770157_phi_fu_108 <= ap_phi_mux_mux_case_770157_phi_fu_175_p18;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln24_fu_378_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_3) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_mux_case_063101_phi_fu_343_p18_assign_proc : process(icmp_ln24_fu_372_p2, p_ZL7output_0_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_phi_reg_pp0_iter0_mux_case_063101_reg_340)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_0) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_063101_phi_fu_343_p18 <= ap_const_lv16_0;
        elsif ((((trunc_ln28_fu_510_p1 = ap_const_lv3_7) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((tmp_fu_502_p3 = ap_const_lv1_0) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_1) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_2) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_3) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_4) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_5) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_6) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_063101_phi_fu_343_p18 <= p_ZL7output_0_i;
        else 
            ap_phi_mux_mux_case_063101_phi_fu_343_p18 <= ap_phi_reg_pp0_iter0_mux_case_063101_reg_340;
        end if; 
    end process;


    ap_phi_mux_mux_case_164109_phi_fu_319_p18_assign_proc : process(icmp_ln24_fu_372_p2, p_ZL7output_1_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_phi_reg_pp0_iter0_mux_case_164109_reg_316)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_1) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_164109_phi_fu_319_p18 <= ap_const_lv16_0;
        elsif ((((trunc_ln28_fu_510_p1 = ap_const_lv3_7) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((tmp_fu_502_p3 = ap_const_lv1_0) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_0) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_2) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_3) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_4) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_5) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_6) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_164109_phi_fu_319_p18 <= p_ZL7output_1_i;
        else 
            ap_phi_mux_mux_case_164109_phi_fu_319_p18 <= ap_phi_reg_pp0_iter0_mux_case_164109_reg_316;
        end if; 
    end process;


    ap_phi_mux_mux_case_265117_phi_fu_295_p18_assign_proc : process(icmp_ln24_fu_372_p2, p_ZL7output_2_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_phi_reg_pp0_iter0_mux_case_265117_reg_292)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_2) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_265117_phi_fu_295_p18 <= ap_const_lv16_0;
        elsif ((((trunc_ln28_fu_510_p1 = ap_const_lv3_7) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((tmp_fu_502_p3 = ap_const_lv1_0) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_0) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_1) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_3) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_4) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_5) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_6) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_265117_phi_fu_295_p18 <= p_ZL7output_2_i;
        else 
            ap_phi_mux_mux_case_265117_phi_fu_295_p18 <= ap_phi_reg_pp0_iter0_mux_case_265117_reg_292;
        end if; 
    end process;


    ap_phi_mux_mux_case_366125_phi_fu_271_p18_assign_proc : process(icmp_ln24_fu_372_p2, p_ZL7output_3_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_phi_reg_pp0_iter0_mux_case_366125_reg_268)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_3) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_366125_phi_fu_271_p18 <= ap_const_lv16_0;
        elsif ((((trunc_ln28_fu_510_p1 = ap_const_lv3_7) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((tmp_fu_502_p3 = ap_const_lv1_0) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_0) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_1) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_2) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_4) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_5) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_6) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_366125_phi_fu_271_p18 <= p_ZL7output_3_i;
        else 
            ap_phi_mux_mux_case_366125_phi_fu_271_p18 <= ap_phi_reg_pp0_iter0_mux_case_366125_reg_268;
        end if; 
    end process;


    ap_phi_mux_mux_case_467133_phi_fu_247_p18_assign_proc : process(icmp_ln24_fu_372_p2, p_ZL7output_4_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_phi_reg_pp0_iter0_mux_case_467133_reg_244)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_4) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_467133_phi_fu_247_p18 <= ap_const_lv16_0;
        elsif ((((trunc_ln28_fu_510_p1 = ap_const_lv3_7) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((tmp_fu_502_p3 = ap_const_lv1_0) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_0) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_1) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_2) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_3) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_5) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_6) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_467133_phi_fu_247_p18 <= p_ZL7output_4_i;
        else 
            ap_phi_mux_mux_case_467133_phi_fu_247_p18 <= ap_phi_reg_pp0_iter0_mux_case_467133_reg_244;
        end if; 
    end process;


    ap_phi_mux_mux_case_568141_phi_fu_223_p18_assign_proc : process(icmp_ln24_fu_372_p2, p_ZL7output_5_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_phi_reg_pp0_iter0_mux_case_568141_reg_220)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_5) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_568141_phi_fu_223_p18 <= ap_const_lv16_0;
        elsif ((((trunc_ln28_fu_510_p1 = ap_const_lv3_7) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((tmp_fu_502_p3 = ap_const_lv1_0) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_0) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_1) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_2) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_3) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_4) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_6) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_568141_phi_fu_223_p18 <= p_ZL7output_5_i;
        else 
            ap_phi_mux_mux_case_568141_phi_fu_223_p18 <= ap_phi_reg_pp0_iter0_mux_case_568141_reg_220;
        end if; 
    end process;


    ap_phi_mux_mux_case_669149_phi_fu_199_p18_assign_proc : process(icmp_ln24_fu_372_p2, p_ZL7output_6_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_phi_reg_pp0_iter0_mux_case_669149_reg_196)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_6) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_669149_phi_fu_199_p18 <= ap_const_lv16_0;
        elsif ((((trunc_ln28_fu_510_p1 = ap_const_lv3_7) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((tmp_fu_502_p3 = ap_const_lv1_0) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_0) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_1) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_2) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_3) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_4) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_5) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_669149_phi_fu_199_p18 <= p_ZL7output_6_i;
        else 
            ap_phi_mux_mux_case_669149_phi_fu_199_p18 <= ap_phi_reg_pp0_iter0_mux_case_669149_reg_196;
        end if; 
    end process;


    ap_phi_mux_mux_case_770157_phi_fu_175_p18_assign_proc : process(icmp_ln24_fu_372_p2, p_ZL7output_7_i, ap_phi_reg_pp0_iter0_mux_case_770157_reg_172, tmp_fu_502_p3, trunc_ln28_fu_510_p1)
    begin
        if ((((tmp_fu_502_p3 = ap_const_lv1_0) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_0) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_1) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_2) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_3) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_4) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_5) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)) or ((trunc_ln28_fu_510_p1 = ap_const_lv3_6) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_770157_phi_fu_175_p18 <= p_ZL7output_7_i;
        elsif (((trunc_ln28_fu_510_p1 = ap_const_lv3_7) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_770157_phi_fu_175_p18 <= ap_const_lv16_0;
        else 
            ap_phi_mux_mux_case_770157_phi_fu_175_p18 <= ap_phi_reg_pp0_iter0_mux_case_770157_reg_172;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_mux_case_063101_reg_340 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_164109_reg_316 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_265117_reg_292 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_366125_reg_268 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_467133_reg_244 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_568141_reg_220 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_669149_reg_196 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_770157_reg_172 <= "XXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_assign_proc : process(ap_CS_fsm_state1, i_fu_112, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_i_3 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i_3 <= i_fu_112;
        end if; 
    end process;

    icmp_ln24_fu_372_p2 <= "1" when (ap_sig_allocacmp_i_3 = ap_const_lv4_8) else "0";
    mux_case_063101_phi_out <= mux_case_063101_phi_fu_80;

    mux_case_063101_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mux_case_063101_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_063101_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_164109_phi_out <= mux_case_164109_phi_fu_84;

    mux_case_164109_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mux_case_164109_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_164109_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_265117_phi_out <= mux_case_265117_phi_fu_88;

    mux_case_265117_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mux_case_265117_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_265117_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_366125_phi_out <= mux_case_366125_phi_fu_92;

    mux_case_366125_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mux_case_366125_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_366125_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_467133_phi_out <= mux_case_467133_phi_fu_96;

    mux_case_467133_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mux_case_467133_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_467133_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_568141_phi_out <= mux_case_568141_phi_fu_100;

    mux_case_568141_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mux_case_568141_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_568141_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_669149_phi_out <= mux_case_669149_phi_fu_104;

    mux_case_669149_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mux_case_669149_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_669149_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_770157_phi_out <= mux_case_770157_phi_fu_108;

    mux_case_770157_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mux_case_770157_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_770157_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_0_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, p_ZL7output_0_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_0) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_0_o <= ap_const_lv16_0;
        else 
            p_ZL7output_0_o <= p_ZL7output_0_i;
        end if; 
    end process;


    p_ZL7output_0_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_start_int)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_0) and (tmp_fu_502_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_0_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_1_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, p_ZL7output_1_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_1) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_1_o <= ap_const_lv16_0;
        else 
            p_ZL7output_1_o <= p_ZL7output_1_i;
        end if; 
    end process;


    p_ZL7output_1_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_start_int)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_1) and (tmp_fu_502_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_1_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_2_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, p_ZL7output_2_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_2) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_2_o <= ap_const_lv16_0;
        else 
            p_ZL7output_2_o <= p_ZL7output_2_i;
        end if; 
    end process;


    p_ZL7output_2_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_start_int)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_2) and (tmp_fu_502_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_2_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_3_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, p_ZL7output_3_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_3) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_3_o <= ap_const_lv16_0;
        else 
            p_ZL7output_3_o <= p_ZL7output_3_i;
        end if; 
    end process;


    p_ZL7output_3_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_start_int)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_3) and (tmp_fu_502_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_3_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_4_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, p_ZL7output_4_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_4) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_4_o <= ap_const_lv16_0;
        else 
            p_ZL7output_4_o <= p_ZL7output_4_i;
        end if; 
    end process;


    p_ZL7output_4_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_start_int)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_4) and (tmp_fu_502_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_4_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_5_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, p_ZL7output_5_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_5) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_5_o <= ap_const_lv16_0;
        else 
            p_ZL7output_5_o <= p_ZL7output_5_i;
        end if; 
    end process;


    p_ZL7output_5_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_start_int)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_5) and (tmp_fu_502_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_5_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_6_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, p_ZL7output_6_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_6) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_6_o <= ap_const_lv16_0;
        else 
            p_ZL7output_6_o <= p_ZL7output_6_i;
        end if; 
    end process;


    p_ZL7output_6_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_start_int)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_6) and (tmp_fu_502_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_6_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_7_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, p_ZL7output_7_i, tmp_fu_502_p3, trunc_ln28_fu_510_p1)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_7) and (tmp_fu_502_p3 = ap_const_lv1_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_7_o <= ap_const_lv16_0;
        else 
            p_ZL7output_7_o <= p_ZL7output_7_i;
        end if; 
    end process;


    p_ZL7output_7_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln24_fu_372_p2, tmp_fu_502_p3, trunc_ln28_fu_510_p1, ap_start_int)
    begin
        if (((trunc_ln28_fu_510_p1 = ap_const_lv3_7) and (tmp_fu_502_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (icmp_ln24_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL7output_7_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_502_p3 <= tmp_3_fu_480_p10(15 downto 15);
    trunc_ln28_fu_510_p1 <= ap_sig_allocacmp_i_3(3 - 1 downto 0);
end behav;
