/********************************************************************
*
* SOC memory map header file
*
* Copyright (C) 2022 Texas Instruments Incorporated.
*
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef SDLR_SOC_BASEADDRESS_H
#define SDLR_SOC_BASEADDRESS_H

#ifdef __cplusplus
extern "C"
{
#endif

/* Global addresses in unified address space */


#define SDL_MSS_SPIA_RAM_U_BASE                 (0x02000000U)
#define SDL_MSS_SPIA_RAM_U_SIZE                 (0x0000100U)
#define SDL_MSS_SPIB_RAM_U_BASE                 (0x02020000U)
#define SDL_MSS_SPIB_RAM_U_SIZE                 (0x0000100U)
#define SDL_MSS_MCANA_MSG_RAM_U_BASE            (0x02040000U)
#define SDL_MSS_MCANA_MSG_RAM_U_SIZE            (0x0011000U)
#define SDL_MSS_VIM_R5A_U_BASE                  (0x02080000U)
#define SDL_MSS_VIM_R5B_U_BASE                  (0x020A0000U)
#define SDL_MSS_IOMUX_U_BASE                    (0x020C0000U)
#define SDL_MSS_RCM_U_BASE                      (0x02100000U)
#define SDL_MSS_CTRL_U_BASE                     (0x02120000U)
#define SDL_MSS_TOPRCM_U_BASE                   (0x02140000U)
#define SDL_MSS_DEBUGSS_U_BASE                  (0x02A00000U)
#define SDL_MSS_PCR1_U_BASE                     (0x02F78000U)
#define SDL_TOP_PBIST_U_BASE                    (0x02F79400U)
#define SDL_MSS_R5SS_STC_U_BASE                 (0x02F79800U)
#define SDL_MSS_DCCA_U_BASE                     (0x02F79C00U)
#define SDL_MSS_DCCB_U_BASE                     (0x02F79D00U)
#define SDL_MSS_DCCC_U_BASE                     (0x02F79E00U)
#define SDL_MSS_DCCD_U_BASE                     (0x02F79F00U)
#define SDL_MSS_RTIA_U_BASE                     (0x02F7A000U)
#define SDL_MSS_RTIB_U_BASE                     (0x02F7A100U)
#define SDL_MSS_RTIC_U_BASE                     (0x02F7A200U)
#define SDL_MSS_WDT_U_BASE                      (0x02F7A300U)
#define SDL_MSS_ESM_U_BASE                      (0x02F7A400U)
#define SDL_TOP_EFUSE_FARM_U_BASE               (0x02F7A800U)
#define SDL_MSS_CCMR_U_BASE                     (0x02F7AC00U)
#define SDL_MSS_I2C_U_BASE                      (0x02F7B000U)
#define SDL_MSS_GIO_U_BASE                      (0x02F7B400U)
#define SDL_MSS_ECC_AGG_R5A_U_BASE              (0x02F7B800U)
#define SDL_MSS_ECC_AGG_R5B_U_BASE              (0x02F7BC00U)
#define SDL_MSS_ECC_AGG_MSS_U_BASE              (0x02F7C000U)
#define SDL_MSS_SPIA_U_BASE                     (0x02F7E800U)
#define SDL_MSS_SPIB_U_BASE                     (0x02F7EA00U)
#define SDL_MSS_SCIA_U_BASE                     (0x02F7EC00U)
#define SDL_MSS_SCIB_U_BASE                     (0x02F7ED00U)
#define SDL_MSS_MCANA_ECC_U_BASE                (0x02F7F800U)
#define SDL_MSS_MCANA_CFG_U_BASE                (0x02F7FC00U)
#define SDL_MSS_MCANB_MSG_RAM_U_BASE            (0x03040000U)
#define SDL_MSS_MCANB_MSG_RAM_U_SIZE            (0x0011000U)
#define SDL_TOP_AURORA_TX_U_BASE                (0x03060000U)
#define SDL_TOP_MDO_INFRA_U_BASE                (0x03080000U)
#define SDL_MSS_GPADC_PKT_RAM_U_BASE            (0x030C0000U)
#define SDL_MSS_GPADC_PKT_RAM_U_SIZE            (0x0000800U)
#define SDL_TOP_CTRL_U_BASE                     (0x030E0000U)
#define SDL_MSS_TPCC_A_U_BASE                   (0x03100000U)
#define SDL_MSS_TPCC_B_U_BASE                   (0x03120000U)
#define SDL_MSS_TPTC_A0_U_BASE                  (0x03140000U)
#define SDL_MSS_TPTC_A1_U_BASE                  (0x03160000U)
#define SDL_MSS_TPTC_B0_U_BASE                  (0x03180000U)
#define SDL_MSS_PCR2_U_BASE                     (0x03F78000U)
#define SDL_MSS_ETPWMA_U_BASE                   (0x03F78C00U)
#define SDL_MSS_ETPWMB_U_BASE                   (0x03F78D00U)
#define SDL_MSS_ETPWMC_U_BASE                   (0x03F78E00U)
#define SDL_MSS_GPADC_REG_U_BASE                (0x03F79800U)
#define SDL_MSS_DMM_A_U_BASE                    (0x03F79C00U)
#define SDL_MSS_DMM_B_U_BASE                    (0x03F79E00U)
#define SDL_MSS_MCANB_ECC_U_BASE                (0x03F7F800U)
#define SDL_MSS_MCANB_CFG_U_BASE                (0x03F7FC00U)
#define SDL_RSS_RCM_U_BASE                      (0x05000000U)
#define SDL_RSS_CTRL_U_BASE                     (0x05020000U)
#define SDL_RSS_CSI2A_U_BASE                    (0x05080000U)
#define SDL_RSS_PROG_FILT_U_BASE                (0x050A0000U)
#define SDL_MPU_RSS_DSS2RSS_U_BASE              (0x050C0000U)
#define SDL_MPU_RSS_MSS2RSS_U_BASE              (0x050E0000U)
#define SDL_RSS_TPCC_A_U_BASE                   (0x05100000U)
#define SDL_RSS_TPTC_A0_U_BASE                  (0x05160000U)
#define SDL_RSS_ECC_AGG_U_BASE                  (0x051C0000U)
#define SDL_RSS_FIR_COEFF_U_BASE                (0x051E0000U)
#define SDL_RSS_FIR_DMEM_U_BASE                 (0x051E0400U)
#define SDL_RSS_PROC_CTRL_U_BASE                (0x05200000U)
#define SDL_RSS_PROC_ECC_AGG_U_BASE             (0x05220000U)
#define SDL_RSS_PCR_U_BASE                      (0x05F78000U)
#define SDL_DSS_RCM_U_BASE                      (0x06000000U)
#define SDL_DSS_CTRL_U_BASE                     (0x06020000U)
#define SDL_DSS_CBUFF_U_BASE                    (0x06040000U)
#define SDL_DSS_HWA_PARAM_U_BASE                (0x06060000U)
#define SDL_DSS_HWA_CFG_U_BASE                  (0x06062000U)
#define SDL_DSS_HWA_WINDOW_RAM_U_BASE           (0x06064000U)
#define SDL_DSS_HWA_WINDOW_RAM_U_SIZE           (0x0002000U)
#define SDL_DSS_HWA_MULT_RAM_U_BASE             (0x06068000U)
#define SDL_DSS_HWA_MULT_RAM_U_SIZE             (0x0002000U)
#define SDL_DSS_HWA_DEROT_RAM_U_BASE            (0x0606C000U)
#define SDL_DSS_HWA_DEROT_RAM_U_SIZE            (0x0000100U)
#define SDL_DSS_HWA_SHUFFLE_RAM_U_BASE          (0x0606E000U)
#define SDL_DSS_HWA_SHUFFLE_RAM_U_SIZE          (0x0000200U)
#define SDL_DSS_HWA_2DSTAT_ITER_VAL_RAM_U_BASE  (0x06080000U)
#define SDL_DSS_HWA_2DSTAT_ITER_VAL_RAM_U_SIZE  (0x0001000U)
#define SDL_DSS_HWA_2DSTAT_ITER_IDX_RAM_U_BASE  (0x06082000U)
#define SDL_DSS_HWA_2DSTAT_ITER_IDX_RAM_U_SIZE  (0x0000800U)
#define SDL_DSS_HWA_2DSTAT_SMPL_VAL_RAM_U_BASE  (0x06084000U)
#define SDL_DSS_HWA_2DSTAT_SMPL_VAL_RAM_U_SIZE  (0x0000400U)
#define SDL_DSS_HWA_2DSTAT_SMPL_IDX_RAM_U_BASE  (0x06086000U)
#define SDL_DSS_HWA_2DSTAT_SMPL_IDX_RAM_U_SIZE  (0x0000200U)
#define SDL_DSS_HWA_HIST_RAM_U_BASE             (0x06088000U)
#define SDL_DSS_HWA_HIST_RAM_U_SIZE             (0x0002000U)
#define SDL_DSS_HWA_HIST_THRESH_RAM_U_BASE      (0x0608C000U)
#define SDL_DSS_HWA_HIST_THRESH_RAM_U_SIZE      (0x0000100U)
#define SDL_DSS_ECC_AGG_U_BASE                  (0x060A0000U)
#define SDL_DSS_ECC_AGG_U_SIZE                  (0x00000210)
#define SDL_DSS_TPCC_A_U_BASE                   (0x06100000U)
#define SDL_DSS_TPCC_B_U_BASE                   (0x06120000U)
#define SDL_DSS_TPCC_C_U_BASE                   (0x06140000U)
#define SDL_DSS_TPTC_A0_U_BASE                  (0x06160000U)
#define SDL_DSS_TPTC_A1_U_BASE                  (0x06180000U)
#define SDL_DSS_TPTC_B0_U_BASE                  (0x061A0000U)
#define SDL_DSS_TPTC_B1_U_BASE                  (0x061C0000U)
#define SDL_DSS_TPTC_C0_U_BASE                  (0x061E0000U)
#define SDL_DSS_TPTC_C1_U_BASE                  (0x06200000U)
#define SDL_DSS_TPTC_C2_U_BASE                  (0x06220000U)
#define SDL_DSS_TPTC_C3_U_BASE                  (0x06240000U)
#define SDL_DSS_TPTC_C4_U_BASE                  (0x06260000U)
#define SDL_DSS_TPTC_C5_U_BASE                  (0x06280000U)
#define SDL_DSS_PCR_U_BASE                      (0x06F78000U)
#define SDL_DSS_DSP_PBIST_U_BASE                (0x06F79000U)
#define SDL_DSS_DSP_STC_U_BASE                  (0x06F79200U)
#define SDL_DSS_CM4_STC_U_BASE                  (0x06F79400U)
#define SDL_DSS_DCCA_U_BASE                     (0x06F79C00U)
#define SDL_DSS_DCCB_U_BASE                     (0x06F79D00U)
#define SDL_DSS_RTIA_U_BASE                     (0x06F7A000U)
#define SDL_DSS_RTIB_U_BASE                     (0x06F7A100U)
#define SDL_DSS_WDT_U_BASE                      (0x06F7A200U)
#define SDL_DSS_SCIA_U_BASE                     (0x06F7B000U)
#define SDL_DSS_CMC_CFG_U_BASE                  (0x06F7C000U)
#define SDL_DSS_ESM_U_BASE                      (0x06F7D000U)
#define SDL_MSS_CPSW_U_BASE                     (0x07000000U)
#define SDL_MSS_L2_U_BASE                       (0x10200000U)
#define SDL_MSS_L2_U_SIZE                       (0x000F0000U)
#define SDL_HSM_ROM_U_BASE                      (0x20000000U)
#define SDL_HSM_ROM_U_SIZE                      (0x00010000U)
#define SDL_HSM_RAM_U_BASE                      (0x20020000U)
#define SDL_HSM_RAM_U_SIZE                      (0x00030000U)
#define SDL_DSS_CM4_RAM_U_BASE                  (0x28000000U)
#define SDL_DSS_CM4_RAM_U_SIZE                  (0x00010000U)
#define SDL_HSM_SOC_CTRL_U_BASE                 (0x40000000U)
#define SDL_MPU_MSS_L2_BANKA_U_BASE             (0x40020000U)
#define SDL_MPU_MSS_L2_BANKB_U_BASE             (0x40040000U)
#define SDL_MPU_HSM_DTHE_U_BASE                 (0x40060000U)
#define SDL_MPU_MSS_MBOX_U_BASE                 (0x40080000U)
#define SDL_MPU_MSS_PCRA_U_BASE                 (0x400A0000U)
#define SDL_MPU_MSS_QSPI_U_BASE                 (0x400C0000U)
#define SDL_MPU_MSS_CR5A_AXIS_U_BASE            (0x400E0000U)
#define SDL_MPU_MSS_CR5B_AXIS_U_BASE            (0x40100000U)
#define SDL_MPU_DSS_L3_BANKA_U_BASE             (0x40120000U)
#define SDL_MPU_DSS_L3_BANKB_U_BASE             (0x40140000U)
#define SDL_MPU_DSS_L3_BANKC_U_BASE             (0x40160000U)
#define SDL_MPU_DSS_L3_BANKD_U_BASE             (0x40180000U)
#define SDL_MPU_DSS_HWA_DMA0_U_BASE             (0x401A0000U)
#define SDL_MPU_DSS_HWA_DMA1_U_BASE             (0x401C0000U)
#define SDL_MPU_DSS_HWA_PROC_U_BASE             (0x401E0000U)
#define SDL_MPU_DSS_MBOX_U_BASE                 (0x40200000U)
#define SDL_MPU_HSM_U_BASE                      (0x40220000U)
#define SDL_HSM_SOC_PCR_U_BASE                  (0x40F78000U)
#define SDL_HSM_STC_U_BASE                      (0x40F78C00U)
#define SDL_HSM_PBIST_U_BASE                    (0x40F79000U)
#define SDL_HSM_ECC_AGGR_U_BASE                 (0x40F79400U)
#define SDL_HSM_MBOX_U_BASE                     (0x44000000U)
#define SDL_HSM_SEC_MGR_U_BASE                  (0x46000000U)
#define SDL_HSM_SEC_RAM_U_BASE                  (0x46050000U)
#define SDL_HSM_SEC_RAM_U_SIZE                  (0x00002800U)
#define SDL_HSM_CTRL_U_BASE                     (0x47000000U)
#define SDL_HSM_TPCCA_U_BASE                    (0x47020000U)
#define SDL_HSM_TPTCA0_U_BASE                   (0x47040000U)
#define SDL_HSM_TPTCA1_U_BASE                   (0x47060000U)
#define SDL_HSM_PCR_U_BASE                      (0x47F78000U)
#define SDL_HSM_RTIA_U_BASE                     (0x47F78C00U)
#define SDL_HSM_WDT_U_BASE                      (0x47F78D00U)
#define SDL_HSM_DCCA_U_BASE                     (0x47F79000U)
#define SDL_HSM_ESM_U_BASE                      (0x47F79400U)
#define SDL_HSM_DMTA_U_BASE                     (0x47F79800U)
#define SDL_HSM_DMTB_U_BASE                     (0x47F79900U)
#define SDL_DSS_CM4_MBOX_U_BASE                 (0x48000000U)
#define SDL_DSS_CM4_CTRL_U_BASE                 (0x48020000U)
#define SDL_DSS_L2_U_BASE                       (0x80800000U)
#define SDL_DSS_L2_U_SIZE                       (0x00060000U)
#define SDL_DSS_L1P_U_BASE                      (0x80E00000U)
#define SDL_DSS_L1P_U_SIZE                      (0x00008000U)
#define SDL_DSS_L1D_U_BASE                      (0x80F00000U)
#define SDL_DSS_L1D_U_SIZE                      (0x00008000U)
#define SDL_DSS_HWA_DMA0_U_BASE                 (0x82000000U)
#define SDL_DSS_HWA_DMA0_U_SIZE                 (0x00020000U)
#define SDL_DSS_HWA_DMA1_U_BASE                 (0x82100000U)
#define SDL_DSS_HWA_DMA1_U_SIZE                 (0x00020000U)
#define SDL_DSS_MAILBOX_U_BASE                  (0x83100000U)
#define SDL_DSS_MAILBOX_U_SIZE                  (0x00001000U)
#define SDL_DSS_CBUFF_FIFO_U_BASE               (0x83200000U)
#define SDL_DSS_MCRC_U_BASE                     (0x83300000U)
#define SDL_DSS_MDO_FIFO_U_BASE                 (0x83400000U)
#define SDL_DSS_MDO_FIFO_U_SIZE                 (0x00004000U)
#define SDL_DSS_CMC_UCOMP0_U_BASE               (0x85000000U)
#define SDL_DSS_CMC_UCOMP1_U_BASE               (0x85001000U)
#define SDL_DSS_CMC_UCOMP2_U_BASE               (0x85002000U)
#define SDL_DSS_CMC_UCOMP3_U_BASE               (0x85003000U)
#define SDL_DSS_CMC_COMP_U_BASE                 (0x85080000U)
#define SDL_DSS_L3_U_BASE                       (0x88000000U)
#define SDL_DSS_L3_U_SIZE                       (0x00200000U)
#define SDL_BSS_TCMA_ROM_U_BASE                 (0xA0000000U)
#define SDL_BSS_TCMA_RAM_U_BASE                 (0xA0080000U)
#define SDL_BSS_TCMB_U_BASE                     (0xA1000000U)
#define SDL_BSS_FFT_MEM_PING_U_BASE             (0xA2000000U)
#define SDL_BSS_FFT_MEM_PONG_U_BASE             (0xA2010000U)
#define SDL_BSS_FFT_MEM_ACCUM_U_BASE            (0xA2020000U)
#define SDL_BSS_GPADC_MEM_U_BASE                (0xA2030000U)
#define SDL_BSS_AGC_MEM_U_BASE                  (0xA2040000U)
#define SDL_BSS_MCRC_U_BASE                     (0xA2050000U)
#define SDL_BSS_DFE_CQ1_U_BASE                  (0xA5010000U)
#define SDL_BSS_DFE_CQ2_U_BASE                  (0xA2070000U)
#define SDL_BSS_DAC_MEM_U_BASE                  (0xA2080000U)
#define SDL_BSS_IQCORR_RAM_U_BASE               (0xA31C0000U)
#define SDL_BSS_CONFIG_RAM_U_BASE               (0xA31E0000U)
#define SDL_BSS_PROFILE_RAM_U_BASE              (0xA31E2000U)
#define SDL_BSS_DFE_U_BASE                      (0xA3200000U)
#define SDL_BSS_ANA_U_BASE                      (0xA3201000U)
#define SDL_BSS_RF_MM_LUT_U_BASE                (0xA3202000U)
#define SDL_BSS_SEQ_EXTN_RAM_U_BASE             (0xA3220000U)
#define SDL_BSS_TX_PPD_CFGRAM_RF1_U_BASE        (0xA3260000U)
#define SDL_BSS_TX_PPD_CFGRAM_RF2_U_BASE        (0xA3260800U)
#define SDL_BSS_TX_PPD_CFGRAM_RF3_U_BASE        (0xA3261000U)
#define SDL_BSS_SYNTH_CYCLE_CNTR_RAM_U_BASE     (0xA3280000U)
#define SDL_BSS_GPADC_PKT_RAM_U_BASE            (0xA32A0000U)
#define SDL_BSS_SPARE_U_BASE                    (0xA3F7DC00U)
#define SDL_BSS_BUMPER_SIG_RAM_U_BASE           (0xA3F7E000U)
#define SDL_BSS_GPADC_REG_U_BASE                (0xA3F7E800U)
#define SDL_BSS_DCC_U_BASE                      (0xA3F7EC00U)
#define SDL_BSS_GPCFG_REG_U_BASE                (0xA3F7F000U)
#define SDL_BSS_RAMPGEN_U_BASE                  (0xA3F7F400U)
#define SDL_BSS_FFT_U_BASE                      (0xA3F7F800U)
#define SDL_BSS_SCI_U_BASE                      (0xA3F7FC00U)
#define SDL_BSS_VIM_MEM_U_BASE                  (0xA3F82000U)
#define SDL_BSS_PCR_U_BASE                      (0xA3FFE000U)
#define SDL_BSS_DFE_STC_U_BASE                  (0xA3FFE400U)
#define SDL_BSS_CR4_STC_U_BASE                  (0xA3FFE600U)
#define SDL_BSS_DMA_REG_U_BASE                  (0xA3FFF000U)
#define SDL_BSS_ESM_U_BASE                      (0xA3FFF500U)
#define SDL_BSS_CCMR4_U_BASE                    (0xA3FFF600U)
#define SDL_BSS_RTI_U_BASE                      (0xA3FFFC00U)
#define SDL_BSS_VIM_PARITY_U_BASE               (0xA3FFFD00U)
#define SDL_BSS_VIM_U_BASE                      (0xA3FFFE00U)
#define SDL_RSS_ADCBUF_WRITE_U_BASE             (0xA4000000U)
#define SDL_RSS_CHIRP_INFO_WRITE_U_BASE         (0xA4010000U)
#define SDL_RSS_STATIC_MEM_U_BASE               (0xA4020000U)
#define SDL_RSS_CR4_MBOX_U_BASE                 (0xA4030000U)
#define SDL_RSS_ADCBUF_READ_U_BASE              (0xA5000000U)
#define SDL_RSS_CHIRP_INFO_READ_U_BASE          (0xA5010000U)
#define SDL_GLOBAL_MSS_L2_U_BASE                (0xC0200000U)
#define SDL_MSS_TCMA_CR5A_U_BASE                (0xC1000000U)
#define SDL_MSS_TCMA_CR5A_U_SIZE                (0x00010000U)
#define SDL_MSS_TCMB_CR5A_U_BASE                (0xC1800000U)
#define SDL_MSS_TCMB_CR5A_U_SIZE                (0x00010000U)
#define SDL_MSS_ICACHE_CR5A_U_BASE              (0xC2000000U)
#define SDL_MSS_DCACHE_CR5A_U_BASE              (0xC2800000U)
#define SDL_MSS_TCMA_CR5B_U_BASE                (0xC3000000U)
#define SDL_MSS_TCMA_CR5B_U_SIZE                (0x00008000U)
#define SDL_MSS_TCMB_CR5B_U_BASE                (0xC3800000U)
#define SDL_MSS_TCMB_CR5B_U_SIZE                (0x00008000U)
#define SDL_MSS_ICACHE_CR5B_U_BASE              (0xC4000000U)
#define SDL_MSS_DCACHE_CR5B_U_BASE              (0xC4800000U)
#define SDL_MSS_MBOX_U_BASE                     (0xC5000000U)
#define SDL_MSS_MAILBOX_U_SIZE                  (0x00002000U)
#define SDL_MSS_RETRAM_U_BASE                   (0xC5010000U)
#define SDL_MSS_MCRC_U_BASE                     (0xC5020000U)
#define SDL_MSS_GPADC_DATA_RAM_U_BASE           (0xC5030000U)
#define SDL_MSS_GPADC_DATA_RAM_U_SIZE           (0x00000800U)
#define SDL_EXT_FLASH_U_BASE                    (0xC6000000U)
#define SDL_MSS_QSPI_U_BASE                     (0xC8000000U)
#define SDL_MSS_MDO_FIFO_U_BASE                 (0xCA000000U)
#define SDL_MSS_DMM_A_DATA_U_BASE               (0xCD000000U)
#define SDL_MSS_DMM_B_DATA_U_BASE               (0xCD010000U)
#define SDL_HSM_DTHE_U_BASE                     (0xCE000000U)
#define SDL_HSM_SHA_U_BASE                      (0xCE004000U)
#define SDL_HSM_AES_U_BASE                      (0xCE006000U)
#define SDL_HSM_TRNG_U_BASE                     (0xCE00A000U)
#define SDL_HSM_PKA_U_BASE                      (0xCE010000U)
#define SDL_HSM_PKA_RAM_U_BASE                  (0xCE014000U)
#define SDL_HSM_PKA_RAM_U_SIZE                  (0x00020000U)


#define SDL_RSS_MAILBOX_DSS_OFFSET              (0x00000800U)

/* HWA DMA Bank definitions */
#define SDL_DSS_HWA_BANK_SIZE   (0x4000U)

#define SDL_DSS_HWA_DMA0_RAM_BANK0_BASE         SDL_DSS_HWA_DMA0_U_BASE
#define SDL_DSS_HWA_DMA0_RAM_BANK1_BASE         (SDL_DSS_HWA_DMA0_RAM_BANK0_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA0_RAM_BANK2_BASE         (SDL_DSS_HWA_DMA0_RAM_BANK1_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA0_RAM_BANK3_BASE         (SDL_DSS_HWA_DMA0_RAM_BANK2_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA0_RAM_BANK4_BASE         (SDL_DSS_HWA_DMA0_RAM_BANK3_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA0_RAM_BANK5_BASE         (SDL_DSS_HWA_DMA0_RAM_BANK4_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA0_RAM_BANK6_BASE         (SDL_DSS_HWA_DMA0_RAM_BANK5_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA0_RAM_BANK7_BASE         (SDL_DSS_HWA_DMA0_RAM_BANK6_BASE + SDL_DSS_HWA_BANK_SIZE)

#define SDL_DSS_HWA_DMA1_RAM_BANK0_BASE         SDL_DSS_HWA_DMA1_U_BASE
#define SDL_DSS_HWA_DMA1_RAM_BANK1_BASE         (SDL_DSS_HWA_DMA1_RAM_BANK0_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA1_RAM_BANK2_BASE         (SDL_DSS_HWA_DMA1_RAM_BANK1_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA1_RAM_BANK3_BASE         (SDL_DSS_HWA_DMA1_RAM_BANK2_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA1_RAM_BANK4_BASE         (SDL_DSS_HWA_DMA1_RAM_BANK3_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA1_RAM_BANK5_BASE         (SDL_DSS_HWA_DMA1_RAM_BANK4_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA1_RAM_BANK6_BASE         (SDL_DSS_HWA_DMA1_RAM_BANK5_BASE + SDL_DSS_HWA_BANK_SIZE)
#define SDL_DSS_HWA_DMA1_RAM_BANK7_BASE         (SDL_DSS_HWA_DMA1_RAM_BANK6_BASE + SDL_DSS_HWA_BANK_SIZE)

#ifdef __cplusplus
}
#endif
#endif /* SDLR_SOC_BASEADDRESS_H_ */
