<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): COMMON_CODE/RM4/LCCM126__RM4__CAN/rm4_can__private.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rm4__can____private_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rm4_can__private.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rm4__can____private_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file        rm4_can__private.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief       Private types for the can.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @author      Lachlan Grogan</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @copyright   This file contains proprietary and confidential information of</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *              SIL3 Pty. Ltd. (ACN 123 529 064). This code may be distributed</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *              under a license from SIL3 Pty. Ltd., and may be used, copied</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *              and/or disclosed only pursuant to the terms of that license agreement.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *              This copyright notice must be retained as part of this file at all times.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * @copyright   This file is copyright SIL3 Pty. Ltd. 2003-2016, All Rights Reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * @st_fileID   LCCM126R0.FILE.014</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef _RM4_CAN_PRIVATE_H_</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define _RM4_CAN_PRIVATE_H_</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;     <span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">     *      Structures</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">     *******************************************************************************/</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//Structure to access the configuration registers of an interface</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">    *****************************************************************************/</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="struct_c_a_n_interface.html">   23</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_c_a_n_interface.html">CANInterface</a></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    {</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="struct_c_a_n_interface.html#a9e0d32d9a4f9e90a14ab275e410d2668">   25</a></span>&#160;            Luint8 <a class="code" href="struct_c_a_n_interface.html#a9e0d32d9a4f9e90a14ab275e410d2668">u8IFNO</a>;            <span class="comment">//0x0100: IF Command Register, Msg Number</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="struct_c_a_n_interface.html#a562eea7dd3da01ab5478576c828b834f">   26</a></span>&#160;            Luint8 <a class="code" href="struct_c_a_n_interface.html#a562eea7dd3da01ab5478576c828b834f">u8IFSTAT</a>;            <span class="comment">//0x0100: IF Command Register, Status</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="struct_c_a_n_interface.html#a8c6405e36ae15889d9955f209d1f414f">   27</a></span>&#160;            Luint8 <a class="code" href="struct_c_a_n_interface.html#a8c6405e36ae15889d9955f209d1f414f">u8IFCMD</a>;          <span class="comment">//0x0100: IF Command Register, Command</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="struct_c_a_n_interface.html#a27814857998bf4b67255a3a6037cd7e1">   28</a></span>&#160;            Luint8 <a class="code" href="struct_c_a_n_interface.html#a27814857998bf4b67255a3a6037cd7e1">rsvd9</a>;               <span class="comment">//0x0100: IF Command Register, Reserved</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="struct_c_a_n_interface.html#a34c2832bfe713d385875a4aac7ecc6d9">   29</a></span>&#160;            Luint32 <a class="code" href="struct_c_a_n_interface.html#a34c2832bfe713d385875a4aac7ecc6d9">u32IFMSK</a>;           <span class="comment">//0x0104: IF Mask Register</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="struct_c_a_n_interface.html#a378468739e1228de969d3e4c112f0f85">   30</a></span>&#160;            Luint32 <a class="code" href="struct_c_a_n_interface.html#a378468739e1228de969d3e4c112f0f85">u32IFARB</a>;           <span class="comment">//0x0108: IF Arbitration Register</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="struct_c_a_n_interface.html#a11c2697485a0c3722627fec745e32a0c">   31</a></span>&#160;            Luint32 <a class="code" href="struct_c_a_n_interface.html#a11c2697485a0c3722627fec745e32a0c">u32IFMCTL</a>;          <span class="comment">//0x010C: IF Message Control Register</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;            <span class="comment">/*</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">            23.17.22 IF1/IF2 Data A and Data B Registers (DCAN IF1DATA/DATB, DCAN IF2DATA/DATB)</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">            The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">            In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">            CAN&#39;s serial bit stream, the MSB of each byte will be transmitted first</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">             */</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="struct_c_a_n_interface.html#a29aa693ab6324ca5cc9b951e597d13bc">   39</a></span>&#160;            Luint8 <a class="code" href="struct_c_a_n_interface.html#a29aa693ab6324ca5cc9b951e597d13bc">u8IFDATx</a>[8U];        <span class="comment">//0x0110-0x0114: IF Data A and B Registers</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="struct_c_a_n_interface.html#a32417b455e6cfab131f5a27184d17b1d">   40</a></span>&#160;            Luint32 <a class="code" href="struct_c_a_n_interface.html#a32417b455e6cfab131f5a27184d17b1d">rsvd5</a>[2];           <span class="comment">//0x0118: Reserved </span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    } <a class="code" href="rm4__can____private_8h.html#a01f0496c0f2d6aec1e64a7dd0a4501a2">tsCANInterface</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="comment">//Structre to access the registers of a CAN module</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">    *****************************************************************************/</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html">   47</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_c_a_n_base1.html">CANBase1</a></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    {</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#aa8a32f3b917f2d961d9250d1efe378c9">   49</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#aa8a32f3b917f2d961d9250d1efe378c9">CTL</a>;        <span class="comment">/**&lt; 0x0000: Control Register                    */</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a427b6265e53d7f1374f4371305004431">   50</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a427b6265e53d7f1374f4371305004431">ES</a>;          <span class="comment">/**&lt; 0x0004: Error and Status Register             */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#aab00458158a727b6632bac0954d6bcda">   51</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#aab00458158a727b6632bac0954d6bcda">EERC</a>;      <span class="comment">/**&lt; 0x0008: Error Counter Register                 */</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a2b72af97d29e25855c8209e4e2447afe">   52</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a2b72af97d29e25855c8209e4e2447afe">BTR</a>;        <span class="comment">/**&lt; 0x000C: Bit Timing Register                  */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a9a682aad5ba681d507eaa4484865ab0f">   53</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a9a682aad5ba681d507eaa4484865ab0f">INT</a>;        <span class="comment">/**&lt; 0x0010: Interrupt Register                    */</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a63b86095a7cd8c8d72d1f37509fa5688">   54</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a63b86095a7cd8c8d72d1f37509fa5688">TEST</a>;      <span class="comment">/**&lt; 0x0014: Test Register                       */</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a2348f629673733ad313215ce86c5ffc3">   55</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a2348f629673733ad313215ce86c5ffc3">rsvd1</a>;        <span class="comment">/**&lt; 0x0018: Reserved                              */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a6f1bfa6b254ef499fce39aa1a2b17b96">   56</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a6f1bfa6b254ef499fce39aa1a2b17b96">PERR</a>;      <span class="comment">/**&lt; 0x001C: Parity/SECDED Error Code Register   */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#afadb3dcefbae42637a4792939c2a1f5c">   57</a></span>&#160;        Luint32   rsvd2[24];    <span class="comment">/**&lt; 0x002C - 0x7C: Reserved                        */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#aca004cfe4700ca628c5978723dfbb9eb">   58</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#aca004cfe4700ca628c5978723dfbb9eb">ABOTR</a>;        <span class="comment">/**&lt; 0x0080: Auto Bus On Time Register            */</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a9fe2eaa3c1d2387e7d69266fe41b28d4">   59</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a9fe2eaa3c1d2387e7d69266fe41b28d4">TXRQX</a>;        <span class="comment">/**&lt; 0x0084: Transmission Request X Register        */</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a214398fd5eb7bae56fb4a290ed1d71c5">   60</a></span>&#160;        Luint32   u32TXRQx[4U]; <span class="comment">/**&lt; 0x0088-0x0094: Transmission Request Registers  */</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a773cf5cd364878bde4361ba3ccd26587">   61</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a773cf5cd364878bde4361ba3ccd26587">NWDATX</a>;      <span class="comment">/**&lt; 0x0098: New Data X Register                 */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a1e57c119bda74b0258ecdbfc1795b7c4">   62</a></span>&#160;        Luint32   NWDATx[4U];   <span class="comment">/**&lt; 0x009C-0x00A8: New Data Registers            */</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a771f9a6c8dfdb828161176bdd5d6ec20">   63</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a771f9a6c8dfdb828161176bdd5d6ec20">INTPNDX</a>;    <span class="comment">/**&lt; 0x00AC: Interrupt Pending X Register        */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a70f8054d94b77ed570a9826484578eca">   64</a></span>&#160;        Luint32   INTPNDx[4U];  <span class="comment">/**&lt; 0x00B0-0x00BC: Interrupt Pending Registers  */</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a0f49df3496d8dd6bb58b798914c6e281">   65</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a0f49df3496d8dd6bb58b798914c6e281">MSGVALX</a>;    <span class="comment">/**&lt; 0x00C0: Message Valid X Register            */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a5a4ea0cdc91a26d63e2b4b4fd4db3125">   66</a></span>&#160;        Luint32   MSGVALx[4U];  <span class="comment">/**&lt; 0x00C4-0x00D0: Message Valid Registers      */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a178224c2af1faebc3258bcaf418d5003">   67</a></span>&#160;        Luint32     <a class="code" href="struct_c_a_n_base1.html#a178224c2af1faebc3258bcaf418d5003">rsvd3</a>;    <span class="comment">/**&lt; 0x00D4: Reserved                            */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#ad03ba8f9dac8c9f388b3d831b2b7d79c">   68</a></span>&#160;        Luint32   INTMUXx[4U];  <span class="comment">/**&lt; 0x00D8-0x00E4: Interrupt Multiplexer Registers */</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#ada5a7167f9f6857e2358c52a9455afd5">   69</a></span>&#160;        Luint32     rsvd4[6];   <span class="comment">/**&lt; 0x00E8: Reserved                              */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#aad88de2340411da3df11ca483ba5fa6b">   70</a></span>&#160;        Luint8 <a class="code" href="struct_c_a_n_base1.html#aad88de2340411da3df11ca483ba5fa6b">u8IF1NO</a>;           <span class="comment">/**&lt; 0x0100: IF1 Command Register, Msg Number    */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a3b02c1e3f79c2d4e92bd9dd988962332">   71</a></span>&#160;        Luint8 <a class="code" href="struct_c_a_n_base1.html#a3b02c1e3f79c2d4e92bd9dd988962332">u8IF1STAT</a>;           <span class="comment">/**&lt; 0x0100: IF1 Command Register, Status          */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a966b19416231e9fe4b3e201ccf111e10">   72</a></span>&#160;        Luint8 <a class="code" href="struct_c_a_n_base1.html#a966b19416231e9fe4b3e201ccf111e10">u8IF1CMD</a>;             <span class="comment">/**&lt; 0x0100: IF1 Command Register, Command       */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a29b94ea178ed44763b63d32ca3a0a97c">   73</a></span>&#160;        Luint8   <a class="code" href="struct_c_a_n_base1.html#a29b94ea178ed44763b63d32ca3a0a97c">rsvd9</a>;         <span class="comment">/**&lt; 0x0100: IF1 Command Register, Reserved      */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a752beff880da3e5a1e23dfc5424fc931">   74</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a752beff880da3e5a1e23dfc5424fc931">IF1MSK</a>;      <span class="comment">/**&lt; 0x0104: IF1 Mask Register                     */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a515a69d4eef61ab938d1bba519956806">   75</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a515a69d4eef61ab938d1bba519956806">IF1ARB</a>;      <span class="comment">/**&lt; 0x0108: IF1 Arbitration Register               */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a7e1b031556eb63d202d7df79ed3a7e8a">   76</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a7e1b031556eb63d202d7df79ed3a7e8a">IF1MCTL</a>;    <span class="comment">/**&lt; 0x010C: IF1 Message Control Register        */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a745c5db957a7e7225d20c245c8cb3c2e">   77</a></span>&#160;        Luint8 u8IF1DATx[8U];       <span class="comment">/**&lt; 0x0110-0x0114: IF1 Data A and B Registers    */</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#ac6bdf3479329b71e7e0633317e77e6fc">   78</a></span>&#160;        Luint32     <a class="code" href="struct_c_a_n_interface.html#a32417b455e6cfab131f5a27184d17b1d">rsvd5</a>[2];   <span class="comment">/**&lt; 0x0118: Reserved                              */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a20b31046741d1a3e8f4427d6dfcaacf0">   79</a></span>&#160;        Luint8 <a class="code" href="struct_c_a_n_base1.html#a20b31046741d1a3e8f4427d6dfcaacf0">u8IF2NO</a>;           <span class="comment">/**&lt; 0x0120: IF2 Command Register, Msg No        */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a2c3ac92c23f171e77eff88d1968c2892">   80</a></span>&#160;        Luint8 <a class="code" href="struct_c_a_n_base1.html#a2c3ac92c23f171e77eff88d1968c2892">u8IF2STAT</a>;           <span class="comment">/**&lt; 0x0120: IF2 Command Register, Status          */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a6820bf2760919e493bba1da22793066d">   81</a></span>&#160;        Luint8 <a class="code" href="struct_c_a_n_base1.html#a6820bf2760919e493bba1da22793066d">u8IF2CMD</a>;             <span class="comment">/**&lt; 0x0120: IF2 Command Register, Command       */</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a38962551b7b7a43b58d30ff1c760c735">   82</a></span>&#160;        Luint8   <a class="code" href="struct_c_a_n_base1.html#a38962551b7b7a43b58d30ff1c760c735">rsvd10</a>;           <span class="comment">/**&lt; 0x0120: IF2 Command Register, Reserved       */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#acff081973d24ef424442e98cbefe4256">   83</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#acff081973d24ef424442e98cbefe4256">IF2MSK</a>;      <span class="comment">/**&lt; 0x0124: IF2 Mask Register                     */</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a64593c6eb202f5c9c762761e75d02b77">   84</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a64593c6eb202f5c9c762761e75d02b77">IF2ARB</a>;      <span class="comment">/**&lt; 0x0128: IF2 Arbitration Register               */</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a437960c661f961a2de761c290d0fbac1">   85</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a437960c661f961a2de761c290d0fbac1">IF2MCTL</a>;    <span class="comment">/**&lt; 0x012C: IF2 Message Control Register        */</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#aa30ec68a2b69eb13529a64ce907878da">   86</a></span>&#160;        Luint8 u8IF2DATx[8U];       <span class="comment">/**&lt; 0x0130-0x0134: IF2 Data A and B Registers    */</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a83cba4f152eb31eca013382b31c86fc3">   87</a></span>&#160;        Luint32     rsvd6[2];   <span class="comment">/**&lt; 0x0138: Reserved                              */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a3dadded21351e6baf0eee6b9a60d1b34">   88</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a3dadded21351e6baf0eee6b9a60d1b34">IF3OBS</a>;      <span class="comment">/**&lt; 0x0140: IF3 Observation Register               */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a1d70f218a565764cc2657b09e743ccea">   89</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a1d70f218a565764cc2657b09e743ccea">IF3MSK</a>;      <span class="comment">/**&lt; 0x0144: IF3 Mask Register                     */</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a98c1e6de12d69a735e9216c5b01e478d">   90</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a98c1e6de12d69a735e9216c5b01e478d">IF3ARB</a>;      <span class="comment">/**&lt; 0x0148: IF3 Arbitration Register               */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a96fd8f511855d8fb3a47a64a6cf631f6">   91</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#a96fd8f511855d8fb3a47a64a6cf631f6">IF3MCTL</a>;    <span class="comment">/**&lt; 0x014C: IF3 Message Control Register        */</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a51eca0f58679d59c9be10224180c38d7">   92</a></span>&#160;        Luint8 u8IF3DATx[8U];       <span class="comment">/**&lt; 0x0150-0x0154: IF3 Data A and B Registers    */</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a8744eba976e38e16c9b3f40aae545264">   93</a></span>&#160;        Luint32     rsvd7[2];   <span class="comment">/**&lt; 0x0158: Reserved                              */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a5fa444c4737a6728cadca7f17a639be8">   94</a></span>&#160;        Luint32   IF3UEy[4U];   <span class="comment">/**&lt; 0x0160-0x016C: IF3 Update Enable Registers  */</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#a281e618e06dab9de31da99abdcdeb1cd">   95</a></span>&#160;        Luint32     rsvd8[28];  <span class="comment">/**&lt; 0x0170: Reserved                              */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#abbe865197cc3870803ee82a588bdb53b">   96</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#abbe865197cc3870803ee82a588bdb53b">TIOC</a>;      <span class="comment">/**&lt; 0x01E0: TX IO Control Register                 */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_c_a_n_base1.html#ab11ac314b92f67956991eb3d29ac0316">   97</a></span>&#160;        Luint32   <a class="code" href="struct_c_a_n_base1.html#ab11ac314b92f67956991eb3d29ac0316">RIOC</a>;      <span class="comment">/**&lt; 0x01E4: RX IO Control Register                 */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    } <a class="code" href="rm4__can____private_8h.html#a1b580c5667dea5242cd80c238c19b6a0">tsCANBase</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">//Definitions to point to the registers in the microcontroller memory</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#a7a0d043070590fc91cfa3c0e39379b19">  106</a></span>&#160;<span class="preprocessor">    #define canREG1 ((tsCANBase *)0xFFF7DC00U)</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#a6c499bb0c4a06d96ec7d4264e8e943f8">  107</a></span>&#160;<span class="preprocessor">    #define canREG2 ((tsCANBase *)0xFFF7DE00U)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#abf99eb1b78d010fcafc7570446168e94">  108</a></span>&#160;<span class="preprocessor">    #define canREG3 ((tsCANBase *)0xFFF7E000U)</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#abafb9e8112c19ec9e8e3ac56cbeef409">  109</a></span>&#160;<span class="preprocessor">    #define canRAM1 (*(Luint32 *)0xFF1E0000U)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#a715cfdf91b3cca750214e1c9c9a5b6e2">  110</a></span>&#160;<span class="preprocessor">    #define canRAM2 (*(Luint32 *)0xFF1C0000U)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#a16cd5c97c1260a2305d259ed783d1bdc">  111</a></span>&#160;<span class="preprocessor">    #define canRAM3 (*(Luint32 *)0xFF1A0000U)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#ae6b205060d2fe86acdadc40de178493c">  112</a></span>&#160;<span class="preprocessor">    #define canPARRAM1 (*(Luint32 *)(0xFF1E0000U + 0x10))</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#a371c9079cb797249148aeee08bdcd3f8">  113</a></span>&#160;<span class="preprocessor">    #define canPARRAM2 (*(Luint32 *)(0xFF1C0000U + 0x10))</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#aa74f6edb7ce3f3c37e6a23c965437c43">  114</a></span>&#160;<span class="preprocessor">    #define canPARRAM3 (*(Luint32 *)(0xFF1A0000U + 0x10))</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#af0c91e433ff58b0deeaf9c106ca8284c">  117</a></span>&#160;<span class="preprocessor">    #define C_RM4_CAN__IF1_OFFSET  0x100</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#a58a5962be22e891a5b3beaf14eb526e2">  118</a></span>&#160;<span class="preprocessor">    #define C_RM4_CAN__IF2_OFFSET  0x120</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#a7f3ee88787a62e820574cf8d049dff9e">  119</a></span>&#160;<span class="preprocessor">    #define C_RM4_CAN__CAN1_IF1_NODE ((tsCANInterface *)(0xFFF7DC00U + C_RM4_CAN__IF1_OFFSET))</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#ad045526f3bd2340872bb89cbcfffb35e">  120</a></span>&#160;<span class="preprocessor">    #define C_RM4_CAN__CAN1_IF2_NODE ((tsCANInterface *)(0xFFF7DC00U + C_RM4_CAN__IF2_OFFSET))</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#a3e8091066794a67d3136562b049bba8c">  121</a></span>&#160;<span class="preprocessor">    #define C_RM4_CAN__CAN2_IF1_NODE ((tsCANInterface *)(0xFFF7DE00U + C_RM4_CAN__IF1_OFFSET))</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#af7ca83a99674961c300b544131a84b40">  122</a></span>&#160;<span class="preprocessor">    #define C_RM4_CAN__CAN2_IF2_NODE ((tsCANInterface *)(0xFFF7DE00U + C_RM4_CAN__IF2_OFFSET))</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#aa8655bf99ba309bc27d05f0fca767550">  123</a></span>&#160;<span class="preprocessor">    #define C_RM4_CAN__CAN3_IF1_NODE ((tsCANInterface *)(0xFFF7E000U + C_RM4_CAN__IF1_OFFSET))</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="rm4__can____private_8h.html#af3436ff4efecee5e56fa704cbd1cdcd0">  124</a></span>&#160;<span class="preprocessor">    #define C_RM4_CAN__CAN3_IF2_NODE ((tsCANInterface *)(0xFFF7E000U + C_RM4_CAN__IF2_OFFSET))</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">    /** Union that holds a complete message ID + 8 Bytes of data*/</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="union_c_a_n_rx_message_buffer.html">  128</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        {<span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">            /** This is the ID of the CAN RX message.*/</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="union_c_a_n_rx_message_buffer.html#aed756b08763abe540d9be45f6f3d1704">  133</a></span>&#160;            Luint32 <a class="code" href="union_c_a_n_rx_message_buffer.html#aed756b08763abe540d9be45f6f3d1704">u32MsgID</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">            /** This is the data of the CAN RX message.*/</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="union_c_a_n_rx_message_buffer.html#a622122df608abac9767a565d0e7846c1">  136</a></span>&#160;            Luint8 u8Data[8U];</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        }sX;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="union_c_a_n_rx_message_buffer.html#a9b506ea339ce60b3dfbbaf7a949caa9d">  139</a></span>&#160;        Luint32 u32Message[3U];</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    }<a class="code" href="union_c_a_n_rx_message_buffer.html">CANRxMessageBuffer</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">    /** The software fifo */</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html">  144</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    {<span class="comment"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">        /** Up to 63 RX message buffer slots are available */</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#ac413d7f01f513ddbb6332e373d66c7b5">  147</a></span>&#160;        <a class="code" href="union_c_a_n_rx_message_buffer.html">CANRxMessageBuffer</a> tuCANMessageBuffer[63];</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">        /** FIFO write Pos */</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a3a9cbfe25cc62e7f66b683e5e526c7f4">  150</a></span>&#160;        Luint8 <a class="code" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a3a9cbfe25cc62e7f66b683e5e526c7f4">u8FIFO_WritePosition</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="comment"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">        /** FIFO Read pos */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#adec3e3ad33dd865bfffc5fdf415b9b91">  153</a></span>&#160;        Luint8 <a class="code" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#adec3e3ad33dd865bfffc5fdf415b9b91">u8FIFO_ReadPosition</a>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">        /** the full flag is set by the write position going to the end. */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a484791d26777ef80032f2344dd326d11">  156</a></span>&#160;        Luint8 <a class="code" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a484791d26777ef80032f2344dd326d11">u8FIFO_Full</a>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a6d3b1ce711d952ce5761150a582da8ab">  158</a></span>&#160;        Luint8 <a class="code" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a6d3b1ce711d952ce5761150a582da8ab">u8FIFO_Empty</a>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a0333dd48c1ddce6d2cae647c86921a20">  160</a></span>&#160;        Luint8 <a class="code" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a0333dd48c1ddce6d2cae647c86921a20">u8FIFO_FillLevel</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    }<a class="code" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html">RM4_CAN__SWFIFO_T</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">    #if C_LOCALDEF__LCCM126__ENABLE_CHANNEL_1 == 1U</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keyword">extern</span> <a class="code" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html">RM4_CAN__SWFIFO_T</a> g_sCAN1_SWFIFO;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">    #if C_LOCALDEF__LCCM126__ENABLE_CHANNEL_2 == 1U</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keyword">extern</span> <a class="code" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html">RM4_CAN__SWFIFO_T</a> g_sCAN2_SWFIFO;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">    #if C_LOCALDEF__LCCM126__ENABLE_CHANNEL_3 == 1U</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keyword">extern</span> <a class="code" href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html">RM4_CAN__SWFIFO_T</a> g_sCAN3_SWFIFO;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#endif //_RM4_CAN_PRIVATE_H_</span></div><div class="ttc" id="struct_c_a_n_interface_html_a562eea7dd3da01ab5478576c828b834f"><div class="ttname"><a href="struct_c_a_n_interface.html#a562eea7dd3da01ab5478576c828b834f">CANInterface::u8IFSTAT</a></div><div class="ttdeci">Luint8 u8IFSTAT</div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:26</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a7e1b031556eb63d202d7df79ed3a7e8a"><div class="ttname"><a href="struct_c_a_n_base1.html#a7e1b031556eb63d202d7df79ed3a7e8a">CANBase1::IF1MCTL</a></div><div class="ttdeci">Luint32 IF1MCTL</div><div class="ttdoc">0x010C: IF1 Message Control Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:76</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a2c3ac92c23f171e77eff88d1968c2892"><div class="ttname"><a href="struct_c_a_n_base1.html#a2c3ac92c23f171e77eff88d1968c2892">CANBase1::u8IF2STAT</a></div><div class="ttdeci">Luint8 u8IF2STAT</div><div class="ttdoc">0x0120: IF2 Command Register, Status </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:80</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_aad88de2340411da3df11ca483ba5fa6b"><div class="ttname"><a href="struct_c_a_n_base1.html#aad88de2340411da3df11ca483ba5fa6b">CANBase1::u8IF1NO</a></div><div class="ttdeci">Luint8 u8IF1NO</div><div class="ttdoc">0x0100: IF1 Command Register, Msg Number </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:70</div></div>
<div class="ttc" id="struct_c_a_n_interface_html_a11c2697485a0c3722627fec745e32a0c"><div class="ttname"><a href="struct_c_a_n_interface.html#a11c2697485a0c3722627fec745e32a0c">CANInterface::u32IFMCTL</a></div><div class="ttdeci">Luint32 u32IFMCTL</div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:31</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a38962551b7b7a43b58d30ff1c760c735"><div class="ttname"><a href="struct_c_a_n_base1.html#a38962551b7b7a43b58d30ff1c760c735">CANBase1::rsvd10</a></div><div class="ttdeci">Luint8 rsvd10</div><div class="ttdoc">0x0120: IF2 Command Register, Reserved </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:82</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a1d70f218a565764cc2657b09e743ccea"><div class="ttname"><a href="struct_c_a_n_base1.html#a1d70f218a565764cc2657b09e743ccea">CANBase1::IF3MSK</a></div><div class="ttdeci">Luint32 IF3MSK</div><div class="ttdoc">0x0144: IF3 Mask Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:89</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a2348f629673733ad313215ce86c5ffc3"><div class="ttname"><a href="struct_c_a_n_base1.html#a2348f629673733ad313215ce86c5ffc3">CANBase1::rsvd1</a></div><div class="ttdeci">Luint32 rsvd1</div><div class="ttdoc">0x0018: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:55</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_ab11ac314b92f67956991eb3d29ac0316"><div class="ttname"><a href="struct_c_a_n_base1.html#ab11ac314b92f67956991eb3d29ac0316">CANBase1::RIOC</a></div><div class="ttdeci">Luint32 RIOC</div><div class="ttdoc">0x01E4: RX IO Control Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:97</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a98c1e6de12d69a735e9216c5b01e478d"><div class="ttname"><a href="struct_c_a_n_base1.html#a98c1e6de12d69a735e9216c5b01e478d">CANBase1::IF3ARB</a></div><div class="ttdeci">Luint32 IF3ARB</div><div class="ttdoc">0x0148: IF3 Arbitration Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:90</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_aca004cfe4700ca628c5978723dfbb9eb"><div class="ttname"><a href="struct_c_a_n_base1.html#aca004cfe4700ca628c5978723dfbb9eb">CANBase1::ABOTR</a></div><div class="ttdeci">Luint32 ABOTR</div><div class="ttdoc">0x0080: Auto Bus On Time Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:58</div></div>
<div class="ttc" id="struct_c_a_n_interface_html_a29aa693ab6324ca5cc9b951e597d13bc"><div class="ttname"><a href="struct_c_a_n_interface.html#a29aa693ab6324ca5cc9b951e597d13bc">CANInterface::u8IFDATx</a></div><div class="ttdeci">Luint8 u8IFDATx[8U]</div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:39</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_aa8a32f3b917f2d961d9250d1efe378c9"><div class="ttname"><a href="struct_c_a_n_base1.html#aa8a32f3b917f2d961d9250d1efe378c9">CANBase1::CTL</a></div><div class="ttdeci">Luint32 CTL</div><div class="ttdoc">0x0000: Control Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:49</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a9fe2eaa3c1d2387e7d69266fe41b28d4"><div class="ttname"><a href="struct_c_a_n_base1.html#a9fe2eaa3c1d2387e7d69266fe41b28d4">CANBase1::TXRQX</a></div><div class="ttdeci">Luint32 TXRQX</div><div class="ttdoc">0x0084: Transmission Request X Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:59</div></div>
<div class="ttc" id="struct_c_a_n_interface_html_a32417b455e6cfab131f5a27184d17b1d"><div class="ttname"><a href="struct_c_a_n_interface.html#a32417b455e6cfab131f5a27184d17b1d">CANInterface::rsvd5</a></div><div class="ttdeci">Luint32 rsvd5[2]</div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:40</div></div>
<div class="ttc" id="union_c_a_n_rx_message_buffer_html_aed756b08763abe540d9be45f6f3d1704"><div class="ttname"><a href="union_c_a_n_rx_message_buffer.html#aed756b08763abe540d9be45f6f3d1704">CANRxMessageBuffer::u32MsgID</a></div><div class="ttdeci">Luint32 u32MsgID</div><div class="ttdoc">This is the ID of the CAN RX message. </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:133</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a178224c2af1faebc3258bcaf418d5003"><div class="ttname"><a href="struct_c_a_n_base1.html#a178224c2af1faebc3258bcaf418d5003">CANBase1::rsvd3</a></div><div class="ttdeci">Luint32 rsvd3</div><div class="ttdoc">0x00D4: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:67</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a20b31046741d1a3e8f4427d6dfcaacf0"><div class="ttname"><a href="struct_c_a_n_base1.html#a20b31046741d1a3e8f4427d6dfcaacf0">CANBase1::u8IF2NO</a></div><div class="ttdeci">Luint8 u8IF2NO</div><div class="ttdoc">0x0120: IF2 Command Register, Msg No </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:79</div></div>
<div class="ttc" id="struct_r_m4___c_a_n_____s_w_f_i_f_o___t_html_adec3e3ad33dd865bfffc5fdf415b9b91"><div class="ttname"><a href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#adec3e3ad33dd865bfffc5fdf415b9b91">RM4_CAN__SWFIFO_T::u8FIFO_ReadPosition</a></div><div class="ttdeci">Luint8 u8FIFO_ReadPosition</div><div class="ttdoc">FIFO Read pos. </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:153</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a437960c661f961a2de761c290d0fbac1"><div class="ttname"><a href="struct_c_a_n_base1.html#a437960c661f961a2de761c290d0fbac1">CANBase1::IF2MCTL</a></div><div class="ttdeci">Luint32 IF2MCTL</div><div class="ttdoc">0x012C: IF2 Message Control Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:85</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a2b72af97d29e25855c8209e4e2447afe"><div class="ttname"><a href="struct_c_a_n_base1.html#a2b72af97d29e25855c8209e4e2447afe">CANBase1::BTR</a></div><div class="ttdeci">Luint32 BTR</div><div class="ttdoc">0x000C: Bit Timing Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:52</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a515a69d4eef61ab938d1bba519956806"><div class="ttname"><a href="struct_c_a_n_base1.html#a515a69d4eef61ab938d1bba519956806">CANBase1::IF1ARB</a></div><div class="ttdeci">Luint32 IF1ARB</div><div class="ttdoc">0x0108: IF1 Arbitration Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:75</div></div>
<div class="ttc" id="rm4__can____private_8h_html_a1b580c5667dea5242cd80c238c19b6a0"><div class="ttname"><a href="rm4__can____private_8h.html#a1b580c5667dea5242cd80c238c19b6a0">tsCANBase</a></div><div class="ttdeci">volatile struct CANBase1 tsCANBase</div></div>
<div class="ttc" id="struct_c_a_n_interface_html_a34c2832bfe713d385875a4aac7ecc6d9"><div class="ttname"><a href="struct_c_a_n_interface.html#a34c2832bfe713d385875a4aac7ecc6d9">CANInterface::u32IFMSK</a></div><div class="ttdeci">Luint32 u32IFMSK</div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:29</div></div>
<div class="ttc" id="struct_c_a_n_interface_html_a27814857998bf4b67255a3a6037cd7e1"><div class="ttname"><a href="struct_c_a_n_interface.html#a27814857998bf4b67255a3a6037cd7e1">CANInterface::rsvd9</a></div><div class="ttdeci">Luint8 rsvd9</div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:28</div></div>
<div class="ttc" id="union_c_a_n_rx_message_buffer_html"><div class="ttname"><a href="union_c_a_n_rx_message_buffer.html">CANRxMessageBuffer</a></div><div class="ttdoc">Union that holds a complete message ID + 8 Bytes of data. </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:128</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_aab00458158a727b6632bac0954d6bcda"><div class="ttname"><a href="struct_c_a_n_base1.html#aab00458158a727b6632bac0954d6bcda">CANBase1::EERC</a></div><div class="ttdeci">Luint32 EERC</div><div class="ttdoc">0x0008: Error Counter Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:51</div></div>
<div class="ttc" id="struct_c_a_n_interface_html_a378468739e1228de969d3e4c112f0f85"><div class="ttname"><a href="struct_c_a_n_interface.html#a378468739e1228de969d3e4c112f0f85">CANInterface::u32IFARB</a></div><div class="ttdeci">Luint32 u32IFARB</div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:30</div></div>
<div class="ttc" id="rm4__can____private_8h_html_a01f0496c0f2d6aec1e64a7dd0a4501a2"><div class="ttname"><a href="rm4__can____private_8h.html#a01f0496c0f2d6aec1e64a7dd0a4501a2">tsCANInterface</a></div><div class="ttdeci">volatile struct CANInterface tsCANInterface</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a63b86095a7cd8c8d72d1f37509fa5688"><div class="ttname"><a href="struct_c_a_n_base1.html#a63b86095a7cd8c8d72d1f37509fa5688">CANBase1::TEST</a></div><div class="ttdeci">Luint32 TEST</div><div class="ttdoc">0x0014: Test Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:54</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a9a682aad5ba681d507eaa4484865ab0f"><div class="ttname"><a href="struct_c_a_n_base1.html#a9a682aad5ba681d507eaa4484865ab0f">CANBase1::INT</a></div><div class="ttdeci">Luint32 INT</div><div class="ttdoc">0x0010: Interrupt Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:53</div></div>
<div class="ttc" id="struct_c_a_n_interface_html_a9e0d32d9a4f9e90a14ab275e410d2668"><div class="ttname"><a href="struct_c_a_n_interface.html#a9e0d32d9a4f9e90a14ab275e410d2668">CANInterface::u8IFNO</a></div><div class="ttdeci">Luint8 u8IFNO</div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:25</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a6820bf2760919e493bba1da22793066d"><div class="ttname"><a href="struct_c_a_n_base1.html#a6820bf2760919e493bba1da22793066d">CANBase1::u8IF2CMD</a></div><div class="ttdeci">Luint8 u8IF2CMD</div><div class="ttdoc">0x0120: IF2 Command Register, Command </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:81</div></div>
<div class="ttc" id="struct_c_a_n_base1_html"><div class="ttname"><a href="struct_c_a_n_base1.html">CANBase1</a></div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:47</div></div>
<div class="ttc" id="struct_r_m4___c_a_n_____s_w_f_i_f_o___t_html_a484791d26777ef80032f2344dd326d11"><div class="ttname"><a href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a484791d26777ef80032f2344dd326d11">RM4_CAN__SWFIFO_T::u8FIFO_Full</a></div><div class="ttdeci">Luint8 u8FIFO_Full</div><div class="ttdoc">the full flag is set by the write position going to the end. </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:156</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a773cf5cd364878bde4361ba3ccd26587"><div class="ttname"><a href="struct_c_a_n_base1.html#a773cf5cd364878bde4361ba3ccd26587">CANBase1::NWDATX</a></div><div class="ttdeci">Luint32 NWDATX</div><div class="ttdoc">0x0098: New Data X Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:61</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a29b94ea178ed44763b63d32ca3a0a97c"><div class="ttname"><a href="struct_c_a_n_base1.html#a29b94ea178ed44763b63d32ca3a0a97c">CANBase1::rsvd9</a></div><div class="ttdeci">Luint8 rsvd9</div><div class="ttdoc">0x0100: IF1 Command Register, Reserved </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:73</div></div>
<div class="ttc" id="struct_r_m4___c_a_n_____s_w_f_i_f_o___t_html_a6d3b1ce711d952ce5761150a582da8ab"><div class="ttname"><a href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a6d3b1ce711d952ce5761150a582da8ab">RM4_CAN__SWFIFO_T::u8FIFO_Empty</a></div><div class="ttdeci">Luint8 u8FIFO_Empty</div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:158</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a64593c6eb202f5c9c762761e75d02b77"><div class="ttname"><a href="struct_c_a_n_base1.html#a64593c6eb202f5c9c762761e75d02b77">CANBase1::IF2ARB</a></div><div class="ttdeci">Luint32 IF2ARB</div><div class="ttdoc">0x0128: IF2 Arbitration Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:84</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a771f9a6c8dfdb828161176bdd5d6ec20"><div class="ttname"><a href="struct_c_a_n_base1.html#a771f9a6c8dfdb828161176bdd5d6ec20">CANBase1::INTPNDX</a></div><div class="ttdeci">Luint32 INTPNDX</div><div class="ttdoc">0x00AC: Interrupt Pending X Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:63</div></div>
<div class="ttc" id="struct_r_m4___c_a_n_____s_w_f_i_f_o___t_html"><div class="ttname"><a href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html">RM4_CAN__SWFIFO_T</a></div><div class="ttdoc">The software fifo. </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:144</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_abbe865197cc3870803ee82a588bdb53b"><div class="ttname"><a href="struct_c_a_n_base1.html#abbe865197cc3870803ee82a588bdb53b">CANBase1::TIOC</a></div><div class="ttdeci">Luint32 TIOC</div><div class="ttdoc">0x01E0: TX IO Control Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:96</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a3dadded21351e6baf0eee6b9a60d1b34"><div class="ttname"><a href="struct_c_a_n_base1.html#a3dadded21351e6baf0eee6b9a60d1b34">CANBase1::IF3OBS</a></div><div class="ttdeci">Luint32 IF3OBS</div><div class="ttdoc">0x0140: IF3 Observation Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:88</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a966b19416231e9fe4b3e201ccf111e10"><div class="ttname"><a href="struct_c_a_n_base1.html#a966b19416231e9fe4b3e201ccf111e10">CANBase1::u8IF1CMD</a></div><div class="ttdeci">Luint8 u8IF1CMD</div><div class="ttdoc">0x0100: IF1 Command Register, Command </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:72</div></div>
<div class="ttc" id="struct_r_m4___c_a_n_____s_w_f_i_f_o___t_html_a3a9cbfe25cc62e7f66b683e5e526c7f4"><div class="ttname"><a href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a3a9cbfe25cc62e7f66b683e5e526c7f4">RM4_CAN__SWFIFO_T::u8FIFO_WritePosition</a></div><div class="ttdeci">Luint8 u8FIFO_WritePosition</div><div class="ttdoc">FIFO write Pos. </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:150</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_acff081973d24ef424442e98cbefe4256"><div class="ttname"><a href="struct_c_a_n_base1.html#acff081973d24ef424442e98cbefe4256">CANBase1::IF2MSK</a></div><div class="ttdeci">Luint32 IF2MSK</div><div class="ttdoc">0x0124: IF2 Mask Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:83</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a6f1bfa6b254ef499fce39aa1a2b17b96"><div class="ttname"><a href="struct_c_a_n_base1.html#a6f1bfa6b254ef499fce39aa1a2b17b96">CANBase1::PERR</a></div><div class="ttdeci">Luint32 PERR</div><div class="ttdoc">0x001C: Parity/SECDED Error Code Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:56</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a0f49df3496d8dd6bb58b798914c6e281"><div class="ttname"><a href="struct_c_a_n_base1.html#a0f49df3496d8dd6bb58b798914c6e281">CANBase1::MSGVALX</a></div><div class="ttdeci">Luint32 MSGVALX</div><div class="ttdoc">0x00C0: Message Valid X Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:65</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a427b6265e53d7f1374f4371305004431"><div class="ttname"><a href="struct_c_a_n_base1.html#a427b6265e53d7f1374f4371305004431">CANBase1::ES</a></div><div class="ttdeci">Luint32 ES</div><div class="ttdoc">0x0004: Error and Status Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:50</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a752beff880da3e5a1e23dfc5424fc931"><div class="ttname"><a href="struct_c_a_n_base1.html#a752beff880da3e5a1e23dfc5424fc931">CANBase1::IF1MSK</a></div><div class="ttdeci">Luint32 IF1MSK</div><div class="ttdoc">0x0104: IF1 Mask Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:74</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a3b02c1e3f79c2d4e92bd9dd988962332"><div class="ttname"><a href="struct_c_a_n_base1.html#a3b02c1e3f79c2d4e92bd9dd988962332">CANBase1::u8IF1STAT</a></div><div class="ttdeci">Luint8 u8IF1STAT</div><div class="ttdoc">0x0100: IF1 Command Register, Status </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:71</div></div>
<div class="ttc" id="struct_c_a_n_interface_html"><div class="ttname"><a href="struct_c_a_n_interface.html">CANInterface</a></div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:23</div></div>
<div class="ttc" id="struct_r_m4___c_a_n_____s_w_f_i_f_o___t_html_a0333dd48c1ddce6d2cae647c86921a20"><div class="ttname"><a href="struct_r_m4___c_a_n_____s_w_f_i_f_o___t.html#a0333dd48c1ddce6d2cae647c86921a20">RM4_CAN__SWFIFO_T::u8FIFO_FillLevel</a></div><div class="ttdeci">Luint8 u8FIFO_FillLevel</div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:160</div></div>
<div class="ttc" id="struct_c_a_n_base1_html_a96fd8f511855d8fb3a47a64a6cf631f6"><div class="ttname"><a href="struct_c_a_n_base1.html#a96fd8f511855d8fb3a47a64a6cf631f6">CANBase1::IF3MCTL</a></div><div class="ttdeci">Luint32 IF3MCTL</div><div class="ttdoc">0x014C: IF3 Message Control Register </div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:91</div></div>
<div class="ttc" id="struct_c_a_n_interface_html_a8c6405e36ae15889d9955f209d1f414f"><div class="ttname"><a href="struct_c_a_n_interface.html#a8c6405e36ae15889d9955f209d1f414f">CANInterface::u8IFCMD</a></div><div class="ttdeci">Luint8 u8IFCMD</div><div class="ttdef"><b>Definition:</b> rm4_can__private.h:27</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2816495b1f5d63754796a37cec6ece7c.html">COMMON_CODE</a></li><li class="navelem"><a class="el" href="dir_07710f0e203861a2cde128d568f0b75e.html">RM4</a></li><li class="navelem"><a class="el" href="dir_d7e18fccb70f7fa1ead488c1b7cff013.html">LCCM126__RM4__CAN</a></li><li class="navelem"><a class="el" href="rm4__can____private_8h.html">rm4_can__private.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
