# 16x8memory_using_verilog
designed ram using verilog
output:
<img width="1920" height="1080" alt="Screenshot (631)" src="https://github.com/user-attachments/assets/36f913e1-1610-4d45-bb8a-02ee10361c2d" />
rtl_design
<img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/22a615d8-113a-46e5-82b0-78ac2573344c" />
