{
    "DESIGN_NAME": "wb_port_test",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": true,
    
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 750 750",
    "PL_TARGET_DENSITY": 0.5
}
