read -sv run_verilog_mid/adder_32b_9_91_f91d1a48bfce5500ae36eb7cf8d7c036.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_91_f91d1a48bfce5500ae36eb7cf8d7c036_yosys.v
