{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 20 13:34:53 2022 " "Info: Processing started: Sat Aug 20 13:34:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c projetoSD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c projetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aandb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file aandb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AandB " "Info: Found entity 1: AandB" {  } { { "AandB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AandB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aigualb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file aigualb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AigualB " "Info: Found entity 1: AigualB" {  } { { "AigualB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AigualB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axorb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file axorb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 axorb " "Info: Found entity 1: axorb" {  } { { "axorb.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/axorb.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementoa2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file complementoa2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComplementoA2 " "Info: Found entity 1: ComplementoA2" {  } { { "ComplementoA2.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ComplementoA2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Info: Found entity 1: mux2x1" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/mux2x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1 " "Info: Found entity 1: Mux8x1" {  } { { "Mux8x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux8x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorcompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Info: Found entity 1: SomadorCompleto" {  } { { "SomadorCompleto.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/SomadorCompleto.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsupremo.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorsupremo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somadorSupremo " "Info: Found entity 1: somadorSupremo" {  } { { "somadorSupremo.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/somadorSupremo.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somatotal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somatotal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomaTotal " "Info: Found entity 1: SomaTotal" {  } { { "SomaTotal.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/SomaTotal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subamenosb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file subamenosb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subAmenosB " "Info: Found entity 1: subAmenosB" {  } { { "subAmenosB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/subAmenosB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amaiorb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file amaiorb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AmaiorB " "Info: Found entity 1: AmaiorB" {  } { { "AmaiorB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AmaiorB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decidirsinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decidirsinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decidirSinal " "Info: Found entity 1: decidirSinal" {  } { { "decidirSinal.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/decidirSinal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacao.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file operacao.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 operacao " "Info: Found entity 1: operacao" {  } { { "operacao.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/operacao.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file subtrator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Info: Found entity 1: subtrator" {  } { { "subtrator.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/subtrator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Comp2_5.bdf " "Warning: Can't analyze file -- file Comp2_5.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux2x1_5.bdf " "Warning: Can't analyze file -- file Mux2x1_5.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juntar.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file juntar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 juntar " "Info: Found entity 1: juntar" {  } { { "juntar.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/juntar.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5x1 " "Info: Found entity 1: Mux5x1" {  } { { "Mux5x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux5x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3x1 " "Info: Found entity 1: Mux3x1" {  } { { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Info: Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5x1 Mux5x1:inst11 " "Info: Elaborating entity \"Mux5x1\" for hierarchy \"Mux5x1:inst11\"" {  } { { "ULA.bdf" "inst11" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -680 912 1040 -424 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorSupremo somadorSupremo:inst " "Info: Elaborating entity \"somadorSupremo\" for hierarchy \"somadorSupremo:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -920 320 448 -792 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decidirSinal somadorSupremo:inst\|decidirSinal:inst1 " "Info: Elaborating entity \"decidirSinal\" for hierarchy \"somadorSupremo:inst\|decidirSinal:inst1\"" {  } { { "somadorSupremo.bdf" "inst1" { Schematic "C:/Users/caior/Desktop/projeto-ULA/somadorSupremo.bdf" { { -32 872 992 96 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AmaiorB somadorSupremo:inst\|decidirSinal:inst1\|AmaiorB:inst2 " "Info: Elaborating entity \"AmaiorB\" for hierarchy \"somadorSupremo:inst\|decidirSinal:inst1\|AmaiorB:inst2\"" {  } { { "decidirSinal.bdf" "inst2" { Schematic "C:/Users/caior/Desktop/projeto-ULA/decidirSinal.bdf" { { -64 296 432 64 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AigualB somadorSupremo:inst\|decidirSinal:inst1\|AmaiorB:inst2\|AigualB:inst12 " "Info: Elaborating entity \"AigualB\" for hierarchy \"somadorSupremo:inst\|decidirSinal:inst1\|AmaiorB:inst2\|AigualB:inst12\"" {  } { { "AmaiorB.bdf" "inst12" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AmaiorB.bdf" { { -248 760 856 -120 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "juntar somadorSupremo:inst\|juntar:inst13 " "Info: Elaborating entity \"juntar\" for hierarchy \"somadorSupremo:inst\|juntar:inst13\"" {  } { { "somadorSupremo.bdf" "inst13" { Schematic "C:/Users/caior/Desktop/projeto-ULA/somadorSupremo.bdf" { { 256 1600 1696 384 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1-5.bdf 1 1 " "Warning: Using design file mux2x1-5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1-5 " "Info: Found entity 1: mux2x1-5" {  } { { "mux2x1-5.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/mux2x1-5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1-5 somadorSupremo:inst\|Mux2x1-5:inst8 " "Info: Elaborating entity \"Mux2x1-5\" for hierarchy \"somadorSupremo:inst\|Mux2x1-5:inst8\"" {  } { { "somadorSupremo.bdf" "inst8" { Schematic "C:/Users/caior/Desktop/projeto-ULA/somadorSupremo.bdf" { { 160 1208 1344 256 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomaTotal somadorSupremo:inst\|SomaTotal:inst3 " "Info: Elaborating entity \"SomaTotal\" for hierarchy \"somadorSupremo:inst\|SomaTotal:inst3\"" {  } { { "somadorSupremo.bdf" "inst3" { Schematic "C:/Users/caior/Desktop/projeto-ULA/somadorSupremo.bdf" { { 152 808 936 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto somadorSupremo:inst\|SomaTotal:inst3\|SomadorCompleto:inst " "Info: Elaborating entity \"SomadorCompleto\" for hierarchy \"somadorSupremo:inst\|SomaTotal:inst3\|SomadorCompleto:inst\"" {  } { { "SomaTotal.bdf" "inst" { Schematic "C:/Users/caior/Desktop/projeto-ULA/SomaTotal.bdf" { { 56 456 600 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 somadorSupremo:inst\|mux2x1:inst5 " "Info: Elaborating entity \"mux2x1\" for hierarchy \"somadorSupremo:inst\|mux2x1:inst5\"" {  } { { "somadorSupremo.bdf" "inst5" { Schematic "C:/Users/caior/Desktop/projeto-ULA/somadorSupremo.bdf" { { 96 568 704 192 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComplementoA2 somadorSupremo:inst\|ComplementoA2:inst " "Info: Elaborating entity \"ComplementoA2\" for hierarchy \"somadorSupremo:inst\|ComplementoA2:inst\"" {  } { { "somadorSupremo.bdf" "inst" { Schematic "C:/Users/caior/Desktop/projeto-ULA/somadorSupremo.bdf" { { 128 328 456 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Warning: Primitive \"GND\" of instance \"inst9\" not used" {  } { { "ComplementoA2.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ComplementoA2.bdf" { { 488 552 584 520 "inst9" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "comp2-5.bdf 1 1 " "Warning: Using design file comp2-5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comp2-5 " "Info: Found entity 1: comp2-5" {  } { { "comp2-5.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/comp2-5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp2-5 somadorSupremo:inst\|Comp2-5:inst10 " "Info: Elaborating entity \"Comp2-5\" for hierarchy \"somadorSupremo:inst\|Comp2-5:inst10\"" {  } { { "somadorSupremo.bdf" "inst10" { Schematic "C:/Users/caior/Desktop/projeto-ULA/somadorSupremo.bdf" { { 176 1032 1160 272 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst12 " "Warning: Primitive \"GND\" of instance \"inst12\" not used" {  } { { "comp2-5.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/comp2-5.bdf" { { 720 752 784 752 "inst12" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator subtrator:inst4 " "Info: Elaborating entity \"subtrator\" for hierarchy \"subtrator:inst4\"" {  } { { "ULA.bdf" "inst4" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -768 328 456 -640 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AandB AandB:inst6 " "Info: Elaborating entity \"AandB\" for hierarchy \"AandB:inst6\"" {  } { { "ULA.bdf" "inst6" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -512 320 448 -384 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axorb axorb:inst7 " "Info: Elaborating entity \"axorb\" for hierarchy \"axorb:inst7\"" {  } { { "ULA.bdf" "inst7" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -352 320 448 -224 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3x1 Mux3x1:inst12 " "Info: Elaborating entity \"Mux3x1\" for hierarchy \"Mux3x1:inst12\"" {  } { { "ULA.bdf" "inst12" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -80 952 1112 80 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Info: Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Info: Implemented 89 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 20 13:34:56 2022 " "Info: Processing ended: Sat Aug 20 13:34:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 20 13:34:57 2022 " "Info: Processing started: Sat Aug 20 13:34:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetoSD EP2C5AF256A7 " "Info: Selected device EP2C5AF256A7 for design \"projetoSD\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256A7 " "Info: Device EP2C8AF256A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "Critical Warning: No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sinal " "Info: Pin Sinal not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sinal } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -656 1064 1240 -640 "Sinal" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sinal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Status " "Info: Pin Status not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Status } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -56 1200 1376 -40 "Status" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Status } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[4\] " "Info: Pin F\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[4] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -640 1064 1240 -624 "F\[4..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[3\] " "Info: Pin F\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[3] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -640 1064 1240 -624 "F\[4..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Info: Pin F\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[2] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -640 1064 1240 -624 "F\[4..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Info: Pin F\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[1] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -640 1064 1240 -624 "F\[4..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Info: Pin F\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[0] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -640 1064 1240 -624 "F\[4..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1 " "Info: Pin S1 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { S1 } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 296 720 736 464 "S1" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2 " "Info: Pin S2 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { S2 } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 296 688 704 464 "S2" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SinalB " "Info: Pin SinalB not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { SinalB } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 272 112 128 440 "SinalB" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SinalB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SinalA " "Info: Pin SinalA not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { SinalA } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 272 32 48 440 "SinalA" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SinalA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0 " "Info: Pin S0 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { S0 } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 296 752 768 464 "S0" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[2] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 272 64 80 440 "A\[3..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[3] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 272 64 80 440 "A\[3..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[3] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 272 152 168 440 "B\[3..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[2] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 272 152 168 440 "B\[3..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[1] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 272 64 80 440 "A\[3..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[1] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 272 152 168 440 "B\[3..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[0] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 272 64 80 440 "A\[3..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[0] } } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 272 152 168 440 "B\[3..0\]" "" } } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projeto-ULA/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 13 7 0 " "Info: Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 13 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 33 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sinal 0 " "Info: Pin \"Sinal\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Status 0 " "Info: Pin \"Status\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[4\] 0 " "Info: Pin \"F\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[3\] 0 " "Info: Pin \"F\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[2\] 0 " "Info: Pin \"F\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[1\] 0 " "Info: Pin \"F\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[0\] 0 " "Info: Pin \"F\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 20 13:34:58 2022 " "Info: Processing ended: Sat Aug 20 13:34:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 20 13:34:59 2022 " "Info: Processing started: Sat Aug 20 13:34:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 20 13:34:59 2022 " "Info: Processing ended: Sat Aug 20 13:34:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 20 13:35:00 2022 " "Info: Processing started: Sat Aug 20 13:35:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[1\] F\[2\] 21.505 ns Longest " "Info: Longest tpd from source pin \"A\[1\]\" to destination pin \"F\[2\]\" is 21.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.871 ns) 0.871 ns A\[1\] 1 PIN PIN_K1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.871 ns) = 0.871 ns; Loc. = PIN_K1; Fanout = 7; PIN Node = 'A\[1\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { 272 64 80 440 "A\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.233 ns) + CELL(0.333 ns) 7.437 ns somadorSupremo:inst\|decidirSinal:inst1\|AmaiorB:inst2\|AigualB:inst12\|inst21~0 2 COMB LCCOMB_X15_Y4_N10 2 " "Info: 2: + IC(6.233 ns) + CELL(0.333 ns) = 7.437 ns; Loc. = LCCOMB_X15_Y4_N10; Fanout = 2; COMB Node = 'somadorSupremo:inst\|decidirSinal:inst1\|AmaiorB:inst2\|AigualB:inst12\|inst21~0'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { A[1] somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst21~0 } "NODE_NAME" } } { "AigualB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AigualB.bdf" { { -512 280 344 -368 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.565 ns) 9.580 ns somadorSupremo:inst\|decidirSinal:inst1\|AmaiorB:inst2\|AigualB:inst12\|inst21 3 COMB LCCOMB_X9_Y5_N12 2 " "Info: 3: + IC(1.578 ns) + CELL(0.565 ns) = 9.580 ns; Loc. = LCCOMB_X9_Y5_N12; Fanout = 2; COMB Node = 'somadorSupremo:inst\|decidirSinal:inst1\|AmaiorB:inst2\|AigualB:inst12\|inst21'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst21~0 somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst21 } "NODE_NAME" } } { "AigualB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AigualB.bdf" { { -512 280 344 -368 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.530 ns) 11.287 ns somadorSupremo:inst\|decidirSinal:inst1\|AmaiorB:inst2\|AigualB:inst12\|inst22 4 COMB LCCOMB_X15_Y5_N30 2 " "Info: 4: + IC(1.177 ns) + CELL(0.530 ns) = 11.287 ns; Loc. = LCCOMB_X15_Y5_N30; Fanout = 2; COMB Node = 'somadorSupremo:inst\|decidirSinal:inst1\|AmaiorB:inst2\|AigualB:inst12\|inst22'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst21 somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst22 } "NODE_NAME" } } { "AigualB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AigualB.bdf" { { -312 808 872 -264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.184 ns) 11.786 ns somadorSupremo:inst\|decidirSinal:inst1\|inst9~0 5 COMB LCCOMB_X15_Y5_N0 4 " "Info: 5: + IC(0.315 ns) + CELL(0.184 ns) = 11.786 ns; Loc. = LCCOMB_X15_Y5_N0; Fanout = 4; COMB Node = 'somadorSupremo:inst\|decidirSinal:inst1\|inst9~0'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst22 somadorSupremo:inst|decidirSinal:inst1|inst9~0 } "NODE_NAME" } } { "decidirSinal.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/decidirSinal.bdf" { { -192 600 664 -144 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.287 ns) 13.329 ns subtrator:inst4\|somadorSupremo:inst\|decidirSinal:inst1\|inst14~1 6 COMB LCCOMB_X17_Y7_N0 5 " "Info: 6: + IC(1.256 ns) + CELL(0.287 ns) = 13.329 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 5; COMB Node = 'subtrator:inst4\|somadorSupremo:inst\|decidirSinal:inst1\|inst14~1'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { somadorSupremo:inst|decidirSinal:inst1|inst9~0 subtrator:inst4|somadorSupremo:inst|decidirSinal:inst1|inst14~1 } "NODE_NAME" } } { "decidirSinal.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/decidirSinal.bdf" { { -48 792 856 0 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.565 ns) 15.173 ns Mux5x1:inst11\|inst41~6 7 COMB LCCOMB_X15_Y4_N4 1 " "Info: 7: + IC(1.279 ns) + CELL(0.565 ns) = 15.173 ns; Loc. = LCCOMB_X15_Y4_N4; Fanout = 1; COMB Node = 'Mux5x1:inst11\|inst41~6'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { subtrator:inst4|somadorSupremo:inst|decidirSinal:inst1|inst14~1 Mux5x1:inst11|inst41~6 } "NODE_NAME" } } { "Mux5x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux5x1.bdf" { { -1160 752 816 -1048 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.184 ns) 16.564 ns Mux5x1:inst11\|inst41~7 8 COMB LCCOMB_X17_Y7_N28 1 " "Info: 8: + IC(1.207 ns) + CELL(0.184 ns) = 16.564 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; COMB Node = 'Mux5x1:inst11\|inst41~7'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { Mux5x1:inst11|inst41~6 Mux5x1:inst11|inst41~7 } "NODE_NAME" } } { "Mux5x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux5x1.bdf" { { -1160 752 816 -1048 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(2.935 ns) 21.505 ns F\[2\] 9 PIN PIN_D4 0 " "Info: 9: + IC(2.006 ns) + CELL(2.935 ns) = 21.505 ns; Loc. = PIN_D4; Fanout = 0; PIN Node = 'F\[2\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.941 ns" { Mux5x1:inst11|inst41~7 F[2] } "NODE_NAME" } } { "ULA.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/ULA.bdf" { { -640 1064 1240 -624 "F\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.454 ns ( 30.01 % ) " "Info: Total cell delay = 6.454 ns ( 30.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.051 ns ( 69.99 % ) " "Info: Total interconnect delay = 15.051 ns ( 69.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.505 ns" { A[1] somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst21~0 somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst21 somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst22 somadorSupremo:inst|decidirSinal:inst1|inst9~0 subtrator:inst4|somadorSupremo:inst|decidirSinal:inst1|inst14~1 Mux5x1:inst11|inst41~6 Mux5x1:inst11|inst41~7 F[2] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.505 ns" { A[1] {} A[1]~combout {} somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst21~0 {} somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst21 {} somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst22 {} somadorSupremo:inst|decidirSinal:inst1|inst9~0 {} subtrator:inst4|somadorSupremo:inst|decidirSinal:inst1|inst14~1 {} Mux5x1:inst11|inst41~6 {} Mux5x1:inst11|inst41~7 {} F[2] {} } { 0.000ns 0.000ns 6.233ns 1.578ns 1.177ns 0.315ns 1.256ns 1.279ns 1.207ns 2.006ns } { 0.000ns 0.871ns 0.333ns 0.565ns 0.530ns 0.184ns 0.287ns 0.565ns 0.184ns 2.935ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 20 13:35:00 2022 " "Info: Processing ended: Sat Aug 20 13:35:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
