/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [20:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [27:0] celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [23:0] celloutsig_0_38z;
  wire [25:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~celloutsig_1_2z[2];
  assign celloutsig_0_0z = in_data[58] ^ in_data[51];
  assign celloutsig_0_6z = celloutsig_0_1z[4] ^ celloutsig_0_2z;
  assign celloutsig_0_15z = celloutsig_0_11z[13] ^ celloutsig_0_4z[3];
  assign celloutsig_0_2z = celloutsig_0_0z ^ in_data[3];
  assign celloutsig_0_3z = ~(celloutsig_0_1z[1] ^ celloutsig_0_1z[6]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z[0] ^ celloutsig_0_2z);
  assign celloutsig_0_17z = ~(celloutsig_0_11z[7] ^ celloutsig_0_8z[16]);
  reg [8:0] _10_;
  always_ff @(posedge out_data[128], posedge clkin_data[0])
    if (clkin_data[0]) _10_ <= 9'h000;
    else _10_ <= { celloutsig_0_8z[11:5], celloutsig_0_9z, celloutsig_0_5z };
  assign { _01_[8:6], _00_, _01_[4:0] } = _10_;
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_4z } & { celloutsig_0_10z[9:1], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_13z = celloutsig_0_12z[4:2] === celloutsig_0_7z[3:1];
  assign celloutsig_0_9z = { celloutsig_0_8z[14:3], celloutsig_0_0z } > celloutsig_0_8z[16:4];
  assign celloutsig_1_11z = ! { celloutsig_1_3z[3:1], celloutsig_1_0z };
  assign celloutsig_0_27z = { celloutsig_0_22z[23:14], celloutsig_0_6z } % { 1'h1, celloutsig_0_19z[13:4] };
  assign celloutsig_1_2z = { in_data[171:166], celloutsig_1_0z } * in_data[159:153];
  assign celloutsig_1_3z[6:1] = { in_data[142:138], celloutsig_1_0z } * celloutsig_1_2z;
  assign celloutsig_0_4z = celloutsig_0_1z * celloutsig_0_1z;
  assign celloutsig_0_10z = celloutsig_0_1z * { celloutsig_0_4z[8:1], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_19z[8], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_16z, _01_[8:6], _00_, _01_[4:0], celloutsig_0_3z, celloutsig_0_17z } * { celloutsig_0_4z[5:0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_1z = in_data[32] ? { in_data[82:74], celloutsig_0_0z } : in_data[88:79];
  assign celloutsig_0_23z = { celloutsig_0_12z[4:1], celloutsig_0_1z } | { celloutsig_0_19z[16:11], celloutsig_0_16z };
  assign celloutsig_1_19z = & { celloutsig_1_14z[11:8], celloutsig_1_14z[6:0] };
  assign celloutsig_0_33z = | { _00_, _01_[8:6], _01_[4:0], celloutsig_0_12z[4:1] };
  assign celloutsig_1_0z = | in_data[187:183];
  assign celloutsig_0_31z = celloutsig_0_27z[8:1] >> { celloutsig_0_4z[7:5], celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_34z = { celloutsig_0_19z[1:0], celloutsig_0_9z } << celloutsig_0_1z[9:7];
  assign celloutsig_0_7z = { celloutsig_0_4z[6], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z } >> celloutsig_0_4z[5:2];
  assign celloutsig_0_20z = { celloutsig_0_19z[5:4], celloutsig_0_13z, celloutsig_0_2z } >> celloutsig_0_16z[4:1];
  assign celloutsig_0_8z = { celloutsig_0_4z[7:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z } >>> in_data[74:58];
  assign celloutsig_0_39z = { celloutsig_0_10z[8], celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_0z } - { celloutsig_0_8z[16:1], celloutsig_0_10z };
  assign celloutsig_0_12z = { celloutsig_0_10z[9], celloutsig_0_7z } - { celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_16z = in_data[56:49] - celloutsig_0_11z[11:4];
  assign celloutsig_0_38z = { celloutsig_0_8z[15:0], celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_34z } ^ { celloutsig_0_8z[16:2], celloutsig_0_33z, celloutsig_0_31z };
  assign celloutsig_0_19z = { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_13z } ^ { _01_[7:6], _00_, _01_[4:2], celloutsig_0_1z, celloutsig_0_12z };
  assign { celloutsig_1_14z[11:8], celloutsig_1_14z[6:0] } = ~ { celloutsig_1_3z[4:1], celloutsig_1_2z };
  assign { out_data[129:128], out_data[136:130], out_data[140:138] } = { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_2z, in_data[135:133] } | { celloutsig_1_2z[1:0], celloutsig_1_14z[6:5], celloutsig_1_2z[6:2], celloutsig_1_14z[10:8] };
  assign _01_[5] = _00_;
  assign celloutsig_1_14z[7] = 1'h1;
  assign celloutsig_1_3z[0] = 1'h0;
  assign { out_data[137], out_data[96], out_data[55:32], out_data[25:0] } = { 1'h1, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
