Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Oct 21 09:19:43 2023
| Host         : edabknam running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports/pulpissimo-kc705.timing.rpt
| Design       : xilinx_pulpissimo
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C
                            (falling edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pad_jtag_tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.096ns  (logic 3.578ns (44.193%)  route 4.518ns (55.807%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    D29                                               0.000     0.000 f  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    D29                  IBUF (Prop_ibuf_I_O)         1.564     1.564 f  pad_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.521     4.085    pad_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.178 f  pad_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.557     5.735    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X81Y77         FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.228     5.963 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/Q
                         net (fo=1, routed)           4.518    10.481    pad_jtag_tdo_OBUF
    C29                  OBUF (Prop_obuf_I_O)         3.350    13.830 r  pad_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.830    pad_jtag_tdo
    C29                                                               r  pad_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        44.669ns  (logic 5.263ns (11.782%)  route 39.406ns (88.218%))
  Logic Levels:           66  (CARRY4=6 LUT1=1 LUT2=13 LUT3=11 LUT4=4 LUT5=15 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 48.679 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.582    -2.900    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/clk_i
    SLICE_X102Y51        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.236    -2.664 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=2, routed)           0.593    -2.071    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/p_113_out
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.123    -1.948 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5/O
                         net (fo=1, routed)           0.521    -1.427    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_5_n_0
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.043    -1.384 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1/O
                         net (fo=1, routed)           0.501    -0.883    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0_i_1_n_0
    SLICE_X99Y49         LUT2 (Prop_lut2_I0_O)        0.043    -0.840 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/full_o_INST_0/O
                         net (fo=7, routed)           0.725    -0.115    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.ar_id_cnt_full
    SLICE_X99Y48         LUT5 (Prop_lut5_I2_O)        0.043    -0.072 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1/O
                         net (fo=11, routed)          0.768     0.696    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/push_i
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.043     0.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/empty_o_INST_0/O
                         net (fo=3, routed)           1.274     2.014    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/p_0_in
    SLICE_X100Y48        LUT2 (Prop_lut2_I1_O)        0.051     2.065 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/mst_reqs_o[0][w_valid]_INST_0/O
                         net (fo=2, routed)           0.635     2.699    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/axi_lite_req_i[w_valid]
    SLICE_X101Y49        LUT2 (Prop_lut2_I1_O)        0.144     2.843 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb_i_1/O
                         net (fo=5, routed)           0.548     3.391    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/req_i[1]
    SLICE_X101Y52        LUT6 (Prop_lut6_I2_O)        0.136     3.527 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]_INST_0/O
                         net (fo=68, routed)          0.987     4.514    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[write]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.049     4.563 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/data_o[addr][25]_INST_0/O
                         net (fo=2, routed)           0.757     5.320    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_i[addr][25]
    SLICE_X96Y50         LUT5 (Prop_lut5_I4_O)        0.136     5.456 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/data_o[addr][25]_INST_0/O
                         net (fo=5, routed)           0.802     6.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_23_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.508 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_11_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.647 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.467     7.114    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/idx_o2
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.131     7.245 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_apb_decode/dec_valid_o_INST_0/O
                         net (fo=69, routed)          1.013     8.258    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_dec_valid
    SLICE_X97Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.301 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_req_o[0][paddr][4]_INST_0/O
                         net (fo=53, routed)          0.863     9.164    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_i[4]
    SLICE_X94Y61         LUT2 (Prop_lut2_I0_O)        0.043     9.207 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.207    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_63_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.390 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_42_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.444 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.444    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_27_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.498 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.498    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_11_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.552 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.450    10.001    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/prdata_o24_in
    SLICE_X95Y65         LUT3 (Prop_lut3_I2_O)        0.043    10.044 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]_INST_0/O
                         net (fo=82, routed)          1.554    11.598    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/psel_o[2]
    SLICE_X99Y99         LUT2 (Prop_lut2_I0_O)        0.043    11.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/paddr_o[2][8]_INST_0/O
                         net (fo=182, routed)         1.969    13.610    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PADDR[8]
    SLICE_X94Y164        LUT6 (Prop_lut6_I2_O)        0.043    13.653 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.653    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_5_n_0
    SLICE_X94Y164        MUXF7 (Prop_muxf7_I1_O)      0.103    13.756 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3/O
                         net (fo=1, routed)           1.021    14.778    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0_i_3_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I4_O)        0.123    14.901 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_apb_if/PREADY_INST_0/O
                         net (fo=1, routed)           1.543    16.443    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_i[2]
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.043    16.486 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4/O
                         net (fo=1, routed)           0.581    17.067    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_4_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.043    17.110 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.572    17.682    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0_i_1_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.043    17.725 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/pready_o_INST_0/O
                         net (fo=38, routed)          0.779    18.504    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_resp_i[0][pready]
    SLICE_X104Y69        LUT4 (Prop_lut4_I0_O)        0.043    18.547 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg_i_1/O
                         net (fo=1, routed)           0.109    18.657    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/valid_i
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.043    18.700 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo_i_1/O
                         net (fo=37, routed)          0.440    19.139    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/push_i
    SLICE_X105Y70        LUT3 (Prop_lut3_I2_O)        0.052    19.191 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/empty_o_INST_0/O
                         net (fo=3, routed)           1.020    20.211    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/mst_resp_i[r_valid]
    SLICE_X103Y53        LUT2 (Prop_lut2_I0_O)        0.144    20.355 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/slv_resp_o[r_valid]_INST_0/O
                         net (fo=7, routed)           0.437    20.792    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/mst_resp_i[r_valid]
    SLICE_X106Y52        LUT2 (Prop_lut2_I0_O)        0.136    20.928 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan_i_2/O
                         net (fo=7, routed)           0.479    21.407    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_req_i
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.051    21.458 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/oup_gnt_o_INST_0/O
                         net (fo=2, routed)           0.360    21.818    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/idq_oup_gnt
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.138    21.956 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/cnt_gnt_o_INST_0/O
                         net (fo=7, routed)           0.272    22.228    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/r_cnt_gnt
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.045    22.273 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported_i_6/O
                         net (fo=4, routed)           0.550    22.824    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/req_i[0]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.132    22.956 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1/O
                         net (fo=39, routed)          0.337    23.293    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gnt_o[1]_INST_0_i_1_n_0
    SLICE_X103Y53        LUT2 (Prop_lut2_I1_O)        0.043    23.336 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/data_o[id][2]_INST_0/O
                         net (fo=17, routed)          0.410    23.746    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/mst_resp_i[r][id][2]
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.049    23.795 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/slv_resp_o[r][id][2]_INST_0/O
                         net (fo=8, routed)           0.729    24.524    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/mst_resp_i[r][id][2]
    SLICE_X94Y46         LUT4 (Prop_lut4_I1_O)        0.136    24.660 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][r_valid]_INST_0/O
                         net (fo=4, routed)           0.527    25.186    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_i[1]
    SLICE_X93Y35         LUT3 (Prop_lut3_I2_O)        0.049    25.235 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1/O
                         net (fo=3, routed)           0.254    25.490    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0_i_1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I0_O)        0.136    25.626 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/req_o_INST_0/O
                         net (fo=7, routed)           0.591    26.216    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/r_valid_i
    SLICE_X92Y42         LUT5 (Prop_lut5_I3_O)        0.043    26.259 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_rvalid_o_INST_0/O
                         net (fo=2, routed)           1.056    27.315    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.r_valid
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    27.358 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.r_valid_INST_0/O
                         net (fo=39, routed)          0.705    28.063    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_rvalid_i
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.043    28.106 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/mem_req_o_INST_0/O
                         net (fo=6, routed)           0.501    28.607    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.req
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.043    28.650 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.req_INST_0/O
                         net (fo=7, routed)           1.029    29.679    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_req_i
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.053    29.732 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/aw_valid_o_INST_0/O
                         net (fo=1, routed)           0.418    30.151    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_req_i[aw_valid]
    SLICE_X92Y40         LUT6 (Prop_lut6_I5_O)        0.138    30.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[aw_ready]_INST_0_i_2/O
                         net (fo=6, routed)           0.261    30.550    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_d0
    SLICE_X92Y40         LUT5 (Prop_lut5_I2_O)        0.043    30.593 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_reqs_o[1][aw_valid]_INST_0/O
                         net (fo=17, routed)          0.621    31.213    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/req_i[0]
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.054    31.267 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1/O
                         net (fo=23, routed)          0.655    31.922    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[0]_INST_0_i_1_n_0
    SLICE_X89Y43         LUT4 (Prop_lut4_I3_O)        0.137    32.059 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gnt_o[6]_INST_0_i_2/O
                         net (fo=38, routed)          0.449    32.508    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[1].gen_level[0].sel
    SLICE_X91Y46         LUT2 (Prop_lut2_I1_O)        0.052    32.560 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/data_o[id][3]_INST_0/O
                         net (fo=6, routed)           0.345    32.905    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_i[2]
    SLICE_X91Y45         LUT6 (Prop_lut6_I0_O)        0.136    33.041 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/data_o[2]_INST_0/O
                         net (fo=39, routed)          0.533    33.574    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.w_fifo_data[2]
    SLICE_X96Y43         LUT5 (Prop_lut5_I0_O)        0.043    33.617 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/slv_resps_o[0][w_ready]_INST_0/O
                         net (fo=2, routed)           0.456    34.072    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/mst_resps_i[1][w_ready]
    SLICE_X96Y41         LUT6 (Prop_lut6_I4_O)        0.043    34.115 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[w_ready]_INST_0/O
                         net (fo=4, routed)           0.314    34.429    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/w_ready_i
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.043    34.472 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1/O
                         net (fo=1, routed)           0.164    34.636    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0_i_1_n_0
    SLICE_X90Y42         LUT5 (Prop_lut5_I0_O)        0.045    34.681 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/data_gnt_o_INST_0/O
                         net (fo=1, routed)           0.952    35.633    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/slave_ports[0]\\.gnt
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.132    35.765 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0_i_2/O
                         net (fo=2, routed)           0.410    36.175    i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt1_out
    SLICE_X63Y55         LUT3 (Prop_lut3_I2_O)        0.043    36.218 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/master_port\\.gnt_INST_0/O
                         net (fo=5, routed)           0.914    37.132    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_gnt_i
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.055    37.187 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/lsu_ready_ex_o_INST_0/O
                         net (fo=4, routed)           0.612    37.799    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/lsu_ready_ex_i
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.137    37.936 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/ex_ready_o_INST_0/O
                         net (fo=11, routed)          0.452    38.388    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/ex_ready_i
    SLICE_X53Y49         LUT5 (Prop_lut5_I3_O)        0.043    38.431 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1/O
                         net (fo=1, routed)           0.289    38.720    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0_i_1_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.043    38.763 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/id_ready_o_INST_0/O
                         net (fo=29, routed)          0.674    39.437    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/id_ready_i
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.043    39.480 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i_i_1/O
                         net (fo=2, routed)           0.509    39.988    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/if_valid_i
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.043    40.031 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3/O
                         net (fo=1, routed)           0.194    40.226    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.043    40.269 f  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/state[1]_i_1/O
                         net (fo=22, routed)          0.834    41.103    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.043    41.146 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q[31]_i_1/O
                         net (fo=32, routed)          0.623    41.769    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/p_0_in
    SLICE_X52Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.734    48.049    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_i
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.036    48.085 r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O
                         net (fo=2656, routed)        0.594    48.679    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/clk
    SLICE_X52Y58         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[3]/C
                         clock pessimism             -0.797    47.882    
                         clock uncertainty           -0.085    47.796    
    SLICE_X52Y58         FDCE (Setup_fdce_C_CE)      -0.178    47.618    i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/hwlp_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         47.618    
                         arrival time                         -41.769    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             44.076ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_xilinx_clk_mngr  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_xilinx_clk_mngr fall@50.000ns - clk_out2_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 0.661ns (10.883%)  route 5.413ns (89.117%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.250ns = ( 49.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.797    -2.685    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.043    -2.642 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.958    -1.684    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.043    -1.641 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.242    -1.399    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.055    -1.344 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.538    -0.806    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/clk_i
    SLICE_X34Y97         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.317    -0.489 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[1]/Q
                         net (fo=34, routed)          0.914     0.425    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.043     0.468 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.247     0.715    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0_i_1_n_0
    SLICE_X34Y98         LUT5 (Prop_lut5_I4_O)        0.043     0.758 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/data_o[31]_INST_0/O
                         net (fo=9, routed)           0.948     1.706    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_out[31]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.043     1.749 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/rx_start_o_INST_0_i_1/O
                         net (fo=21, routed)          0.571     2.320    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_replay_buffer_in[31]
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.043     2.363 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1/O
                         net (fo=20, routed)          0.552     2.915    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_size_o[15]_INST_0_i_1_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.043     2.958 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1/O
                         net (fo=7, routed)           0.659     3.618    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0_i_1_n_0
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.043     3.661 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/tx_start_o_INST_0/O
                         net (fo=16, routed)          0.772     4.433    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/tx_start_i
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.476 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_i_4/O
                         net (fo=3, routed)           0.748     5.225    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo1_o_i_4_n_0
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.043     5.268 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_i_1/O
                         net (fo=1, routed)           0.000     5.268    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_i_1_n_0
    SLICE_X49Y89         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xilinx_clk_mngr fall edge)
                                                     50.000    50.000 f  
    AD12                 IBUFDS                       0.000    50.000 f  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    44.227 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    46.315 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout2_buf/O
                         net (fo=28, routed)          1.626    47.941    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_i
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.036    47.977 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O
                         net (fo=33, routed)          0.817    48.794    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_i
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.036    48.830 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O
                         net (fo=2, routed)           0.205    49.035    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_i
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.046    49.081 f  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O
                         net (fo=834, routed)         0.669    49.750    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/clk_i
    SLICE_X49Y89         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_reg/C  (IS_INVERTED)
                         clock pessimism             -0.425    49.325    
                         clock uncertainty           -0.096    49.230    
    SLICE_X49Y89         FDCE (Setup_fdce_C_D)        0.114    49.344    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/spi_sdo2_o_reg
  -------------------------------------------------------------------
                         required time                         49.344    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 44.076    

Slack (MET) :             44.768ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_xilinx_clk_mngr rise@50.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.266ns (5.345%)  route 4.711ns (94.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 47.823 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.081     1.081    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.556    -2.926    i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/HCLK
    SLICE_X84Y75         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223    -2.703 r  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_rstn_reg/Q
                         net (fo=2, routed)           0.444    -2.259    i_pulpissimo/soc_domain_i/pulp_soc_i/s_cluster_rstn_soc_ctrl
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.043    -2.216 f  i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1/O
                         net (fo=142, routed)         4.267     2.051    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/rst_ni
    SLICE_X143Y90        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     50.000    50.000 r  
    AD12                 IBUFDS                       0.000    50.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           0.986    50.986    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    44.227 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    46.232    i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    46.315 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkout1_buf/O
                         net (fo=7541, routed)        1.508    47.823    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/clk_i
    SLICE_X143Y90        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.707    47.116    
                         clock uncertainty           -0.085    47.031    
    SLICE_X143Y90        FDCE (Recov_fdce_C_CLR)     -0.212    46.819    i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/gen_sync[2].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         46.819    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 44.768    

Slack (MET) :             122.134ns  (required time - arrival time)
  Source:                 i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_xilinx_slow_clk_mngr  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_xilinx_slow_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_xilinx_slow_clk_mngr rise@125.000ns - clk_out1_xilinx_slow_clk_mngr rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.309ns (20.275%)  route 1.215ns (79.725%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.542ns = ( 121.458 - 125.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.780ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.157     1.157    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -7.003 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.469    -4.534    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.441 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           1.229    -3.212    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    SLICE_X80Y196        FDCE                                         r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.989 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q_reg[0]/Q
                         net (fo=7, routed)           0.573    -2.416    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[0]
    SLICE_X79Y196        LUT6 (Prop_lut6_I2_O)        0.043    -2.373 f  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate_i_2/O
                         net (fo=3, routed)           0.366    -2.007    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate_i_2_n_0
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate_i_1/O
                         net (fo=1, routed)           0.276    -1.688    i_pulpissimo/safe_domain_i/i_slow_clk_gen/clock_gate_en
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_slow_clk_mngr rise edge)
                                                    125.000   125.000 r  
    AD12                 IBUFDS                       0.000   125.000 r  i_sysclk_iobuf/O
                         net (fo=2, routed)           1.051   126.051    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131   118.920 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.336   121.256    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   121.339 r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkout1_buf/O
                         net (fo=9, routed)           0.119   121.458    i_pulpissimo/safe_domain_i/i_slow_clk_gen/intermmediate_clock
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate/I0
                         clock pessimism             -0.780   120.678    
                         clock uncertainty           -0.100   120.578    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.132   120.446    i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate
  -------------------------------------------------------------------
                         required time                        120.446    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                122.134    




