

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Sun Jul 15 14:57:58 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        svr-vivado-hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.537|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   27|   19|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    9|    9|         3|          -|          -|      3|    no    |
        |- Loop 2  |    4|    4|         1|          -|          -|      4|    no    |
        |- Loop 3  |    2|    9|         2|          -|          -| 1 ~ 4 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      73|   1417|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|    130|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    131|
|Register         |        -|      -|     748|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     821|   1678|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |convert_mux_42_32bkb_U1  |convert_mux_42_32bkb  |        0|      0|  0|  65|
    |convert_mux_42_32bkb_U2  |convert_mux_42_32bkb  |        0|      0|  0|  65|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0| 130|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+----+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+----+-----+------------+------------+
    |i_1_fu_412_p2          |     +    |      0|   0|   12|           3|           1|
    |i_2_fu_240_p2          |     +    |      0|   0|   10|           2|           1|
    |i_3_fu_478_p2          |     +    |      0|   0|   12|           3|           1|
    |shift_2_fu_528_p2      |     +    |      0|   0|   39|          32|          32|
    |Hi_assign_fu_254_p2    |     -    |      0|   0|   15|           3|           6|
    |Lo_assign_fu_260_p2    |     -    |      0|   0|   15|           6|           6|
    |newexp_fu_580_p2       |     -    |      0|   0|   39|          32|          32|
    |tmp_23_fu_310_p2       |     -    |      0|   0|   15|           6|           6|
    |tmp_24_fu_272_p2       |     -    |      0|   0|   15|           3|           6|
    |tmp_25_fu_314_p2       |     -    |      0|   0|   15|           6|           6|
    |tmp_29_fu_336_p2       |     -    |      0|   0|   15|           3|           6|
    |tmp_6_fu_571_p2        |     -    |      0|   0|   12|          10|          12|
    |tmp_9_fu_522_p2        |     -    |      0|   0|   39|           1|          32|
    |p_Result_s_fu_362_p2   |    and   |      0|   0|   63|          63|          63|
    |tmp_4_fu_548_p2        |   ashr   |      0|   0|  180|          63|          63|
    |c_0_fu_442_p3          |   cttz   |      0|  73|   71|          32|           0|
    |exitcond1_fu_234_p2    |   icmp   |      0|   0|    8|           2|           2|
    |exitcond_fu_406_p2     |   icmp   |      0|   0|    9|           3|           4|
    |tmp_10_fu_566_p2       |   icmp   |      0|   0|   29|          63|           1|
    |tmp_21_fu_266_p2       |   icmp   |      0|   0|   11|           6|           6|
    |tmp_5_fu_561_p2        |   icmp   |      0|   0|   18|          32|           5|
    |tmp_32_fu_350_p2       |   lshr   |      0|   0|  180|          63|          63|
    |tmp_33_fu_356_p2       |   lshr   |      0|   0|  180|           2|          63|
    |or_cond_fu_594_p2      |    or    |      0|   0|    2|           1|           1|
    |in_shift_V_fu_554_p3   |  select  |      0|   0|   63|           1|          63|
    |out_exp_V_fu_621_p3    |  select  |      0|   0|   11|           1|           1|
    |p_Val2_31_fu_613_p3    |  select  |      0|   0|   52|           1|           1|
    |sh_assign_1_fu_533_p3  |  select  |      0|   0|   32|           1|          32|
    |tmp_26_fu_318_p3       |  select  |      0|   0|    6|           1|           6|
    |tmp_27_fu_325_p3       |  select  |      0|   0|   63|           1|          63|
    |tmp_28_fu_331_p3       |  select  |      0|   0|    6|           1|           6|
    |tmp_3_fu_542_p2        |    shl   |      0|   0|  180|          63|          63|
    +-----------------------+----------+-------+----+-----+------------+------------+
    |Total                  |          |      0|  73| 1417|         510|         653|
    +-----------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  44|          9|    1|          9|
    |ap_return         |   9|          2|   63|        126|
    |i1_reg_161        |   9|          2|    3|          6|
    |i2_reg_194        |   9|          2|    3|          6|
    |i_reg_138         |   9|          2|    2|          4|
    |in_shift_reg_172  |   9|          2|   63|        126|
    |p_Val2_2_reg_150  |  15|          3|   32|         96|
    |p_Val2_s_reg_205  |   9|          2|   63|        126|
    |shift_1_reg_215   |   9|          2|   32|         64|
    |shift_reg_182     |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 131|         28|  294|        627|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |Hi_assign_reg_701            |   2|   0|    6|          4|
    |Lo_assign_reg_707            |   2|   0|    6|          4|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_return_preg               |  63|   0|   64|          1|
    |c_3_1_fu_114                 |  32|   0|   32|          0|
    |c_3_2_fu_118                 |  32|   0|   32|          0|
    |c_3_3_fu_122                 |  32|   0|   32|          0|
    |c_3_fu_110                   |  32|   0|   32|          0|
    |i1_reg_161                   |   3|   0|    3|          0|
    |i2_reg_194                   |   3|   0|    3|          0|
    |i_2_reg_696                  |   2|   0|    2|          0|
    |i_3_reg_775                  |   3|   0|    3|          0|
    |i_reg_138                    |   2|   0|    2|          0|
    |in_shift_reg_172             |  63|   0|   63|          0|
    |isNeg_reg_787                |   1|   0|    1|          0|
    |out_bits_2_V_1_fu_102        |  32|   0|   32|          0|
    |out_bits_2_V_1_load_reg_681  |  32|   0|   32|          0|
    |out_bits_2_V_2_fu_106        |  32|   0|   32|          0|
    |out_bits_2_V_2_load_reg_687  |  32|   0|   32|          0|
    |out_bits_2_V_fu_98           |  32|   0|   32|          0|
    |out_bits_2_V_load_reg_675    |  32|   0|   32|          0|
    |p_Result_28_reg_750          |  32|   0|   32|          0|
    |p_Val2_2_reg_150             |  32|   0|   32|          0|
    |p_Val2_s_reg_205             |  63|   0|   63|          0|
    |sh_assign_reg_780            |  32|   0|   32|          0|
    |shift_1_reg_215              |  32|   0|   32|          0|
    |shift_reg_182                |  32|   0|   32|          0|
    |tmp_10_reg_813               |   1|   0|    1|          0|
    |tmp_21_reg_714               |   1|   0|    1|          0|
    |tmp_24_reg_721               |   2|   0|    6|          4|
    |tmp_36_reg_755               |  16|   0|   16|          0|
    |tmp_37_reg_771               |   1|   0|    1|          0|
    |tmp_9_reg_793                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 748|   0|  761|         13|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_start   |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_done    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_idle    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_ready   | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_return  | out |   64| ap_ctrl_hs | scaled_fixed2ieee | return value |
|in_V       |  in |   63|   ap_none  |        in_V       |    scalar    |
|prescale   |  in |   12|   ap_none  |      prescale     |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

