`begin_keywords "1800-2017"
`line 1 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 1
 
 
 

`line 5 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
 
 
 
 
 

`line 11 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
 

`line 13 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
 
 
 
 
module axi_dma_data_mover #(
     
    parameter int unsigned DataWidth    = -1,
     
    parameter int unsigned ReqFifoDepth = -1,
     
     
    parameter int unsigned BufferDepth  = -1,
     
    parameter type         axi_req_t    = logic,
     
    parameter type         axi_res_t    = logic,
     
     
     
     
     
     
     
     
    parameter type         desc_ax_t    = logic,
     
     
     
     
    parameter type         desc_r_t     = logic,
     
     
     
     
     
    parameter type         desc_w_t     = logic,
     
     
     
     
     
     
     
     
     
     
     
     
     
    parameter type         read_req_t   = logic,
     
     
     
     
     
     
     
     
     
     
     
     
     
     
    parameter type         write_req_t  = logic
) (
     
    input  logic       clk_i,
     
    input  logic       rst_ni,
     
    output axi_req_t   axi_dma_req_o,
     
    input  axi_res_t   axi_dma_res_i,
     
    input  read_req_t  read_req_i,
     
    input  write_req_t write_req_i,
     
    input  logic       r_valid_i,
     
    output logic       r_ready_o,
     
    input  logic       w_valid_i,
     
    output logic       w_ready_o,
     
    output logic       data_mover_idle_o,
     
    output logic       trans_complete_o
);

`line 105 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
  localparam int unsigned StrbWidth = DataWidth / 8;
   
  typedef logic [DataWidth-1:0] data_t;
  typedef logic [StrbWidth-1:0] strb_t;

`line 110 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
   
   
   
  desc_ax_t current_ar_req;
   
  logic ar_emitter_full;
  logic ar_emitter_empty;
  logic ar_emitter_push;
  logic ar_emitter_pop;

`line 121 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
  fifo_v3 #(
      .FALL_THROUGH(1'b0),
      .DEPTH       (ReqFifoDepth),
      .dtype       (desc_ax_t)
  ) i_fifo_ar_emitter (
      .clk_i     (clk_i),
      .rst_ni    (rst_ni),
      .flush_i   (1'b0),
      .testmode_i(1'b0),
      .full_o    (ar_emitter_full),
      .empty_o   (ar_emitter_empty),
      .usage_o   (),
      .data_i    (read_req_i.ar),
      .push_i    (ar_emitter_push),
      .data_o    (current_ar_req),
      .pop_i     (ar_emitter_pop)
  );

`line 140 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
   
   
   
  desc_ax_t current_aw_req;
   
  logic aw_emitter_full;
  logic aw_emitter_empty;
  logic aw_emitter_push;
  logic aw_emitter_pop;
  logic aw_last_full;

`line 152 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
  fifo_v3 #(
    .FALL_THROUGH(1'b0),
    .dtype       (desc_ax_t),
    .DEPTH       (ReqFifoDepth)
  ) i_fifo_aw_emitter (
      .clk_i     (clk_i),
      .rst_ni    (rst_ni),
      .flush_i   (1'b0),
      .testmode_i(1'b0),
      .full_o    (aw_emitter_full),
      .empty_o   (aw_emitter_empty),
      .usage_o   (),
      .data_i    (write_req_i.aw),
      .push_i    (aw_emitter_push),
      .data_o    (current_aw_req),
      .pop_i     (aw_emitter_pop)
  );

`line 171 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
   
   
   
  desc_r_t current_r_req;
   
  logic r_emitter_full;
  logic r_emitter_empty;
  logic r_emitter_push;
  logic r_emitter_pop;

`line 182 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
  fifo_v3 #(
      .FALL_THROUGH(1'b0),
      .dtype       (desc_r_t),
      .DEPTH       (ReqFifoDepth)
  ) i_fifo_r_emitter (
      .clk_i     (clk_i),
      .rst_ni    (rst_ni),
      .flush_i   (1'b0),
      .testmode_i(1'b0),
      .full_o    (r_emitter_full),
      .empty_o   (r_emitter_empty),
      .usage_o   (),
      .data_i    (read_req_i.r),
      .push_i    (r_emitter_push),
      .data_o    (current_r_req),
      .pop_i     (r_emitter_pop)
  );

`line 201 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
   
   
   
  desc_w_t current_w_req;
   
  logic w_emitter_full;
  logic w_emitter_empty;
  logic w_emitter_push;
  logic w_emitter_pop;

`line 212 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
  fifo_v3 #(
      .FALL_THROUGH(1'b0),
      .dtype       (desc_w_t),
      .DEPTH       (ReqFifoDepth)
  ) i_fifo_w_emitter (
      .clk_i     (clk_i),
      .rst_ni    (rst_ni),
      .flush_i   (1'b0),
      .testmode_i(1'b0),
      .full_o    (w_emitter_full),
      .empty_o   (w_emitter_empty),
      .usage_o   (),
      .data_i    (write_req_i.w),
      .push_i    (w_emitter_push),
      .data_o    (current_w_req),
      .pop_i     (w_emitter_pop)
  );

`line 231 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
   
   
   
  data_t          r_data;
  axi_pkg::resp_t r_resp;
  logic           r_last;
  logic           r_valid;
  logic           r_ready;
  data_t          w_data;
  strb_t          w_strb;
  logic           w_valid;
  logic           w_last;
  logic           w_ready;

`line 246 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
  logic           w_next;

`line 248 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
  axi_dma_data_path #(
      .DataWidth  (DataWidth),
      .BufferDepth(BufferDepth)
  ) i_axi_dma_data_path (
      .clk_i           (clk_i),
      .rst_ni          (rst_ni),
      .r_dp_valid_i    (~r_emitter_empty),
      .r_dp_ready_o    (r_emitter_pop),
      .w_dp_valid_i    (~w_emitter_empty),
      .w_dp_ready_o    (w_emitter_pop),
      .data_path_idle_o(data_mover_idle_o),
       
      .r_data_i        (r_data),
      .r_valid_i       (r_valid),
      .r_last_i        (r_last),
      .r_resp_i        (r_resp),
      .r_ready_o       (r_ready),
       
      .r_tailer_i      (current_r_req.tailer),
      .r_offset_i      (current_r_req.offset),
      .r_shift_i       (current_r_req.shift),
       
      .w_data_o        (w_data),
      .w_strb_o        (w_strb),
      .w_valid_o       (w_valid),
      .w_last_o        (w_last),
      .w_ready_i       (w_ready),
       
      .w_offset_i      (current_w_req.offset),
      .w_tailer_i      (current_w_req.tailer),
      .w_num_beats_i   (current_w_req.num_beats),
      .w_is_single_i   (current_w_req.is_single)
  );

`line 282 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
   
   
   
   
  always_comb begin : proc_refill
     
    r_ready_o       = ~ar_emitter_full & ~r_emitter_full;
    r_emitter_push  = r_valid_i & r_ready_o;
    ar_emitter_push = r_valid_i & r_ready_o;

`line 293 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
     
    w_ready_o          = ~aw_emitter_full & ~w_emitter_full & ~aw_last_full;
    w_emitter_push     = w_valid_i & w_ready_o;
    aw_emitter_push    = w_valid_i & w_ready_o;
  end

`line 299 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
   
   
   
  always_comb begin : proc_bus_packer
     
    axi_dma_req_o          = '0;

`line 307 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
     
    r_data                 = axi_dma_res_i.r.data;
    r_resp                 = axi_dma_res_i.r.resp;
    r_last                 = axi_dma_res_i.r.last;
    r_valid                = axi_dma_res_i.r_valid;
    axi_dma_req_o.r_ready  = r_ready;

`line 314 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
     
    axi_dma_req_o.w.data   = w_data;
    axi_dma_req_o.w.strb   = w_strb;
    axi_dma_req_o.w.last   = w_last;
    axi_dma_req_o.w_valid  = w_valid;
    w_ready                = axi_dma_res_i.w_ready;

`line 321 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
     
    axi_dma_req_o.aw.id    = current_aw_req.id;
    axi_dma_req_o.aw.addr  = current_aw_req.addr;
    axi_dma_req_o.aw.len   = current_aw_req.len;
    axi_dma_req_o.aw.size  = current_aw_req.size;
    axi_dma_req_o.aw.burst = current_aw_req.burst;
    axi_dma_req_o.aw.cache = current_aw_req.cache;
     
    axi_dma_req_o.aw_valid = ~aw_emitter_empty;
    aw_emitter_pop         = axi_dma_res_i.aw_ready & axi_dma_req_o.aw_valid;

`line 332 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
     
     
     
    axi_dma_req_o.b_ready  = 1'b1;

`line 337 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
     
    axi_dma_req_o.ar.id    = current_ar_req.id;
    axi_dma_req_o.ar.addr  = current_ar_req.addr;
    axi_dma_req_o.ar.len   = current_ar_req.len;
    axi_dma_req_o.ar.size  = current_ar_req.size;
    axi_dma_req_o.ar.burst = current_ar_req.burst;
    axi_dma_req_o.ar.cache = current_ar_req.cache;
     
    axi_dma_req_o.ar_valid = ~ar_emitter_empty;
    ar_emitter_pop         = axi_dma_res_i.ar_ready & axi_dma_req_o.ar_valid;
  end

`line 349 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
   
   
   
  logic is_last_aw;
  fifo_v3 #(
      .DEPTH(ReqFifoDepth + BufferDepth),
      .dtype(logic)
  ) i_last_transaction_queue (
      .clk_i     (clk_i),
      .rst_ni    (rst_ni),
      .flush_i   (1'b0),
      .testmode_i(1'b0),
      .full_o    (aw_last_full),
      .empty_o   (),
      .usage_o   (),
      .data_i    (write_req_i.aw.last),
      .push_i    (aw_emitter_push),
      .data_o    (is_last_aw),
      .pop_i     (axi_dma_res_i.b_valid)
  );
  assign trans_complete_o = is_last_aw & axi_dma_res_i.b_valid;

`line 371 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 0
endmodule : axi_dma_data_mover

`line 373 "/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv" 2
