# do {.\rebuild.do}
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# e:/MultimodeFFT
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:41 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/common/complex_adder.v 
# -- Compiling module complex_adder
# 
# Top level modules:
# 	complex_adder
# End time: 01:43:41 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:41 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/common/complex_subtractor.v 
# -- Compiling module complex_subtractor
# 
# Top level modules:
# 	complex_subtractor
# End time: 01:43:41 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:41 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/common/complex_multiplier.v 
# -- Compiling module complex_multiplier
# 
# Top level modules:
# 	complex_multiplier
# End time: 01:43:41 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:41 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/common/register_bank.v 
# -- Compiling module register_bank
# 
# Top level modules:
# 	register_bank
# End time: 01:43:41 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:41 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix2/butterfly_radix2.v 
# -- Compiling module butterfly_radix2
# 
# Top level modules:
# 	butterfly_radix2
# End time: 01:43:41 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:41 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix2/twiddle_rom_radix2.v 
# -- Compiling module twiddle_rom_radix2
# 
# Top level modules:
# 	twiddle_rom_radix2
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix2/control_radix2.v 
# -- Compiling module control_radix2
# 
# Top level modules:
# 	control_radix2
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix2/fft_radix2_top.v 
# -- Compiling module fft_radix2_top
# 
# Top level modules:
# 	fft_radix2_top
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix4/butterfly_radix4.v 
# -- Compiling module butterfly_radix4
# 
# Top level modules:
# 	butterfly_radix4
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix4/twiddle_rom_radix4.v 
# -- Compiling module twiddle_rom_radix4
# 
# Top level modules:
# 	twiddle_rom_radix4
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix4/control_radix4.v 
# -- Compiling module control_radix4
# 
# Top level modules:
# 	control_radix4
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix4/fft_radix4_top.v 
# -- Compiling module fft_radix4_top
# 
# Top level modules:
# 	fft_radix4_top
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix2_2/butterfly_radix2_2.v 
# -- Compiling module butterfly_radix2_2
# 
# Top level modules:
# 	butterfly_radix2_2
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix2_2/twiddle_rom_radix2_2.v 
# -- Compiling module twiddle_rom_radix2_2
# 
# Top level modules:
# 	twiddle_rom_radix2_2
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix2_2/control_radix2_2.v 
# -- Compiling module control_radix2_2
# 
# Top level modules:
# 	control_radix2_2
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/rtl/radix2_2/fft_radix2_2_top.v 
# -- Compiling module fft_radix2_2_top
# 
# Top level modules:
# 	fft_radix2_2_top
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/tb/unit_tests/tb_butterfly_radix2.v 
# -- Compiling module tb_butterfly_radix2
# 
# Top level modules:
# 	tb_butterfly_radix2
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/tb/unit_tests/tb_adder_simple.v 
# -- Compiling module tb_adder_simple
# 
# Top level modules:
# 	tb_adder_simple
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/tb/unit_tests/tb_butterfly_comprehensive.v 
# -- Compiling module tb_butterfly_comprehensive
# 
# Top level modules:
# 	tb_butterfly_comprehensive
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/tb/integration_tests/tb_fft_radix2_top.v 
# -- Compiling module tb_fft_radix2_top
# 
# Top level modules:
# 	tb_fft_radix2_top
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/tb/integration_tests/tb_fft_dc_signal.v 
# -- Compiling module tb_fft_dc_signal
# 
# Top level modules:
# 	tb_fft_dc_signal
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/tb/integration_tests/tb_fft_radix4_top.v 
# -- Compiling module tb_fft_radix4_top
# 
# Top level modules:
# 	tb_fft_radix4_top
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:42 on Nov 20,2025
# vlog -reportprogress 300 -work work e:/MultimodeFFT/tb/radix2_2/tb_fft_radix2_2_top.v 
# -- Compiling module tb_fft_radix2_2_top
# 
# Top level modules:
# 	tb_fft_radix2_2_top
# End time: 01:43:42 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_fft_radix2_2.do
# vsim -voptargs=""+acc"" work.tb_fft_radix2_2_top 
# Start time: 01:44:00 on Nov 20,2025
# Loading work.tb_fft_radix2_2_top
# Loading work.fft_radix2_2_top
# Loading work.control_radix2_2
# Loading work.register_bank
# Loading work.twiddle_rom_radix2_2
# Loading work.butterfly_radix2_2
# Loading work.complex_adder
# Loading work.complex_subtractor
# Loading work.complex_multiplier
# ========================================
# Radix-2^2 16-point FFT Test - Impulse Input
# ========================================
# FFT Complete!
# All 16 output bins (real part):
#   X[0]  = 32767
#   X[1]  = 32766
#   X[2]  = 32766
#   X[3]  = 32766
#   X[4]  = 32766
#   X[5]  = 32765
#   X[6]  = 32765
#   X[7]  = 32765
#   X[8]  = 32766
#   X[9]  = 32765
#   X[10] = 32765
#   X[11] = 32765
#   X[12] = 32766
#   X[13] = 32765
#   X[14] = 32765
#   X[15] = 32765
# ** Note: $finish    : e:/MultimodeFFT/tb/radix2_2/tb_fft_radix2_2_top.v(78)
#    Time: 115 ns  Iteration: 0  Instance: /tb_fft_radix2_2_top
# 1
# Break in Module tb_fft_radix2_2_top at e:/MultimodeFFT/tb/radix2_2/tb_fft_radix2_2_top.v line 78
