// Seed: 734885915
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri id_5,
    output wand id_6,
    output supply0 id_7
);
  wire id_9;
  always id_2 = 1'b0;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output wand id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input wire id_6,
    output supply0 id_7,
    output wor id_8,
    input tri0 id_9
);
  wire id_11;
  wire id_12, id_13;
  module_0(
      id_0, id_5, id_8, id_7, id_9, id_8, id_7, id_7
  );
endmodule
