#[doc = "Register `PSPWRDWNCLR2` reader"]
pub type R = crate::R<Pspwrdwnclr2Spec>;
#[doc = "Register `PSPWRDWNCLR2` writer"]
pub type W = crate::W<Pspwrdwnclr2Spec>;
#[doc = "Field `PS16_QUAD0_PWRDWN_CLR` reader - 0:0\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps16Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS16_QUAD0_PWRDWN_CLR` writer - 0:0\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps16Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS16_QUAD1_PWRDWN_CLR` reader - 1:1\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps16Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS16_QUAD1_PWRDWN_CLR` writer - 1:1\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps16Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS16_QUAD2_PWRDWN_CLR` reader - 2:2\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps16Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS16_QUAD2_PWRDWN_CLR` writer - 2:2\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps16Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS16_QUAD3_PWRDWN_CLR` reader - 3:3\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps16Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS16_QUAD3_PWRDWN_CLR` writer - 3:3\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps16Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS17_QUAD0_PWRDWN_CLR` reader - 4:4\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps17Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS17_QUAD0_PWRDWN_CLR` writer - 4:4\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps17Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS17_QUAD1_PWRDWN_CLR` reader - 5:5\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps17Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS17_QUAD1_PWRDWN_CLR` writer - 5:5\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps17Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS17_QUAD2_PWRDWN_CLR` reader - 6:6\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps17Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS17_QUAD2_PWRDWN_CLR` writer - 6:6\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps17Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS17_QUAD3_PWRDWN_CLR` reader - 7:7\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps17Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS17_QUAD3_PWRDWN_CLR` writer - 7:7\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps17Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS18_QUAD0_PWRDWN_CLR` reader - 8:8\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps18Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS18_QUAD0_PWRDWN_CLR` writer - 8:8\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps18Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS18_QUAD1_PWRDWN_CLR` reader - 9:9\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps18Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS18_QUAD1_PWRDWN_CLR` writer - 9:9\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps18Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS18_QUAD2_PWRDWN_CLR` reader - 10:10\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps18Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS18_QUAD2_PWRDWN_CLR` writer - 10:10\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps18Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS18_QUAD3_PWRDWN_CLR` reader - 11:11\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps18Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS18_QUAD3_PWRDWN_CLR` writer - 11:11\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps18Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS19_QUAD0_PWRDWN_CLR` reader - 12:12\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps19Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS19_QUAD0_PWRDWN_CLR` writer - 12:12\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps19Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS19_QUAD1_PWRDWN_CLR` reader - 13:13\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps19Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS19_QUAD1_PWRDWN_CLR` writer - 13:13\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps19Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS19_QUAD2_PWRDWN_CLR` reader - 14:14\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps19Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS19_QUAD2_PWRDWN_CLR` writer - 14:14\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps19Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS19_QUAD3_PWRDWN_CLR` reader - 15:15\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps19Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS19_QUAD3_PWRDWN_CLR` writer - 15:15\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps19Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS20_QUAD0_PWRDWN_CLR` reader - 16:16\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps20Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS20_QUAD0_PWRDWN_CLR` writer - 16:16\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps20Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS20_QUAD1_PWRDWN_CLR` reader - 17:17\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps20Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS20_QUAD1_PWRDWN_CLR` writer - 17:17\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps20Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS20_QUAD2_PWRDWN_CLR` reader - 18:18\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps20Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS20_QUAD2_PWRDWN_CLR` writer - 18:18\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps20Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS20_QUAD3_PWRDWN_CLR` reader - 19:19\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps20Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS20_QUAD3_PWRDWN_CLR` writer - 19:19\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps20Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS21_QUAD0_PWRDWN_CLR` reader - 20:20\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps21Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS21_QUAD0_PWRDWN_CLR` writer - 20:20\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps21Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS21_QUAD1_PWRDWN_CLR` reader - 21:21\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps21Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS21_QUAD1_PWRDWN_CLR` writer - 21:21\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps21Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS21_QUAD2_PWRDWN_CLR` reader - 22:22\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps21Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS21_QUAD2_PWRDWN_CLR` writer - 22:22\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps21Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS21_QUAD3_PWRDWN_CLR` reader - 23:23\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps21Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS21_QUAD3_PWRDWN_CLR` writer - 23:23\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps21Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS22_QUAD0_PWRDWN_CLR` reader - 24:24\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps22Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS22_QUAD0_PWRDWN_CLR` writer - 24:24\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps22Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS22_QUAD1_PWRDWN_CLR` reader - 25:25\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps22Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS22_QUAD1_PWRDWN_CLR` writer - 25:25\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps22Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS22_QUAD2_PWRDWN_CLR` reader - 26:26\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps22Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS22_QUAD2_PWRDWN_CLR` writer - 26:26\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps22Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS22_QUAD3_PWRDWN_CLR` reader - 27:27\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps22Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS22_QUAD3_PWRDWN_CLR` writer - 27:27\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps22Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS23_QUAD0_PWRDWN_CLR` reader - 28:28\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps23Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS23_QUAD0_PWRDWN_CLR` writer - 28:28\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps23Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS23_QUAD1_PWRDWN_CLR` reader - 29:29\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps23Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS23_QUAD1_PWRDWN_CLR` writer - 29:29\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps23Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS23_QUAD2_PWRDWN_CLR` reader - 30:30\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps23Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS23_QUAD2_PWRDWN_CLR` writer - 30:30\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps23Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS23_QUAD3_PWRDWN_CLR` reader - 31:31\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps23Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS23_QUAD3_PWRDWN_CLR` writer - 31:31\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
pub type Ps23Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps16_quad0_pwrdwn_clr(&self) -> Ps16Quad0PwrdwnClrR {
        Ps16Quad0PwrdwnClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps16_quad1_pwrdwn_clr(&self) -> Ps16Quad1PwrdwnClrR {
        Ps16Quad1PwrdwnClrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps16_quad2_pwrdwn_clr(&self) -> Ps16Quad2PwrdwnClrR {
        Ps16Quad2PwrdwnClrR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps16_quad3_pwrdwn_clr(&self) -> Ps16Quad3PwrdwnClrR {
        Ps16Quad3PwrdwnClrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps17_quad0_pwrdwn_clr(&self) -> Ps17Quad0PwrdwnClrR {
        Ps17Quad0PwrdwnClrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps17_quad1_pwrdwn_clr(&self) -> Ps17Quad1PwrdwnClrR {
        Ps17Quad1PwrdwnClrR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps17_quad2_pwrdwn_clr(&self) -> Ps17Quad2PwrdwnClrR {
        Ps17Quad2PwrdwnClrR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps17_quad3_pwrdwn_clr(&self) -> Ps17Quad3PwrdwnClrR {
        Ps17Quad3PwrdwnClrR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps18_quad0_pwrdwn_clr(&self) -> Ps18Quad0PwrdwnClrR {
        Ps18Quad0PwrdwnClrR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps18_quad1_pwrdwn_clr(&self) -> Ps18Quad1PwrdwnClrR {
        Ps18Quad1PwrdwnClrR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps18_quad2_pwrdwn_clr(&self) -> Ps18Quad2PwrdwnClrR {
        Ps18Quad2PwrdwnClrR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps18_quad3_pwrdwn_clr(&self) -> Ps18Quad3PwrdwnClrR {
        Ps18Quad3PwrdwnClrR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps19_quad0_pwrdwn_clr(&self) -> Ps19Quad0PwrdwnClrR {
        Ps19Quad0PwrdwnClrR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps19_quad1_pwrdwn_clr(&self) -> Ps19Quad1PwrdwnClrR {
        Ps19Quad1PwrdwnClrR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps19_quad2_pwrdwn_clr(&self) -> Ps19Quad2PwrdwnClrR {
        Ps19Quad2PwrdwnClrR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps19_quad3_pwrdwn_clr(&self) -> Ps19Quad3PwrdwnClrR {
        Ps19Quad3PwrdwnClrR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps20_quad0_pwrdwn_clr(&self) -> Ps20Quad0PwrdwnClrR {
        Ps20Quad0PwrdwnClrR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps20_quad1_pwrdwn_clr(&self) -> Ps20Quad1PwrdwnClrR {
        Ps20Quad1PwrdwnClrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps20_quad2_pwrdwn_clr(&self) -> Ps20Quad2PwrdwnClrR {
        Ps20Quad2PwrdwnClrR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps20_quad3_pwrdwn_clr(&self) -> Ps20Quad3PwrdwnClrR {
        Ps20Quad3PwrdwnClrR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps21_quad0_pwrdwn_clr(&self) -> Ps21Quad0PwrdwnClrR {
        Ps21Quad0PwrdwnClrR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps21_quad1_pwrdwn_clr(&self) -> Ps21Quad1PwrdwnClrR {
        Ps21Quad1PwrdwnClrR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps21_quad2_pwrdwn_clr(&self) -> Ps21Quad2PwrdwnClrR {
        Ps21Quad2PwrdwnClrR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps21_quad3_pwrdwn_clr(&self) -> Ps21Quad3PwrdwnClrR {
        Ps21Quad3PwrdwnClrR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps22_quad0_pwrdwn_clr(&self) -> Ps22Quad0PwrdwnClrR {
        Ps22Quad0PwrdwnClrR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps22_quad1_pwrdwn_clr(&self) -> Ps22Quad1PwrdwnClrR {
        Ps22Quad1PwrdwnClrR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps22_quad2_pwrdwn_clr(&self) -> Ps22Quad2PwrdwnClrR {
        Ps22Quad2PwrdwnClrR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps22_quad3_pwrdwn_clr(&self) -> Ps22Quad3PwrdwnClrR {
        Ps22Quad3PwrdwnClrR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps23_quad0_pwrdwn_clr(&self) -> Ps23Quad0PwrdwnClrR {
        Ps23Quad0PwrdwnClrR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps23_quad1_pwrdwn_clr(&self) -> Ps23Quad1PwrdwnClrR {
        Ps23Quad1PwrdwnClrR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps23_quad2_pwrdwn_clr(&self) -> Ps23Quad2PwrdwnClrR {
        Ps23Quad2PwrdwnClrR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps23_quad3_pwrdwn_clr(&self) -> Ps23Quad3PwrdwnClrR {
        Ps23Quad3PwrdwnClrR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps16_quad0_pwrdwn_clr(&mut self) -> Ps16Quad0PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps16Quad0PwrdwnClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps16_quad1_pwrdwn_clr(&mut self) -> Ps16Quad1PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps16Quad1PwrdwnClrW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps16_quad2_pwrdwn_clr(&mut self) -> Ps16Quad2PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps16Quad2PwrdwnClrW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps16_quad3_pwrdwn_clr(&mut self) -> Ps16Quad3PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps16Quad3PwrdwnClrW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps17_quad0_pwrdwn_clr(&mut self) -> Ps17Quad0PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps17Quad0PwrdwnClrW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps17_quad1_pwrdwn_clr(&mut self) -> Ps17Quad1PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps17Quad1PwrdwnClrW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps17_quad2_pwrdwn_clr(&mut self) -> Ps17Quad2PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps17Quad2PwrdwnClrW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps17_quad3_pwrdwn_clr(&mut self) -> Ps17Quad3PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps17Quad3PwrdwnClrW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps18_quad0_pwrdwn_clr(&mut self) -> Ps18Quad0PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps18Quad0PwrdwnClrW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps18_quad1_pwrdwn_clr(&mut self) -> Ps18Quad1PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps18Quad1PwrdwnClrW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps18_quad2_pwrdwn_clr(&mut self) -> Ps18Quad2PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps18Quad2PwrdwnClrW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps18_quad3_pwrdwn_clr(&mut self) -> Ps18Quad3PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps18Quad3PwrdwnClrW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps19_quad0_pwrdwn_clr(&mut self) -> Ps19Quad0PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps19Quad0PwrdwnClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps19_quad1_pwrdwn_clr(&mut self) -> Ps19Quad1PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps19Quad1PwrdwnClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps19_quad2_pwrdwn_clr(&mut self) -> Ps19Quad2PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps19Quad2PwrdwnClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps19_quad3_pwrdwn_clr(&mut self) -> Ps19Quad3PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps19Quad3PwrdwnClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps20_quad0_pwrdwn_clr(&mut self) -> Ps20Quad0PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps20Quad0PwrdwnClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps20_quad1_pwrdwn_clr(&mut self) -> Ps20Quad1PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps20Quad1PwrdwnClrW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps20_quad2_pwrdwn_clr(&mut self) -> Ps20Quad2PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps20Quad2PwrdwnClrW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps20_quad3_pwrdwn_clr(&mut self) -> Ps20Quad3PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps20Quad3PwrdwnClrW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps21_quad0_pwrdwn_clr(&mut self) -> Ps21Quad0PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps21Quad0PwrdwnClrW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps21_quad1_pwrdwn_clr(&mut self) -> Ps21Quad1PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps21Quad1PwrdwnClrW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps21_quad2_pwrdwn_clr(&mut self) -> Ps21Quad2PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps21Quad2PwrdwnClrW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps21_quad3_pwrdwn_clr(&mut self) -> Ps21Quad3PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps21Quad3PwrdwnClrW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps22_quad0_pwrdwn_clr(&mut self) -> Ps22Quad0PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps22Quad0PwrdwnClrW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps22_quad1_pwrdwn_clr(&mut self) -> Ps22Quad1PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps22Quad1PwrdwnClrW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps22_quad2_pwrdwn_clr(&mut self) -> Ps22Quad2PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps22Quad2PwrdwnClrW::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps22_quad3_pwrdwn_clr(&mut self) -> Ps22Quad3PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps22Quad3PwrdwnClrW::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps23_quad0_pwrdwn_clr(&mut self) -> Ps23Quad0PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps23Quad0PwrdwnClrW::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps23_quad1_pwrdwn_clr(&mut self) -> Ps23Quad1PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps23Quad1PwrdwnClrW::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps23_quad2_pwrdwn_clr(&mut self) -> Ps23Quad2PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps23Quad2PwrdwnClrW::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps23_quad3_pwrdwn_clr(&mut self) -> Ps23Quad3PwrdwnClrW<Pspwrdwnclr2Spec> {
        Ps23Quad3PwrdwnClrW::new(self, 31)
    }
}
#[doc = "Clear-only register to deassert powerdown bits of the applicable peripherals in the 32 quadrants of PS16 to PS23\n\nYou can [`read`](crate::Reg::read) this register and get [`pspwrdwnclr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pspwrdwnclr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pspwrdwnclr2Spec;
impl crate::RegisterSpec for Pspwrdwnclr2Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pspwrdwnclr2::R`](R) reader structure"]
impl crate::Readable for Pspwrdwnclr2Spec {}
#[doc = "`write(|w| ..)` method takes [`pspwrdwnclr2::W`](W) writer structure"]
impl crate::Writable for Pspwrdwnclr2Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PSPWRDWNCLR2 to value 0"]
impl crate::Resettable for Pspwrdwnclr2Spec {
    const RESET_VALUE: u32 = 0;
}
