[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PackageParamConst/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PackageParamConst/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<70> s<69> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<30> s<3> l<1:1> el<1:8>
n<pkg> u<3> t<StringConst> p<30> s<28> l<1:9> el<1:12>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:14> el<2:19>
n<3> u<5> t<IntConst> p<6> l<2:21> el<2:22>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:21> el<2:22>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:21> el<2:22>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:21> el<2:22>
n<0> u<9> t<IntConst> p<10> l<2:23> el<2:24>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:23> el<2:24>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:23> el<2:24>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:23> el<2:24>
n<> u<13> t<Constant_range> p<14> c<8> l<2:21> el<2:24>
n<> u<14> t<Packed_dimension> p<15> c<13> l<2:20> el<2:25>
n<> u<15> t<Data_type> p<16> c<4> l<2:14> el<2:25>
n<> u<16> t<Data_type_or_implicit> p<26> c<15> s<25> l<2:14> el<2:25>
n<A> u<17> t<StringConst> p<24> s<23> l<2:26> el<2:27>
n<4'hF> u<18> t<IntConst> p<19> l<2:30> el<2:34>
n<> u<19> t<Primary_literal> p<20> c<18> l<2:30> el<2:34>
n<> u<20> t<Constant_primary> p<21> c<19> l<2:30> el<2:34>
n<> u<21> t<Constant_expression> p<22> c<20> l<2:30> el<2:34>
n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<2:30> el<2:34>
n<> u<23> t<Constant_param_expression> p<24> c<22> l<2:30> el<2:34>
n<> u<24> t<Param_assignment> p<25> c<17> l<2:26> el<2:34>
n<> u<25> t<List_of_param_assignments> p<26> c<24> l<2:26> el<2:34>
n<> u<26> t<Parameter_declaration> p<27> c<16> l<2:4> el<2:34>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<2:4> el<2:35>
n<> u<28> t<Package_item> p<30> c<27> s<29> l<2:4> el<2:35>
n<> u<29> t<ENDPACKAGE> p<30> l<3:1> el<3:11>
n<> u<30> t<Package_declaration> p<31> c<2> l<1:1> el<3:11>
n<> u<31> t<Description> p<69> c<30> s<68> l<1:1> el<3:11>
n<module> u<32> t<Module_keyword> p<41> s<33> l<5:1> el<5:7>
n<top> u<33> t<StringConst> p<41> s<40> l<5:8> el<5:11>
n<> u<34> t<PortDir_Out> p<37> s<36> l<5:12> el<5:18>
n<> u<35> t<Data_type_or_implicit> p<36> l<5:19> el<5:19>
n<> u<36> t<Net_port_type> p<37> c<35> l<5:19> el<5:19>
n<> u<37> t<Net_port_header> p<39> c<34> s<38> l<5:12> el<5:18>
n<a> u<38> t<StringConst> p<39> l<5:19> el<5:20>
n<> u<39> t<Ansi_port_declaration> p<40> c<37> l<5:12> el<5:20>
n<> u<40> t<List_of_port_declarations> p<41> c<39> l<5:11> el<5:21>
n<> u<41> t<Module_ansi_header> p<67> c<32> s<65> l<5:1> el<5:22>
n<a> u<42> t<StringConst> p<43> l<6:11> el<6:12>
n<> u<43> t<Ps_or_hierarchical_identifier> p<46> c<42> s<45> l<6:11> el<6:12>
n<> u<44> t<Constant_bit_select> p<45> l<6:13> el<6:13>
n<> u<45> t<Constant_select> p<46> c<44> l<6:13> el<6:13>
n<> u<46> t<Net_lvalue> p<60> c<43> s<59> l<6:11> el<6:12>
n<pkg> u<47> t<StringConst> p<48> l<6:15> el<6:18>
n<> u<48> t<Class_type> p<49> c<47> l<6:15> el<6:18>
n<> u<49> t<Class_scope> p<57> c<48> s<50> l<6:15> el<6:20>
n<A> u<50> t<StringConst> p<57> s<56> l<6:20> el<6:21>
n<0> u<51> t<IntConst> p<52> l<6:22> el<6:23>
n<> u<52> t<Primary_literal> p<53> c<51> l<6:22> el<6:23>
n<> u<53> t<Primary> p<54> c<52> l<6:22> el<6:23>
n<> u<54> t<Expression> p<55> c<53> l<6:22> el<6:23>
n<> u<55> t<Bit_select> p<56> c<54> l<6:21> el<6:24>
n<> u<56> t<Select> p<57> c<55> l<6:21> el<6:24>
n<> u<57> t<Complex_func_call> p<58> c<49> l<6:15> el<6:24>
n<> u<58> t<Primary> p<59> c<57> l<6:15> el<6:24>
n<> u<59> t<Expression> p<60> c<58> l<6:15> el<6:24>
n<> u<60> t<Net_assignment> p<61> c<46> l<6:11> el<6:24>
n<> u<61> t<List_of_net_assignments> p<62> c<60> l<6:11> el<6:24>
n<> u<62> t<Continuous_assign> p<63> c<61> l<6:4> el<6:25>
n<> u<63> t<Module_common_item> p<64> c<62> l<6:4> el<6:25>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<6:4> el<6:25>
n<> u<65> t<Non_port_module_item> p<67> c<64> s<66> l<6:4> el<6:25>
n<> u<66> t<ENDMODULE> p<67> l<7:1> el<7:10>
n<> u<67> t<Module_declaration> p<68> c<41> l<5:1> el<7:10>
n<> u<68> t<Description> p<69> c<67> l<5:1> el<7:10>
n<> u<69> t<Source_text> p<70> c<31> l<1:1> el<7:10>
n<> u<70> t<Top_level_rule> c<1> l<1:1> el<9:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackageParamConst/dut.sv:1:1: No timescale set for "pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/PackageParamConst/dut.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/PackageParamConst/dut.sv:1:1: Compile package "pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/PackageParamConst/dut.sv:5:1: Compile module "work@top".

[NTE:CP0309] ${SURELOG_DIR}/tests/PackageParamConst/dut.sv:5:19: Implicit port type (wire) for "a".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/PackageParamConst/dut.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_select                                             2
constant                                              18
cont_assign                                            2
design                                                 1
logic_net                                              2
logic_typespec                                         7
module_inst                                            5
package                                                2
param_assign                                           4
parameter                                              4
port                                                   2
range                                                  4
ref_obj                                               15
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
bit_select                                             2
constant                                              18
cont_assign                                            3
design                                                 1
logic_net                                              2
logic_typespec                                         7
module_inst                                            5
package                                                2
param_assign                                           4
parameter                                              4
port                                                   3
range                                                  4
ref_obj                                               18
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackageParamConst/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PackageParamConst/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PackageParamConst/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiParameter:
  \_parameter: (pkg::A), line:2:26, endln:2:27
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:1:1, endln:3:11
    |HEX:F
    |vpiTypespec:
    \_ref_obj: (pkg::A)
      |vpiParent:
      \_parameter: (pkg::A), line:2:26, endln:2:27
      |vpiFullName:pkg::A
      |vpiActual:
      \_logic_typespec: , line:2:14, endln:2:25
    |vpiName:A
    |vpiFullName:pkg::A
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:34
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:1:1, endln:3:11
    |vpiRhs:
    \_constant: , line:2:30, endln:2:34
      |vpiParent:
      \_param_assign: , line:2:26, endln:2:34
      |vpiDecompile:4'hF
      |vpiSize:4
      |HEX:F
      |vpiTypespec:
      \_ref_obj: (pkg)
        |vpiParent:
        \_constant: , line:2:30, endln:2:34
        |vpiFullName:pkg
        |vpiActual:
        \_logic_typespec: , line:2:14, endln:2:25
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (pkg::A), line:2:26, endln:2:27
  |vpiDefName:pkg
|uhdmtopPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiParameter:
  \_parameter: (pkg::A), line:2:26, endln:2:27
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:1:1, endln:3:11
    |HEX:F
    |vpiTypespec:
    \_ref_obj: (pkg::A)
      |vpiParent:
      \_parameter: (pkg::A), line:2:26, endln:2:27
      |vpiFullName:pkg::A
      |vpiActual:
      \_logic_typespec: , line:2:14, endln:2:25
    |vpiName:A
    |vpiFullName:pkg::A
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:34
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:1:1, endln:3:11
    |vpiRhs:
    \_constant: , line:2:30, endln:2:34
      |vpiParent:
      \_param_assign: , line:2:26, endln:2:34
      |vpiDecompile:4'hF
      |vpiSize:4
      |HEX:F
      |vpiTypespec:
      \_ref_obj: (pkg)
        |vpiParent:
        \_constant: , line:2:30, endln:2:34
        |vpiFullName:pkg
        |vpiActual:
        \_logic_typespec: , line:2:14, endln:2:25
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (pkg::A), line:2:26, endln:2:27
  |vpiDefName:pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:5:1, endln:7:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:5:19, endln:5:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:5:1, endln:7:10
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiPort:
  \_port: (a), line:5:19, endln:5:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:5:1, endln:7:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a.a), line:5:19, endln:5:20
      |vpiParent:
      \_port: (a), line:5:19, endln:5:20
      |vpiName:a
      |vpiFullName:work@top.a.a
      |vpiActual:
      \_logic_net: (work@top.a), line:5:19, endln:5:20
    |vpiTypedef:
    \_ref_obj: (work@top.a)
      |vpiParent:
      \_port: (a), line:5:19, endln:5:20
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:5:19, endln:5:19
  |vpiContAssign:
  \_cont_assign: , line:6:11, endln:6:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:5:1, endln:7:10
    |vpiRhs:
    \_bit_select: (pkg::A), line:6:22, endln:6:23
      |vpiParent:
      \_parameter: (pkg::A), line:2:26, endln:2:27
      |vpiName:pkg::A
      |vpiIndex:
      \_constant: , line:6:22, endln:6:23
        |vpiParent:
        \_bit_select: (pkg::A), line:6:22, endln:6:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.a), line:6:11, endln:6:12
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:24
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:5:19, endln:5:20
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:5:1, endln:7:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.a), line:5:19, endln:5:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:5:1, endln:7:10
    |vpiTypespec:
    \_ref_obj: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:5:19, endln:5:20
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:5:19, endln:5:19
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:5:19, endln:5:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:5:1, endln:7:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:5:19, endln:5:20
      |vpiParent:
      \_port: (a), line:5:19, endln:5:20
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:5:19, endln:5:20
    |vpiTypedef:
    \_ref_obj: (work@top.a)
      |vpiParent:
      \_port: (a), line:5:19, endln:5:20
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:5:19, endln:5:19
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:5:1, endln:7:10
  |vpiContAssign:
  \_cont_assign: , line:6:11, endln:6:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:5:1, endln:7:10
    |vpiRhs:
    \_constant: 
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:24
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.a), line:6:11, endln:6:12
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:24
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:5:19, endln:5:20
\_weaklyReferenced:
\_logic_typespec: , line:2:14, endln:2:25
  |vpiParent:
  \_parameter: (pkg::A), line:2:26, endln:2:27
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:1:1, endln:3:11
  |vpiRange:
  \_range: , line:2:20, endln:2:25
    |vpiParent:
    \_logic_typespec: , line:2:14, endln:2:25
    |vpiLeftRange:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_range: , line:2:20, endln:2:25
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:23, endln:2:24
      |vpiParent:
      \_range: , line:2:20, endln:2:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:14, endln:2:25
  |vpiParent:
  \_parameter: (pkg::A), line:2:26, endln:2:27
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:1:1, endln:3:11
  |vpiRange:
  \_range: , line:2:20, endln:2:25
    |vpiParent:
    \_logic_typespec: , line:2:14, endln:2:25
    |vpiLeftRange:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_range: , line:2:20, endln:2:25
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:23, endln:2:24
      |vpiParent:
      \_range: , line:2:20, endln:2:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:19, endln:5:19
\_logic_typespec: , line:5:19, endln:5:19
\_logic_typespec: , line:5:19, endln:5:19
\_cont_assign: , line:6:11, endln:6:24
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackageParamConst/dut.sv, line:5:1, endln:7:10
  |vpiRhs:
  \_constant: 
  |vpiLhs:
  \_ref_obj: (work@top.a), line:6:11, endln:6:12
    |vpiParent:
    \_cont_assign: , line:6:11, endln:6:24
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiActual:
    \_logic_net: (work@top.a), line:5:19, endln:5:20
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/PackageParamConst/dut.sv | ${SURELOG_DIR}/build/regression/PackageParamConst/roundtrip/dut_000.sv | 2 | 7 |