Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Sep 25 09:32:49 2023


Cell Usage:
GTP_DFF_C                    52 uses
GTP_DFF_CE                   17 uses
GTP_DFF_P                     4 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      7 uses
GTP_LUT2                     19 uses
GTP_LUT3                     10 uses
GTP_LUT4                     18 uses
GTP_LUT5                     43 uses
GTP_LUT5CARRY                25 uses
GTP_LUT5M                     4 uses
GTP_ROM32X1                   1 use

I/O ports: 8
GTP_INBUF                   3 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 127 of 22560 (0.56%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 127
Total Registers: 74 of 33840 (0.22%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 8 of 226 (3.54%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 3        | 0                 3
  [4, 6)      | 3        | 0                 3
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 54
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                56
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                18
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file mdio_rw_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| mdio_rw_test         | 127     | 74     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_mdio_ctrl        | 51      | 40     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_mdio_dri         | 76      | 34     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared          2           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    729.3946 MHz        20.0000         1.3710         18.629
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.629       0.000              0              2
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.001       0.000              0              2
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_mdio_dri/dri_clk/CLK (GTP_DFF_C)
Endpoint    : u_mdio_dri/dri_clk/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        3.204       4.415         nt_sys_clk       
                                                                           r       u_mdio_dri/dri_clk/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_mdio_dri/dri_clk/Q (GTP_DFF_C)
                                   net (fanout=73)       0.841       5.585         dri_clk          
                                                                                   u_mdio_dri/dri_clk_ce_mux/I0 (GTP_LUT2)
                                   td                    0.185       5.770 r       u_mdio_dri/dri_clk_ce_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.770         u_mdio_dri/_N527 
                                                                           r       u_mdio_dri/dri_clk/D (GTP_DFF_C)

 Data arrival time                                                   5.770         Logic Levels: 1  
                                                                                   Logic: 0.514ns(37.934%), Route: 0.841ns(62.066%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        3.204      24.415         nt_sys_clk       
                                                                           r       u_mdio_dri/dri_clk/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   5.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.629                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_mdio_dri/clk_cnt[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        3.204       4.415         nt_sys_clk       
                                                                           r       u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_mdio_dri/clk_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.297         u_mdio_dri/clk_cnt [0]
                                                                                   u_mdio_dri/clk_cnt[5:0]_inv/I0 (GTP_LUT1)
                                   td                    0.185       5.482 r       u_mdio_dri/clk_cnt[5:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.482         u_mdio_dri/N9 [0]
                                                                           r       u_mdio_dri/clk_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.482         Logic Levels: 1  
                                                                                   Logic: 0.514ns(48.172%), Route: 0.553ns(51.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        3.204      24.415         nt_sys_clk       
                                                                           r       u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   5.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_mdio_dri/clk_cnt[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        3.204       4.415         nt_sys_clk       
                                                                           r       u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_mdio_dri/clk_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_mdio_dri/clk_cnt [0]
                                                                                   u_mdio_dri/clk_cnt[5:0]_inv/I0 (GTP_LUT1)
                                   td                    0.172       5.463 f       u_mdio_dri/clk_cnt[5:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.463         u_mdio_dri/N9 [0]
                                                                           f       u_mdio_dri/clk_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.463         Logic Levels: 1  
                                                                                   Logic: 0.495ns(47.233%), Route: 0.553ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        3.204       4.415         nt_sys_clk       
                                                                           r       u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_mdio_dri/dri_clk/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        3.204       4.415         nt_sys_clk       
                                                                           r       u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_mdio_dri/clk_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_mdio_dri/clk_cnt [0]
                                                                                   u_mdio_dri/dri_clk_ce_mux/I1 (GTP_LUT2)
                                   td                    0.251       5.542 f       u_mdio_dri/dri_clk_ce_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.542         u_mdio_dri/_N527 
                                                                           f       u_mdio_dri/dri_clk/D (GTP_DFF_C)

 Data arrival time                                                   5.542         Logic Levels: 1  
                                                                                   Logic: 0.574ns(50.932%), Route: 0.553ns(49.068%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        3.204       4.415         nt_sys_clk       
                                                                           r       u_mdio_dri/dri_clk/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.080                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.474       2.786         nt_sys_rst_n     
                                                                                   eth_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803       5.589 f       eth_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.589         eth_rst_n        
 eth_rst_n                                                                 f       eth_rst_n (port) 

 Data arrival time                                                   5.589         Logic Levels: 2  
                                                                                   Logic: 4.115ns(73.627%), Route: 1.474ns(26.373%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/clk_cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.312         nt_sys_rst_n     
                                                                                   u_mdio_ctrl/N4/I (GTP_INV)
                                   td                    0.000       1.312 r       u_mdio_ctrl/N4/Z (GTP_INV)
                                   net (fanout=74)       1.474       2.786         u_mdio_ctrl/N4   
                                                                           r       u_mdio_dri/clk_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.786         Logic Levels: 2  
                                                                                   Logic: 1.312ns(47.093%), Route: 1.474ns(52.907%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/dri_clk/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.312         nt_sys_rst_n     
                                                                                   u_mdio_ctrl/N4/I (GTP_INV)
                                   td                    0.000       1.312 r       u_mdio_ctrl/N4/Z (GTP_INV)
                                   net (fanout=74)       1.474       2.786         u_mdio_ctrl/N4   
                                                                           r       u_mdio_dri/dri_clk/C (GTP_DFF_C)

 Data arrival time                                                   2.786         Logic Levels: 2  
                                                                                   Logic: 1.312ns(47.093%), Route: 1.474ns(52.907%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/clk_cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_mdio_ctrl/N4/I (GTP_INV)
                                   td                    0.000       1.211 f       u_mdio_ctrl/N4/Z (GTP_INV)
                                   net (fanout=74)       1.474       2.685         u_mdio_ctrl/N4   
                                                                           f       u_mdio_dri/clk_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.685         Logic Levels: 2  
                                                                                   Logic: 1.211ns(45.102%), Route: 1.474ns(54.898%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/dri_clk/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_mdio_ctrl/N4/I (GTP_INV)
                                   td                    0.000       1.211 f       u_mdio_ctrl/N4/Z (GTP_INV)
                                   net (fanout=74)       1.474       2.685         u_mdio_ctrl/N4   
                                                                           f       u_mdio_dri/dri_clk/C (GTP_DFF_C)

 Data arrival time                                                   2.685         Logic Levels: 2  
                                                                                   Logic: 1.211ns(45.102%), Route: 1.474ns(54.898%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.474       2.685         nt_sys_rst_n     
                                                                                   eth_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.708       5.393 r       eth_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.393         eth_rst_n        
 eth_rst_n                                                                 r       eth_rst_n (port) 

 Data arrival time                                                   5.393         Logic Levels: 2  
                                                                                   Logic: 3.919ns(72.668%), Route: 1.474ns(27.332%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_mdio_dri/clk_cnt[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_mdio_dri/clk_cnt[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_mdio_dri/dri_clk/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                 
+---------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/compile/mdio_rw_test_comp.adf               
|            | C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/mdio_rw_test.fdc                            
| Output     | C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/synthesize/mdio_rw_test_syn.adf             
|            | C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/synthesize/mdio_rw_test_syn.vm              
|            | C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/synthesize/mdio_rw_test_controlsets.txt     
|            | C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/synthesize/snr.db                           
|            | C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/synthesize/mdio_rw_test.snr                 
+---------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 250 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:4s
