vhdtdtfi -lib work C:/Users/asus/Desktop/ISE/ternary_adder/ternary_adder.v -lang verilog -prj ternary_adder -o ternary_half_adder.spl -module ternary_half_adder -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 ternary_half_adder.spl C:/Users/asus/Desktop/ISE/ternary_adder/ternary_half_adder.sym 
xst -intstyle ise -ifn "C:/Users/asus/Desktop/ISE/ternary_adder/ternary_half_adder.xst" -ofn "C:/Users/asus/Desktop/ISE/ternary_adder/ternary_half_adder.syr" 
xst -intstyle ise -ifn "C:/Users/asus/Desktop/ISE/ternary_adder/ternary_half_adder.xst" -ofn "C:/Users/asus/Desktop/ISE/ternary_adder/ternary_half_adder.syr" 
