
Projeto TFT_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000319c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a120  080032a8  080032a8  000132a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800d3c8  0800d3c8  0001d3c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800d3cc  0800d3cc  0001d3cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000088  20000000  0800d3d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000284  20000088  0800d458  00020088  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000030c  0800d458  0002030c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
  9 .debug_info   00015a49  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000289a  00000000  00000000  00035afa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007d03  00000000  00000000  00038394  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a50  00000000  00000000  00040098  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001298  00000000  00000000  00040ae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005e34  00000000  00000000  00041d80  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003a7a  00000000  00000000  00047bb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004b62e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002220  00000000  00000000  0004b6ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	08003290 	.word	0x08003290

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	08003290 	.word	0x08003290

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800015c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800015e:	4b0e      	ldr	r3, [pc, #56]	; (8000198 <HAL_InitTick+0x3c>)
{
 8000160:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000162:	7818      	ldrb	r0, [r3, #0]
 8000164:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000168:	fbb3 f3f0 	udiv	r3, r3, r0
 800016c:	4a0b      	ldr	r2, [pc, #44]	; (800019c <HAL_InitTick+0x40>)
 800016e:	6810      	ldr	r0, [r2, #0]
 8000170:	fbb0 f0f3 	udiv	r0, r0, r3
 8000174:	f000 fba4 	bl	80008c0 <HAL_SYSTICK_Config>
 8000178:	4604      	mov	r4, r0
 800017a:	b958      	cbnz	r0, 8000194 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800017c:	2d0f      	cmp	r5, #15
 800017e:	d809      	bhi.n	8000194 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000180:	4602      	mov	r2, r0
 8000182:	4629      	mov	r1, r5
 8000184:	f04f 30ff 	mov.w	r0, #4294967295
 8000188:	f000 fb5a 	bl	8000840 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <HAL_InitTick+0x44>)
 800018e:	4620      	mov	r0, r4
 8000190:	601d      	str	r5, [r3, #0]
 8000192:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000194:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000196:	bd38      	pop	{r3, r4, r5, pc}
 8000198:	20000000 	.word	0x20000000
 800019c:	20000020 	.word	0x20000020
 80001a0:	20000004 	.word	0x20000004

080001a4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a4:	4a07      	ldr	r2, [pc, #28]	; (80001c4 <HAL_Init+0x20>)
{
 80001a6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001aa:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001ac:	f043 0310 	orr.w	r3, r3, #16
 80001b0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001b2:	f000 fb33 	bl	800081c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001b6:	2000      	movs	r0, #0
 80001b8:	f7ff ffd0 	bl	800015c <HAL_InitTick>
  HAL_MspInit();
 80001bc:	f002 fae0 	bl	8002780 <HAL_MspInit>
}
 80001c0:	2000      	movs	r0, #0
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	40022000 	.word	0x40022000

080001c8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001c8:	4a03      	ldr	r2, [pc, #12]	; (80001d8 <HAL_IncTick+0x10>)
 80001ca:	4b04      	ldr	r3, [pc, #16]	; (80001dc <HAL_IncTick+0x14>)
 80001cc:	6811      	ldr	r1, [r2, #0]
 80001ce:	781b      	ldrb	r3, [r3, #0]
 80001d0:	440b      	add	r3, r1
 80001d2:	6013      	str	r3, [r2, #0]
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	200000cc 	.word	0x200000cc
 80001dc:	20000000 	.word	0x20000000

080001e0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001e0:	4b01      	ldr	r3, [pc, #4]	; (80001e8 <HAL_GetTick+0x8>)
 80001e2:	6818      	ldr	r0, [r3, #0]
}
 80001e4:	4770      	bx	lr
 80001e6:	bf00      	nop
 80001e8:	200000cc 	.word	0x200000cc

080001ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001ec:	b538      	push	{r3, r4, r5, lr}
 80001ee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001f0:	f7ff fff6 	bl	80001e0 <HAL_GetTick>
 80001f4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001f6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001f8:	bf1e      	ittt	ne
 80001fa:	4b04      	ldrne	r3, [pc, #16]	; (800020c <HAL_Delay+0x20>)
 80001fc:	781b      	ldrbne	r3, [r3, #0]
 80001fe:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000200:	f7ff ffee 	bl	80001e0 <HAL_GetTick>
 8000204:	1b40      	subs	r0, r0, r5
 8000206:	4284      	cmp	r4, r0
 8000208:	d8fa      	bhi.n	8000200 <HAL_Delay+0x14>
  {
  }
}
 800020a:	bd38      	pop	{r3, r4, r5, pc}
 800020c:	20000000 	.word	0x20000000

08000210 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000210:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000212:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000214:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000216:	f012 0f50 	tst.w	r2, #80	; 0x50
 800021a:	d11b      	bne.n	8000254 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800021c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800021e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000222:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000224:	681a      	ldr	r2, [r3, #0]
 8000226:	6892      	ldr	r2, [r2, #8]
 8000228:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800022c:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000230:	d10c      	bne.n	800024c <ADC_DMAConvCplt+0x3c>
 8000232:	68da      	ldr	r2, [r3, #12]
 8000234:	b952      	cbnz	r2, 800024c <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000236:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000238:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800023c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800023e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000240:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000242:	bf5e      	ittt	pl
 8000244:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8000246:	f042 0201 	orrpl.w	r2, r2, #1
 800024a:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 800024c:	4618      	mov	r0, r3
 800024e:	f002 f94b 	bl	80024e8 <HAL_ADC_ConvCpltCallback>
 8000252:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000254:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8000256:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800025a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800025c:	4718      	bx	r3

0800025e <HAL_ADC_ConvHalfCpltCallback>:
 800025e:	4770      	bx	lr

08000260 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000260:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000262:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000264:	f7ff fffb 	bl	800025e <HAL_ADC_ConvHalfCpltCallback>
 8000268:	bd08      	pop	{r3, pc}

0800026a <HAL_ADC_LevelOutOfWindowCallback>:
 800026a:	4770      	bx	lr

0800026c <HAL_ADC_IRQHandler>:
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 800026c:	6803      	ldr	r3, [r0, #0]
{
 800026e:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000270:	685a      	ldr	r2, [r3, #4]
{
 8000272:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000274:	0690      	lsls	r0, r2, #26
 8000276:	d527      	bpl.n	80002c8 <HAL_ADC_IRQHandler+0x5c>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8000278:	681a      	ldr	r2, [r3, #0]
 800027a:	0791      	lsls	r1, r2, #30
 800027c:	d524      	bpl.n	80002c8 <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800027e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000280:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000282:	bf5e      	ittt	pl
 8000284:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000286:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 800028a:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800028c:	689a      	ldr	r2, [r3, #8]
 800028e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000292:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000296:	d110      	bne.n	80002ba <HAL_ADC_IRQHandler+0x4e>
 8000298:	68e2      	ldr	r2, [r4, #12]
 800029a:	b972      	cbnz	r2, 80002ba <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800029c:	685a      	ldr	r2, [r3, #4]
 800029e:	f022 0220 	bic.w	r2, r2, #32
 80002a2:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80002a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002aa:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80002ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002ae:	04db      	lsls	r3, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80002b0:	bf5e      	ittt	pl
 80002b2:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80002b4:	f043 0301 	orrpl.w	r3, r3, #1
 80002b8:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 80002ba:	4620      	mov	r0, r4
 80002bc:	f002 f914 	bl	80024e8 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80002c0:	f06f 0212 	mvn.w	r2, #18
 80002c4:	6823      	ldr	r3, [r4, #0]
 80002c6:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80002c8:	6823      	ldr	r3, [r4, #0]
 80002ca:	685a      	ldr	r2, [r3, #4]
 80002cc:	0610      	lsls	r0, r2, #24
 80002ce:	d530      	bpl.n	8000332 <HAL_ADC_IRQHandler+0xc6>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80002d0:	681a      	ldr	r2, [r3, #0]
 80002d2:	0751      	lsls	r1, r2, #29
 80002d4:	d52d      	bpl.n	8000332 <HAL_ADC_IRQHandler+0xc6>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80002d6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80002d8:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80002da:	bf5e      	ittt	pl
 80002dc:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 80002de:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80002e2:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80002e4:	689a      	ldr	r2, [r3, #8]
 80002e6:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 80002ea:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 80002ee:	d00a      	beq.n	8000306 <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80002f0:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80002f2:	0550      	lsls	r0, r2, #21
 80002f4:	d416      	bmi.n	8000324 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80002f6:	689a      	ldr	r2, [r3, #8]
 80002f8:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80002fc:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000300:	d110      	bne.n	8000324 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000302:	68e2      	ldr	r2, [r4, #12]
 8000304:	b972      	cbnz	r2, 8000324 <HAL_ADC_IRQHandler+0xb8>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000306:	685a      	ldr	r2, [r3, #4]
 8000308:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800030c:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800030e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000310:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000314:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000316:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000318:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800031a:	bf5e      	ittt	pl
 800031c:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 800031e:	f043 0301 	orrpl.w	r3, r3, #1
 8000322:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000324:	4620      	mov	r0, r4
 8000326:	f000 fa77 	bl	8000818 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800032a:	f06f 020c 	mvn.w	r2, #12
 800032e:	6823      	ldr	r3, [r4, #0]
 8000330:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000332:	6823      	ldr	r3, [r4, #0]
 8000334:	685a      	ldr	r2, [r3, #4]
 8000336:	0652      	lsls	r2, r2, #25
 8000338:	d50d      	bpl.n	8000356 <HAL_ADC_IRQHandler+0xea>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	07db      	lsls	r3, r3, #31
 800033e:	d50a      	bpl.n	8000356 <HAL_ADC_IRQHandler+0xea>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000340:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000342:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000348:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800034a:	f7ff ff8e 	bl	800026a <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800034e:	f06f 0201 	mvn.w	r2, #1
 8000352:	6823      	ldr	r3, [r4, #0]
 8000354:	601a      	str	r2, [r3, #0]
 8000356:	bd10      	pop	{r4, pc}

08000358 <HAL_ADC_ErrorCallback>:
{
 8000358:	4770      	bx	lr

0800035a <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800035a:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 800035c:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800035e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000360:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000364:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000366:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000368:	f043 0304 	orr.w	r3, r3, #4
 800036c:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800036e:	f7ff fff3 	bl	8000358 <HAL_ADC_ErrorCallback>
 8000372:	bd08      	pop	{r3, pc}

08000374 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000374:	2300      	movs	r3, #0
{ 
 8000376:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000378:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800037a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800037e:	2b01      	cmp	r3, #1
 8000380:	d074      	beq.n	800046c <HAL_ADC_ConfigChannel+0xf8>
 8000382:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8000384:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000386:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800038a:	2d06      	cmp	r5, #6
 800038c:	6802      	ldr	r2, [r0, #0]
 800038e:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000392:	680c      	ldr	r4, [r1, #0]
 8000394:	d825      	bhi.n	80003e2 <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000396:	442b      	add	r3, r5
 8000398:	251f      	movs	r5, #31
 800039a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800039c:	3b05      	subs	r3, #5
 800039e:	409d      	lsls	r5, r3
 80003a0:	ea26 0505 	bic.w	r5, r6, r5
 80003a4:	fa04 f303 	lsl.w	r3, r4, r3
 80003a8:	432b      	orrs	r3, r5
 80003aa:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80003ac:	2c09      	cmp	r4, #9
 80003ae:	ea4f 0344 	mov.w	r3, r4, lsl #1
 80003b2:	688d      	ldr	r5, [r1, #8]
 80003b4:	d92f      	bls.n	8000416 <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80003b6:	2607      	movs	r6, #7
 80003b8:	4423      	add	r3, r4
 80003ba:	68d1      	ldr	r1, [r2, #12]
 80003bc:	3b1e      	subs	r3, #30
 80003be:	409e      	lsls	r6, r3
 80003c0:	ea21 0106 	bic.w	r1, r1, r6
 80003c4:	fa05 f303 	lsl.w	r3, r5, r3
 80003c8:	430b      	orrs	r3, r1
 80003ca:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80003cc:	f1a4 0310 	sub.w	r3, r4, #16
 80003d0:	2b01      	cmp	r3, #1
 80003d2:	d92b      	bls.n	800042c <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80003d4:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 80003d6:	2200      	movs	r2, #0
 80003d8:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 80003dc:	4618      	mov	r0, r3
 80003de:	b002      	add	sp, #8
 80003e0:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 80003e2:	2d0c      	cmp	r5, #12
 80003e4:	d80b      	bhi.n	80003fe <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80003e6:	442b      	add	r3, r5
 80003e8:	251f      	movs	r5, #31
 80003ea:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80003ec:	3b23      	subs	r3, #35	; 0x23
 80003ee:	409d      	lsls	r5, r3
 80003f0:	ea26 0505 	bic.w	r5, r6, r5
 80003f4:	fa04 f303 	lsl.w	r3, r4, r3
 80003f8:	432b      	orrs	r3, r5
 80003fa:	6313      	str	r3, [r2, #48]	; 0x30
 80003fc:	e7d6      	b.n	80003ac <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80003fe:	442b      	add	r3, r5
 8000400:	251f      	movs	r5, #31
 8000402:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000404:	3b41      	subs	r3, #65	; 0x41
 8000406:	409d      	lsls	r5, r3
 8000408:	ea26 0505 	bic.w	r5, r6, r5
 800040c:	fa04 f303 	lsl.w	r3, r4, r3
 8000410:	432b      	orrs	r3, r5
 8000412:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000414:	e7ca      	b.n	80003ac <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000416:	2607      	movs	r6, #7
 8000418:	6911      	ldr	r1, [r2, #16]
 800041a:	4423      	add	r3, r4
 800041c:	409e      	lsls	r6, r3
 800041e:	ea21 0106 	bic.w	r1, r1, r6
 8000422:	fa05 f303 	lsl.w	r3, r5, r3
 8000426:	430b      	orrs	r3, r1
 8000428:	6113      	str	r3, [r2, #16]
 800042a:	e7cf      	b.n	80003cc <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 800042c:	4b10      	ldr	r3, [pc, #64]	; (8000470 <HAL_ADC_ConfigChannel+0xfc>)
 800042e:	429a      	cmp	r2, r3
 8000430:	d116      	bne.n	8000460 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000432:	6893      	ldr	r3, [r2, #8]
 8000434:	021b      	lsls	r3, r3, #8
 8000436:	d4cd      	bmi.n	80003d4 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000438:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800043a:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800043c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000440:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000442:	d1c7      	bne.n	80003d4 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000444:	4b0b      	ldr	r3, [pc, #44]	; (8000474 <HAL_ADC_ConfigChannel+0x100>)
 8000446:	4a0c      	ldr	r2, [pc, #48]	; (8000478 <HAL_ADC_ConfigChannel+0x104>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	fbb3 f2f2 	udiv	r2, r3, r2
 800044e:	230a      	movs	r3, #10
 8000450:	4353      	muls	r3, r2
            wait_loop_index--;
 8000452:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000454:	9b01      	ldr	r3, [sp, #4]
 8000456:	2b00      	cmp	r3, #0
 8000458:	d0bc      	beq.n	80003d4 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 800045a:	9b01      	ldr	r3, [sp, #4]
 800045c:	3b01      	subs	r3, #1
 800045e:	e7f8      	b.n	8000452 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000460:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000462:	f043 0320 	orr.w	r3, r3, #32
 8000466:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000468:	2301      	movs	r3, #1
 800046a:	e7b4      	b.n	80003d6 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 800046c:	2302      	movs	r3, #2
 800046e:	e7b5      	b.n	80003dc <HAL_ADC_ConfigChannel+0x68>
 8000470:	40012400 	.word	0x40012400
 8000474:	20000020 	.word	0x20000020
 8000478:	000f4240 	.word	0x000f4240

0800047c <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 800047c:	2300      	movs	r3, #0
{
 800047e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000480:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000482:	6803      	ldr	r3, [r0, #0]
{
 8000484:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000486:	689a      	ldr	r2, [r3, #8]
 8000488:	07d2      	lsls	r2, r2, #31
 800048a:	d502      	bpl.n	8000492 <ADC_Enable+0x16>
  return HAL_OK;
 800048c:	2000      	movs	r0, #0
}
 800048e:	b002      	add	sp, #8
 8000490:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000492:	689a      	ldr	r2, [r3, #8]
 8000494:	f042 0201 	orr.w	r2, r2, #1
 8000498:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800049a:	4b12      	ldr	r3, [pc, #72]	; (80004e4 <ADC_Enable+0x68>)
 800049c:	4a12      	ldr	r2, [pc, #72]	; (80004e8 <ADC_Enable+0x6c>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80004a4:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80004a6:	9b01      	ldr	r3, [sp, #4]
 80004a8:	b9c3      	cbnz	r3, 80004dc <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 80004aa:	f7ff fe99 	bl	80001e0 <HAL_GetTick>
 80004ae:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80004b0:	6823      	ldr	r3, [r4, #0]
 80004b2:	689d      	ldr	r5, [r3, #8]
 80004b4:	f015 0501 	ands.w	r5, r5, #1
 80004b8:	d1e8      	bne.n	800048c <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80004ba:	f7ff fe91 	bl	80001e0 <HAL_GetTick>
 80004be:	1b80      	subs	r0, r0, r6
 80004c0:	2802      	cmp	r0, #2
 80004c2:	d9f5      	bls.n	80004b0 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 80004c6:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004ca:	f043 0310 	orr.w	r3, r3, #16
 80004ce:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004d0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 80004d2:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004d4:	f043 0301 	orr.w	r3, r3, #1
 80004d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80004da:	e7d8      	b.n	800048e <ADC_Enable+0x12>
      wait_loop_index--;
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	3b01      	subs	r3, #1
 80004e0:	e7e0      	b.n	80004a4 <ADC_Enable+0x28>
 80004e2:	bf00      	nop
 80004e4:	20000020 	.word	0x20000020
 80004e8:	000f4240 	.word	0x000f4240

080004ec <HAL_ADC_Start_IT>:
  __HAL_LOCK(hadc);
 80004ec:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80004f0:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80004f2:	2b01      	cmp	r3, #1
{
 80004f4:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80004f6:	d058      	beq.n	80005aa <HAL_ADC_Start_IT+0xbe>
 80004f8:	2301      	movs	r3, #1
 80004fa:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 80004fe:	f7ff ffbd 	bl	800047c <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8000502:	2800      	cmp	r0, #0
 8000504:	d14d      	bne.n	80005a2 <HAL_ADC_Start_IT+0xb6>
    ADC_STATE_CLR_SET(hadc->State,
 8000506:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000508:	4a29      	ldr	r2, [pc, #164]	; (80005b0 <HAL_ADC_Start_IT+0xc4>)
    ADC_STATE_CLR_SET(hadc->State,
 800050a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800050e:	f023 0301 	bic.w	r3, r3, #1
 8000512:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000516:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000518:	6823      	ldr	r3, [r4, #0]
 800051a:	4293      	cmp	r3, r2
 800051c:	d104      	bne.n	8000528 <HAL_ADC_Start_IT+0x3c>
 800051e:	4925      	ldr	r1, [pc, #148]	; (80005b4 <HAL_ADC_Start_IT+0xc8>)
 8000520:	684a      	ldr	r2, [r1, #4]
 8000522:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000526:	d132      	bne.n	800058e <HAL_ADC_Start_IT+0xa2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000528:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800052a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800052e:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000530:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000532:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000534:	bf41      	itttt	mi
 8000536:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8000538:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 800053c:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000540:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000542:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000544:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000548:	bf1c      	itt	ne
 800054a:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 800054c:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8000550:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8000552:	2200      	movs	r2, #0
 8000554:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000558:	f06f 0202 	mvn.w	r2, #2
 800055c:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800055e:	685a      	ldr	r2, [r3, #4]
 8000560:	f042 0220 	orr.w	r2, r2, #32
 8000564:	605a      	str	r2, [r3, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000566:	689a      	ldr	r2, [r3, #8]
 8000568:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800056c:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000570:	d113      	bne.n	800059a <HAL_ADC_Start_IT+0xae>
 8000572:	4a0f      	ldr	r2, [pc, #60]	; (80005b0 <HAL_ADC_Start_IT+0xc4>)
 8000574:	4293      	cmp	r3, r2
 8000576:	d105      	bne.n	8000584 <HAL_ADC_Start_IT+0x98>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000578:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 800057c:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800057e:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000582:	d10a      	bne.n	800059a <HAL_ADC_Start_IT+0xae>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000584:	689a      	ldr	r2, [r3, #8]
 8000586:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800058a:	609a      	str	r2, [r3, #8]
 800058c:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800058e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000590:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000594:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000596:	684a      	ldr	r2, [r1, #4]
 8000598:	e7cb      	b.n	8000532 <HAL_ADC_Start_IT+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800059a:	689a      	ldr	r2, [r3, #8]
 800059c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80005a0:	e7f3      	b.n	800058a <HAL_ADC_Start_IT+0x9e>
    __HAL_UNLOCK(hadc);
 80005a2:	2300      	movs	r3, #0
 80005a4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80005a8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 80005aa:	2002      	movs	r0, #2
}
 80005ac:	bd10      	pop	{r4, pc}
 80005ae:	bf00      	nop
 80005b0:	40012800 	.word	0x40012800
 80005b4:	40012400 	.word	0x40012400

080005b8 <HAL_ADC_Start_DMA>:
{
 80005b8:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 80005bc:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80005be:	4b40      	ldr	r3, [pc, #256]	; (80006c0 <HAL_ADC_Start_DMA+0x108>)
 80005c0:	6802      	ldr	r2, [r0, #0]
{
 80005c2:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80005c4:	429a      	cmp	r2, r3
{
 80005c6:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80005c8:	d002      	beq.n	80005d0 <HAL_ADC_Start_DMA+0x18>
 80005ca:	493e      	ldr	r1, [pc, #248]	; (80006c4 <HAL_ADC_Start_DMA+0x10c>)
 80005cc:	428a      	cmp	r2, r1
 80005ce:	d103      	bne.n	80005d8 <HAL_ADC_Start_DMA+0x20>
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 80005d6:	d16e      	bne.n	80006b6 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 80005d8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d06c      	beq.n	80006ba <HAL_ADC_Start_DMA+0x102>
 80005e0:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80005e2:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 80005e4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 80005e8:	f7ff ff48 	bl	800047c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80005ec:	4606      	mov	r6, r0
 80005ee:	2800      	cmp	r0, #0
 80005f0:	d15d      	bne.n	80006ae <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 80005f2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005f4:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80005f6:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005fa:	4b32      	ldr	r3, [pc, #200]	; (80006c4 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 80005fc:	f020 0001 	bic.w	r0, r0, #1
 8000600:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000604:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8000606:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000608:	d104      	bne.n	8000614 <HAL_ADC_Start_DMA+0x5c>
 800060a:	4a2d      	ldr	r2, [pc, #180]	; (80006c0 <HAL_ADC_Start_DMA+0x108>)
 800060c:	6853      	ldr	r3, [r2, #4]
 800060e:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000612:	d13e      	bne.n	8000692 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000614:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000616:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800061a:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800061c:	684b      	ldr	r3, [r1, #4]
 800061e:	055a      	lsls	r2, r3, #21
 8000620:	d505      	bpl.n	800062e <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000622:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000624:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000628:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800062c:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800062e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000630:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000632:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000636:	bf18      	it	ne
 8000638:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800063a:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800063c:	bf18      	it	ne
 800063e:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8000642:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8000644:	2300      	movs	r3, #0
 8000646:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800064a:	4b1f      	ldr	r3, [pc, #124]	; (80006c8 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800064c:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800064e:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000650:	4b1e      	ldr	r3, [pc, #120]	; (80006cc <HAL_ADC_Start_DMA+0x114>)
 8000652:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000654:	4b1e      	ldr	r3, [pc, #120]	; (80006d0 <HAL_ADC_Start_DMA+0x118>)
 8000656:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000658:	f06f 0302 	mvn.w	r3, #2
 800065c:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000660:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8000664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000668:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800066c:	4643      	mov	r3, r8
 800066e:	f000 f983 	bl	8000978 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000672:	6823      	ldr	r3, [r4, #0]
 8000674:	689a      	ldr	r2, [r3, #8]
 8000676:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800067a:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800067e:	689a      	ldr	r2, [r3, #8]
 8000680:	bf0c      	ite	eq
 8000682:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000686:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 800068a:	609a      	str	r2, [r3, #8]
}
 800068c:	4630      	mov	r0, r6
 800068e:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000692:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800069a:	6853      	ldr	r3, [r2, #4]
 800069c:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800069e:	bf41      	itttt	mi
 80006a0:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 80006a2:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 80006a6:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80006aa:	62a0      	strmi	r0, [r4, #40]	; 0x28
 80006ac:	e7bf      	b.n	800062e <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 80006ae:	2300      	movs	r3, #0
 80006b0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80006b4:	e7ea      	b.n	800068c <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 80006b6:	2601      	movs	r6, #1
 80006b8:	e7e8      	b.n	800068c <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 80006ba:	2602      	movs	r6, #2
 80006bc:	e7e6      	b.n	800068c <HAL_ADC_Start_DMA+0xd4>
 80006be:	bf00      	nop
 80006c0:	40012400 	.word	0x40012400
 80006c4:	40012800 	.word	0x40012800
 80006c8:	08000211 	.word	0x08000211
 80006cc:	08000261 	.word	0x08000261
 80006d0:	0800035b 	.word	0x0800035b

080006d4 <ADC_ConversionStop_Disable>:
{
 80006d4:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80006d6:	6803      	ldr	r3, [r0, #0]
{
 80006d8:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80006da:	689a      	ldr	r2, [r3, #8]
 80006dc:	07d2      	lsls	r2, r2, #31
 80006de:	d401      	bmi.n	80006e4 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 80006e0:	2000      	movs	r0, #0
 80006e2:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80006e4:	689a      	ldr	r2, [r3, #8]
 80006e6:	f022 0201 	bic.w	r2, r2, #1
 80006ea:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80006ec:	f7ff fd78 	bl	80001e0 <HAL_GetTick>
 80006f0:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80006f2:	6823      	ldr	r3, [r4, #0]
 80006f4:	689b      	ldr	r3, [r3, #8]
 80006f6:	07db      	lsls	r3, r3, #31
 80006f8:	d5f2      	bpl.n	80006e0 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80006fa:	f7ff fd71 	bl	80001e0 <HAL_GetTick>
 80006fe:	1b40      	subs	r0, r0, r5
 8000700:	2802      	cmp	r0, #2
 8000702:	d9f6      	bls.n	80006f2 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000704:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000706:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000708:	f043 0310 	orr.w	r3, r3, #16
 800070c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800070e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000710:	f043 0301 	orr.w	r3, r3, #1
 8000714:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000716:	bd38      	pop	{r3, r4, r5, pc}

08000718 <HAL_ADC_Init>:
{
 8000718:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800071a:	4604      	mov	r4, r0
 800071c:	2800      	cmp	r0, #0
 800071e:	d071      	beq.n	8000804 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000720:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000722:	b923      	cbnz	r3, 800072e <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000724:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000726:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800072a:	f002 f879 	bl	8002820 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800072e:	4620      	mov	r0, r4
 8000730:	f7ff ffd0 	bl	80006d4 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000734:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000736:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800073a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800073c:	d164      	bne.n	8000808 <HAL_ADC_Init+0xf0>
 800073e:	2800      	cmp	r0, #0
 8000740:	d162      	bne.n	8000808 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000742:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000744:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000748:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800074a:	f023 0302 	bic.w	r3, r3, #2
 800074e:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000752:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000754:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000756:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000758:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800075a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800075e:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000762:	d038      	beq.n	80007d6 <HAL_ADC_Init+0xbe>
 8000764:	2901      	cmp	r1, #1
 8000766:	bf14      	ite	ne
 8000768:	4606      	movne	r6, r0
 800076a:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800076e:	6965      	ldr	r5, [r4, #20]
 8000770:	2d01      	cmp	r5, #1
 8000772:	d107      	bne.n	8000784 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000774:	2b00      	cmp	r3, #0
 8000776:	d130      	bne.n	80007da <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000778:	69a3      	ldr	r3, [r4, #24]
 800077a:	3b01      	subs	r3, #1
 800077c:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000780:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000784:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000786:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 800078a:	685d      	ldr	r5, [r3, #4]
 800078c:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000790:	ea45 0506 	orr.w	r5, r5, r6
 8000794:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000796:	689e      	ldr	r6, [r3, #8]
 8000798:	4d1d      	ldr	r5, [pc, #116]	; (8000810 <HAL_ADC_Init+0xf8>)
 800079a:	ea05 0506 	and.w	r5, r5, r6
 800079e:	ea45 0502 	orr.w	r5, r5, r2
 80007a2:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80007a4:	d001      	beq.n	80007aa <HAL_ADC_Init+0x92>
 80007a6:	2901      	cmp	r1, #1
 80007a8:	d120      	bne.n	80007ec <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80007aa:	6921      	ldr	r1, [r4, #16]
 80007ac:	3901      	subs	r1, #1
 80007ae:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80007b0:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80007b2:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80007b6:	4329      	orrs	r1, r5
 80007b8:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80007ba:	6899      	ldr	r1, [r3, #8]
 80007bc:	4b15      	ldr	r3, [pc, #84]	; (8000814 <HAL_ADC_Init+0xfc>)
 80007be:	400b      	ands	r3, r1
 80007c0:	429a      	cmp	r2, r3
 80007c2:	d115      	bne.n	80007f0 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 80007c4:	2300      	movs	r3, #0
 80007c6:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80007c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80007ca:	f023 0303 	bic.w	r3, r3, #3
 80007ce:	f043 0301 	orr.w	r3, r3, #1
 80007d2:	62a3      	str	r3, [r4, #40]	; 0x28
 80007d4:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80007d6:	460e      	mov	r6, r1
 80007d8:	e7c9      	b.n	800076e <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80007dc:	f043 0320 	orr.w	r3, r3, #32
 80007e0:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007e2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80007ea:	e7cb      	b.n	8000784 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 80007ec:	2100      	movs	r1, #0
 80007ee:	e7df      	b.n	80007b0 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 80007f0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80007f2:	f023 0312 	bic.w	r3, r3, #18
 80007f6:	f043 0310 	orr.w	r3, r3, #16
 80007fa:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80007fe:	f043 0301 	orr.w	r3, r3, #1
 8000802:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000804:	2001      	movs	r0, #1
}
 8000806:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000808:	f043 0310 	orr.w	r3, r3, #16
 800080c:	62a3      	str	r3, [r4, #40]	; 0x28
 800080e:	e7f9      	b.n	8000804 <HAL_ADC_Init+0xec>
 8000810:	ffe1f7fd 	.word	0xffe1f7fd
 8000814:	ff1f0efe 	.word	0xff1f0efe

08000818 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000818:	4770      	bx	lr
	...

0800081c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800081c:	4a07      	ldr	r2, [pc, #28]	; (800083c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800081e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000820:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000822:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000826:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800082a:	041b      	lsls	r3, r3, #16
 800082c:	0c1b      	lsrs	r3, r3, #16
 800082e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000832:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000836:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000838:	60d3      	str	r3, [r2, #12]
 800083a:	4770      	bx	lr
 800083c:	e000ed00 	.word	0xe000ed00

08000840 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000840:	4b17      	ldr	r3, [pc, #92]	; (80008a0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000842:	b530      	push	{r4, r5, lr}
 8000844:	68dc      	ldr	r4, [r3, #12]
 8000846:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800084a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800084e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000850:	2b04      	cmp	r3, #4
 8000852:	bf28      	it	cs
 8000854:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000856:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000858:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800085c:	bf98      	it	ls
 800085e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000860:	fa05 f303 	lsl.w	r3, r5, r3
 8000864:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000868:	bf88      	it	hi
 800086a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800086c:	4019      	ands	r1, r3
 800086e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000870:	fa05 f404 	lsl.w	r4, r5, r4
 8000874:	3c01      	subs	r4, #1
 8000876:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000878:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800087a:	ea42 0201 	orr.w	r2, r2, r1
 800087e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000882:	bfaf      	iteee	ge
 8000884:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000888:	4b06      	ldrlt	r3, [pc, #24]	; (80008a4 <HAL_NVIC_SetPriority+0x64>)
 800088a:	f000 000f 	andlt.w	r0, r0, #15
 800088e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000890:	bfa5      	ittet	ge
 8000892:	b2d2      	uxtbge	r2, r2
 8000894:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000898:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800089e:	bd30      	pop	{r4, r5, pc}
 80008a0:	e000ed00 	.word	0xe000ed00
 80008a4:	e000ed14 	.word	0xe000ed14

080008a8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80008a8:	2301      	movs	r3, #1
 80008aa:	0942      	lsrs	r2, r0, #5
 80008ac:	f000 001f 	and.w	r0, r0, #31
 80008b0:	fa03 f000 	lsl.w	r0, r3, r0
 80008b4:	4b01      	ldr	r3, [pc, #4]	; (80008bc <HAL_NVIC_EnableIRQ+0x14>)
 80008b6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80008ba:	4770      	bx	lr
 80008bc:	e000e100 	.word	0xe000e100

080008c0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008c0:	3801      	subs	r0, #1
 80008c2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80008c6:	d20a      	bcs.n	80008de <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c8:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ca:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008cc:	4a06      	ldr	r2, [pc, #24]	; (80008e8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ce:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008d0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008d6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008da:	601a      	str	r2, [r3, #0]
 80008dc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80008de:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	e000e010 	.word	0xe000e010
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80008ec:	4b04      	ldr	r3, [pc, #16]	; (8000900 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80008ee:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80008f0:	681a      	ldr	r2, [r3, #0]
 80008f2:	bf0c      	ite	eq
 80008f4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80008f8:	f022 0204 	bicne.w	r2, r2, #4
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	4770      	bx	lr
 8000900:	e000e010 	.word	0xe000e010

08000904 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000904:	4770      	bx	lr

08000906 <HAL_SYSTICK_IRQHandler>:
{
 8000906:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000908:	f7ff fffc 	bl	8000904 <HAL_SYSTICK_Callback>
 800090c:	bd08      	pop	{r3, pc}
	...

08000910 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000910:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000912:	b350      	cbz	r0, 800096a <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000914:	2214      	movs	r2, #20
 8000916:	6801      	ldr	r1, [r0, #0]
 8000918:	4b15      	ldr	r3, [pc, #84]	; (8000970 <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800091a:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800091c:	440b      	add	r3, r1
 800091e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000922:	009b      	lsls	r3, r3, #2
 8000924:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000926:	4b13      	ldr	r3, [pc, #76]	; (8000974 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 8000928:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 800092a:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 800092c:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800092e:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8000932:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000934:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000936:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800093a:	4323      	orrs	r3, r4
 800093c:	6904      	ldr	r4, [r0, #16]
 800093e:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000940:	6944      	ldr	r4, [r0, #20]
 8000942:	4323      	orrs	r3, r4
 8000944:	6984      	ldr	r4, [r0, #24]
 8000946:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000948:	69c4      	ldr	r4, [r0, #28]
 800094a:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800094c:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800094e:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000950:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 8000952:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000954:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 8000958:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800095a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 800095c:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 800095e:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000960:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000962:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 8000966:	4618      	mov	r0, r3
 8000968:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800096a:	2001      	movs	r0, #1
}
 800096c:	bd10      	pop	{r4, pc}
 800096e:	bf00      	nop
 8000970:	bffdfff8 	.word	0xbffdfff8
 8000974:	40020000 	.word	0x40020000

08000978 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000978:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800097a:	f890 4020 	ldrb.w	r4, [r0, #32]
 800097e:	2c01      	cmp	r4, #1
 8000980:	d035      	beq.n	80009ee <HAL_DMA_Start_IT+0x76>
 8000982:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000984:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000988:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800098c:	42a5      	cmp	r5, r4
 800098e:	f04f 0600 	mov.w	r6, #0
 8000992:	f04f 0402 	mov.w	r4, #2
 8000996:	d128      	bne.n	80009ea <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000998:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800099c:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800099e:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80009a0:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80009a2:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80009a4:	f026 0601 	bic.w	r6, r6, #1
 80009a8:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80009aa:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80009ac:	40bd      	lsls	r5, r7
 80009ae:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80009b0:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80009b2:	6843      	ldr	r3, [r0, #4]
 80009b4:	6805      	ldr	r5, [r0, #0]
 80009b6:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 80009b8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80009ba:	bf0b      	itete	eq
 80009bc:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80009be:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80009c0:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80009c2:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80009c4:	b14b      	cbz	r3, 80009da <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80009c6:	6823      	ldr	r3, [r4, #0]
 80009c8:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80009cc:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80009ce:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80009d0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80009d2:	f043 0301 	orr.w	r3, r3, #1
 80009d6:	602b      	str	r3, [r5, #0]
 80009d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80009da:	6823      	ldr	r3, [r4, #0]
 80009dc:	f023 0304 	bic.w	r3, r3, #4
 80009e0:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80009e2:	6823      	ldr	r3, [r4, #0]
 80009e4:	f043 030a 	orr.w	r3, r3, #10
 80009e8:	e7f0      	b.n	80009cc <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80009ea:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80009ee:	2002      	movs	r0, #2
}
 80009f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080009f4 <HAL_DMA_IRQHandler>:
{
 80009f4:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80009f6:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80009f8:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80009fa:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80009fc:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80009fe:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000a00:	4095      	lsls	r5, r2
 8000a02:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8000a04:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000a06:	d032      	beq.n	8000a6e <HAL_DMA_IRQHandler+0x7a>
 8000a08:	074d      	lsls	r5, r1, #29
 8000a0a:	d530      	bpl.n	8000a6e <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000a0c:	681a      	ldr	r2, [r3, #0]
 8000a0e:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000a10:	bf5e      	ittt	pl
 8000a12:	681a      	ldrpl	r2, [r3, #0]
 8000a14:	f022 0204 	bicpl.w	r2, r2, #4
 8000a18:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000a1a:	4a3e      	ldr	r2, [pc, #248]	; (8000b14 <HAL_DMA_IRQHandler+0x120>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d019      	beq.n	8000a54 <HAL_DMA_IRQHandler+0x60>
 8000a20:	3214      	adds	r2, #20
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d018      	beq.n	8000a58 <HAL_DMA_IRQHandler+0x64>
 8000a26:	3214      	adds	r2, #20
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d017      	beq.n	8000a5c <HAL_DMA_IRQHandler+0x68>
 8000a2c:	3214      	adds	r2, #20
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d017      	beq.n	8000a62 <HAL_DMA_IRQHandler+0x6e>
 8000a32:	3214      	adds	r2, #20
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d017      	beq.n	8000a68 <HAL_DMA_IRQHandler+0x74>
 8000a38:	3214      	adds	r2, #20
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	bf0c      	ite	eq
 8000a3e:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8000a42:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8000a46:	4a34      	ldr	r2, [pc, #208]	; (8000b18 <HAL_DMA_IRQHandler+0x124>)
 8000a48:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8000a4a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d05e      	beq.n	8000b0e <HAL_DMA_IRQHandler+0x11a>
}
 8000a50:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8000a52:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000a54:	2304      	movs	r3, #4
 8000a56:	e7f6      	b.n	8000a46 <HAL_DMA_IRQHandler+0x52>
 8000a58:	2340      	movs	r3, #64	; 0x40
 8000a5a:	e7f4      	b.n	8000a46 <HAL_DMA_IRQHandler+0x52>
 8000a5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a60:	e7f1      	b.n	8000a46 <HAL_DMA_IRQHandler+0x52>
 8000a62:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000a66:	e7ee      	b.n	8000a46 <HAL_DMA_IRQHandler+0x52>
 8000a68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000a6c:	e7eb      	b.n	8000a46 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000a6e:	2502      	movs	r5, #2
 8000a70:	4095      	lsls	r5, r2
 8000a72:	4225      	tst	r5, r4
 8000a74:	d035      	beq.n	8000ae2 <HAL_DMA_IRQHandler+0xee>
 8000a76:	078d      	lsls	r5, r1, #30
 8000a78:	d533      	bpl.n	8000ae2 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	0694      	lsls	r4, r2, #26
 8000a7e:	d406      	bmi.n	8000a8e <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	f022 020a 	bic.w	r2, r2, #10
 8000a86:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000a88:	2201      	movs	r2, #1
 8000a8a:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000a8e:	4a21      	ldr	r2, [pc, #132]	; (8000b14 <HAL_DMA_IRQHandler+0x120>)
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d019      	beq.n	8000ac8 <HAL_DMA_IRQHandler+0xd4>
 8000a94:	3214      	adds	r2, #20
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d018      	beq.n	8000acc <HAL_DMA_IRQHandler+0xd8>
 8000a9a:	3214      	adds	r2, #20
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d017      	beq.n	8000ad0 <HAL_DMA_IRQHandler+0xdc>
 8000aa0:	3214      	adds	r2, #20
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d017      	beq.n	8000ad6 <HAL_DMA_IRQHandler+0xe2>
 8000aa6:	3214      	adds	r2, #20
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d017      	beq.n	8000adc <HAL_DMA_IRQHandler+0xe8>
 8000aac:	3214      	adds	r2, #20
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	bf0c      	ite	eq
 8000ab2:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8000ab6:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8000aba:	4a17      	ldr	r2, [pc, #92]	; (8000b18 <HAL_DMA_IRQHandler+0x124>)
 8000abc:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8000abe:	2300      	movs	r3, #0
 8000ac0:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000ac4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000ac6:	e7c1      	b.n	8000a4c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000ac8:	2302      	movs	r3, #2
 8000aca:	e7f6      	b.n	8000aba <HAL_DMA_IRQHandler+0xc6>
 8000acc:	2320      	movs	r3, #32
 8000ace:	e7f4      	b.n	8000aba <HAL_DMA_IRQHandler+0xc6>
 8000ad0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ad4:	e7f1      	b.n	8000aba <HAL_DMA_IRQHandler+0xc6>
 8000ad6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ada:	e7ee      	b.n	8000aba <HAL_DMA_IRQHandler+0xc6>
 8000adc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ae0:	e7eb      	b.n	8000aba <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000ae2:	2508      	movs	r5, #8
 8000ae4:	4095      	lsls	r5, r2
 8000ae6:	4225      	tst	r5, r4
 8000ae8:	d011      	beq.n	8000b0e <HAL_DMA_IRQHandler+0x11a>
 8000aea:	0709      	lsls	r1, r1, #28
 8000aec:	d50f      	bpl.n	8000b0e <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000aee:	6819      	ldr	r1, [r3, #0]
 8000af0:	f021 010e 	bic.w	r1, r1, #14
 8000af4:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000af6:	2301      	movs	r3, #1
 8000af8:	fa03 f202 	lsl.w	r2, r3, r2
 8000afc:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000afe:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000b00:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000b04:	2300      	movs	r3, #0
 8000b06:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000b0a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000b0c:	e79e      	b.n	8000a4c <HAL_DMA_IRQHandler+0x58>
}
 8000b0e:	bc70      	pop	{r4, r5, r6}
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	40020008 	.word	0x40020008
 8000b18:	40020000 	.word	0x40020000

08000b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000b20:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000b22:	4616      	mov	r6, r2
 8000b24:	4b65      	ldr	r3, [pc, #404]	; (8000cbc <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b26:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000ccc <HAL_GPIO_Init+0x1b0>
 8000b2a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000cd0 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8000b2e:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b32:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000b34:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b38:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000b3c:	45a0      	cmp	r8, r4
 8000b3e:	d17f      	bne.n	8000c40 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000b40:	684d      	ldr	r5, [r1, #4]
 8000b42:	2d12      	cmp	r5, #18
 8000b44:	f000 80af 	beq.w	8000ca6 <HAL_GPIO_Init+0x18a>
 8000b48:	f200 8088 	bhi.w	8000c5c <HAL_GPIO_Init+0x140>
 8000b4c:	2d02      	cmp	r5, #2
 8000b4e:	f000 80a7 	beq.w	8000ca0 <HAL_GPIO_Init+0x184>
 8000b52:	d87c      	bhi.n	8000c4e <HAL_GPIO_Init+0x132>
 8000b54:	2d00      	cmp	r5, #0
 8000b56:	f000 808e 	beq.w	8000c76 <HAL_GPIO_Init+0x15a>
 8000b5a:	2d01      	cmp	r5, #1
 8000b5c:	f000 809e 	beq.w	8000c9c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b60:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b64:	2cff      	cmp	r4, #255	; 0xff
 8000b66:	bf93      	iteet	ls
 8000b68:	4682      	movls	sl, r0
 8000b6a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000b6e:	3d08      	subhi	r5, #8
 8000b70:	f8d0 b000 	ldrls.w	fp, [r0]
 8000b74:	bf92      	itee	ls
 8000b76:	00b5      	lslls	r5, r6, #2
 8000b78:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000b7c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b7e:	fa09 f805 	lsl.w	r8, r9, r5
 8000b82:	ea2b 0808 	bic.w	r8, fp, r8
 8000b86:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b8a:	bf88      	it	hi
 8000b8c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b90:	ea48 0505 	orr.w	r5, r8, r5
 8000b94:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b98:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000b9c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000ba0:	d04e      	beq.n	8000c40 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ba2:	4d47      	ldr	r5, [pc, #284]	; (8000cc0 <HAL_GPIO_Init+0x1a4>)
 8000ba4:	4f46      	ldr	r7, [pc, #280]	; (8000cc0 <HAL_GPIO_Init+0x1a4>)
 8000ba6:	69ad      	ldr	r5, [r5, #24]
 8000ba8:	f026 0803 	bic.w	r8, r6, #3
 8000bac:	f045 0501 	orr.w	r5, r5, #1
 8000bb0:	61bd      	str	r5, [r7, #24]
 8000bb2:	69bd      	ldr	r5, [r7, #24]
 8000bb4:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000bb8:	f005 0501 	and.w	r5, r5, #1
 8000bbc:	9501      	str	r5, [sp, #4]
 8000bbe:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000bc2:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bc6:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000bc8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000bcc:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000bd0:	fa09 f90b 	lsl.w	r9, r9, fp
 8000bd4:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bd8:	4d3a      	ldr	r5, [pc, #232]	; (8000cc4 <HAL_GPIO_Init+0x1a8>)
 8000bda:	42a8      	cmp	r0, r5
 8000bdc:	d068      	beq.n	8000cb0 <HAL_GPIO_Init+0x194>
 8000bde:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000be2:	42a8      	cmp	r0, r5
 8000be4:	d066      	beq.n	8000cb4 <HAL_GPIO_Init+0x198>
 8000be6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bea:	42a8      	cmp	r0, r5
 8000bec:	d064      	beq.n	8000cb8 <HAL_GPIO_Init+0x19c>
 8000bee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bf2:	42a8      	cmp	r0, r5
 8000bf4:	bf0c      	ite	eq
 8000bf6:	2503      	moveq	r5, #3
 8000bf8:	2504      	movne	r5, #4
 8000bfa:	fa05 f50b 	lsl.w	r5, r5, fp
 8000bfe:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000c02:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c06:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c08:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000c0c:	bf14      	ite	ne
 8000c0e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c10:	43a5      	biceq	r5, r4
 8000c12:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c14:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c16:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000c1a:	bf14      	ite	ne
 8000c1c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c1e:	43a5      	biceq	r5, r4
 8000c20:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c22:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c24:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c28:	bf14      	ite	ne
 8000c2a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c2c:	43a5      	biceq	r5, r4
 8000c2e:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c30:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c32:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c36:	bf14      	ite	ne
 8000c38:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c3a:	ea25 0404 	biceq.w	r4, r5, r4
 8000c3e:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000c40:	3601      	adds	r6, #1
 8000c42:	2e10      	cmp	r6, #16
 8000c44:	f47f af73 	bne.w	8000b2e <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000c48:	b003      	add	sp, #12
 8000c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000c4e:	2d03      	cmp	r5, #3
 8000c50:	d022      	beq.n	8000c98 <HAL_GPIO_Init+0x17c>
 8000c52:	2d11      	cmp	r5, #17
 8000c54:	d184      	bne.n	8000b60 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c56:	68ca      	ldr	r2, [r1, #12]
 8000c58:	3204      	adds	r2, #4
          break;
 8000c5a:	e781      	b.n	8000b60 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000c5c:	4f1a      	ldr	r7, [pc, #104]	; (8000cc8 <HAL_GPIO_Init+0x1ac>)
 8000c5e:	42bd      	cmp	r5, r7
 8000c60:	d009      	beq.n	8000c76 <HAL_GPIO_Init+0x15a>
 8000c62:	d812      	bhi.n	8000c8a <HAL_GPIO_Init+0x16e>
 8000c64:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000cd4 <HAL_GPIO_Init+0x1b8>
 8000c68:	454d      	cmp	r5, r9
 8000c6a:	d004      	beq.n	8000c76 <HAL_GPIO_Init+0x15a>
 8000c6c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000c70:	454d      	cmp	r5, r9
 8000c72:	f47f af75 	bne.w	8000b60 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c76:	688a      	ldr	r2, [r1, #8]
 8000c78:	b1c2      	cbz	r2, 8000cac <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c7a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000c7c:	bf0c      	ite	eq
 8000c7e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000c82:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c86:	2208      	movs	r2, #8
 8000c88:	e76a      	b.n	8000b60 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000c8a:	4575      	cmp	r5, lr
 8000c8c:	d0f3      	beq.n	8000c76 <HAL_GPIO_Init+0x15a>
 8000c8e:	4565      	cmp	r5, ip
 8000c90:	d0f1      	beq.n	8000c76 <HAL_GPIO_Init+0x15a>
 8000c92:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000cd8 <HAL_GPIO_Init+0x1bc>
 8000c96:	e7eb      	b.n	8000c70 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e761      	b.n	8000b60 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c9c:	68ca      	ldr	r2, [r1, #12]
          break;
 8000c9e:	e75f      	b.n	8000b60 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ca0:	68ca      	ldr	r2, [r1, #12]
 8000ca2:	3208      	adds	r2, #8
          break;
 8000ca4:	e75c      	b.n	8000b60 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ca6:	68ca      	ldr	r2, [r1, #12]
 8000ca8:	320c      	adds	r2, #12
          break;
 8000caa:	e759      	b.n	8000b60 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cac:	2204      	movs	r2, #4
 8000cae:	e757      	b.n	8000b60 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000cb0:	2500      	movs	r5, #0
 8000cb2:	e7a2      	b.n	8000bfa <HAL_GPIO_Init+0xde>
 8000cb4:	2501      	movs	r5, #1
 8000cb6:	e7a0      	b.n	8000bfa <HAL_GPIO_Init+0xde>
 8000cb8:	2502      	movs	r5, #2
 8000cba:	e79e      	b.n	8000bfa <HAL_GPIO_Init+0xde>
 8000cbc:	40010400 	.word	0x40010400
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	40010800 	.word	0x40010800
 8000cc8:	10210000 	.word	0x10210000
 8000ccc:	10310000 	.word	0x10310000
 8000cd0:	10320000 	.word	0x10320000
 8000cd4:	10110000 	.word	0x10110000
 8000cd8:	10220000 	.word	0x10220000

08000cdc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cdc:	b10a      	cbz	r2, 8000ce2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000cde:	6101      	str	r1, [r0, #16]
 8000ce0:	4770      	bx	lr
 8000ce2:	0409      	lsls	r1, r1, #16
 8000ce4:	e7fb      	b.n	8000cde <HAL_GPIO_WritePin+0x2>
	...

08000ce8 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ce8:	6803      	ldr	r3, [r0, #0]
{
 8000cea:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cee:	07db      	lsls	r3, r3, #31
{
 8000cf0:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cf2:	d410      	bmi.n	8000d16 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cf4:	682b      	ldr	r3, [r5, #0]
 8000cf6:	079f      	lsls	r7, r3, #30
 8000cf8:	d45e      	bmi.n	8000db8 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cfa:	682b      	ldr	r3, [r5, #0]
 8000cfc:	0719      	lsls	r1, r3, #28
 8000cfe:	f100 8095 	bmi.w	8000e2c <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d02:	682b      	ldr	r3, [r5, #0]
 8000d04:	075a      	lsls	r2, r3, #29
 8000d06:	f100 80bf 	bmi.w	8000e88 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d0a:	69ea      	ldr	r2, [r5, #28]
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	f040 812d 	bne.w	8000f6c <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000d12:	2000      	movs	r0, #0
 8000d14:	e014      	b.n	8000d40 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d16:	4c90      	ldr	r4, [pc, #576]	; (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000d18:	6863      	ldr	r3, [r4, #4]
 8000d1a:	f003 030c 	and.w	r3, r3, #12
 8000d1e:	2b04      	cmp	r3, #4
 8000d20:	d007      	beq.n	8000d32 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d22:	6863      	ldr	r3, [r4, #4]
 8000d24:	f003 030c 	and.w	r3, r3, #12
 8000d28:	2b08      	cmp	r3, #8
 8000d2a:	d10c      	bne.n	8000d46 <HAL_RCC_OscConfig+0x5e>
 8000d2c:	6863      	ldr	r3, [r4, #4]
 8000d2e:	03de      	lsls	r6, r3, #15
 8000d30:	d509      	bpl.n	8000d46 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d32:	6823      	ldr	r3, [r4, #0]
 8000d34:	039c      	lsls	r4, r3, #14
 8000d36:	d5dd      	bpl.n	8000cf4 <HAL_RCC_OscConfig+0xc>
 8000d38:	686b      	ldr	r3, [r5, #4]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d1da      	bne.n	8000cf4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000d3e:	2001      	movs	r0, #1
}
 8000d40:	b002      	add	sp, #8
 8000d42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d46:	686b      	ldr	r3, [r5, #4]
 8000d48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d4c:	d110      	bne.n	8000d70 <HAL_RCC_OscConfig+0x88>
 8000d4e:	6823      	ldr	r3, [r4, #0]
 8000d50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d54:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d56:	f7ff fa43 	bl	80001e0 <HAL_GetTick>
 8000d5a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d5c:	6823      	ldr	r3, [r4, #0]
 8000d5e:	0398      	lsls	r0, r3, #14
 8000d60:	d4c8      	bmi.n	8000cf4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d62:	f7ff fa3d 	bl	80001e0 <HAL_GetTick>
 8000d66:	1b80      	subs	r0, r0, r6
 8000d68:	2864      	cmp	r0, #100	; 0x64
 8000d6a:	d9f7      	bls.n	8000d5c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000d6c:	2003      	movs	r0, #3
 8000d6e:	e7e7      	b.n	8000d40 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d70:	b99b      	cbnz	r3, 8000d9a <HAL_RCC_OscConfig+0xb2>
 8000d72:	6823      	ldr	r3, [r4, #0]
 8000d74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d78:	6023      	str	r3, [r4, #0]
 8000d7a:	6823      	ldr	r3, [r4, #0]
 8000d7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d80:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d82:	f7ff fa2d 	bl	80001e0 <HAL_GetTick>
 8000d86:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d88:	6823      	ldr	r3, [r4, #0]
 8000d8a:	0399      	lsls	r1, r3, #14
 8000d8c:	d5b2      	bpl.n	8000cf4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d8e:	f7ff fa27 	bl	80001e0 <HAL_GetTick>
 8000d92:	1b80      	subs	r0, r0, r6
 8000d94:	2864      	cmp	r0, #100	; 0x64
 8000d96:	d9f7      	bls.n	8000d88 <HAL_RCC_OscConfig+0xa0>
 8000d98:	e7e8      	b.n	8000d6c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d9a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d9e:	6823      	ldr	r3, [r4, #0]
 8000da0:	d103      	bne.n	8000daa <HAL_RCC_OscConfig+0xc2>
 8000da2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000da6:	6023      	str	r3, [r4, #0]
 8000da8:	e7d1      	b.n	8000d4e <HAL_RCC_OscConfig+0x66>
 8000daa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dae:	6023      	str	r3, [r4, #0]
 8000db0:	6823      	ldr	r3, [r4, #0]
 8000db2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000db6:	e7cd      	b.n	8000d54 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000db8:	4c67      	ldr	r4, [pc, #412]	; (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000dba:	6863      	ldr	r3, [r4, #4]
 8000dbc:	f013 0f0c 	tst.w	r3, #12
 8000dc0:	d007      	beq.n	8000dd2 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000dc2:	6863      	ldr	r3, [r4, #4]
 8000dc4:	f003 030c 	and.w	r3, r3, #12
 8000dc8:	2b08      	cmp	r3, #8
 8000dca:	d110      	bne.n	8000dee <HAL_RCC_OscConfig+0x106>
 8000dcc:	6863      	ldr	r3, [r4, #4]
 8000dce:	03da      	lsls	r2, r3, #15
 8000dd0:	d40d      	bmi.n	8000dee <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dd2:	6823      	ldr	r3, [r4, #0]
 8000dd4:	079b      	lsls	r3, r3, #30
 8000dd6:	d502      	bpl.n	8000dde <HAL_RCC_OscConfig+0xf6>
 8000dd8:	692b      	ldr	r3, [r5, #16]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d1af      	bne.n	8000d3e <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dde:	6823      	ldr	r3, [r4, #0]
 8000de0:	696a      	ldr	r2, [r5, #20]
 8000de2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000de6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000dea:	6023      	str	r3, [r4, #0]
 8000dec:	e785      	b.n	8000cfa <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dee:	692a      	ldr	r2, [r5, #16]
 8000df0:	4b5a      	ldr	r3, [pc, #360]	; (8000f5c <HAL_RCC_OscConfig+0x274>)
 8000df2:	b16a      	cbz	r2, 8000e10 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000df4:	2201      	movs	r2, #1
 8000df6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000df8:	f7ff f9f2 	bl	80001e0 <HAL_GetTick>
 8000dfc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dfe:	6823      	ldr	r3, [r4, #0]
 8000e00:	079f      	lsls	r7, r3, #30
 8000e02:	d4ec      	bmi.n	8000dde <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e04:	f7ff f9ec 	bl	80001e0 <HAL_GetTick>
 8000e08:	1b80      	subs	r0, r0, r6
 8000e0a:	2802      	cmp	r0, #2
 8000e0c:	d9f7      	bls.n	8000dfe <HAL_RCC_OscConfig+0x116>
 8000e0e:	e7ad      	b.n	8000d6c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000e10:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e12:	f7ff f9e5 	bl	80001e0 <HAL_GetTick>
 8000e16:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e18:	6823      	ldr	r3, [r4, #0]
 8000e1a:	0798      	lsls	r0, r3, #30
 8000e1c:	f57f af6d 	bpl.w	8000cfa <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e20:	f7ff f9de 	bl	80001e0 <HAL_GetTick>
 8000e24:	1b80      	subs	r0, r0, r6
 8000e26:	2802      	cmp	r0, #2
 8000e28:	d9f6      	bls.n	8000e18 <HAL_RCC_OscConfig+0x130>
 8000e2a:	e79f      	b.n	8000d6c <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e2c:	69aa      	ldr	r2, [r5, #24]
 8000e2e:	4c4a      	ldr	r4, [pc, #296]	; (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e30:	4b4b      	ldr	r3, [pc, #300]	; (8000f60 <HAL_RCC_OscConfig+0x278>)
 8000e32:	b1da      	cbz	r2, 8000e6c <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000e34:	2201      	movs	r2, #1
 8000e36:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e38:	f7ff f9d2 	bl	80001e0 <HAL_GetTick>
 8000e3c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e40:	079b      	lsls	r3, r3, #30
 8000e42:	d50d      	bpl.n	8000e60 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000e44:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000e48:	4b46      	ldr	r3, [pc, #280]	; (8000f64 <HAL_RCC_OscConfig+0x27c>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e50:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000e52:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000e54:	9b01      	ldr	r3, [sp, #4]
 8000e56:	1e5a      	subs	r2, r3, #1
 8000e58:	9201      	str	r2, [sp, #4]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d1f9      	bne.n	8000e52 <HAL_RCC_OscConfig+0x16a>
 8000e5e:	e750      	b.n	8000d02 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e60:	f7ff f9be 	bl	80001e0 <HAL_GetTick>
 8000e64:	1b80      	subs	r0, r0, r6
 8000e66:	2802      	cmp	r0, #2
 8000e68:	d9e9      	bls.n	8000e3e <HAL_RCC_OscConfig+0x156>
 8000e6a:	e77f      	b.n	8000d6c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000e6c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e6e:	f7ff f9b7 	bl	80001e0 <HAL_GetTick>
 8000e72:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e76:	079f      	lsls	r7, r3, #30
 8000e78:	f57f af43 	bpl.w	8000d02 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e7c:	f7ff f9b0 	bl	80001e0 <HAL_GetTick>
 8000e80:	1b80      	subs	r0, r0, r6
 8000e82:	2802      	cmp	r0, #2
 8000e84:	d9f6      	bls.n	8000e74 <HAL_RCC_OscConfig+0x18c>
 8000e86:	e771      	b.n	8000d6c <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e88:	4c33      	ldr	r4, [pc, #204]	; (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e8a:	69e3      	ldr	r3, [r4, #28]
 8000e8c:	00d8      	lsls	r0, r3, #3
 8000e8e:	d424      	bmi.n	8000eda <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000e90:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e92:	69e3      	ldr	r3, [r4, #28]
 8000e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e98:	61e3      	str	r3, [r4, #28]
 8000e9a:	69e3      	ldr	r3, [r4, #28]
 8000e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea0:	9300      	str	r3, [sp, #0]
 8000ea2:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ea4:	4e30      	ldr	r6, [pc, #192]	; (8000f68 <HAL_RCC_OscConfig+0x280>)
 8000ea6:	6833      	ldr	r3, [r6, #0]
 8000ea8:	05d9      	lsls	r1, r3, #23
 8000eaa:	d518      	bpl.n	8000ede <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eac:	68eb      	ldr	r3, [r5, #12]
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d126      	bne.n	8000f00 <HAL_RCC_OscConfig+0x218>
 8000eb2:	6a23      	ldr	r3, [r4, #32]
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000eba:	f7ff f991 	bl	80001e0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ebe:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000ec2:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ec4:	6a23      	ldr	r3, [r4, #32]
 8000ec6:	079b      	lsls	r3, r3, #30
 8000ec8:	d53f      	bpl.n	8000f4a <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000eca:	2f00      	cmp	r7, #0
 8000ecc:	f43f af1d 	beq.w	8000d0a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ed0:	69e3      	ldr	r3, [r4, #28]
 8000ed2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ed6:	61e3      	str	r3, [r4, #28]
 8000ed8:	e717      	b.n	8000d0a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000eda:	2700      	movs	r7, #0
 8000edc:	e7e2      	b.n	8000ea4 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ede:	6833      	ldr	r3, [r6, #0]
 8000ee0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ee4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000ee6:	f7ff f97b 	bl	80001e0 <HAL_GetTick>
 8000eea:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eec:	6833      	ldr	r3, [r6, #0]
 8000eee:	05da      	lsls	r2, r3, #23
 8000ef0:	d4dc      	bmi.n	8000eac <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ef2:	f7ff f975 	bl	80001e0 <HAL_GetTick>
 8000ef6:	eba0 0008 	sub.w	r0, r0, r8
 8000efa:	2864      	cmp	r0, #100	; 0x64
 8000efc:	d9f6      	bls.n	8000eec <HAL_RCC_OscConfig+0x204>
 8000efe:	e735      	b.n	8000d6c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f00:	b9ab      	cbnz	r3, 8000f2e <HAL_RCC_OscConfig+0x246>
 8000f02:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f04:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f08:	f023 0301 	bic.w	r3, r3, #1
 8000f0c:	6223      	str	r3, [r4, #32]
 8000f0e:	6a23      	ldr	r3, [r4, #32]
 8000f10:	f023 0304 	bic.w	r3, r3, #4
 8000f14:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000f16:	f7ff f963 	bl	80001e0 <HAL_GetTick>
 8000f1a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f1c:	6a23      	ldr	r3, [r4, #32]
 8000f1e:	0798      	lsls	r0, r3, #30
 8000f20:	d5d3      	bpl.n	8000eca <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f22:	f7ff f95d 	bl	80001e0 <HAL_GetTick>
 8000f26:	1b80      	subs	r0, r0, r6
 8000f28:	4540      	cmp	r0, r8
 8000f2a:	d9f7      	bls.n	8000f1c <HAL_RCC_OscConfig+0x234>
 8000f2c:	e71e      	b.n	8000d6c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f2e:	2b05      	cmp	r3, #5
 8000f30:	6a23      	ldr	r3, [r4, #32]
 8000f32:	d103      	bne.n	8000f3c <HAL_RCC_OscConfig+0x254>
 8000f34:	f043 0304 	orr.w	r3, r3, #4
 8000f38:	6223      	str	r3, [r4, #32]
 8000f3a:	e7ba      	b.n	8000eb2 <HAL_RCC_OscConfig+0x1ca>
 8000f3c:	f023 0301 	bic.w	r3, r3, #1
 8000f40:	6223      	str	r3, [r4, #32]
 8000f42:	6a23      	ldr	r3, [r4, #32]
 8000f44:	f023 0304 	bic.w	r3, r3, #4
 8000f48:	e7b6      	b.n	8000eb8 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f4a:	f7ff f949 	bl	80001e0 <HAL_GetTick>
 8000f4e:	eba0 0008 	sub.w	r0, r0, r8
 8000f52:	42b0      	cmp	r0, r6
 8000f54:	d9b6      	bls.n	8000ec4 <HAL_RCC_OscConfig+0x1dc>
 8000f56:	e709      	b.n	8000d6c <HAL_RCC_OscConfig+0x84>
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	42420000 	.word	0x42420000
 8000f60:	42420480 	.word	0x42420480
 8000f64:	20000020 	.word	0x20000020
 8000f68:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f6c:	4c22      	ldr	r4, [pc, #136]	; (8000ff8 <HAL_RCC_OscConfig+0x310>)
 8000f6e:	6863      	ldr	r3, [r4, #4]
 8000f70:	f003 030c 	and.w	r3, r3, #12
 8000f74:	2b08      	cmp	r3, #8
 8000f76:	f43f aee2 	beq.w	8000d3e <HAL_RCC_OscConfig+0x56>
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	4e1f      	ldr	r6, [pc, #124]	; (8000ffc <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f7e:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000f80:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f82:	d12b      	bne.n	8000fdc <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000f84:	f7ff f92c 	bl	80001e0 <HAL_GetTick>
 8000f88:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f8a:	6823      	ldr	r3, [r4, #0]
 8000f8c:	0199      	lsls	r1, r3, #6
 8000f8e:	d41f      	bmi.n	8000fd0 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f90:	6a2b      	ldr	r3, [r5, #32]
 8000f92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f96:	d105      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f98:	6862      	ldr	r2, [r4, #4]
 8000f9a:	68a9      	ldr	r1, [r5, #8]
 8000f9c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fa4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000fa6:	6862      	ldr	r2, [r4, #4]
 8000fa8:	430b      	orrs	r3, r1
 8000faa:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000fb6:	f7ff f913 	bl	80001e0 <HAL_GetTick>
 8000fba:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fbc:	6823      	ldr	r3, [r4, #0]
 8000fbe:	019a      	lsls	r2, r3, #6
 8000fc0:	f53f aea7 	bmi.w	8000d12 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fc4:	f7ff f90c 	bl	80001e0 <HAL_GetTick>
 8000fc8:	1b40      	subs	r0, r0, r5
 8000fca:	2802      	cmp	r0, #2
 8000fcc:	d9f6      	bls.n	8000fbc <HAL_RCC_OscConfig+0x2d4>
 8000fce:	e6cd      	b.n	8000d6c <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fd0:	f7ff f906 	bl	80001e0 <HAL_GetTick>
 8000fd4:	1bc0      	subs	r0, r0, r7
 8000fd6:	2802      	cmp	r0, #2
 8000fd8:	d9d7      	bls.n	8000f8a <HAL_RCC_OscConfig+0x2a2>
 8000fda:	e6c7      	b.n	8000d6c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000fdc:	f7ff f900 	bl	80001e0 <HAL_GetTick>
 8000fe0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fe2:	6823      	ldr	r3, [r4, #0]
 8000fe4:	019b      	lsls	r3, r3, #6
 8000fe6:	f57f ae94 	bpl.w	8000d12 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fea:	f7ff f8f9 	bl	80001e0 <HAL_GetTick>
 8000fee:	1b40      	subs	r0, r0, r5
 8000ff0:	2802      	cmp	r0, #2
 8000ff2:	d9f6      	bls.n	8000fe2 <HAL_RCC_OscConfig+0x2fa>
 8000ff4:	e6ba      	b.n	8000d6c <HAL_RCC_OscConfig+0x84>
 8000ff6:	bf00      	nop
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	42420060 	.word	0x42420060

08001000 <HAL_RCC_GetSysClockFreq>:
{
 8001000:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001002:	4b19      	ldr	r3, [pc, #100]	; (8001068 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001004:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001006:	ac02      	add	r4, sp, #8
 8001008:	f103 0510 	add.w	r5, r3, #16
 800100c:	4622      	mov	r2, r4
 800100e:	6818      	ldr	r0, [r3, #0]
 8001010:	6859      	ldr	r1, [r3, #4]
 8001012:	3308      	adds	r3, #8
 8001014:	c203      	stmia	r2!, {r0, r1}
 8001016:	42ab      	cmp	r3, r5
 8001018:	4614      	mov	r4, r2
 800101a:	d1f7      	bne.n	800100c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800101c:	2301      	movs	r3, #1
 800101e:	f88d 3004 	strb.w	r3, [sp, #4]
 8001022:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001024:	4911      	ldr	r1, [pc, #68]	; (800106c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001026:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800102a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800102c:	f003 020c 	and.w	r2, r3, #12
 8001030:	2a08      	cmp	r2, #8
 8001032:	d117      	bne.n	8001064 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001034:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001038:	a806      	add	r0, sp, #24
 800103a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800103c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800103e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001042:	d50c      	bpl.n	800105e <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001044:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001046:	480a      	ldr	r0, [pc, #40]	; (8001070 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001048:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800104c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800104e:	aa06      	add	r2, sp, #24
 8001050:	4413      	add	r3, r2
 8001052:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001056:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800105a:	b007      	add	sp, #28
 800105c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800105e:	4805      	ldr	r0, [pc, #20]	; (8001074 <HAL_RCC_GetSysClockFreq+0x74>)
 8001060:	4350      	muls	r0, r2
 8001062:	e7fa      	b.n	800105a <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001064:	4802      	ldr	r0, [pc, #8]	; (8001070 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001066:	e7f8      	b.n	800105a <HAL_RCC_GetSysClockFreq+0x5a>
 8001068:	080032a8 	.word	0x080032a8
 800106c:	40021000 	.word	0x40021000
 8001070:	007a1200 	.word	0x007a1200
 8001074:	003d0900 	.word	0x003d0900

08001078 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001078:	4a4d      	ldr	r2, [pc, #308]	; (80011b0 <HAL_RCC_ClockConfig+0x138>)
{
 800107a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800107e:	6813      	ldr	r3, [r2, #0]
{
 8001080:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001082:	f003 0307 	and.w	r3, r3, #7
 8001086:	428b      	cmp	r3, r1
{
 8001088:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800108a:	d328      	bcc.n	80010de <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800108c:	682a      	ldr	r2, [r5, #0]
 800108e:	0791      	lsls	r1, r2, #30
 8001090:	d432      	bmi.n	80010f8 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001092:	07d2      	lsls	r2, r2, #31
 8001094:	d438      	bmi.n	8001108 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001096:	4a46      	ldr	r2, [pc, #280]	; (80011b0 <HAL_RCC_ClockConfig+0x138>)
 8001098:	6813      	ldr	r3, [r2, #0]
 800109a:	f003 0307 	and.w	r3, r3, #7
 800109e:	429e      	cmp	r6, r3
 80010a0:	d373      	bcc.n	800118a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010a2:	682a      	ldr	r2, [r5, #0]
 80010a4:	4c43      	ldr	r4, [pc, #268]	; (80011b4 <HAL_RCC_ClockConfig+0x13c>)
 80010a6:	f012 0f04 	tst.w	r2, #4
 80010aa:	d179      	bne.n	80011a0 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010ac:	0713      	lsls	r3, r2, #28
 80010ae:	d506      	bpl.n	80010be <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010b0:	6863      	ldr	r3, [r4, #4]
 80010b2:	692a      	ldr	r2, [r5, #16]
 80010b4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80010b8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80010bc:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010be:	f7ff ff9f 	bl	8001000 <HAL_RCC_GetSysClockFreq>
 80010c2:	6863      	ldr	r3, [r4, #4]
 80010c4:	4a3c      	ldr	r2, [pc, #240]	; (80011b8 <HAL_RCC_ClockConfig+0x140>)
 80010c6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010ca:	5cd3      	ldrb	r3, [r2, r3]
 80010cc:	40d8      	lsrs	r0, r3
 80010ce:	4b3b      	ldr	r3, [pc, #236]	; (80011bc <HAL_RCC_ClockConfig+0x144>)
 80010d0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80010d2:	2000      	movs	r0, #0
 80010d4:	f7ff f842 	bl	800015c <HAL_InitTick>
  return HAL_OK;
 80010d8:	2000      	movs	r0, #0
}
 80010da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010de:	6813      	ldr	r3, [r2, #0]
 80010e0:	f023 0307 	bic.w	r3, r3, #7
 80010e4:	430b      	orrs	r3, r1
 80010e6:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80010e8:	6813      	ldr	r3, [r2, #0]
 80010ea:	f003 0307 	and.w	r3, r3, #7
 80010ee:	4299      	cmp	r1, r3
 80010f0:	d0cc      	beq.n	800108c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80010f2:	2001      	movs	r0, #1
 80010f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010f8:	492e      	ldr	r1, [pc, #184]	; (80011b4 <HAL_RCC_ClockConfig+0x13c>)
 80010fa:	68a8      	ldr	r0, [r5, #8]
 80010fc:	684b      	ldr	r3, [r1, #4]
 80010fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001102:	4303      	orrs	r3, r0
 8001104:	604b      	str	r3, [r1, #4]
 8001106:	e7c4      	b.n	8001092 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001108:	686a      	ldr	r2, [r5, #4]
 800110a:	4c2a      	ldr	r4, [pc, #168]	; (80011b4 <HAL_RCC_ClockConfig+0x13c>)
 800110c:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800110e:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001110:	d11c      	bne.n	800114c <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001112:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001116:	d0ec      	beq.n	80010f2 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001118:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800111a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800111e:	f023 0303 	bic.w	r3, r3, #3
 8001122:	4313      	orrs	r3, r2
 8001124:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001126:	f7ff f85b 	bl	80001e0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800112a:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 800112c:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800112e:	2b01      	cmp	r3, #1
 8001130:	d114      	bne.n	800115c <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001132:	6863      	ldr	r3, [r4, #4]
 8001134:	f003 030c 	and.w	r3, r3, #12
 8001138:	2b04      	cmp	r3, #4
 800113a:	d0ac      	beq.n	8001096 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800113c:	f7ff f850 	bl	80001e0 <HAL_GetTick>
 8001140:	1bc0      	subs	r0, r0, r7
 8001142:	4540      	cmp	r0, r8
 8001144:	d9f5      	bls.n	8001132 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8001146:	2003      	movs	r0, #3
 8001148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800114c:	2a02      	cmp	r2, #2
 800114e:	d102      	bne.n	8001156 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001150:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001154:	e7df      	b.n	8001116 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001156:	f013 0f02 	tst.w	r3, #2
 800115a:	e7dc      	b.n	8001116 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800115c:	2b02      	cmp	r3, #2
 800115e:	d10f      	bne.n	8001180 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001160:	6863      	ldr	r3, [r4, #4]
 8001162:	f003 030c 	and.w	r3, r3, #12
 8001166:	2b08      	cmp	r3, #8
 8001168:	d095      	beq.n	8001096 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800116a:	f7ff f839 	bl	80001e0 <HAL_GetTick>
 800116e:	1bc0      	subs	r0, r0, r7
 8001170:	4540      	cmp	r0, r8
 8001172:	d9f5      	bls.n	8001160 <HAL_RCC_ClockConfig+0xe8>
 8001174:	e7e7      	b.n	8001146 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001176:	f7ff f833 	bl	80001e0 <HAL_GetTick>
 800117a:	1bc0      	subs	r0, r0, r7
 800117c:	4540      	cmp	r0, r8
 800117e:	d8e2      	bhi.n	8001146 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001180:	6863      	ldr	r3, [r4, #4]
 8001182:	f013 0f0c 	tst.w	r3, #12
 8001186:	d1f6      	bne.n	8001176 <HAL_RCC_ClockConfig+0xfe>
 8001188:	e785      	b.n	8001096 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800118a:	6813      	ldr	r3, [r2, #0]
 800118c:	f023 0307 	bic.w	r3, r3, #7
 8001190:	4333      	orrs	r3, r6
 8001192:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001194:	6813      	ldr	r3, [r2, #0]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	429e      	cmp	r6, r3
 800119c:	d1a9      	bne.n	80010f2 <HAL_RCC_ClockConfig+0x7a>
 800119e:	e780      	b.n	80010a2 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011a0:	6863      	ldr	r3, [r4, #4]
 80011a2:	68e9      	ldr	r1, [r5, #12]
 80011a4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011a8:	430b      	orrs	r3, r1
 80011aa:	6063      	str	r3, [r4, #4]
 80011ac:	e77e      	b.n	80010ac <HAL_RCC_ClockConfig+0x34>
 80011ae:	bf00      	nop
 80011b0:	40022000 	.word	0x40022000
 80011b4:	40021000 	.word	0x40021000
 80011b8:	0800d382 	.word	0x0800d382
 80011bc:	20000020 	.word	0x20000020

080011c0 <HAL_RCC_GetHCLKFreq>:
}
 80011c0:	4b01      	ldr	r3, [pc, #4]	; (80011c8 <HAL_RCC_GetHCLKFreq+0x8>)
 80011c2:	6818      	ldr	r0, [r3, #0]
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	20000020 	.word	0x20000020

080011cc <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80011cc:	6803      	ldr	r3, [r0, #0]
{
 80011ce:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80011d2:	07d9      	lsls	r1, r3, #31
{
 80011d4:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80011d6:	d520      	bpl.n	800121a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011d8:	4c35      	ldr	r4, [pc, #212]	; (80012b0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80011da:	69e3      	ldr	r3, [r4, #28]
 80011dc:	00da      	lsls	r2, r3, #3
 80011de:	d432      	bmi.n	8001246 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80011e0:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80011e2:	69e3      	ldr	r3, [r4, #28]
 80011e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e8:	61e3      	str	r3, [r4, #28]
 80011ea:	69e3      	ldr	r3, [r4, #28]
 80011ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f0:	9301      	str	r3, [sp, #4]
 80011f2:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f4:	4e2f      	ldr	r6, [pc, #188]	; (80012b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80011f6:	6833      	ldr	r3, [r6, #0]
 80011f8:	05db      	lsls	r3, r3, #23
 80011fa:	d526      	bpl.n	800124a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80011fc:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80011fe:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001202:	d136      	bne.n	8001272 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001204:	6a23      	ldr	r3, [r4, #32]
 8001206:	686a      	ldr	r2, [r5, #4]
 8001208:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800120c:	4313      	orrs	r3, r2
 800120e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001210:	b11f      	cbz	r7, 800121a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001212:	69e3      	ldr	r3, [r4, #28]
 8001214:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001218:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800121a:	6828      	ldr	r0, [r5, #0]
 800121c:	0783      	lsls	r3, r0, #30
 800121e:	d506      	bpl.n	800122e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001220:	4a23      	ldr	r2, [pc, #140]	; (80012b0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001222:	68a9      	ldr	r1, [r5, #8]
 8001224:	6853      	ldr	r3, [r2, #4]
 8001226:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800122a:	430b      	orrs	r3, r1
 800122c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800122e:	f010 0010 	ands.w	r0, r0, #16
 8001232:	d01b      	beq.n	800126c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001234:	4a1e      	ldr	r2, [pc, #120]	; (80012b0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001236:	68e9      	ldr	r1, [r5, #12]
 8001238:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800123a:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800123c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001240:	430b      	orrs	r3, r1
 8001242:	6053      	str	r3, [r2, #4]
 8001244:	e012      	b.n	800126c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001246:	2700      	movs	r7, #0
 8001248:	e7d4      	b.n	80011f4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800124a:	6833      	ldr	r3, [r6, #0]
 800124c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001250:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001252:	f7fe ffc5 	bl	80001e0 <HAL_GetTick>
 8001256:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001258:	6833      	ldr	r3, [r6, #0]
 800125a:	05d8      	lsls	r0, r3, #23
 800125c:	d4ce      	bmi.n	80011fc <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800125e:	f7fe ffbf 	bl	80001e0 <HAL_GetTick>
 8001262:	eba0 0008 	sub.w	r0, r0, r8
 8001266:	2864      	cmp	r0, #100	; 0x64
 8001268:	d9f6      	bls.n	8001258 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 800126a:	2003      	movs	r0, #3
}
 800126c:	b002      	add	sp, #8
 800126e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001272:	686a      	ldr	r2, [r5, #4]
 8001274:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001278:	4293      	cmp	r3, r2
 800127a:	d0c3      	beq.n	8001204 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 800127c:	2001      	movs	r0, #1
 800127e:	4a0e      	ldr	r2, [pc, #56]	; (80012b8 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001280:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001282:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001284:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001286:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 800128a:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 800128c:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800128e:	07d9      	lsls	r1, r3, #31
 8001290:	d5b8      	bpl.n	8001204 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001292:	f7fe ffa5 	bl	80001e0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001296:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800129a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800129c:	6a23      	ldr	r3, [r4, #32]
 800129e:	079a      	lsls	r2, r3, #30
 80012a0:	d4b0      	bmi.n	8001204 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012a2:	f7fe ff9d 	bl	80001e0 <HAL_GetTick>
 80012a6:	1b80      	subs	r0, r0, r6
 80012a8:	4540      	cmp	r0, r8
 80012aa:	d9f7      	bls.n	800129c <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80012ac:	e7dd      	b.n	800126a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80012ae:	bf00      	nop
 80012b0:	40021000 	.word	0x40021000
 80012b4:	40007000 	.word	0x40007000
 80012b8:	42420440 	.word	0x42420440

080012bc <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80012bc:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 80012be:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80012c0:	68da      	ldr	r2, [r3, #12]
 80012c2:	f042 0201 	orr.w	r2, r2, #1
 80012c6:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	f042 0201 	orr.w	r2, r2, #1
 80012ce:	601a      	str	r2, [r3, #0]
}
 80012d0:	4770      	bx	lr

080012d2 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 80012d2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80012d6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80012d8:	2b01      	cmp	r3, #1
 80012da:	f04f 0302 	mov.w	r3, #2
 80012de:	d01c      	beq.n	800131a <HAL_TIM_ConfigClockSource+0x48>
 80012e0:	2201      	movs	r2, #1

  htim->State = HAL_TIM_STATE_BUSY;
 80012e2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80012e6:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 80012e8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80012ec:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80012ee:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80012f2:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80012f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80012f8:	680a      	ldr	r2, [r1, #0]
 80012fa:	2a40      	cmp	r2, #64	; 0x40
 80012fc:	d079      	beq.n	80013f2 <HAL_TIM_ConfigClockSource+0x120>
 80012fe:	d819      	bhi.n	8001334 <HAL_TIM_ConfigClockSource+0x62>
 8001300:	2a10      	cmp	r2, #16
 8001302:	f000 8093 	beq.w	800142c <HAL_TIM_ConfigClockSource+0x15a>
 8001306:	d80a      	bhi.n	800131e <HAL_TIM_ConfigClockSource+0x4c>
 8001308:	2a00      	cmp	r2, #0
 800130a:	f000 8089 	beq.w	8001420 <HAL_TIM_ConfigClockSource+0x14e>
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 800130e:	2301      	movs	r3, #1
 8001310:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001314:	2300      	movs	r3, #0
 8001316:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800131a:	4618      	mov	r0, r3

  return HAL_OK;
}
 800131c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800131e:	2a20      	cmp	r2, #32
 8001320:	f000 808a 	beq.w	8001438 <HAL_TIM_ConfigClockSource+0x166>
 8001324:	2a30      	cmp	r2, #48	; 0x30
 8001326:	d1f2      	bne.n	800130e <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001328:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800132a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800132e:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8001332:	e036      	b.n	80013a2 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001334:	2a70      	cmp	r2, #112	; 0x70
 8001336:	d036      	beq.n	80013a6 <HAL_TIM_ConfigClockSource+0xd4>
 8001338:	d81b      	bhi.n	8001372 <HAL_TIM_ConfigClockSource+0xa0>
 800133a:	2a50      	cmp	r2, #80	; 0x50
 800133c:	d042      	beq.n	80013c4 <HAL_TIM_ConfigClockSource+0xf2>
 800133e:	2a60      	cmp	r2, #96	; 0x60
 8001340:	d1e5      	bne.n	800130e <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001342:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001344:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001346:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 800134a:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800134c:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800134e:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8001350:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001352:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001356:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800135a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800135e:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001362:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001364:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001366:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001368:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800136c:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8001370:	e017      	b.n	80013a2 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001372:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001376:	d011      	beq.n	800139c <HAL_TIM_ConfigClockSource+0xca>
 8001378:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800137c:	d1c7      	bne.n	800130e <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800137e:	688a      	ldr	r2, [r1, #8]
 8001380:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001382:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001384:	68c9      	ldr	r1, [r1, #12]
 8001386:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001388:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800138c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001390:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001392:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001394:	689a      	ldr	r2, [r3, #8]
 8001396:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800139a:	e002      	b.n	80013a2 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800139c:	689a      	ldr	r2, [r3, #8]
 800139e:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80013a2:	609a      	str	r2, [r3, #8]
 80013a4:	e7b3      	b.n	800130e <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80013a6:	688a      	ldr	r2, [r1, #8]
 80013a8:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80013aa:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80013ac:	68c9      	ldr	r1, [r1, #12]
 80013ae:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80013b0:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80013b4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80013b8:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80013ba:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80013bc:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80013be:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 80013c2:	e7ee      	b.n	80013a2 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80013c4:	684c      	ldr	r4, [r1, #4]
 80013c6:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80013c8:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80013ca:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80013cc:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80013d0:	f025 0501 	bic.w	r5, r5, #1
 80013d4:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80013d6:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 80013d8:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80013da:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80013de:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80013e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80013e4:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80013e6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80013e8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80013ec:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 80013f0:	e7d7      	b.n	80013a2 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80013f2:	684c      	ldr	r4, [r1, #4]
 80013f4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80013f6:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80013f8:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80013fa:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80013fe:	f025 0501 	bic.w	r5, r5, #1
 8001402:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001404:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001406:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001408:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800140c:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001410:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001412:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001414:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001416:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800141a:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 800141e:	e7c0      	b.n	80013a2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001420:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001422:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001426:	f042 0207 	orr.w	r2, r2, #7
 800142a:	e7ba      	b.n	80013a2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800142c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800142e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001432:	f042 0217 	orr.w	r2, r2, #23
 8001436:	e7b4      	b.n	80013a2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001438:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800143a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800143e:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8001442:	e7ae      	b.n	80013a2 <HAL_TIM_ConfigClockSource+0xd0>

08001444 <HAL_TIM_OC_DelayElapsedCallback>:
 8001444:	4770      	bx	lr

08001446 <HAL_TIM_IC_CaptureCallback>:
 8001446:	4770      	bx	lr

08001448 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001448:	4770      	bx	lr

0800144a <HAL_TIM_TriggerCallback>:
 800144a:	4770      	bx	lr

0800144c <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800144c:	6803      	ldr	r3, [r0, #0]
{
 800144e:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001450:	691a      	ldr	r2, [r3, #16]
{
 8001452:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001454:	0791      	lsls	r1, r2, #30
 8001456:	d50e      	bpl.n	8001476 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001458:	68da      	ldr	r2, [r3, #12]
 800145a:	0792      	lsls	r2, r2, #30
 800145c:	d50b      	bpl.n	8001476 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800145e:	f06f 0202 	mvn.w	r2, #2
 8001462:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001464:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001466:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001468:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800146a:	079b      	lsls	r3, r3, #30
 800146c:	d077      	beq.n	800155e <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800146e:	f7ff ffea 	bl	8001446 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001472:	2300      	movs	r3, #0
 8001474:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001476:	6823      	ldr	r3, [r4, #0]
 8001478:	691a      	ldr	r2, [r3, #16]
 800147a:	0750      	lsls	r0, r2, #29
 800147c:	d510      	bpl.n	80014a0 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800147e:	68da      	ldr	r2, [r3, #12]
 8001480:	0751      	lsls	r1, r2, #29
 8001482:	d50d      	bpl.n	80014a0 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001484:	f06f 0204 	mvn.w	r2, #4
 8001488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800148a:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800148c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800148e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001490:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001494:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001496:	d068      	beq.n	800156a <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001498:	f7ff ffd5 	bl	8001446 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800149c:	2300      	movs	r3, #0
 800149e:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80014a0:	6823      	ldr	r3, [r4, #0]
 80014a2:	691a      	ldr	r2, [r3, #16]
 80014a4:	0712      	lsls	r2, r2, #28
 80014a6:	d50f      	bpl.n	80014c8 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80014a8:	68da      	ldr	r2, [r3, #12]
 80014aa:	0710      	lsls	r0, r2, #28
 80014ac:	d50c      	bpl.n	80014c8 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80014ae:	f06f 0208 	mvn.w	r2, #8
 80014b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014b4:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014b6:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014b8:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014ba:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80014bc:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014be:	d05a      	beq.n	8001576 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80014c0:	f7ff ffc1 	bl	8001446 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014c4:	2300      	movs	r3, #0
 80014c6:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80014c8:	6823      	ldr	r3, [r4, #0]
 80014ca:	691a      	ldr	r2, [r3, #16]
 80014cc:	06d2      	lsls	r2, r2, #27
 80014ce:	d510      	bpl.n	80014f2 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80014d0:	68da      	ldr	r2, [r3, #12]
 80014d2:	06d0      	lsls	r0, r2, #27
 80014d4:	d50d      	bpl.n	80014f2 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80014d6:	f06f 0210 	mvn.w	r2, #16
 80014da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014dc:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014de:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014e0:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014e2:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80014e6:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014e8:	d04b      	beq.n	8001582 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80014ea:	f7ff ffac 	bl	8001446 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014ee:	2300      	movs	r3, #0
 80014f0:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80014f2:	6823      	ldr	r3, [r4, #0]
 80014f4:	691a      	ldr	r2, [r3, #16]
 80014f6:	07d1      	lsls	r1, r2, #31
 80014f8:	d508      	bpl.n	800150c <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80014fa:	68da      	ldr	r2, [r3, #12]
 80014fc:	07d2      	lsls	r2, r2, #31
 80014fe:	d505      	bpl.n	800150c <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001500:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001504:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001506:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001508:	f000 fc58 	bl	8001dbc <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800150c:	6823      	ldr	r3, [r4, #0]
 800150e:	691a      	ldr	r2, [r3, #16]
 8001510:	0610      	lsls	r0, r2, #24
 8001512:	d508      	bpl.n	8001526 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001514:	68da      	ldr	r2, [r3, #12]
 8001516:	0611      	lsls	r1, r2, #24
 8001518:	d505      	bpl.n	8001526 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800151a:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800151e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001520:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001522:	f000 f8aa 	bl	800167a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001526:	6823      	ldr	r3, [r4, #0]
 8001528:	691a      	ldr	r2, [r3, #16]
 800152a:	0652      	lsls	r2, r2, #25
 800152c:	d508      	bpl.n	8001540 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800152e:	68da      	ldr	r2, [r3, #12]
 8001530:	0650      	lsls	r0, r2, #25
 8001532:	d505      	bpl.n	8001540 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001534:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001538:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800153a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800153c:	f7ff ff85 	bl	800144a <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001540:	6823      	ldr	r3, [r4, #0]
 8001542:	691a      	ldr	r2, [r3, #16]
 8001544:	0691      	lsls	r1, r2, #26
 8001546:	d522      	bpl.n	800158e <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001548:	68da      	ldr	r2, [r3, #12]
 800154a:	0692      	lsls	r2, r2, #26
 800154c:	d51f      	bpl.n	800158e <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800154e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001552:	4620      	mov	r0, r4
}
 8001554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001558:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800155a:	f000 b88d 	b.w	8001678 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800155e:	f7ff ff71 	bl	8001444 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001562:	4620      	mov	r0, r4
 8001564:	f7ff ff70 	bl	8001448 <HAL_TIM_PWM_PulseFinishedCallback>
 8001568:	e783      	b.n	8001472 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800156a:	f7ff ff6b 	bl	8001444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800156e:	4620      	mov	r0, r4
 8001570:	f7ff ff6a 	bl	8001448 <HAL_TIM_PWM_PulseFinishedCallback>
 8001574:	e792      	b.n	800149c <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001576:	f7ff ff65 	bl	8001444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800157a:	4620      	mov	r0, r4
 800157c:	f7ff ff64 	bl	8001448 <HAL_TIM_PWM_PulseFinishedCallback>
 8001580:	e7a0      	b.n	80014c4 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001582:	f7ff ff5f 	bl	8001444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001586:	4620      	mov	r0, r4
 8001588:	f7ff ff5e 	bl	8001448 <HAL_TIM_PWM_PulseFinishedCallback>
 800158c:	e7af      	b.n	80014ee <HAL_TIM_IRQHandler+0xa2>
 800158e:	bd10      	pop	{r4, pc}

08001590 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001590:	4a1a      	ldr	r2, [pc, #104]	; (80015fc <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001592:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001594:	4290      	cmp	r0, r2
 8001596:	d00a      	beq.n	80015ae <TIM_Base_SetConfig+0x1e>
 8001598:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800159c:	d007      	beq.n	80015ae <TIM_Base_SetConfig+0x1e>
 800159e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80015a2:	4290      	cmp	r0, r2
 80015a4:	d003      	beq.n	80015ae <TIM_Base_SetConfig+0x1e>
 80015a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015aa:	4290      	cmp	r0, r2
 80015ac:	d115      	bne.n	80015da <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80015ae:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80015b4:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80015b6:	4a11      	ldr	r2, [pc, #68]	; (80015fc <TIM_Base_SetConfig+0x6c>)
 80015b8:	4290      	cmp	r0, r2
 80015ba:	d00a      	beq.n	80015d2 <TIM_Base_SetConfig+0x42>
 80015bc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015c0:	d007      	beq.n	80015d2 <TIM_Base_SetConfig+0x42>
 80015c2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80015c6:	4290      	cmp	r0, r2
 80015c8:	d003      	beq.n	80015d2 <TIM_Base_SetConfig+0x42>
 80015ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015ce:	4290      	cmp	r0, r2
 80015d0:	d103      	bne.n	80015da <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015d2:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80015d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015d8:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80015da:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 80015dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80015e0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80015e2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80015e4:	688b      	ldr	r3, [r1, #8]
 80015e6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80015e8:	680b      	ldr	r3, [r1, #0]
 80015ea:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80015ec:	4b03      	ldr	r3, [pc, #12]	; (80015fc <TIM_Base_SetConfig+0x6c>)
 80015ee:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80015f0:	bf04      	itt	eq
 80015f2:	690b      	ldreq	r3, [r1, #16]
 80015f4:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80015f6:	2301      	movs	r3, #1
 80015f8:	6143      	str	r3, [r0, #20]
 80015fa:	4770      	bx	lr
 80015fc:	40012c00 	.word	0x40012c00

08001600 <HAL_TIM_Base_Init>:
{
 8001600:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001602:	4604      	mov	r4, r0
 8001604:	b1a0      	cbz	r0, 8001630 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001606:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800160a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800160e:	b91b      	cbnz	r3, 8001618 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001610:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001614:	f001 f956 	bl	80028c4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001618:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800161a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800161c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001620:	1d21      	adds	r1, r4, #4
 8001622:	f7ff ffb5 	bl	8001590 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001626:	2301      	movs	r3, #1
  return HAL_OK;
 8001628:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800162a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800162e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001630:	2001      	movs	r0, #1
}
 8001632:	bd10      	pop	{r4, pc}

08001634 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001634:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001638:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800163a:	2b01      	cmp	r3, #1
 800163c:	f04f 0302 	mov.w	r3, #2
 8001640:	d018      	beq.n	8001674 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001642:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001646:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001648:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800164a:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800164c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800164e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001652:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	4322      	orrs	r2, r4
 8001658:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800165a:	689a      	ldr	r2, [r3, #8]
 800165c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001660:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001662:	689a      	ldr	r2, [r3, #8]
 8001664:	430a      	orrs	r2, r1
 8001666:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001668:	2301      	movs	r3, #1
 800166a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800166e:	2300      	movs	r3, #0
 8001670:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001674:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001676:	bd10      	pop	{r4, pc}

08001678 <HAL_TIMEx_CommutationCallback>:
 8001678:	4770      	bx	lr

0800167a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800167a:	4770      	bx	lr

0800167c <readLDR>:
		fillRect(0, 0, 260, y_pos+5, GREEN);
		htim2.Instance->CR1 |= TIM_CR1_CEN;  // resume tim
	}
}

void readLDR(uint8_t altura) {
 800167c:	b538      	push	{r3, r4, r5, lr}
		flag_adc = 1;
 800167e:	2301      	movs	r3, #1
 8001680:	4c0c      	ldr	r4, [pc, #48]	; (80016b4 <readLDR+0x38>)
void readLDR(uint8_t altura) {
 8001682:	4605      	mov	r5, r0
		HAL_ADC_Start_IT(&hadc1);
 8001684:	480c      	ldr	r0, [pc, #48]	; (80016b8 <readLDR+0x3c>)
		flag_adc = 1;
 8001686:	6023      	str	r3, [r4, #0]
		HAL_ADC_Start_IT(&hadc1);
 8001688:	f7fe ff30 	bl	80004ec <HAL_ADC_Start_IT>
		while(!flag_adc);
 800168c:	6823      	ldr	r3, [r4, #0]
 800168e:	b903      	cbnz	r3, 8001692 <readLDR+0x16>
 8001690:	e7fe      	b.n	8001690 <readLDR+0x14>
		ldr_atual = val_adc3;

	milliVolt_ldr = (ldr_atual*3300/4095)/altura;
 8001692:	f640 40e4 	movw	r0, #3300	; 0xce4
		ldr_atual = val_adc3;
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <readLDR+0x40>)
 8001698:	4a09      	ldr	r2, [pc, #36]	; (80016c0 <readLDR+0x44>)
 800169a:	681b      	ldr	r3, [r3, #0]
	milliVolt_ldr = (ldr_atual*3300/4095)/altura;
 800169c:	4358      	muls	r0, r3
		ldr_atual = val_adc3;
 800169e:	6013      	str	r3, [r2, #0]
	milliVolt_ldr = (ldr_atual*3300/4095)/altura;
 80016a0:	f640 73ff 	movw	r3, #4095	; 0xfff
 80016a4:	fb90 f0f3 	sdiv	r0, r0, r3
 80016a8:	fb90 f0f5 	sdiv	r0, r0, r5
 80016ac:	4b05      	ldr	r3, [pc, #20]	; (80016c4 <readLDR+0x48>)
 80016ae:	6018      	str	r0, [r3, #0]
 80016b0:	bd38      	pop	{r3, r4, r5, pc}
 80016b2:	bf00      	nop
 80016b4:	2000001c 	.word	0x2000001c
 80016b8:	20000228 	.word	0x20000228
 80016bc:	20000304 	.word	0x20000304
 80016c0:	200000a4 	.word	0x200000a4
 80016c4:	200000a8 	.word	0x200000a8

080016c8 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
{
 80016cc:	b510      	push	{r4, lr}
 80016ce:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016d0:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016d2:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016d4:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d6:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016d8:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016da:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016de:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016e0:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016e2:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016e4:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016e6:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016e8:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ea:	f7ff fafd 	bl	8000ce8 <HAL_RCC_OscConfig>
 80016ee:	b100      	cbz	r0, 80016f2 <SystemClock_Config+0x2a>
 80016f0:	e7fe      	b.n	80016f0 <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016f2:	230f      	movs	r3, #15
 80016f4:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016fa:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016fc:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016fe:	4621      	mov	r1, r4
 8001700:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001702:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001704:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001706:	f7ff fcb7 	bl	8001078 <HAL_RCC_ClockConfig>
 800170a:	b100      	cbz	r0, 800170e <SystemClock_Config+0x46>
 800170c:	e7fe      	b.n	800170c <SystemClock_Config+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800170e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001712:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001714:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001716:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001718:	f7ff fd58 	bl	80011cc <HAL_RCCEx_PeriphCLKConfig>
 800171c:	4604      	mov	r4, r0
 800171e:	b100      	cbz	r0, 8001722 <SystemClock_Config+0x5a>
 8001720:	e7fe      	b.n	8001720 <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001722:	f7ff fd4d 	bl	80011c0 <HAL_RCC_GetHCLKFreq>
 8001726:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800172a:	fbb0 f0f3 	udiv	r0, r0, r3
 800172e:	f7ff f8c7 	bl	80008c0 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001732:	2004      	movs	r0, #4
 8001734:	f7ff f8da 	bl	80008ec <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001738:	4622      	mov	r2, r4
 800173a:	4621      	mov	r1, r4
 800173c:	f04f 30ff 	mov.w	r0, #4294967295
 8001740:	f7ff f87e 	bl	8000840 <HAL_NVIC_SetPriority>
}
 8001744:	b014      	add	sp, #80	; 0x50
 8001746:	bd10      	pop	{r4, pc}

08001748 <rd_idle>:
void rd_active() {
	HAL_GPIO_WritePin(RD_PORT, RD_PIN, GPIO_PIN_RESET);
}

void rd_idle() {
	HAL_GPIO_WritePin(RD_PORT, RD_PIN, GPIO_PIN_SET);
 8001748:	2201      	movs	r2, #1
 800174a:	4802      	ldr	r0, [pc, #8]	; (8001754 <rd_idle+0xc>)
 800174c:	4611      	mov	r1, r2
 800174e:	f7ff bac5 	b.w	8000cdc <HAL_GPIO_WritePin>
 8001752:	bf00      	nop
 8001754:	40010800 	.word	0x40010800

08001758 <wr_active>:
}

void wr_active() {
	HAL_GPIO_WritePin(WR_PORT, WR_PIN, GPIO_PIN_RESET);
 8001758:	2200      	movs	r2, #0
 800175a:	2102      	movs	r1, #2
 800175c:	4801      	ldr	r0, [pc, #4]	; (8001764 <wr_active+0xc>)
 800175e:	f7ff babd 	b.w	8000cdc <HAL_GPIO_WritePin>
 8001762:	bf00      	nop
 8001764:	40010800 	.word	0x40010800

08001768 <wr_idle>:
}

void wr_idle() {
	HAL_GPIO_WritePin(WR_PORT, WR_PIN, GPIO_PIN_SET);
 8001768:	2201      	movs	r2, #1
 800176a:	2102      	movs	r1, #2
 800176c:	4801      	ldr	r0, [pc, #4]	; (8001774 <wr_idle+0xc>)
 800176e:	f7ff bab5 	b.w	8000cdc <HAL_GPIO_WritePin>
 8001772:	bf00      	nop
 8001774:	40010800 	.word	0x40010800

08001778 <rs_cmd>:
}

void rs_cmd() {
	HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 8001778:	2200      	movs	r2, #0
 800177a:	2104      	movs	r1, #4
 800177c:	4801      	ldr	r0, [pc, #4]	; (8001784 <rs_cmd+0xc>)
 800177e:	f7ff baad 	b.w	8000cdc <HAL_GPIO_WritePin>
 8001782:	bf00      	nop
 8001784:	40010800 	.word	0x40010800

08001788 <rs_data>:
}

void rs_data() {
	HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 8001788:	2201      	movs	r2, #1
 800178a:	2104      	movs	r1, #4
 800178c:	4801      	ldr	r0, [pc, #4]	; (8001794 <rs_data+0xc>)
 800178e:	f7ff baa5 	b.w	8000cdc <HAL_GPIO_WritePin>
 8001792:	bf00      	nop
 8001794:	40010800 	.word	0x40010800

08001798 <cs_active>:
}

void cs_active() {
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8001798:	2200      	movs	r2, #0
 800179a:	2108      	movs	r1, #8
 800179c:	4801      	ldr	r0, [pc, #4]	; (80017a4 <cs_active+0xc>)
 800179e:	f7ff ba9d 	b.w	8000cdc <HAL_GPIO_WritePin>
 80017a2:	bf00      	nop
 80017a4:	40010800 	.word	0x40010800

080017a8 <cs_idle>:
}

void cs_idle() {
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 80017a8:	2201      	movs	r2, #1
 80017aa:	2108      	movs	r1, #8
 80017ac:	4801      	ldr	r0, [pc, #4]	; (80017b4 <cs_idle+0xc>)
 80017ae:	f7ff ba95 	b.w	8000cdc <HAL_GPIO_WritePin>
 80017b2:	bf00      	nop
 80017b4:	40010800 	.word	0x40010800

080017b8 <reset_active>:
}

void reset_active() {
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2110      	movs	r1, #16
 80017bc:	4801      	ldr	r0, [pc, #4]	; (80017c4 <reset_active+0xc>)
 80017be:	f7ff ba8d 	b.w	8000cdc <HAL_GPIO_WritePin>
 80017c2:	bf00      	nop
 80017c4:	40010800 	.word	0x40010800

080017c8 <reset_idle>:
}

void reset_idle() {
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 80017c8:	2201      	movs	r2, #1
 80017ca:	2110      	movs	r1, #16
 80017cc:	4801      	ldr	r0, [pc, #4]	; (80017d4 <reset_idle+0xc>)
 80017ce:	f7ff ba85 	b.w	8000cdc <HAL_GPIO_WritePin>
 80017d2:	bf00      	nop
 80017d4:	40010800 	.word	0x40010800

080017d8 <wr_strobe>:
}

void wr_strobe() {
 80017d8:	b508      	push	{r3, lr}
	wr_active();
 80017da:	f7ff ffbd 	bl	8001758 <wr_active>
	wr_idle();
}
 80017de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	wr_idle();
 80017e2:	f7ff bfc1 	b.w	8001768 <wr_idle>
	...

080017e8 <write_8>:
	wr_strobe();
	wr_idle();
}

void write_8(uint8_t x) {
	GPIOB->BSRR = 0x0FF0<< 16;
 80017e8:	f04f 637f 	mov.w	r3, #267386880	; 0xff00000
 80017ec:	4a07      	ldr	r2, [pc, #28]	; (800180c <write_8+0x24>)
	aux1 = ((x) & 0x03)<<8;
 80017ee:	4908      	ldr	r1, [pc, #32]	; (8001810 <write_8+0x28>)
	GPIOB->BSRR = 0x0FF0<< 16;
 80017f0:	6113      	str	r3, [r2, #16]
	aux1 = ((x) & 0x03)<<8;
 80017f2:	0203      	lsls	r3, r0, #8
 80017f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
	aux2 = (x) & 0xFC;
 80017f8:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
	aux1 = ((x) & 0x03)<<8;
 80017fc:	800b      	strh	r3, [r1, #0]
	aux2 = (x) & 0xFC;
 80017fe:	4905      	ldr	r1, [pc, #20]	; (8001814 <write_8+0x2c>)
	GPIOB->BSRR = ((aux2 | aux1)<<2) & 0x0FF0;
 8001800:	4303      	orrs	r3, r0
 8001802:	009b      	lsls	r3, r3, #2
	aux2 = (x) & 0xFC;
 8001804:	8008      	strh	r0, [r1, #0]
	GPIOB->BSRR = ((aux2 | aux1)<<2) & 0x0FF0;
 8001806:	6113      	str	r3, [r2, #16]
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	40010c00 	.word	0x40010c00
 8001810:	200002fc 	.word	0x200002fc
 8001814:	20000224 	.word	0x20000224

08001818 <write8>:
void write8(uint8_t x) {
 8001818:	b508      	push	{r3, lr}
	write_8(x);
 800181a:	f7ff ffe5 	bl	80017e8 <write_8>
	wr_strobe();
 800181e:	f7ff ffdb 	bl	80017d8 <wr_strobe>
}
 8001822:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	wr_idle();
 8001826:	f7ff bf9f 	b.w	8001768 <wr_idle>

0800182a <write16>:
void write16(uint16_t x) {
 800182a:	b510      	push	{r4, lr}
 800182c:	4604      	mov	r4, r0
	write8(h);
 800182e:	0a00      	lsrs	r0, r0, #8
 8001830:	f7ff fff2 	bl	8001818 <write8>
	write8(l);
 8001834:	b2e0      	uxtb	r0, r4
}
 8001836:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	write8(l);
 800183a:	f7ff bfed 	b.w	8001818 <write8>

0800183e <writeCmd>:
}

void writeCmd (uint16_t cmd) {
 800183e:	b510      	push	{r4, lr}
 8001840:	4604      	mov	r4, r0
	rs_cmd();
 8001842:	f7ff ff99 	bl	8001778 <rs_cmd>
	write16(cmd);
 8001846:	4620      	mov	r0, r4
 8001848:	f7ff ffef 	bl	800182a <write16>
	rs_data();
}
 800184c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	rs_data();
 8001850:	f7ff bf9a 	b.w	8001788 <rs_data>

08001854 <writeCmdData>:
void writeCmdData(uint16_t cmd, uint16_t dat) {
 8001854:	b538      	push	{r3, r4, r5, lr}
 8001856:	4605      	mov	r5, r0
 8001858:	460c      	mov	r4, r1
    cs_active();
 800185a:	f7ff ff9d 	bl	8001798 <cs_active>
    writeCmd(cmd);
 800185e:	4628      	mov	r0, r5
 8001860:	f7ff ffed 	bl	800183e <writeCmd>

void writeData(uint16_t data) {
	write16(data);
 8001864:	4620      	mov	r0, r4
 8001866:	f7ff ffe0 	bl	800182a <write16>
}
 800186a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    cs_idle();
 800186e:	f7ff bf9b 	b.w	80017a8 <cs_idle>
	...

08001874 <invertDisplay>:
    _lcd_rev = ((_lcd_capable & REV_SCREEN) != 0) ^ i;
 8001874:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <invertDisplay+0x30>)
 8001876:	8819      	ldrh	r1, [r3, #0]
 8001878:	4b0b      	ldr	r3, [pc, #44]	; (80018a8 <invertDisplay+0x34>)
 800187a:	f3c1 3100 	ubfx	r1, r1, #12, #1
 800187e:	ea81 0200 	eor.w	r2, r1, r0
 8001882:	801a      	strh	r2, [r3, #0]
    _lcd_drivOut &= ~(1 << 13);
 8001884:	4a09      	ldr	r2, [pc, #36]	; (80018ac <invertDisplay+0x38>)
	if (_lcd_rev)
 8001886:	4281      	cmp	r1, r0
    _lcd_drivOut &= ~(1 << 13);
 8001888:	8813      	ldrh	r3, [r2, #0]
	writeCmdData(0x01, _lcd_drivOut);
 800188a:	f04f 0001 	mov.w	r0, #1
    _lcd_drivOut &= ~(1 << 13);
 800188e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001892:	b29b      	uxth	r3, r3
		_lcd_drivOut |= (1 << 13);
 8001894:	bf18      	it	ne
 8001896:	f443 5300 	orrne.w	r3, r3, #8192	; 0x2000
 800189a:	8013      	strh	r3, [r2, #0]
	writeCmdData(0x01, _lcd_drivOut);
 800189c:	8811      	ldrh	r1, [r2, #0]
 800189e:	f7ff bfd9 	b.w	8001854 <writeCmdData>
 80018a2:	bf00      	nop
 80018a4:	200000d4 	.word	0x200000d4
 80018a8:	200000dc 	.word	0x200000dc
 80018ac:	200000d0 	.word	0x200000d0

080018b0 <init_table16>:
void init_table16(const uint16_t table[], int16_t size) {
 80018b0:	b570      	push	{r4, r5, r6, lr}
 80018b2:	4606      	mov	r6, r0
 80018b4:	460d      	mov	r5, r1
	int16_t i = 0;
 80018b6:	2400      	movs	r4, #0
	while (size > 0) {
 80018b8:	2d00      	cmp	r5, #0
 80018ba:	dc00      	bgt.n	80018be <init_table16+0xe>
}
 80018bc:	bd70      	pop	{r4, r5, r6, pc}
		int16_t d = table[i+1];
 80018be:	eb06 0344 	add.w	r3, r6, r4, lsl #1
		writeCmdData(cmd, d);                      //static function
 80018c2:	f836 0014 	ldrh.w	r0, [r6, r4, lsl #1]
 80018c6:	8859      	ldrh	r1, [r3, #2]
 80018c8:	3d04      	subs	r5, #4
 80018ca:	3402      	adds	r4, #2
 80018cc:	f7ff ffc2 	bl	8001854 <writeCmdData>
 80018d0:	b22d      	sxth	r5, r5
 80018d2:	b224      	sxth	r4, r4
 80018d4:	e7f0      	b.n	80018b8 <init_table16+0x8>

080018d6 <vertScroll>:
void vertScroll (int16_t top, int16_t scrollines, int16_t offset) {
 80018d6:	460b      	mov	r3, r1
    if (offset <= -scrollines || offset >= scrollines) offset = 0; //valid scroll
 80018d8:	4249      	negs	r1, r1
 80018da:	428a      	cmp	r2, r1
 80018dc:	dd0b      	ble.n	80018f6 <vertScroll+0x20>
 80018de:	429a      	cmp	r2, r3
 80018e0:	bfa8      	it	ge
 80018e2:	2200      	movge	r2, #0
    vsp = top + offset; // vertical start position
 80018e4:	4410      	add	r0, r2
 80018e6:	b281      	uxth	r1, r0
	if (offset < 0)
 80018e8:	2a00      	cmp	r2, #0
		vsp += scrollines;          //keep in unsigned range
 80018ea:	bfbc      	itt	lt
 80018ec:	18c9      	addlt	r1, r1, r3
 80018ee:	b289      	uxthlt	r1, r1
	writeCmdData(0x41, vsp);        //VL#
 80018f0:	2041      	movs	r0, #65	; 0x41
 80018f2:	f7ff bfaf 	b.w	8001854 <writeCmdData>
    if (offset <= -scrollines || offset >= scrollines) offset = 0; //valid scroll
 80018f6:	2200      	movs	r2, #0
 80018f8:	e7f4      	b.n	80018e4 <vertScroll+0xe>
	...

080018fc <setAddrWindow>:
void setAddrWindow(int16_t x, int16_t y, int16_t x1, int16_t y1) {
 80018fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018fe:	460e      	mov	r6, r1
 8001900:	4617      	mov	r7, r2
 8001902:	4604      	mov	r4, r0
 8001904:	461d      	mov	r5, r3
    writeCmdData(_MC, x);
 8001906:	4b1b      	ldr	r3, [pc, #108]	; (8001974 <setAddrWindow+0x78>)
 8001908:	b281      	uxth	r1, r0
 800190a:	8818      	ldrh	r0, [r3, #0]
 800190c:	f7ff ffa2 	bl	8001854 <writeCmdData>
    writeCmdData(_MP, y);
 8001910:	4b19      	ldr	r3, [pc, #100]	; (8001978 <setAddrWindow+0x7c>)
 8001912:	b2b1      	uxth	r1, r6
 8001914:	8818      	ldrh	r0, [r3, #0]
 8001916:	f7ff ff9d 	bl	8001854 <writeCmdData>
    if (!(x == x1 && y == y1)) {  //only need MC,MP for drawPixel
 800191a:	42bc      	cmp	r4, r7
 800191c:	d101      	bne.n	8001922 <setAddrWindow+0x26>
 800191e:	42ae      	cmp	r6, r5
 8001920:	d026      	beq.n	8001970 <setAddrWindow+0x74>
        if (_lcd_capable & XSA_XEA_16BIT) {
 8001922:	4b16      	ldr	r3, [pc, #88]	; (800197c <setAddrWindow+0x80>)
 8001924:	881b      	ldrh	r3, [r3, #0]
 8001926:	069a      	lsls	r2, r3, #26
 8001928:	d50c      	bpl.n	8001944 <setAddrWindow+0x48>
            if (rotation & 1)
 800192a:	4b15      	ldr	r3, [pc, #84]	; (8001980 <setAddrWindow+0x84>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	07db      	lsls	r3, r3, #31
                y1 = y = (y1 << 8) | y;
 8001930:	bf4b      	itete	mi
 8001932:	ea46 2505 	orrmi.w	r5, r6, r5, lsl #8
                x1 = x = (x1 << 8) | x;
 8001936:	ea44 2407 	orrpl.w	r4, r4, r7, lsl #8
                y1 = y = (y1 << 8) | y;
 800193a:	b22e      	sxthmi	r6, r5
                x1 = x = (x1 << 8) | x;
 800193c:	b224      	sxthpl	r4, r4
                y1 = y = (y1 << 8) | y;
 800193e:	bf4c      	ite	mi
 8001940:	4635      	movmi	r5, r6
                x1 = x = (x1 << 8) | x;
 8001942:	4627      	movpl	r7, r4
        writeCmdData(_SC, x);
 8001944:	480f      	ldr	r0, [pc, #60]	; (8001984 <setAddrWindow+0x88>)
 8001946:	b2a1      	uxth	r1, r4
 8001948:	8800      	ldrh	r0, [r0, #0]
 800194a:	f7ff ff83 	bl	8001854 <writeCmdData>
        writeCmdData(_SP, y);
 800194e:	480e      	ldr	r0, [pc, #56]	; (8001988 <setAddrWindow+0x8c>)
 8001950:	b2b1      	uxth	r1, r6
 8001952:	8800      	ldrh	r0, [r0, #0]
 8001954:	f7ff ff7e 	bl	8001854 <writeCmdData>
        writeCmdData(_EC, x1);
 8001958:	4a0c      	ldr	r2, [pc, #48]	; (800198c <setAddrWindow+0x90>)
 800195a:	b2b9      	uxth	r1, r7
 800195c:	8810      	ldrh	r0, [r2, #0]
 800195e:	f7ff ff79 	bl	8001854 <writeCmdData>
        writeCmdData(_EP, y1);
 8001962:	4b0b      	ldr	r3, [pc, #44]	; (8001990 <setAddrWindow+0x94>)
 8001964:	b2a9      	uxth	r1, r5
 8001966:	8818      	ldrh	r0, [r3, #0]
}
 8001968:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        writeCmdData(_EP, y1);
 800196c:	f7ff bf72 	b.w	8001854 <writeCmdData>
 8001970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001972:	bf00      	nop
 8001974:	20000010 	.word	0x20000010
 8001978:	20000012 	.word	0x20000012
 800197c:	200000d4 	.word	0x200000d4
 8001980:	2000029c 	.word	0x2000029c
 8001984:	20000016 	.word	0x20000016
 8001988:	20000018 	.word	0x20000018
 800198c:	2000000c 	.word	0x2000000c
 8001990:	2000000e 	.word	0x2000000e

08001994 <drawPixel>:
{
 8001994:	b570      	push	{r4, r5, r6, lr}
    if (rotation & 1) {
 8001996:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <drawPixel+0x60>)
{
 8001998:	460d      	mov	r5, r1
    if (rotation & 1) {
 800199a:	781b      	ldrb	r3, [r3, #0]
{
 800199c:	4616      	mov	r6, r2
    if (rotation & 1) {
 800199e:	07db      	lsls	r3, r3, #31
 80019a0:	d518      	bpl.n	80019d4 <drawPixel+0x40>
    	if (x < 0 || y < 0 || x >= HEIGHT || y >= WIDTH)
 80019a2:	2800      	cmp	r0, #0
 80019a4:	db25      	blt.n	80019f2 <drawPixel+0x5e>
 80019a6:	2900      	cmp	r1, #0
 80019a8:	db23      	blt.n	80019f2 <drawPixel+0x5e>
 80019aa:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <drawPixel+0x64>)
 80019ac:	881b      	ldrh	r3, [r3, #0]
 80019ae:	4298      	cmp	r0, r3
 80019b0:	da1f      	bge.n	80019f2 <drawPixel+0x5e>
 80019b2:	4b12      	ldr	r3, [pc, #72]	; (80019fc <drawPixel+0x68>)
 80019b4:	881b      	ldrh	r3, [r3, #0]
 80019b6:	4299      	cmp	r1, r3
 80019b8:	da1b      	bge.n	80019f2 <drawPixel+0x5e>
    	setAddrWindow(y, x, y, x);
 80019ba:	4603      	mov	r3, r0
 80019bc:	460a      	mov	r2, r1
 80019be:	4601      	mov	r1, r0
 80019c0:	4628      	mov	r0, r5
    	setAddrWindow(x, y, x, y);
 80019c2:	f7ff ff9b 	bl	80018fc <setAddrWindow>
    writeCmdData(_MW, color);
 80019c6:	4b0e      	ldr	r3, [pc, #56]	; (8001a00 <drawPixel+0x6c>)
 80019c8:	4631      	mov	r1, r6
}
 80019ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    writeCmdData(_MW, color);
 80019ce:	8818      	ldrh	r0, [r3, #0]
 80019d0:	f7ff bf40 	b.w	8001854 <writeCmdData>
    	if (x < 0 || y < 0 || x >= WIDTH || y >= HEIGHT)
 80019d4:	2800      	cmp	r0, #0
 80019d6:	db0c      	blt.n	80019f2 <drawPixel+0x5e>
 80019d8:	2900      	cmp	r1, #0
 80019da:	db0a      	blt.n	80019f2 <drawPixel+0x5e>
 80019dc:	4b07      	ldr	r3, [pc, #28]	; (80019fc <drawPixel+0x68>)
 80019de:	881b      	ldrh	r3, [r3, #0]
 80019e0:	4298      	cmp	r0, r3
 80019e2:	da06      	bge.n	80019f2 <drawPixel+0x5e>
 80019e4:	4b04      	ldr	r3, [pc, #16]	; (80019f8 <drawPixel+0x64>)
 80019e6:	881b      	ldrh	r3, [r3, #0]
 80019e8:	4299      	cmp	r1, r3
 80019ea:	da02      	bge.n	80019f2 <drawPixel+0x5e>
    	setAddrWindow(x, y, x, y);
 80019ec:	460b      	mov	r3, r1
 80019ee:	4602      	mov	r2, r0
 80019f0:	e7e7      	b.n	80019c2 <drawPixel+0x2e>
 80019f2:	bd70      	pop	{r4, r5, r6, pc}
 80019f4:	2000029c 	.word	0x2000029c
 80019f8:	20000008 	.word	0x20000008
 80019fc:	2000000a 	.word	0x2000000a
 8001a00:	20000014 	.word	0x20000014

08001a04 <drawHLine>:
void drawHLine(int16_t x, int16_t y, int16_t w, uint16_t color) {
 8001a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a08:	4606      	mov	r6, r0
 8001a0a:	460f      	mov	r7, r1
 8001a0c:	4615      	mov	r5, r2
 8001a0e:	4698      	mov	r8, r3
	for(int i = 0; i < w; i++) {
 8001a10:	2400      	movs	r4, #0
 8001a12:	42ac      	cmp	r4, r5
 8001a14:	db01      	blt.n	8001a1a <drawHLine+0x16>
}
 8001a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		drawPixel(x+i, y, color);
 8001a1a:	1930      	adds	r0, r6, r4
 8001a1c:	4642      	mov	r2, r8
 8001a1e:	4639      	mov	r1, r7
 8001a20:	b200      	sxth	r0, r0
 8001a22:	f7ff ffb7 	bl	8001994 <drawPixel>
	for(int i = 0; i < w; i++) {
 8001a26:	3401      	adds	r4, #1
 8001a28:	e7f3      	b.n	8001a12 <drawHLine+0xe>

08001a2a <drawVLine>:
void drawVLine(int16_t x, int16_t y, int16_t h, uint16_t color) {
 8001a2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a2e:	4606      	mov	r6, r0
 8001a30:	460f      	mov	r7, r1
 8001a32:	4615      	mov	r5, r2
 8001a34:	4698      	mov	r8, r3
	for(int i = 0; i < h; i++) {
 8001a36:	2400      	movs	r4, #0
 8001a38:	42ac      	cmp	r4, r5
 8001a3a:	db01      	blt.n	8001a40 <drawVLine+0x16>
}
 8001a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		drawPixel(x, y+i, color);
 8001a40:	1939      	adds	r1, r7, r4
 8001a42:	4642      	mov	r2, r8
 8001a44:	b209      	sxth	r1, r1
 8001a46:	4630      	mov	r0, r6
 8001a48:	f7ff ffa4 	bl	8001994 <drawPixel>
	for(int i = 0; i < h; i++) {
 8001a4c:	3401      	adds	r4, #1
 8001a4e:	e7f3      	b.n	8001a38 <drawVLine+0xe>

08001a50 <drawRect>:
void drawRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color) {
 8001a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a54:	461f      	mov	r7, r3
 8001a56:	460e      	mov	r6, r1
 8001a58:	4680      	mov	r8, r0
 8001a5a:	4614      	mov	r4, r2
 8001a5c:	f8bd 5018 	ldrh.w	r5, [sp, #24]
	drawHLine(x, y, w, color);
 8001a60:	462b      	mov	r3, r5
 8001a62:	f7ff ffcf 	bl	8001a04 <drawHLine>
	drawHLine(x, y+h-1, w, color);
 8001a66:	1e79      	subs	r1, r7, #1
 8001a68:	4431      	add	r1, r6
 8001a6a:	462b      	mov	r3, r5
 8001a6c:	4622      	mov	r2, r4
 8001a6e:	4640      	mov	r0, r8
 8001a70:	b209      	sxth	r1, r1
 8001a72:	f7ff ffc7 	bl	8001a04 <drawHLine>
	drawVLine(x, y, h, color);
 8001a76:	462b      	mov	r3, r5
 8001a78:	463a      	mov	r2, r7
 8001a7a:	4631      	mov	r1, r6
 8001a7c:	4640      	mov	r0, r8
 8001a7e:	f7ff ffd4 	bl	8001a2a <drawVLine>
	drawVLine(x+w-1, y, h, color);
 8001a82:	1e60      	subs	r0, r4, #1
 8001a84:	4440      	add	r0, r8
 8001a86:	462b      	mov	r3, r5
 8001a88:	463a      	mov	r2, r7
 8001a8a:	4631      	mov	r1, r6
}
 8001a8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	drawVLine(x+w-1, y, h, color);
 8001a90:	b200      	sxth	r0, r0
 8001a92:	f7ff bfca 	b.w	8001a2a <drawVLine>
	...

08001a98 <setRotation>:
	uint16_t GS, SS_v, ORG, REV = _lcd_rev;
 8001a98:	4b5d      	ldr	r3, [pc, #372]	; (8001c10 <setRotation+0x178>)
void setRotation(uint8_t r) {
 8001a9a:	b570      	push	{r4, r5, r6, lr}
    rotation = r & 3;           // just perform the operation ourselves on the protected variables
 8001a9c:	4c5d      	ldr	r4, [pc, #372]	; (8001c14 <setRotation+0x17c>)
	uint16_t GS, SS_v, ORG, REV = _lcd_rev;
 8001a9e:	881d      	ldrh	r5, [r3, #0]
    rotation = r & 3;           // just perform the operation ourselves on the protected variables
 8001aa0:	f000 0303 	and.w	r3, r0, #3
    if (rotation & 1) {
 8001aa4:	f010 0001 	ands.w	r0, r0, #1
    rotation = r & 3;           // just perform the operation ourselves on the protected variables
 8001aa8:	7023      	strb	r3, [r4, #0]
    if (rotation & 1) {
 8001aaa:	f000 8093 	beq.w	8001bd4 <setRotation+0x13c>
    	HEIGHT = _WIDTH;
 8001aae:	21f0      	movs	r1, #240	; 0xf0
 8001ab0:	4a59      	ldr	r2, [pc, #356]	; (8001c18 <setRotation+0x180>)
    switch (rotation) {
 8001ab2:	2b02      	cmp	r3, #2
    	HEIGHT = _WIDTH;
 8001ab4:	8011      	strh	r1, [r2, #0]
    	WIDTH = _HEIGHT;
 8001ab6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8001aba:	4a58      	ldr	r2, [pc, #352]	; (8001c1c <setRotation+0x184>)
 8001abc:	8011      	strh	r1, [r2, #0]
    switch (rotation) {
 8001abe:	d005      	beq.n	8001acc <setRotation+0x34>
 8001ac0:	2b03      	cmp	r3, #3
 8001ac2:	d06f      	beq.n	8001ba4 <setRotation+0x10c>
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d16f      	bne.n	8001ba8 <setRotation+0x110>
        val = 0x28;             //MY=0, MX=0, MV=1, ML=0, BGR=1
 8001ac8:	2328      	movs	r3, #40	; 0x28
 8001aca:	e000      	b.n	8001ace <setRotation+0x36>
        val = 0x98;             //MY=1, MX=0, MV=0, ML=1, BGR=1
 8001acc:	2398      	movs	r3, #152	; 0x98
	_MC = 0x4E, _MP = 0x4F, _MW = 0x22, _SC = 0x44, _EC = 0x44, _SP = 0x45, _EP = 0x46;
 8001ace:	214e      	movs	r1, #78	; 0x4e
 8001ad0:	4a53      	ldr	r2, [pc, #332]	; (8001c20 <setRotation+0x188>)
 8001ad2:	8011      	strh	r1, [r2, #0]
 8001ad4:	214f      	movs	r1, #79	; 0x4f
 8001ad6:	4a53      	ldr	r2, [pc, #332]	; (8001c24 <setRotation+0x18c>)
 8001ad8:	8011      	strh	r1, [r2, #0]
 8001ada:	2122      	movs	r1, #34	; 0x22
 8001adc:	4a52      	ldr	r2, [pc, #328]	; (8001c28 <setRotation+0x190>)
 8001ade:	8011      	strh	r1, [r2, #0]
 8001ae0:	2244      	movs	r2, #68	; 0x44
 8001ae2:	4952      	ldr	r1, [pc, #328]	; (8001c2c <setRotation+0x194>)
 8001ae4:	800a      	strh	r2, [r1, #0]
 8001ae6:	4952      	ldr	r1, [pc, #328]	; (8001c30 <setRotation+0x198>)
 8001ae8:	800a      	strh	r2, [r1, #0]
 8001aea:	2145      	movs	r1, #69	; 0x45
 8001aec:	4a51      	ldr	r2, [pc, #324]	; (8001c34 <setRotation+0x19c>)
 8001aee:	8011      	strh	r1, [r2, #0]
 8001af0:	2146      	movs	r1, #70	; 0x46
 8001af2:	4a51      	ldr	r2, [pc, #324]	; (8001c38 <setRotation+0x1a0>)
 8001af4:	8011      	strh	r1, [r2, #0]
    if (rotation & 1)
 8001af6:	b108      	cbz	r0, 8001afc <setRotation+0x64>
    	val ^= 0xD0;    // exchange Landscape modes
 8001af8:	f083 03d0 	eor.w	r3, r3, #208	; 0xd0
	GS = (val & 0x80) ? (1 << 14) | (1 << 12) : 0;      //called TB (top-bottom)
 8001afc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001b00:	bf14      	ite	ne
 8001b02:	f44f 42a0 	movne.w	r2, #20480	; 0x5000
 8001b06:	2200      	moveq	r2, #0
	SS_v = (val & 0x40) ? (1 << 9) : 0;   //called RL (right-left)
 8001b08:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001b0c:	bf14      	ite	ne
 8001b0e:	f44f 7000 	movne.w	r0, #512	; 0x200
 8001b12:	2000      	moveq	r0, #0
	_lcd_drivOut = GS | SS_v | (REV << 13) | 0x013F;      //REV=0, BGR=0, MUX=319
 8001b14:	f240 113f 	movw	r1, #319	; 0x13f
	ORG = (val & 0x20) ? (1 << 3) : 0;  //called AM
 8001b18:	f013 0f20 	tst.w	r3, #32
 8001b1c:	bf14      	ite	ne
 8001b1e:	2608      	movne	r6, #8
 8001b20:	2600      	moveq	r6, #0
	_lcd_drivOut = GS | SS_v | (REV << 13) | 0x013F;      //REV=0, BGR=0, MUX=319
 8001b22:	ea42 0300 	orr.w	r3, r2, r0
 8001b26:	ea41 3145 	orr.w	r1, r1, r5, lsl #13
 8001b2a:	4319      	orrs	r1, r3
		_lcd_drivOut |= 0x0800; //BGR
 8001b2c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8001b30:	4b42      	ldr	r3, [pc, #264]	; (8001c3c <setRotation+0x1a4>)
 8001b32:	b289      	uxth	r1, r1
	writeCmdData(0x01, _lcd_drivOut);   // set Driver Output Control
 8001b34:	2001      	movs	r0, #1
		_lcd_drivOut |= 0x0800; //BGR
 8001b36:	8019      	strh	r1, [r3, #0]
	writeCmdData(0x01, _lcd_drivOut);   // set Driver Output Control
 8001b38:	f7ff fe8c 	bl	8001854 <writeCmdData>
	writeCmdData(0x11, ORG | 0x6070);   // set GRAM write direction.
 8001b3c:	f446 41c0 	orr.w	r1, r6, #24576	; 0x6000
 8001b40:	f041 0170 	orr.w	r1, r1, #112	; 0x70
 8001b44:	2011      	movs	r0, #17
 8001b46:	f7ff fe85 	bl	8001854 <writeCmdData>
    if ((rotation & 1) && ((_lcd_capable & MV_AXIS) == 0)) {
 8001b4a:	7823      	ldrb	r3, [r4, #0]
 8001b4c:	07da      	lsls	r2, r3, #31
 8001b4e:	d515      	bpl.n	8001b7c <setRotation+0xe4>
 8001b50:	4b3b      	ldr	r3, [pc, #236]	; (8001c40 <setRotation+0x1a8>)
 8001b52:	881b      	ldrh	r3, [r3, #0]
 8001b54:	055b      	lsls	r3, r3, #21
 8001b56:	d411      	bmi.n	8001b7c <setRotation+0xe4>
        x = _MC, _MC = _MP, _MP = x;
 8001b58:	4a31      	ldr	r2, [pc, #196]	; (8001c20 <setRotation+0x188>)
 8001b5a:	4b32      	ldr	r3, [pc, #200]	; (8001c24 <setRotation+0x18c>)
 8001b5c:	8811      	ldrh	r1, [r2, #0]
 8001b5e:	8818      	ldrh	r0, [r3, #0]
 8001b60:	8019      	strh	r1, [r3, #0]
 8001b62:	8010      	strh	r0, [r2, #0]
        x = _SC, _SC = _SP, _SP = x;    //.kbv check 0139
 8001b64:	4b33      	ldr	r3, [pc, #204]	; (8001c34 <setRotation+0x19c>)
 8001b66:	4a31      	ldr	r2, [pc, #196]	; (8001c2c <setRotation+0x194>)
 8001b68:	8818      	ldrh	r0, [r3, #0]
 8001b6a:	8811      	ldrh	r1, [r2, #0]
 8001b6c:	8010      	strh	r0, [r2, #0]
 8001b6e:	8019      	strh	r1, [r3, #0]
        x = _EC, _EC = _EP, _EP = x;    //.kbv check 0139
 8001b70:	4a2f      	ldr	r2, [pc, #188]	; (8001c30 <setRotation+0x198>)
 8001b72:	4b31      	ldr	r3, [pc, #196]	; (8001c38 <setRotation+0x1a0>)
 8001b74:	8811      	ldrh	r1, [r2, #0]
 8001b76:	8818      	ldrh	r0, [r3, #0]
 8001b78:	8019      	strh	r1, [r3, #0]
 8001b7a:	8010      	strh	r0, [r2, #0]
    setAddrWindow(0, 0, WIDTH - 1, HEIGHT - 1);
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	4c26      	ldr	r4, [pc, #152]	; (8001c18 <setRotation+0x180>)
 8001b80:	4a26      	ldr	r2, [pc, #152]	; (8001c1c <setRotation+0x184>)
 8001b82:	8823      	ldrh	r3, [r4, #0]
 8001b84:	8812      	ldrh	r2, [r2, #0]
 8001b86:	3b01      	subs	r3, #1
 8001b88:	3a01      	subs	r2, #1
 8001b8a:	4608      	mov	r0, r1
 8001b8c:	b212      	sxth	r2, r2
 8001b8e:	b21b      	sxth	r3, r3
 8001b90:	f7ff feb4 	bl	80018fc <setAddrWindow>
    vertScroll(0, HEIGHT, 0);   //reset scrolling after a rotation
 8001b94:	2200      	movs	r2, #0
 8001b96:	f9b4 1000 	ldrsh.w	r1, [r4]
 8001b9a:	4610      	mov	r0, r2
}
 8001b9c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    vertScroll(0, HEIGHT, 0);   //reset scrolling after a rotation
 8001ba0:	f7ff be99 	b.w	80018d6 <vertScroll>
        val = 0xF8;             //MY=1, MX=1, MV=1, ML=1, BGR=1
 8001ba4:	23f8      	movs	r3, #248	; 0xf8
        break;
 8001ba6:	e792      	b.n	8001ace <setRotation+0x36>
	_MC = 0x4E, _MP = 0x4F, _MW = 0x22, _SC = 0x44, _EC = 0x44, _SP = 0x45, _EP = 0x46;
 8001ba8:	224e      	movs	r2, #78	; 0x4e
 8001baa:	4b1d      	ldr	r3, [pc, #116]	; (8001c20 <setRotation+0x188>)
 8001bac:	801a      	strh	r2, [r3, #0]
 8001bae:	224f      	movs	r2, #79	; 0x4f
 8001bb0:	4b1c      	ldr	r3, [pc, #112]	; (8001c24 <setRotation+0x18c>)
 8001bb2:	801a      	strh	r2, [r3, #0]
 8001bb4:	2222      	movs	r2, #34	; 0x22
 8001bb6:	4b1c      	ldr	r3, [pc, #112]	; (8001c28 <setRotation+0x190>)
 8001bb8:	801a      	strh	r2, [r3, #0]
 8001bba:	2344      	movs	r3, #68	; 0x44
 8001bbc:	4a1b      	ldr	r2, [pc, #108]	; (8001c2c <setRotation+0x194>)
 8001bbe:	8013      	strh	r3, [r2, #0]
 8001bc0:	4a1b      	ldr	r2, [pc, #108]	; (8001c30 <setRotation+0x198>)
 8001bc2:	8013      	strh	r3, [r2, #0]
 8001bc4:	2245      	movs	r2, #69	; 0x45
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <setRotation+0x19c>)
 8001bc8:	801a      	strh	r2, [r3, #0]
 8001bca:	2246      	movs	r2, #70	; 0x46
 8001bcc:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <setRotation+0x1a0>)
 8001bce:	801a      	strh	r2, [r3, #0]
        val = 0x48;             //MY=0, MX=1, MV=0, ML=0, BGR=1
 8001bd0:	2348      	movs	r3, #72	; 0x48
 8001bd2:	e791      	b.n	8001af8 <setRotation+0x60>
    switch (rotation) {
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	f43f af79 	beq.w	8001acc <setRotation+0x34>
 8001bda:	2b03      	cmp	r3, #3
 8001bdc:	d0e2      	beq.n	8001ba4 <setRotation+0x10c>
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	f43f af72 	beq.w	8001ac8 <setRotation+0x30>
	_MC = 0x4E, _MP = 0x4F, _MW = 0x22, _SC = 0x44, _EC = 0x44, _SP = 0x45, _EP = 0x46;
 8001be4:	224e      	movs	r2, #78	; 0x4e
 8001be6:	4b0e      	ldr	r3, [pc, #56]	; (8001c20 <setRotation+0x188>)
 8001be8:	801a      	strh	r2, [r3, #0]
 8001bea:	224f      	movs	r2, #79	; 0x4f
 8001bec:	4b0d      	ldr	r3, [pc, #52]	; (8001c24 <setRotation+0x18c>)
 8001bee:	801a      	strh	r2, [r3, #0]
 8001bf0:	2222      	movs	r2, #34	; 0x22
 8001bf2:	4b0d      	ldr	r3, [pc, #52]	; (8001c28 <setRotation+0x190>)
 8001bf4:	801a      	strh	r2, [r3, #0]
 8001bf6:	2344      	movs	r3, #68	; 0x44
 8001bf8:	4a0c      	ldr	r2, [pc, #48]	; (8001c2c <setRotation+0x194>)
 8001bfa:	8013      	strh	r3, [r2, #0]
 8001bfc:	4a0c      	ldr	r2, [pc, #48]	; (8001c30 <setRotation+0x198>)
 8001bfe:	8013      	strh	r3, [r2, #0]
 8001c00:	2245      	movs	r2, #69	; 0x45
 8001c02:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <setRotation+0x19c>)
 8001c04:	801a      	strh	r2, [r3, #0]
 8001c06:	2246      	movs	r2, #70	; 0x46
 8001c08:	4b0b      	ldr	r3, [pc, #44]	; (8001c38 <setRotation+0x1a0>)
 8001c0a:	801a      	strh	r2, [r3, #0]
        val = 0x48;             //MY=0, MX=1, MV=0, ML=0, BGR=1
 8001c0c:	2348      	movs	r3, #72	; 0x48
 8001c0e:	e775      	b.n	8001afc <setRotation+0x64>
 8001c10:	200000dc 	.word	0x200000dc
 8001c14:	2000029c 	.word	0x2000029c
 8001c18:	20000008 	.word	0x20000008
 8001c1c:	2000000a 	.word	0x2000000a
 8001c20:	20000010 	.word	0x20000010
 8001c24:	20000012 	.word	0x20000012
 8001c28:	20000014 	.word	0x20000014
 8001c2c:	20000016 	.word	0x20000016
 8001c30:	2000000c 	.word	0x2000000c
 8001c34:	20000018 	.word	0x20000018
 8001c38:	2000000e 	.word	0x2000000e
 8001c3c:	200000d0 	.word	0x200000d0
 8001c40:	200000d4 	.word	0x200000d4

08001c44 <fillRect>:
void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color) {
 8001c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (w < 0) {
 8001c48:	2a00      	cmp	r2, #0
void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color) {
 8001c4a:	f8bd 9020 	ldrh.w	r9, [sp, #32]
	if (w < 0) {
 8001c4e:	da04      	bge.n	8001c5a <fillRect+0x16>
		w = -w;
 8001c50:	b295      	uxth	r5, r2
 8001c52:	426a      	negs	r2, r5
		x -= w;
 8001c54:	4428      	add	r0, r5
		w = -w;
 8001c56:	b212      	sxth	r2, r2
		x -= w;
 8001c58:	b200      	sxth	r0, r0
	if (end > WIDTH)
 8001c5a:	4d35      	ldr	r5, [pc, #212]	; (8001d30 <fillRect+0xec>)
	end = x + w;
 8001c5c:	4402      	add	r2, r0
	if (end > WIDTH)
 8001c5e:	882e      	ldrh	r6, [r5, #0]
	end = x + w;
 8001c60:	b212      	sxth	r2, r2
	if (end > WIDTH)
 8001c62:	42b2      	cmp	r2, r6
		end = WIDTH;
 8001c64:	bfc8      	it	gt
 8001c66:	b232      	sxthgt	r2, r6
 8001c68:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
	w = end - x;
 8001c6c:	b292      	uxth	r2, r2
 8001c6e:	1a16      	subs	r6, r2, r0
	if (h < 0) {
 8001c70:	2b00      	cmp	r3, #0
	w = end - x;
 8001c72:	b236      	sxth	r6, r6
	if (h < 0) {
 8001c74:	da04      	bge.n	8001c80 <fillRect+0x3c>
		h = -h;
 8001c76:	b29f      	uxth	r7, r3
 8001c78:	427b      	negs	r3, r7
		y -= h;
 8001c7a:	4439      	add	r1, r7
		h = -h;
 8001c7c:	b21b      	sxth	r3, r3
		y -= h;
 8001c7e:	b209      	sxth	r1, r1
	if (end > HEIGHT)
 8001c80:	4f2c      	ldr	r7, [pc, #176]	; (8001d34 <fillRect+0xf0>)
	end = y + h;
 8001c82:	440b      	add	r3, r1
	if (end > HEIGHT)
 8001c84:	f8b7 e000 	ldrh.w	lr, [r7]
	end = y + h;
 8001c88:	b21b      	sxth	r3, r3
	if (end > HEIGHT)
 8001c8a:	4573      	cmp	r3, lr
		end = HEIGHT;
 8001c8c:	bfc8      	it	gt
 8001c8e:	fa0f f38e 	sxthgt.w	r3, lr
 8001c92:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	h = end - y;
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	eba3 0801 	sub.w	r8, r3, r1
	setAddrWindow(x, y, x + w - 1, y + h - 1);
 8001c9c:	3a01      	subs	r2, #1
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	b21b      	sxth	r3, r3
 8001ca2:	b212      	sxth	r2, r2
 8001ca4:	f7ff fe2a 	bl	80018fc <setAddrWindow>
	cs_active();
 8001ca8:	f7ff fd76 	bl	8001798 <cs_active>
	writeCmd(_MW);
 8001cac:	4b22      	ldr	r3, [pc, #136]	; (8001d38 <fillRect+0xf4>)
	h = end - y;
 8001cae:	fa0f f888 	sxth.w	r8, r8
	writeCmd(_MW);
 8001cb2:	8818      	ldrh	r0, [r3, #0]
 8001cb4:	f7ff fdc3 	bl	800183e <writeCmd>
	if (h > w) {
 8001cb8:	4546      	cmp	r6, r8
 8001cba:	bfbe      	ittt	lt
 8001cbc:	4633      	movlt	r3, r6
 8001cbe:	4646      	movlt	r6, r8
 8001cc0:	4698      	movlt	r8, r3
	uint8_t hi = color >> 8, lo = color & 0xFF;
 8001cc2:	ea4f 2a19 	mov.w	sl, r9, lsr #8
 8001cc6:	fa5f f989 	uxtb.w	r9, r9
 8001cca:	fa1f f888 	uxth.w	r8, r8
	while (h-- > 0) {
 8001cce:	fa0f f388 	sxth.w	r3, r8
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	dc1b      	bgt.n	8001d0e <fillRect+0xca>
    cs_idle();
 8001cd6:	f7ff fd67 	bl	80017a8 <cs_idle>
    if (!(_lcd_capable & MIPI_DCS_REV1) || ((_lcd_ID == 0x1526) && (rotation & 1)))
 8001cda:	4b18      	ldr	r3, [pc, #96]	; (8001d3c <fillRect+0xf8>)
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	07da      	lsls	r2, r3, #31
 8001ce0:	d509      	bpl.n	8001cf6 <fillRect+0xb2>
 8001ce2:	4b17      	ldr	r3, [pc, #92]	; (8001d40 <fillRect+0xfc>)
 8001ce4:	881a      	ldrh	r2, [r3, #0]
 8001ce6:	f241 5326 	movw	r3, #5414	; 0x1526
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d11d      	bne.n	8001d2a <fillRect+0xe6>
 8001cee:	4b15      	ldr	r3, [pc, #84]	; (8001d44 <fillRect+0x100>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	07db      	lsls	r3, r3, #31
 8001cf4:	d519      	bpl.n	8001d2a <fillRect+0xe6>
        setAddrWindow(0, 0, WIDTH - 1, HEIGHT - 1);
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	883b      	ldrh	r3, [r7, #0]
 8001cfa:	882a      	ldrh	r2, [r5, #0]
 8001cfc:	3b01      	subs	r3, #1
 8001cfe:	3a01      	subs	r2, #1
 8001d00:	b21b      	sxth	r3, r3
 8001d02:	b212      	sxth	r2, r2
 8001d04:	4608      	mov	r0, r1
}
 8001d06:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        setAddrWindow(0, 0, WIDTH - 1, HEIGHT - 1);
 8001d0a:	f7ff bdf7 	b.w	80018fc <setAddrWindow>
 8001d0e:	4634      	mov	r4, r6
			write8(hi);
 8001d10:	4650      	mov	r0, sl
 8001d12:	3c01      	subs	r4, #1
 8001d14:	f7ff fd80 	bl	8001818 <write8>
 8001d18:	b224      	sxth	r4, r4
			write8(lo);
 8001d1a:	4648      	mov	r0, r9
 8001d1c:	f7ff fd7c 	bl	8001818 <write8>
		} while (--end != 0);
 8001d20:	2c00      	cmp	r4, #0
 8001d22:	d1f5      	bne.n	8001d10 <fillRect+0xcc>
 8001d24:	f108 38ff 	add.w	r8, r8, #4294967295
 8001d28:	e7cf      	b.n	8001cca <fillRect+0x86>
 8001d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d2e:	bf00      	nop
 8001d30:	2000000a 	.word	0x2000000a
 8001d34:	20000008 	.word	0x20000008
 8001d38:	20000014 	.word	0x20000014
 8001d3c:	200000d4 	.word	0x200000d4
 8001d40:	2000029e 	.word	0x2000029e
 8001d44:	2000029c 	.word	0x2000029c

08001d48 <drawWave>:
void drawWave(uint8_t x_pos, uint8_t y_pos, uint8_t altura) {
 8001d48:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001d4a:	4606      	mov	r6, r0
	readLDR(altura);
 8001d4c:	4610      	mov	r0, r2
void drawWave(uint8_t x_pos, uint8_t y_pos, uint8_t altura) {
 8001d4e:	460d      	mov	r5, r1
	readLDR(altura);
 8001d50:	f7ff fc94 	bl	800167c <readLDR>
	fillRect(x_wave, (y_pos-milliVolt_ldr<0?0:y_pos-milliVolt_ldr), 4, 4, BLUE);
 8001d54:	4b16      	ldr	r3, [pc, #88]	; (8001db0 <drawWave+0x68>)
 8001d56:	4c17      	ldr	r4, [pc, #92]	; (8001db4 <drawWave+0x6c>)
 8001d58:	6819      	ldr	r1, [r3, #0]
 8001d5a:	231f      	movs	r3, #31
 8001d5c:	7820      	ldrb	r0, [r4, #0]
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	2304      	movs	r3, #4
 8001d62:	1a69      	subs	r1, r5, r1
 8001d64:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8001d68:	461a      	mov	r2, r3
 8001d6a:	b209      	sxth	r1, r1
 8001d6c:	f7ff ff6a 	bl	8001c44 <fillRect>
	if(++x_wave >= 245){
 8001d70:	7823      	ldrb	r3, [r4, #0]
 8001d72:	3301      	adds	r3, #1
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	2bf4      	cmp	r3, #244	; 0xf4
 8001d78:	d802      	bhi.n	8001d80 <drawWave+0x38>
 8001d7a:	7023      	strb	r3, [r4, #0]
}
 8001d7c:	b002      	add	sp, #8
 8001d7e:	bd70      	pop	{r4, r5, r6, pc}
		x_wave = x_pos;
 8001d80:	7026      	strb	r6, [r4, #0]
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8001d82:	4c0d      	ldr	r4, [pc, #52]	; (8001db8 <drawWave+0x70>)
		fillRect(0, 0, 260, y_pos+5, GREEN);
 8001d84:	2100      	movs	r1, #0
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8001d86:	6822      	ldr	r2, [r4, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 8001d88:	4608      	mov	r0, r1
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8001d8a:	6813      	ldr	r3, [r2, #0]
 8001d8c:	f023 0301 	bic.w	r3, r3, #1
 8001d90:	6013      	str	r3, [r2, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 8001d92:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001d96:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	1d6b      	adds	r3, r5, #5
 8001d9e:	f7ff ff51 	bl	8001c44 <fillRect>
		htim2.Instance->CR1 |= TIM_CR1_CEN;  // resume tim
 8001da2:	6822      	ldr	r2, [r4, #0]
 8001da4:	6813      	ldr	r3, [r2, #0]
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	6013      	str	r3, [r2, #0]
}
 8001dac:	e7e6      	b.n	8001d7c <drawWave+0x34>
 8001dae:	bf00      	nop
 8001db0:	200000a8 	.word	0x200000a8
 8001db4:	200000d2 	.word	0x200000d2
 8001db8:	200002a4 	.word	0x200002a4

08001dbc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001dbc:	b510      	push	{r4, lr}
	htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8001dbe:	4c09      	ldr	r4, [pc, #36]	; (8001de4 <HAL_TIM_PeriodElapsedCallback+0x28>)
	drawWave(5,200,altura);
 8001dc0:	21c8      	movs	r1, #200	; 0xc8
	htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8001dc2:	6822      	ldr	r2, [r4, #0]
	drawWave(5,200,altura);
 8001dc4:	2005      	movs	r0, #5
	htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8001dc6:	6813      	ldr	r3, [r2, #0]
 8001dc8:	f023 0301 	bic.w	r3, r3, #1
 8001dcc:	6013      	str	r3, [r2, #0]
	drawWave(5,200,altura);
 8001dce:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001dd0:	781a      	ldrb	r2, [r3, #0]
 8001dd2:	f7ff ffb9 	bl	8001d48 <drawWave>
	htim2.Instance->CR1 |= TIM_CR1_CEN;  // resume tim
 8001dd6:	6822      	ldr	r2, [r4, #0]
 8001dd8:	6813      	ldr	r3, [r2, #0]
 8001dda:	f043 0301 	orr.w	r3, r3, #1
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	bd10      	pop	{r4, pc}
 8001de2:	bf00      	nop
 8001de4:	200002a4 	.word	0x200002a4
 8001de8:	2000001a 	.word	0x2000001a

08001dec <fillScreen>:
void fillScreen(uint16_t color) {
 8001dec:	b507      	push	{r0, r1, r2, lr}
	fillRect(0, 0, WIDTH, HEIGHT, color);
 8001dee:	2100      	movs	r1, #0
 8001df0:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <fillScreen+0x20>)
 8001df2:	4a07      	ldr	r2, [pc, #28]	; (8001e10 <fillScreen+0x24>)
 8001df4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001df8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001dfc:	9000      	str	r0, [sp, #0]
 8001dfe:	4608      	mov	r0, r1
 8001e00:	f7ff ff20 	bl	8001c44 <fillRect>
}
 8001e04:	b003      	add	sp, #12
 8001e06:	f85d fb04 	ldr.w	pc, [sp], #4
 8001e0a:	bf00      	nop
 8001e0c:	20000008 	.word	0x20000008
 8001e10:	2000000a 	.word	0x2000000a

08001e14 <drawChar>:
void drawChar(uint16_t WIDTH, uint16_t HEIGHT, int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t textbgcolor, uint8_t size) {
 8001e14:	21a0      	movs	r1, #160	; 0xa0
 8001e16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e1a:	b08b      	sub	sp, #44	; 0x2c
 8001e1c:	9309      	str	r3, [sp, #36]	; 0x24
 8001e1e:	f8bd 3054 	ldrh.w	r3, [sp, #84]	; 0x54
	for(int8_t i=0; i<8; i++) {
 8001e22:	2600      	movs	r6, #0
void drawChar(uint16_t WIDTH, uint16_t HEIGHT, int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t textbgcolor, uint8_t size) {
 8001e24:	9305      	str	r3, [sp, #20]
 8001e26:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
 8001e2a:	f89d 905c 	ldrb.w	r9, [sp, #92]	; 0x5c
 8001e2e:	9306      	str	r3, [sp, #24]
 8001e30:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 8001e34:	fa1f fa82 	uxth.w	sl, r2
 8001e38:	434b      	muls	r3, r1
 8001e3a:	9307      	str	r3, [sp, #28]
					fillRect(x+j*size, y+i*size, size, size, textbgcolor);
 8001e3c:	2308      	movs	r3, #8
 8001e3e:	9304      	str	r3, [sp, #16]
 8001e40:	46d0      	mov	r8, sl
 8001e42:	4657      	mov	r7, sl
 8001e44:	2500      	movs	r5, #0
 8001e46:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8001e4a:	b2b4      	uxth	r4, r6
 8001e4c:	fa1f fb89 	uxth.w	fp, r9
 8001e50:	fb04 320b 	mla	r2, r4, fp, r3
 8001e54:	b212      	sxth	r2, r2
 8001e56:	9203      	str	r2, [sp, #12]
 8001e58:	9a07      	ldr	r2, [sp, #28]
					drawPixel(x+j, y+i, textbgcolor);
 8001e5a:	441c      	add	r4, r3
 8001e5c:	eba2 0286 	sub.w	r2, r2, r6, lsl #2
 8001e60:	9208      	str	r2, [sp, #32]
 8001e62:	b224      	sxth	r4, r4
			if(font[c][j][7-i] == 1) {
 8001e64:	9b08      	ldr	r3, [sp, #32]
 8001e66:	4a1f      	ldr	r2, [pc, #124]	; (8001ee4 <drawChar+0xd0>)
 8001e68:	eb03 1345 	add.w	r3, r3, r5, lsl #5
 8001e6c:	4413      	add	r3, r2
 8001e6e:	69db      	ldr	r3, [r3, #28]
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d126      	bne.n	8001ec2 <drawChar+0xae>
				if (size == 1)
 8001e74:	f1b9 0f01 	cmp.w	r9, #1
 8001e78:	d119      	bne.n	8001eae <drawChar+0x9a>
					drawPixel(x+j, y+i, color);
 8001e7a:	9a05      	ldr	r2, [sp, #20]
 8001e7c:	eb0a 0005 	add.w	r0, sl, r5
					drawPixel(x+j, y+i, textbgcolor);
 8001e80:	4621      	mov	r1, r4
 8001e82:	b200      	sxth	r0, r0
 8001e84:	f7ff fd86 	bl	8001994 <drawPixel>
 8001e88:	3501      	adds	r5, #1
 8001e8a:	445f      	add	r7, fp
 8001e8c:	44d8      	add	r8, fp
		for(int8_t j=0; j<5; j++) {
 8001e8e:	2d05      	cmp	r5, #5
 8001e90:	b2bf      	uxth	r7, r7
 8001e92:	fa1f f888 	uxth.w	r8, r8
 8001e96:	d1e5      	bne.n	8001e64 <drawChar+0x50>
 8001e98:	9b04      	ldr	r3, [sp, #16]
	for(int8_t i=0; i<8; i++) {
 8001e9a:	3601      	adds	r6, #1
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8001ea2:	b276      	sxtb	r6, r6
 8001ea4:	9304      	str	r3, [sp, #16]
 8001ea6:	d1cb      	bne.n	8001e40 <drawChar+0x2c>
}
 8001ea8:	b00b      	add	sp, #44	; 0x2c
 8001eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					fillRect(x+j*size, y+i*size, size, size, color);
 8001eae:	9a05      	ldr	r2, [sp, #20]
 8001eb0:	fa0f f389 	sxth.w	r3, r9
 8001eb4:	9200      	str	r2, [sp, #0]
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	9903      	ldr	r1, [sp, #12]
 8001eba:	b238      	sxth	r0, r7
					fillRect(x+j*size, y+i*size, size, size, textbgcolor);
 8001ebc:	f7ff fec2 	bl	8001c44 <fillRect>
 8001ec0:	e7e2      	b.n	8001e88 <drawChar+0x74>
				if (size == 1)
 8001ec2:	f1b9 0f01 	cmp.w	r9, #1
 8001ec6:	d103      	bne.n	8001ed0 <drawChar+0xbc>
					drawPixel(x+j, y+i, textbgcolor);
 8001ec8:	eb0a 0005 	add.w	r0, sl, r5
 8001ecc:	9a06      	ldr	r2, [sp, #24]
 8001ece:	e7d7      	b.n	8001e80 <drawChar+0x6c>
					fillRect(x+j*size, y+i*size, size, size, textbgcolor);
 8001ed0:	9a06      	ldr	r2, [sp, #24]
 8001ed2:	fa0f f389 	sxth.w	r3, r9
 8001ed6:	9200      	str	r2, [sp, #0]
 8001ed8:	9903      	ldr	r1, [sp, #12]
 8001eda:	461a      	mov	r2, r3
 8001edc:	fa0f f088 	sxth.w	r0, r8
 8001ee0:	e7ec      	b.n	8001ebc <drawChar+0xa8>
 8001ee2:	bf00      	nop
 8001ee4:	08003364 	.word	0x08003364

08001ee8 <write>:
void write(uint8_t c) {
 8001ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
    if(c == '\n') {                        // Newline?
 8001eea:	280a      	cmp	r0, #10
void write(uint8_t c) {
 8001eec:	b085      	sub	sp, #20
    if(c == '\n') {                        // Newline?
 8001eee:	d10b      	bne.n	8001f08 <write+0x20>
        cursor_x  = 0;                     // Reset x to zero,
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	4b20      	ldr	r3, [pc, #128]	; (8001f74 <write+0x8c>)
 8001ef4:	801a      	strh	r2, [r3, #0]
        cursor_y += textsize * 8;          // advance y one line
 8001ef6:	4a20      	ldr	r2, [pc, #128]	; (8001f78 <write+0x90>)
 8001ef8:	4b20      	ldr	r3, [pc, #128]	; (8001f7c <write+0x94>)
 8001efa:	7819      	ldrb	r1, [r3, #0]
 8001efc:	8813      	ldrh	r3, [r2, #0]
 8001efe:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001f02:	8013      	strh	r3, [r2, #0]
}
 8001f04:	b005      	add	sp, #20
 8001f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    } else if(c != '\r') {                 // Ignore carriage returns
 8001f08:	280d      	cmp	r0, #13
 8001f0a:	d0fb      	beq.n	8001f04 <write+0x1c>
        if(wrap && ((cursor_x + textsize * 6) > _width)) { // Off right?
 8001f0c:	4b1c      	ldr	r3, [pc, #112]	; (8001f80 <write+0x98>)
 8001f0e:	4c19      	ldr	r4, [pc, #100]	; (8001f74 <write+0x8c>)
 8001f10:	781a      	ldrb	r2, [r3, #0]
 8001f12:	4d1a      	ldr	r5, [pc, #104]	; (8001f7c <write+0x94>)
 8001f14:	4b18      	ldr	r3, [pc, #96]	; (8001f78 <write+0x90>)
 8001f16:	b182      	cbz	r2, 8001f3a <write+0x52>
 8001f18:	2106      	movs	r1, #6
 8001f1a:	f9b4 2000 	ldrsh.w	r2, [r4]
 8001f1e:	782e      	ldrb	r6, [r5, #0]
 8001f20:	fb01 2106 	mla	r1, r1, r6, r2
 8001f24:	4a17      	ldr	r2, [pc, #92]	; (8001f84 <write+0x9c>)
 8001f26:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f2a:	4291      	cmp	r1, r2
 8001f2c:	dd05      	ble.n	8001f3a <write+0x52>
            cursor_x  = 0;                 // Reset x to zero,
 8001f2e:	2200      	movs	r2, #0
 8001f30:	8022      	strh	r2, [r4, #0]
            cursor_y += textsize * 8;      // advance y one line
 8001f32:	881a      	ldrh	r2, [r3, #0]
 8001f34:	eb02 02c6 	add.w	r2, r2, r6, lsl #3
 8001f38:	801a      	strh	r2, [r3, #0]
        drawChar(WIDTH, HEIGHT, cursor_x, cursor_y, c, textcolor, textbgcolor, textsize);
 8001f3a:	782f      	ldrb	r7, [r5, #0]
 8001f3c:	4912      	ldr	r1, [pc, #72]	; (8001f88 <write+0xa0>)
 8001f3e:	4e13      	ldr	r6, [pc, #76]	; (8001f8c <write+0xa4>)
 8001f40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f44:	8836      	ldrh	r6, [r6, #0]
 8001f46:	8809      	ldrh	r1, [r1, #0]
 8001f48:	9703      	str	r7, [sp, #12]
 8001f4a:	4f11      	ldr	r7, [pc, #68]	; (8001f90 <write+0xa8>)
 8001f4c:	f9b4 2000 	ldrsh.w	r2, [r4]
 8001f50:	883f      	ldrh	r7, [r7, #0]
 8001f52:	9702      	str	r7, [sp, #8]
 8001f54:	4f0f      	ldr	r7, [pc, #60]	; (8001f94 <write+0xac>)
 8001f56:	883f      	ldrh	r7, [r7, #0]
 8001f58:	e88d 0081 	stmia.w	sp, {r0, r7}
 8001f5c:	4630      	mov	r0, r6
 8001f5e:	f7ff ff59 	bl	8001e14 <drawChar>
        cursor_x += textsize * 6;          // Advance x one char
 8001f62:	782b      	ldrb	r3, [r5, #0]
 8001f64:	8822      	ldrh	r2, [r4, #0]
 8001f66:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001f6a:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001f6e:	8023      	strh	r3, [r4, #0]
}
 8001f70:	e7c8      	b.n	8001f04 <write+0x1c>
 8001f72:	bf00      	nop
 8001f74:	200002e6 	.word	0x200002e6
 8001f78:	200000d6 	.word	0x200000d6
 8001f7c:	200002e9 	.word	0x200002e9
 8001f80:	200002e8 	.word	0x200002e8
 8001f84:	200002a0 	.word	0x200002a0
 8001f88:	20000008 	.word	0x20000008
 8001f8c:	2000000a 	.word	0x2000000a
 8001f90:	200002fe 	.word	0x200002fe
 8001f94:	20000300 	.word	0x20000300

08001f98 <print>:
void print(char c[]) {
 8001f98:	b538      	push	{r3, r4, r5, lr}
 8001f9a:	4604      	mov	r4, r0
	size_t n = strlen(c);
 8001f9c:	f7fe f8d6 	bl	800014c <strlen>
 8001fa0:	1825      	adds	r5, r4, r0
	for (size_t i = 0; i < n; i++) {
 8001fa2:	42ac      	cmp	r4, r5
 8001fa4:	d100      	bne.n	8001fa8 <print+0x10>
}
 8001fa6:	bd38      	pop	{r3, r4, r5, pc}
		write(c[i]);
 8001fa8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001fac:	f7ff ff9c 	bl	8001ee8 <write>
 8001fb0:	e7f7      	b.n	8001fa2 <print+0xa>
	...

08001fb4 <drawFrame>:
	cursor_y = y;
 8001fb4:	2314      	movs	r3, #20
void drawFrame(){
 8001fb6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	cursor_y = y;
 8001fba:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 80020b0 <drawFrame+0xfc>
	cursor_x = x;
 8001fbe:	f44f 7b8c 	mov.w	fp, #280	; 0x118
	textbgcolor = txtbgcolor;
 8001fc2:	f44f 67fc 	mov.w	r7, #2016	; 0x7e0
	textsize = (size > 0) ? size : 1;
 8001fc6:	2504      	movs	r5, #4
	cursor_y = y;
 8001fc8:	f8a9 3000 	strh.w	r3, [r9]
	textcolor = color;
 8001fcc:	231f      	movs	r3, #31
	cursor_x = x;
 8001fce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80020b4 <drawFrame+0x100>
	textcolor = color;
 8001fd2:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 80020b8 <drawFrame+0x104>
	textbgcolor = txtbgcolor;
 8001fd6:	4e30      	ldr	r6, [pc, #192]	; (8002098 <drawFrame+0xe4>)
	textsize = (size > 0) ? size : 1;
 8001fd8:	4c30      	ldr	r4, [pc, #192]	; (800209c <drawFrame+0xe8>)
void drawFrame(){
 8001fda:	b085      	sub	sp, #20
		print("U");
 8001fdc:	4830      	ldr	r0, [pc, #192]	; (80020a0 <drawFrame+0xec>)
	textcolor = color;
 8001fde:	f8a8 3000 	strh.w	r3, [r8]
 8001fe2:	9303      	str	r3, [sp, #12]
	cursor_x = x;
 8001fe4:	f8aa b000 	strh.w	fp, [sl]
	textbgcolor = txtbgcolor;
 8001fe8:	8037      	strh	r7, [r6, #0]
	textsize = (size > 0) ? size : 1;
 8001fea:	7025      	strb	r5, [r4, #0]
		print("U");
 8001fec:	f7ff ffd4 	bl	8001f98 <print>
		drawRect(15, 270, 40, 40, BLUE);
 8001ff0:	9b03      	ldr	r3, [sp, #12]
 8001ff2:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	2328      	movs	r3, #40	; 0x28
 8001ffa:	200f      	movs	r0, #15
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	f7ff fd27 	bl	8001a50 <drawRect>
	cursor_y = y;
 8002002:	2350      	movs	r3, #80	; 0x50
 8002004:	f8a9 3000 	strh.w	r3, [r9]
	textcolor = color;
 8002008:	f44f 4378 	mov.w	r3, #63488	; 0xf800
		print("D");
 800200c:	4825      	ldr	r0, [pc, #148]	; (80020a4 <drawFrame+0xf0>)
	textcolor = color;
 800200e:	f8a8 3000 	strh.w	r3, [r8]
 8002012:	9303      	str	r3, [sp, #12]
	cursor_x = x;
 8002014:	f8aa b000 	strh.w	fp, [sl]
	textbgcolor = txtbgcolor;
 8002018:	8037      	strh	r7, [r6, #0]
	textsize = (size > 0) ? size : 1;
 800201a:	7025      	strb	r5, [r4, #0]
		print("D");
 800201c:	f7ff ffbc 	bl	8001f98 <print>
		drawRect(75, 270, 40, 40, RED);
 8002020:	9b03      	ldr	r3, [sp, #12]
 8002022:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	2328      	movs	r3, #40	; 0x28
 800202a:	204b      	movs	r0, #75	; 0x4b
 800202c:	461a      	mov	r2, r3
 800202e:	f7ff fd0f 	bl	8001a50 <drawRect>
	cursor_y = y;
 8002032:	238c      	movs	r3, #140	; 0x8c
 8002034:	f8a9 3000 	strh.w	r3, [r9]
	textcolor = color;
 8002038:	f240 73ff 	movw	r3, #2047	; 0x7ff
		print("T");
 800203c:	481a      	ldr	r0, [pc, #104]	; (80020a8 <drawFrame+0xf4>)
	textcolor = color;
 800203e:	f8a8 3000 	strh.w	r3, [r8]
 8002042:	9303      	str	r3, [sp, #12]
	cursor_x = x;
 8002044:	f8aa b000 	strh.w	fp, [sl]
	textbgcolor = txtbgcolor;
 8002048:	8037      	strh	r7, [r6, #0]
	textsize = (size > 0) ? size : 1;
 800204a:	7025      	strb	r5, [r4, #0]
		print("T");
 800204c:	f7ff ffa4 	bl	8001f98 <print>
		drawRect(135, 270, 40, 40, CYAN);
 8002050:	9b03      	ldr	r3, [sp, #12]
 8002052:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	2328      	movs	r3, #40	; 0x28
 800205a:	2087      	movs	r0, #135	; 0x87
 800205c:	461a      	mov	r2, r3
 800205e:	f7ff fcf7 	bl	8001a50 <drawRect>
	cursor_y = y;
 8002062:	23c8      	movs	r3, #200	; 0xc8
 8002064:	f8a9 3000 	strh.w	r3, [r9]
	textcolor = color;
 8002068:	f64f 79ff 	movw	r9, #65535	; 0xffff
		print("S");
 800206c:	480f      	ldr	r0, [pc, #60]	; (80020ac <drawFrame+0xf8>)
	cursor_x = x;
 800206e:	f8aa b000 	strh.w	fp, [sl]
	textcolor = color;
 8002072:	f8a8 9000 	strh.w	r9, [r8]
	textbgcolor = txtbgcolor;
 8002076:	8037      	strh	r7, [r6, #0]
	textsize = (size > 0) ? size : 1;
 8002078:	7025      	strb	r5, [r4, #0]
		print("S");
 800207a:	f7ff ff8d 	bl	8001f98 <print>
		drawRect(195, 270, 40, 40, WHITE);
 800207e:	2328      	movs	r3, #40	; 0x28
 8002080:	f8cd 9000 	str.w	r9, [sp]
 8002084:	461a      	mov	r2, r3
 8002086:	f44f 7187 	mov.w	r1, #270	; 0x10e
 800208a:	20c3      	movs	r0, #195	; 0xc3
 800208c:	f7ff fce0 	bl	8001a50 <drawRect>
}
 8002090:	b005      	add	sp, #20
 8002092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002096:	bf00      	nop
 8002098:	200002fe 	.word	0x200002fe
 800209c:	200002e9 	.word	0x200002e9
 80020a0:	0800335c 	.word	0x0800335c
 80020a4:	0800335e 	.word	0x0800335e
 80020a8:	08003360 	.word	0x08003360
 80020ac:	08003362 	.word	0x08003362
 80020b0:	200000d6 	.word	0x200000d6
 80020b4:	200002e6 	.word	0x200002e6
 80020b8:	20000300 	.word	0x20000300

080020bc <reset>:
}

void reset() {
 80020bc:	b508      	push	{r3, lr}
    done_reset = 1;
    cs_idle();
 80020be:	f7ff fb73 	bl	80017a8 <cs_idle>
    rd_idle();
 80020c2:	f7ff fb41 	bl	8001748 <rd_idle>
    wr_idle();
 80020c6:	f7ff fb4f 	bl	8001768 <wr_idle>
    reset_idle();
 80020ca:	f7ff fb7d 	bl	80017c8 <reset_idle>
    reset_active();
 80020ce:	f7ff fb73 	bl	80017b8 <reset_active>
    reset_idle();
}
 80020d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    reset_idle();
 80020d6:	f7ff bb77 	b.w	80017c8 <reset_idle>
	...

080020dc <wr_analog_input>:
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(RD_PORT, &GPIO_InitStruct);
}

void wr_analog_input() {
 80020dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	  GPIO_InitTypeDef GPIO_InitStruct;
	  GPIO_InitStruct.Pin = WR_PIN;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020de:	2202      	movs	r2, #2
 80020e0:	2303      	movs	r3, #3
	  HAL_GPIO_Init(WR_PORT, &GPIO_InitStruct);
 80020e2:	4669      	mov	r1, sp
 80020e4:	4803      	ldr	r0, [pc, #12]	; (80020f4 <wr_analog_input+0x18>)
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020e6:	e88d 000c 	stmia.w	sp, {r2, r3}
	  HAL_GPIO_Init(WR_PORT, &GPIO_InitStruct);
 80020ea:	f7fe fd17 	bl	8000b1c <HAL_GPIO_Init>
}
 80020ee:	b005      	add	sp, #20
 80020f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80020f4:	40010800 	.word	0x40010800

080020f8 <readTouchX>:
void readTouchX() {
 80020f8:	b508      	push	{r3, lr}
	wr_analog_input(); //_yp
 80020fa:	f7ff ffef 	bl	80020dc <wr_analog_input>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80020fe:	2201      	movs	r2, #1
 8002100:	4807      	ldr	r0, [pc, #28]	; (8002120 <readTouchX+0x28>)
 8002102:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002106:	f7fe fde9 	bl	8000cdc <HAL_GPIO_WritePin>
	rs_cmd(); //_ym LOW
 800210a:	f7ff fb35 	bl	8001778 <rs_cmd>
	flag_adc = 1;
 800210e:	2201      	movs	r2, #1
 8002110:	4b04      	ldr	r3, [pc, #16]	; (8002124 <readTouchX+0x2c>)
	HAL_ADC_Start_IT(&hadc1);
 8002112:	4805      	ldr	r0, [pc, #20]	; (8002128 <readTouchX+0x30>)
	flag_adc = 1;
 8002114:	601a      	str	r2, [r3, #0]
}
 8002116:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_ADC_Start_IT(&hadc1);
 800211a:	f7fe b9e7 	b.w	80004ec <HAL_ADC_Start_IT>
 800211e:	bf00      	nop
 8002120:	40010c00 	.word	0x40010c00
 8002124:	2000001c 	.word	0x2000001c
 8002128:	20000228 	.word	0x20000228

0800212c <wr_output>:

void wr_output() {
 800212c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	  GPIO_InitTypeDef GPIO_InitStruct;
	  GPIO_InitStruct.Pin = WR_PIN;
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800212e:	2200      	movs	r2, #0
 8002130:	2303      	movs	r3, #3
 8002132:	2002      	movs	r0, #2
 8002134:	2101      	movs	r1, #1
 8002136:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	  HAL_GPIO_Init(WR_PORT, &GPIO_InitStruct);
 800213a:	4669      	mov	r1, sp
 800213c:	4802      	ldr	r0, [pc, #8]	; (8002148 <wr_output+0x1c>)
 800213e:	f7fe fced 	bl	8000b1c <HAL_GPIO_Init>
}
 8002142:	b005      	add	sp, #20
 8002144:	f85d fb04 	ldr.w	pc, [sp], #4
 8002148:	40010800 	.word	0x40010800

0800214c <rs_analog_input>:

void rs_analog_input() {
 800214c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	  GPIO_InitTypeDef GPIO_InitStruct;
	  GPIO_InitStruct.Pin = RS_PIN;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800214e:	2204      	movs	r2, #4
 8002150:	2303      	movs	r3, #3
	  HAL_GPIO_Init(RS_PORT, &GPIO_InitStruct);
 8002152:	4669      	mov	r1, sp
 8002154:	4803      	ldr	r0, [pc, #12]	; (8002164 <rs_analog_input+0x18>)
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002156:	e88d 000c 	stmia.w	sp, {r2, r3}
	  HAL_GPIO_Init(RS_PORT, &GPIO_InitStruct);
 800215a:	f7fe fcdf 	bl	8000b1c <HAL_GPIO_Init>
}
 800215e:	b005      	add	sp, #20
 8002160:	f85d fb04 	ldr.w	pc, [sp], #4
 8002164:	40010800 	.word	0x40010800

08002168 <readTouchY>:
void readTouchY() {
 8002168:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800216a:	4c0d      	ldr	r4, [pc, #52]	; (80021a0 <readTouchY+0x38>)
 800216c:	2200      	movs	r2, #0
 800216e:	4620      	mov	r0, r4
 8002170:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002174:	f7fe fdb2 	bl	8000cdc <HAL_GPIO_WritePin>
	rs_cmd();
 8002178:	f7ff fafe 	bl	8001778 <rs_cmd>
	rs_analog_input(); //_yp
 800217c:	f7ff ffe6 	bl	800214c <rs_analog_input>
	wr_idle(); //_yp HIGH
 8002180:	f7ff faf2 	bl	8001768 <wr_idle>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8002184:	4620      	mov	r0, r4
 8002186:	2200      	movs	r2, #0
 8002188:	f44f 7100 	mov.w	r1, #512	; 0x200
 800218c:	f7fe fda6 	bl	8000cdc <HAL_GPIO_WritePin>
}
 8002190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	flag_adc = 1;
 8002194:	2201      	movs	r2, #1
 8002196:	4b03      	ldr	r3, [pc, #12]	; (80021a4 <readTouchY+0x3c>)
	HAL_ADC_Start_IT(&hadc1);
 8002198:	4803      	ldr	r0, [pc, #12]	; (80021a8 <readTouchY+0x40>)
	flag_adc = 1;
 800219a:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_IT(&hadc1);
 800219c:	f7fe b9a6 	b.w	80004ec <HAL_ADC_Start_IT>
 80021a0:	40010c00 	.word	0x40010c00
 80021a4:	2000001c 	.word	0x2000001c
 80021a8:	20000228 	.word	0x20000228

080021ac <readTouchZ>:
void readTouchZ() {
 80021ac:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80021ae:	4c0e      	ldr	r4, [pc, #56]	; (80021e8 <readTouchZ+0x3c>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	4620      	mov	r0, r4
 80021b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021b8:	f7fe fd90 	bl	8000cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 80021bc:	4620      	mov	r0, r4
 80021be:	2201      	movs	r2, #1
 80021c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021c4:	f7fe fd8a 	bl	8000cdc <HAL_GPIO_WritePin>
	rs_cmd();
 80021c8:	f7ff fad6 	bl	8001778 <rs_cmd>
	rs_analog_input();
 80021cc:	f7ff ffbe 	bl	800214c <rs_analog_input>
	wr_active();
 80021d0:	f7ff fac2 	bl	8001758 <wr_active>
	wr_analog_input();
 80021d4:	f7ff ff82 	bl	80020dc <wr_analog_input>
}
 80021d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	flag_adc = 1;
 80021dc:	2201      	movs	r2, #1
 80021de:	4b03      	ldr	r3, [pc, #12]	; (80021ec <readTouchZ+0x40>)
	HAL_ADC_Start_IT(&hadc1);
 80021e0:	4803      	ldr	r0, [pc, #12]	; (80021f0 <readTouchZ+0x44>)
	flag_adc = 1;
 80021e2:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_IT(&hadc1);
 80021e4:	f7fe b982 	b.w	80004ec <HAL_ADC_Start_IT>
 80021e8:	40010c00 	.word	0x40010c00
 80021ec:	2000001c 	.word	0x2000001c
 80021f0:	20000228 	.word	0x20000228

080021f4 <ISPRESSED>:
{
 80021f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    bool state, oldstate = false;
 80021f8:	2500      	movs	r5, #0
    readTouchZ();
 80021fa:	f7ff ffd7 	bl	80021ac <readTouchZ>
    int count = 0;
 80021fe:	46a9      	mov	r9, r5
        if (flag_adc == 0) {
 8002200:	4e13      	ldr	r6, [pc, #76]	; (8002250 <ISPRESSED+0x5c>)
        	touchz_atual = (4096 - (val_adc1 - val_adc2));
 8002202:	4f14      	ldr	r7, [pc, #80]	; (8002254 <ISPRESSED+0x60>)
 8002204:	f8df 8054 	ldr.w	r8, [pc, #84]	; 800225c <ISPRESSED+0x68>
        if (flag_adc == 0) {
 8002208:	f8d6 a000 	ldr.w	sl, [r6]
 800220c:	f1ba 0f00 	cmp.w	sl, #0
 8002210:	d119      	bne.n	8002246 <ISPRESSED+0x52>
        	touchz_atual = (4096 - (val_adc1 - val_adc2));
 8002212:	683c      	ldr	r4, [r7, #0]
 8002214:	f8d8 3000 	ldr.w	r3, [r8]
 8002218:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
 800221c:	1ae4      	subs	r4, r4, r3
 800221e:	4b0e      	ldr	r3, [pc, #56]	; (8002258 <ISPRESSED+0x64>)
			state = touchz_atual > 200;     //ADJUST THIS VALUE TO SUIT YOUR SCREEN e.g. 20 ... 250
 8002220:	2cc8      	cmp	r4, #200	; 0xc8
        	touchz_atual = (4096 - (val_adc1 - val_adc2));
 8002222:	601c      	str	r4, [r3, #0]
			state = touchz_atual > 200;     //ADJUST THIS VALUE TO SUIT YOUR SCREEN e.g. 20 ... 250
 8002224:	bfd4      	ite	le
 8002226:	2400      	movle	r4, #0
 8002228:	2401      	movgt	r4, #1
			if (state == oldstate) count++;
 800222a:	42ac      	cmp	r4, r5
 800222c:	bf08      	it	eq
 800222e:	f109 0a01 	addeq.w	sl, r9, #1
			state = touchz_atual > 200;     //ADJUST THIS VALUE TO SUIT YOUR SCREEN e.g. 20 ... 250
 8002232:	4625      	mov	r5, r4
			readTouchZ();
 8002234:	f7ff ffba 	bl	80021ac <readTouchZ>
 8002238:	46d1      	mov	r9, sl
    while (count < 10) {
 800223a:	f1b9 0f09 	cmp.w	r9, #9
 800223e:	dde3      	ble.n	8002208 <ISPRESSED+0x14>
}
 8002240:	4628      	mov	r0, r5
 8002242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        	HAL_Delay(1);
 8002246:	2001      	movs	r0, #1
 8002248:	f7fd ffd0 	bl	80001ec <HAL_Delay>
 800224c:	e7f5      	b.n	800223a <ISPRESSED+0x46>
 800224e:	bf00      	nop
 8002250:	2000001c 	.word	0x2000001c
 8002254:	200000e0 	.word	0x200000e0
 8002258:	200000b8 	.word	0x200000b8
 800225c:	200000d8 	.word	0x200000d8

08002260 <readTouch>:
void readTouch(){
 8002260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	for (int i = 0; i < samples; i++) {
 8002264:	2500      	movs	r5, #0
		if (flag_adc == 0) {
 8002266:	4e8b      	ldr	r6, [pc, #556]	; (8002494 <readTouch+0x234>)
void readTouch(){
 8002268:	b09d      	sub	sp, #116	; 0x74
	readTouchX();
 800226a:	f7ff ff45 	bl	80020f8 <readTouchX>
	int temp = 0;
 800226e:	462c      	mov	r4, r5
 8002270:	46b0      	mov	r8, r6
			temp += val_adc1;
 8002272:	4f89      	ldr	r7, [pc, #548]	; (8002498 <readTouch+0x238>)
		if (flag_adc == 0) {
 8002274:	6833      	ldr	r3, [r6, #0]
 8002276:	2b00      	cmp	r3, #0
 8002278:	f040 8108 	bne.w	800248c <readTouch+0x22c>
			temp += val_adc1;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	441c      	add	r4, r3
			readTouchX();
 8002280:	f7ff ff3a 	bl	80020f8 <readTouchX>
	for (int i = 0; i < samples; i++) {
 8002284:	3501      	adds	r5, #1
 8002286:	2d13      	cmp	r5, #19
 8002288:	ddf4      	ble.n	8002274 <readTouch+0x14>
	touchx_atual = temp/samples;
 800228a:	2214      	movs	r2, #20
 800228c:	fb94 f2f2 	sdiv	r2, r4, r2
 8002290:	4d82      	ldr	r5, [pc, #520]	; (800249c <readTouch+0x23c>)
	sprintf(resultx, "%i", touchx_atual);
 8002292:	4983      	ldr	r1, [pc, #524]	; (80024a0 <readTouch+0x240>)
 8002294:	a802      	add	r0, sp, #8
	touchx_atual = temp/samples;
 8002296:	602a      	str	r2, [r5, #0]
	sprintf(resultx, "%i", touchx_atual);
 8002298:	f000 fbc0 	bl	8002a1c <siprintf>
	fillRect(40, 148, 80, 18, GREEN);
 800229c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80022a0:	2250      	movs	r2, #80	; 0x50
 80022a2:	2194      	movs	r1, #148	; 0x94
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	2028      	movs	r0, #40	; 0x28
 80022a8:	2312      	movs	r3, #18
 80022aa:	f7ff fccb 	bl	8001c44 <fillRect>
	cursor_x = x;
 80022ae:	2328      	movs	r3, #40	; 0x28
 80022b0:	f8df a208 	ldr.w	sl, [pc, #520]	; 80024bc <readTouch+0x25c>
	cursor_y = y;
 80022b4:	f8df 9208 	ldr.w	r9, [pc, #520]	; 80024c0 <readTouch+0x260>
	cursor_x = x;
 80022b8:	f8aa 3000 	strh.w	r3, [sl]
	cursor_y = y;
 80022bc:	2394      	movs	r3, #148	; 0x94
 80022be:	f8a9 3000 	strh.w	r3, [r9]
	textsize = (size > 0) ? size : 1;
 80022c2:	2302      	movs	r3, #2
 80022c4:	4f77      	ldr	r7, [pc, #476]	; (80024a4 <readTouch+0x244>)
	print(resultx);
 80022c6:	a802      	add	r0, sp, #8
	textsize = (size > 0) ? size : 1;
 80022c8:	703b      	strb	r3, [r7, #0]
	for (int i = 0; i < samples; i++) {
 80022ca:	2600      	movs	r6, #0
	print(resultx);
 80022cc:	f7ff fe64 	bl	8001f98 <print>
	flag_adc = 1;
 80022d0:	2301      	movs	r3, #1
	temp = 0;
 80022d2:	4634      	mov	r4, r6
	flag_adc = 1;
 80022d4:	f8c8 3000 	str.w	r3, [r8]
	readTouchY();
 80022d8:	f7ff ff46 	bl	8002168 <readTouchY>
			temp += val_adc2;
 80022dc:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 80024c4 <readTouch+0x264>
		if (flag_adc == 0) {
 80022e0:	f8d8 3000 	ldr.w	r3, [r8]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	f040 80d3 	bne.w	8002490 <readTouch+0x230>
			temp += val_adc2;
 80022ea:	f8db 3000 	ldr.w	r3, [fp]
 80022ee:	441c      	add	r4, r3
			readTouchY();
 80022f0:	f7ff ff3a 	bl	8002168 <readTouchY>
	for (int i = 0; i < samples; i++) {
 80022f4:	3601      	adds	r6, #1
 80022f6:	2e13      	cmp	r6, #19
 80022f8:	ddf2      	ble.n	80022e0 <readTouch+0x80>
	touchy_atual = temp/samples;
 80022fa:	2214      	movs	r2, #20
 80022fc:	fb94 f2f2 	sdiv	r2, r4, r2
 8002300:	4c69      	ldr	r4, [pc, #420]	; (80024a8 <readTouch+0x248>)
	sprintf(resulty, "%i", touchy_atual);
 8002302:	4967      	ldr	r1, [pc, #412]	; (80024a0 <readTouch+0x240>)
 8002304:	a80f      	add	r0, sp, #60	; 0x3c
	touchy_atual = temp/samples;
 8002306:	6022      	str	r2, [r4, #0]
	sprintf(resulty, "%i", touchy_atual);
 8002308:	f000 fb88 	bl	8002a1c <siprintf>
	fillRect(154, 148, 80, 18, GREEN);
 800230c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002310:	2250      	movs	r2, #80	; 0x50
 8002312:	9300      	str	r3, [sp, #0]
 8002314:	2194      	movs	r1, #148	; 0x94
 8002316:	2312      	movs	r3, #18
 8002318:	209a      	movs	r0, #154	; 0x9a
 800231a:	f7ff fc93 	bl	8001c44 <fillRect>
	cursor_x = x;
 800231e:	239a      	movs	r3, #154	; 0x9a
 8002320:	f8aa 3000 	strh.w	r3, [sl]
	cursor_y = y;
 8002324:	2394      	movs	r3, #148	; 0x94
 8002326:	f8a9 3000 	strh.w	r3, [r9]
	textsize = (size > 0) ? size : 1;
 800232a:	2302      	movs	r3, #2
	print(resulty);
 800232c:	a80f      	add	r0, sp, #60	; 0x3c
	textsize = (size > 0) ? size : 1;
 800232e:	703b      	strb	r3, [r7, #0]
	print(resulty);
 8002330:	f7ff fe32 	bl	8001f98 <print>
	if(ISPRESSED() && touchx_atual > 240 && touchx_atual < 500 && touchy_atual > 20 && touchy_atual < 120){
 8002334:	f7ff ff5e 	bl	80021f4 <ISPRESSED>
 8002338:	b338      	cbz	r0, 800238a <readTouch+0x12a>
 800233a:	682b      	ldr	r3, [r5, #0]
 800233c:	3bf1      	subs	r3, #241	; 0xf1
 800233e:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8002342:	d822      	bhi.n	800238a <readTouch+0x12a>
 8002344:	6823      	ldr	r3, [r4, #0]
 8002346:	3b15      	subs	r3, #21
 8002348:	2b62      	cmp	r3, #98	; 0x62
 800234a:	d81e      	bhi.n	800238a <readTouch+0x12a>
		(altura -= 5) <= 5?altura = 5:"";
 800234c:	4a57      	ldr	r2, [pc, #348]	; (80024ac <readTouch+0x24c>)
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 800234e:	4e58      	ldr	r6, [pc, #352]	; (80024b0 <readTouch+0x250>)
		(altura -= 5) <= 5?altura = 5:"";
 8002350:	7813      	ldrb	r3, [r2, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 8002352:	2100      	movs	r1, #0
		(altura -= 5) <= 5?altura = 5:"";
 8002354:	3b05      	subs	r3, #5
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2b05      	cmp	r3, #5
 800235a:	bf98      	it	ls
 800235c:	2305      	movls	r3, #5
 800235e:	7013      	strb	r3, [r2, #0]
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8002360:	6832      	ldr	r2, [r6, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 8002362:	4608      	mov	r0, r1
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8002364:	6813      	ldr	r3, [r2, #0]
 8002366:	f023 0301 	bic.w	r3, r3, #1
 800236a:	6013      	str	r3, [r2, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 800236c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002370:	4b50      	ldr	r3, [pc, #320]	; (80024b4 <readTouch+0x254>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	9200      	str	r2, [sp, #0]
 8002376:	3305      	adds	r3, #5
 8002378:	f44f 7282 	mov.w	r2, #260	; 0x104
 800237c:	f7ff fc62 	bl	8001c44 <fillRect>
		htim2.Instance->CR1 |= TIM_CR1_CEN;  // resume tim
 8002380:	6832      	ldr	r2, [r6, #0]
 8002382:	6813      	ldr	r3, [r2, #0]
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	6013      	str	r3, [r2, #0]
	if(ISPRESSED() && touchx_atual > 180 && touchx_atual < 360 && touchy_atual > 70 && touchy_atual < 180){
 800238a:	f7ff ff33 	bl	80021f4 <ISPRESSED>
 800238e:	b310      	cbz	r0, 80023d6 <readTouch+0x176>
 8002390:	682b      	ldr	r3, [r5, #0]
 8002392:	3bb5      	subs	r3, #181	; 0xb5
 8002394:	2bb2      	cmp	r3, #178	; 0xb2
 8002396:	d81e      	bhi.n	80023d6 <readTouch+0x176>
 8002398:	6823      	ldr	r3, [r4, #0]
 800239a:	3b47      	subs	r3, #71	; 0x47
 800239c:	2b6c      	cmp	r3, #108	; 0x6c
 800239e:	d81a      	bhi.n	80023d6 <readTouch+0x176>
		altura += 5;
 80023a0:	4a42      	ldr	r2, [pc, #264]	; (80024ac <readTouch+0x24c>)
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 80023a2:	4e43      	ldr	r6, [pc, #268]	; (80024b0 <readTouch+0x250>)
		altura += 5;
 80023a4:	7813      	ldrb	r3, [r2, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 80023a6:	2100      	movs	r1, #0
		altura += 5;
 80023a8:	3305      	adds	r3, #5
 80023aa:	7013      	strb	r3, [r2, #0]
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 80023ac:	6832      	ldr	r2, [r6, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 80023ae:	4608      	mov	r0, r1
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 80023b0:	6813      	ldr	r3, [r2, #0]
 80023b2:	f023 0301 	bic.w	r3, r3, #1
 80023b6:	6013      	str	r3, [r2, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 80023b8:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80023bc:	4b3d      	ldr	r3, [pc, #244]	; (80024b4 <readTouch+0x254>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	9200      	str	r2, [sp, #0]
 80023c2:	3305      	adds	r3, #5
 80023c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023c8:	f7ff fc3c 	bl	8001c44 <fillRect>
		htim2.Instance->CR1 |= TIM_CR1_CEN;  // resume tim
 80023cc:	6832      	ldr	r2, [r6, #0]
 80023ce:	6813      	ldr	r3, [r2, #0]
 80023d0:	f043 0301 	orr.w	r3, r3, #1
 80023d4:	6013      	str	r3, [r2, #0]
	if(ISPRESSED() && touchx_atual > 121 && touchx_atual < 270 && touchy_atual > 100 && touchy_atual < 210){
 80023d6:	f7ff ff0d 	bl	80021f4 <ISPRESSED>
 80023da:	b330      	cbz	r0, 800242a <readTouch+0x1ca>
 80023dc:	682b      	ldr	r3, [r5, #0]
 80023de:	3b7a      	subs	r3, #122	; 0x7a
 80023e0:	2b93      	cmp	r3, #147	; 0x93
 80023e2:	d822      	bhi.n	800242a <readTouch+0x1ca>
 80023e4:	6823      	ldr	r3, [r4, #0]
 80023e6:	3b65      	subs	r3, #101	; 0x65
 80023e8:	2b6c      	cmp	r3, #108	; 0x6c
 80023ea:	d81e      	bhi.n	800242a <readTouch+0x1ca>
		base_tempo += 10;
 80023ec:	4a32      	ldr	r2, [pc, #200]	; (80024b8 <readTouch+0x258>)
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 80023ee:	4e30      	ldr	r6, [pc, #192]	; (80024b0 <readTouch+0x250>)
		base_tempo += 10;
 80023f0:	7813      	ldrb	r3, [r2, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 80023f2:	2100      	movs	r1, #0
		base_tempo += 10;
 80023f4:	330a      	adds	r3, #10
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	7013      	strb	r3, [r2, #0]
		TIM2 -> ARR = base_tempo;
 80023fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023fe:	62d3      	str	r3, [r2, #44]	; 0x2c
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8002400:	6832      	ldr	r2, [r6, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 8002402:	4608      	mov	r0, r1
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8002404:	6813      	ldr	r3, [r2, #0]
 8002406:	f023 0301 	bic.w	r3, r3, #1
 800240a:	6013      	str	r3, [r2, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 800240c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002410:	4b28      	ldr	r3, [pc, #160]	; (80024b4 <readTouch+0x254>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	9200      	str	r2, [sp, #0]
 8002416:	3305      	adds	r3, #5
 8002418:	f44f 7282 	mov.w	r2, #260	; 0x104
 800241c:	f7ff fc12 	bl	8001c44 <fillRect>
		htim2.Instance->CR1 |= TIM_CR1_CEN;  // resume tim
 8002420:	6832      	ldr	r2, [r6, #0]
 8002422:	6813      	ldr	r3, [r2, #0]
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	6013      	str	r3, [r2, #0]
	if(ISPRESSED() && touchx_atual > 20 && touchx_atual < 120 && touchy_atual > 100 && touchy_atual < 200){
 800242a:	f7ff fee3 	bl	80021f4 <ISPRESSED>
 800242e:	b350      	cbz	r0, 8002486 <readTouch+0x226>
 8002430:	682b      	ldr	r3, [r5, #0]
 8002432:	3b15      	subs	r3, #21
 8002434:	2b62      	cmp	r3, #98	; 0x62
 8002436:	d826      	bhi.n	8002486 <readTouch+0x226>
 8002438:	6823      	ldr	r3, [r4, #0]
 800243a:	3b65      	subs	r3, #101	; 0x65
 800243c:	2b62      	cmp	r3, #98	; 0x62
 800243e:	d822      	bhi.n	8002486 <readTouch+0x226>
		(base_tempo -= 10) <= 10?base_tempo = 10:"";
 8002440:	4b1d      	ldr	r3, [pc, #116]	; (80024b8 <readTouch+0x258>)
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8002442:	4c1b      	ldr	r4, [pc, #108]	; (80024b0 <readTouch+0x250>)
		(base_tempo -= 10) <= 10?base_tempo = 10:"";
 8002444:	781a      	ldrb	r2, [r3, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 8002446:	2100      	movs	r1, #0
		(base_tempo -= 10) <= 10?base_tempo = 10:"";
 8002448:	3a0a      	subs	r2, #10
 800244a:	b2d2      	uxtb	r2, r2
 800244c:	2a0a      	cmp	r2, #10
 800244e:	bf98      	it	ls
 8002450:	220a      	movls	r2, #10
 8002452:	701a      	strb	r2, [r3, #0]
		TIM2 -> ARR = base_tempo;
 8002454:	781a      	ldrb	r2, [r3, #0]
 8002456:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800245a:	62da      	str	r2, [r3, #44]	; 0x2c
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 800245c:	6822      	ldr	r2, [r4, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 800245e:	4608      	mov	r0, r1
		htim2.Instance->CR1 &= ~TIM_CR1_CEN; // pause tim
 8002460:	6813      	ldr	r3, [r2, #0]
 8002462:	f023 0301 	bic.w	r3, r3, #1
 8002466:	6013      	str	r3, [r2, #0]
		fillRect(0, 0, 260, y_pos+5, GREEN);
 8002468:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800246c:	4b11      	ldr	r3, [pc, #68]	; (80024b4 <readTouch+0x254>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	9200      	str	r2, [sp, #0]
 8002472:	3305      	adds	r3, #5
 8002474:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002478:	f7ff fbe4 	bl	8001c44 <fillRect>
		htim2.Instance->CR1 |= TIM_CR1_CEN;  // resume tim
 800247c:	6822      	ldr	r2, [r4, #0]
 800247e:	6813      	ldr	r3, [r2, #0]
 8002480:	f043 0301 	orr.w	r3, r3, #1
 8002484:	6013      	str	r3, [r2, #0]
}
 8002486:	b01d      	add	sp, #116	; 0x74
 8002488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			i--;
 800248c:	3d01      	subs	r5, #1
 800248e:	e6f9      	b.n	8002284 <readTouch+0x24>
			i--;
 8002490:	3e01      	subs	r6, #1
 8002492:	e72f      	b.n	80022f4 <readTouch+0x94>
 8002494:	2000001c 	.word	0x2000001c
 8002498:	200000d8 	.word	0x200000d8
 800249c:	200000b0 	.word	0x200000b0
 80024a0:	0800d364 	.word	0x0800d364
 80024a4:	200002e9 	.word	0x200002e9
 80024a8:	200000b4 	.word	0x200000b4
 80024ac:	2000001a 	.word	0x2000001a
 80024b0:	200002a4 	.word	0x200002a4
 80024b4:	200000bc 	.word	0x200000bc
 80024b8:	2000001b 	.word	0x2000001b
 80024bc:	200002e6 	.word	0x200002e6
 80024c0:	200000d6 	.word	0x200000d6
 80024c4:	200000e0 	.word	0x200000e0

080024c8 <rs_output>:

void rs_output() {
 80024c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	  GPIO_InitTypeDef GPIO_InitStruct;
	  GPIO_InitStruct.Pin = RS_PIN;
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024ca:	2200      	movs	r2, #0
 80024cc:	2303      	movs	r3, #3
 80024ce:	2004      	movs	r0, #4
 80024d0:	2101      	movs	r1, #1
 80024d2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	  HAL_GPIO_Init(RS_PORT, &GPIO_InitStruct);
 80024d6:	4669      	mov	r1, sp
 80024d8:	4802      	ldr	r0, [pc, #8]	; (80024e4 <rs_output+0x1c>)
 80024da:	f7fe fb1f 	bl	8000b1c <HAL_GPIO_Init>
}
 80024de:	b005      	add	sp, #20
 80024e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80024e4:	40010800 	.word	0x40010800

080024e8 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)	{
 80024e8:	b508      	push	{r3, lr}
	if(hadc->Instance == ADC1)	{
 80024ea:	6802      	ldr	r2, [r0, #0]
 80024ec:	4b0b      	ldr	r3, [pc, #44]	; (800251c <HAL_ADC_ConvCpltCallback+0x34>)
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d112      	bne.n	8002518 <HAL_ADC_ConvCpltCallback+0x30>
		val_adc1 = ADC_BUF[0];
 80024f2:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <HAL_ADC_ConvCpltCallback+0x38>)
 80024f4:	4a0b      	ldr	r2, [pc, #44]	; (8002524 <HAL_ADC_ConvCpltCallback+0x3c>)
 80024f6:	6819      	ldr	r1, [r3, #0]
 80024f8:	6011      	str	r1, [r2, #0]
		val_adc2 = ADC_BUF[1];
 80024fa:	6859      	ldr	r1, [r3, #4]
 80024fc:	4a0a      	ldr	r2, [pc, #40]	; (8002528 <HAL_ADC_ConvCpltCallback+0x40>)
 80024fe:	6011      	str	r1, [r2, #0]
		val_adc3 = ADC_BUF[2];
 8002500:	689a      	ldr	r2, [r3, #8]
 8002502:	4b0a      	ldr	r3, [pc, #40]	; (800252c <HAL_ADC_ConvCpltCallback+0x44>)
 8002504:	601a      	str	r2, [r3, #0]
		flag_adc = 0;
 8002506:	2200      	movs	r2, #0
 8002508:	4b09      	ldr	r3, [pc, #36]	; (8002530 <HAL_ADC_ConvCpltCallback+0x48>)
 800250a:	601a      	str	r2, [r3, #0]
		rs_output();
 800250c:	f7ff ffdc 	bl	80024c8 <rs_output>
}
 8002510:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		wr_output();
 8002514:	f7ff be0a 	b.w	800212c <wr_output>
 8002518:	bd08      	pop	{r3, pc}
 800251a:	bf00      	nop
 800251c:	40012400 	.word	0x40012400
 8002520:	200002f0 	.word	0x200002f0
 8002524:	200000d8 	.word	0x200000d8
 8002528:	200000e0 	.word	0x200000e0
 800252c:	20000304 	.word	0x20000304
 8002530:	2000001c 	.word	0x2000001c

08002534 <begin>:
void begin(uint16_t ID) {
 8002534:	b538      	push	{r3, r4, r5, lr}
    _lcd_xor = 0;
 8002536:	2400      	movs	r4, #0
	wr_output();
 8002538:	f7ff fdf8 	bl	800212c <wr_output>
	rs_output();
 800253c:	f7ff ffc4 	bl	80024c8 <rs_output>
    reset();
 8002540:	f7ff fdbc 	bl	80020bc <reset>
    _lcd_xor = 0;
 8002544:	4b0d      	ldr	r3, [pc, #52]	; (800257c <begin+0x48>)
	_lcd_capable = 0 | XSA_XEA_16BIT | REV_SCREEN;
 8002546:	4d0e      	ldr	r5, [pc, #56]	; (8002580 <begin+0x4c>)
    _lcd_xor = 0;
 8002548:	801c      	strh	r4, [r3, #0]
	_lcd_capable = 0 | XSA_XEA_16BIT | REV_SCREEN;
 800254a:	f44f 5381 	mov.w	r3, #4128	; 0x1020
	init_table16(SSD1289_regValues, sizeof(SSD1289_regValues));
 800254e:	21a4      	movs	r1, #164	; 0xa4
 8002550:	480c      	ldr	r0, [pc, #48]	; (8002584 <begin+0x50>)
	_lcd_capable = 0 | XSA_XEA_16BIT | REV_SCREEN;
 8002552:	802b      	strh	r3, [r5, #0]
	init_table16(SSD1289_regValues, sizeof(SSD1289_regValues));
 8002554:	f7ff f9ac 	bl	80018b0 <init_table16>
	_lcd_rev = ((_lcd_capable & REV_SCREEN) != 0);
 8002558:	882b      	ldrh	r3, [r5, #0]
 800255a:	4a0b      	ldr	r2, [pc, #44]	; (8002588 <begin+0x54>)
 800255c:	f3c3 3300 	ubfx	r3, r3, #12, #1
    invertDisplay(false);
 8002560:	4620      	mov	r0, r4
	_lcd_rev = ((_lcd_capable & REV_SCREEN) != 0);
 8002562:	8013      	strh	r3, [r2, #0]
    invertDisplay(false);
 8002564:	f7ff f986 	bl	8001874 <invertDisplay>
    setRotation(3);
 8002568:	2003      	movs	r0, #3
 800256a:	f7ff fa95 	bl	8001a98 <setRotation>
}
 800256e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    fillScreen(GREEN);
 8002572:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8002576:	f7ff bc39 	b.w	8001dec <fillScreen>
 800257a:	bf00      	nop
 800257c:	200002e4 	.word	0x200002e4
 8002580:	200000d4 	.word	0x200000d4
 8002584:	080032b8 	.word	0x080032b8
 8002588:	200000dc 	.word	0x200000dc

0800258c <main>:
{
 800258c:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800258e:	4c71      	ldr	r4, [pc, #452]	; (8002754 <main+0x1c8>)
{
 8002590:	b08c      	sub	sp, #48	; 0x30
  HAL_Init();
 8002592:	f7fd fe07 	bl	80001a4 <HAL_Init>
  SystemClock_Config();
 8002596:	f7ff f897 	bl	80016c8 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800259a:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800259c:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800259e:	f043 0310 	orr.w	r3, r3, #16
 80025a2:	61a3      	str	r3, [r4, #24]
 80025a4:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80025a6:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025aa:	f003 0310 	and.w	r3, r3, #16
 80025ae:	9302      	str	r3, [sp, #8]
 80025b0:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025b2:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80025b4:	4868      	ldr	r0, [pc, #416]	; (8002758 <main+0x1cc>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025b6:	f043 0320 	orr.w	r3, r3, #32
 80025ba:	61a3      	str	r3, [r4, #24]
 80025bc:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025be:	2700      	movs	r7, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025c0:	f003 0320 	and.w	r3, r3, #32
 80025c4:	9303      	str	r3, [sp, #12]
 80025c6:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c8:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ca:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025cc:	f043 0304 	orr.w	r3, r3, #4
 80025d0:	61a3      	str	r3, [r4, #24]
 80025d2:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d4:	f04f 0902 	mov.w	r9, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	9304      	str	r3, [sp, #16]
 80025de:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e0:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025e2:	f04f 0803 	mov.w	r8, #3
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e6:	f043 0308 	orr.w	r3, r3, #8
 80025ea:	61a3      	str	r3, [r4, #24]
 80025ec:	69a3      	ldr	r3, [r4, #24]
  hadc1.Instance = ADC1;
 80025ee:	4d5b      	ldr	r5, [pc, #364]	; (800275c <main+0x1d0>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f0:	f003 0308 	and.w	r3, r3, #8
 80025f4:	9305      	str	r3, [sp, #20]
 80025f6:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80025f8:	f7fe fb70 	bl	8000cdc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80025fc:	2200      	movs	r2, #0
 80025fe:	2119      	movs	r1, #25
 8002600:	4857      	ldr	r0, [pc, #348]	; (8002760 <main+0x1d4>)
 8002602:	f7fe fb6b 	bl	8000cdc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_4|GPIO_PIN_5 
 8002606:	2200      	movs	r2, #0
 8002608:	f44f 617f 	mov.w	r1, #4080	; 0xff0
 800260c:	4855      	ldr	r0, [pc, #340]	; (8002764 <main+0x1d8>)
 800260e:	f7fe fb65 	bl	8000cdc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002612:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002616:	a908      	add	r1, sp, #32
 8002618:	484f      	ldr	r0, [pc, #316]	; (8002758 <main+0x1cc>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800261a:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800261c:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261e:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002620:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002624:	f7fe fa7a 	bl	8000b1c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 8002628:	2319      	movs	r3, #25
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262a:	a908      	add	r1, sp, #32
 800262c:	484c      	ldr	r0, [pc, #304]	; (8002760 <main+0x1d4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 800262e:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002630:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002632:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002634:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002638:	f7fe fa70 	bl	8000b1c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800263c:	2306      	movs	r3, #6
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800263e:	a908      	add	r1, sp, #32
 8002640:	4847      	ldr	r0, [pc, #284]	; (8002760 <main+0x1d4>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002642:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002644:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002648:	f7fe fa68 	bl	8000b1c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_4|GPIO_PIN_5 
 800264c:	f44f 637f 	mov.w	r3, #4080	; 0xff0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002650:	a908      	add	r1, sp, #32
 8002652:	4844      	ldr	r0, [pc, #272]	; (8002764 <main+0x1d8>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_4|GPIO_PIN_5 
 8002654:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002656:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002658:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800265a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800265e:	f7fe fa5d 	bl	8000b1c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002662:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002664:	463a      	mov	r2, r7
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002666:	4333      	orrs	r3, r6
 8002668:	6163      	str	r3, [r4, #20]
 800266a:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800266c:	4639      	mov	r1, r7
  __HAL_RCC_DMA1_CLK_ENABLE();
 800266e:	4033      	ands	r3, r6
 8002670:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002672:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002674:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002676:	f7fe f8e3 	bl	8000840 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800267a:	200b      	movs	r0, #11
 800267c:	f7fe f914 	bl	80008a8 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 8002680:	4b39      	ldr	r3, [pc, #228]	; (8002768 <main+0x1dc>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002682:	4628      	mov	r0, r5
  hadc1.Instance = ADC1;
 8002684:	602b      	str	r3, [r5, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002686:	f44f 7380 	mov.w	r3, #256	; 0x100
 800268a:	60ab      	str	r3, [r5, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800268c:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002690:	60ef      	str	r7, [r5, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002692:	616f      	str	r7, [r5, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002694:	61eb      	str	r3, [r5, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002696:	606f      	str	r7, [r5, #4]
  hadc1.Init.NbrOfConversion = 3;
 8002698:	f8c5 8010 	str.w	r8, [r5, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800269c:	f7fe f83c 	bl	8000718 <HAL_ADC_Init>
 80026a0:	b100      	cbz	r0, 80026a4 <main+0x118>
 80026a2:	e7fe      	b.n	80026a2 <main+0x116>
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80026a4:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026a6:	a908      	add	r1, sp, #32
 80026a8:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_1;
 80026aa:	9608      	str	r6, [sp, #32]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80026ac:	9609      	str	r6, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026ae:	f7fd fe61 	bl	8000374 <HAL_ADC_ConfigChannel>
 80026b2:	b100      	cbz	r0, 80026b6 <main+0x12a>
 80026b4:	e7fe      	b.n	80026b4 <main+0x128>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026b6:	a908      	add	r1, sp, #32
 80026b8:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_2;
 80026ba:	f8cd 9020 	str.w	r9, [sp, #32]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80026be:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026c2:	f7fd fe57 	bl	8000374 <HAL_ADC_ConfigChannel>
 80026c6:	b100      	cbz	r0, 80026ca <main+0x13e>
 80026c8:	e7fe      	b.n	80026c8 <main+0x13c>
  sConfig.Channel = ADC_CHANNEL_8;
 80026ca:	2308      	movs	r3, #8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026cc:	a908      	add	r1, sp, #32
 80026ce:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_8;
 80026d0:	9308      	str	r3, [sp, #32]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80026d2:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026d6:	f7fd fe4d 	bl	8000374 <HAL_ADC_ConfigChannel>
 80026da:	b100      	cbz	r0, 80026de <main+0x152>
 80026dc:	e7fe      	b.n	80026dc <main+0x150>
  htim2.Init.Prescaler = 35999;
 80026de:	f648 439f 	movw	r3, #35999	; 0x8c9f
 80026e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 80026e6:	4c21      	ldr	r4, [pc, #132]	; (800276c <main+0x1e0>)
  htim2.Init.Prescaler = 35999;
 80026e8:	e884 000c 	stmia.w	r4, {r2, r3}
  htim2.Init.Period = base_tempo;
 80026ec:	4b20      	ldr	r3, [pc, #128]	; (8002770 <main+0x1e4>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ee:	60a0      	str	r0, [r4, #8]
  htim2.Init.Period = base_tempo;
 80026f0:	781b      	ldrb	r3, [r3, #0]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026f2:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f4:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80026f6:	4620      	mov	r0, r4
  htim2.Init.Period = base_tempo;
 80026f8:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80026fa:	f7fe ff81 	bl	8001600 <HAL_TIM_Base_Init>
 80026fe:	b100      	cbz	r0, 8002702 <main+0x176>
 8002700:	e7fe      	b.n	8002700 <main+0x174>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002702:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002706:	a908      	add	r1, sp, #32
 8002708:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800270a:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800270c:	f7fe fde1 	bl	80012d2 <HAL_TIM_ConfigClockSource>
 8002710:	b100      	cbz	r0, 8002714 <main+0x188>
 8002712:	e7fe      	b.n	8002712 <main+0x186>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002714:	9006      	str	r0, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002716:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002718:	a906      	add	r1, sp, #24
 800271a:	4620      	mov	r0, r4
 800271c:	f7fe ff8a 	bl	8001634 <HAL_TIMEx_MasterConfigSynchronization>
 8002720:	b100      	cbz	r0, 8002724 <main+0x198>
 8002722:	e7fe      	b.n	8002722 <main+0x196>
  begin(0x1289);
 8002724:	f241 2089 	movw	r0, #4745	; 0x1289
 8002728:	f7ff ff04 	bl	8002534 <begin>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_BUF,3);
 800272c:	4628      	mov	r0, r5
 800272e:	4642      	mov	r2, r8
 8002730:	4910      	ldr	r1, [pc, #64]	; (8002774 <main+0x1e8>)
 8002732:	f7fd ff41 	bl	80005b8 <HAL_ADC_Start_DMA>
	  if (!run){
 8002736:	4d10      	ldr	r5, [pc, #64]	; (8002778 <main+0x1ec>)
 8002738:	782b      	ldrb	r3, [r5, #0]
 800273a:	b92b      	cbnz	r3, 8002748 <main+0x1bc>
		  drawFrame();
 800273c:	f7ff fc3a 	bl	8001fb4 <drawFrame>
		  HAL_TIM_Base_Start_IT(&htim2);
 8002740:	4620      	mov	r0, r4
 8002742:	f7fe fdbb 	bl	80012bc <HAL_TIM_Base_Start_IT>
		  run = true;
 8002746:	702e      	strb	r6, [r5, #0]
	  HAL_Delay(75);
 8002748:	204b      	movs	r0, #75	; 0x4b
 800274a:	f7fd fd4f 	bl	80001ec <HAL_Delay>
	  readTouch();
 800274e:	f7ff fd87 	bl	8002260 <readTouch>
	  if (!run){
 8002752:	e7f1      	b.n	8002738 <main+0x1ac>
 8002754:	40021000 	.word	0x40021000
 8002758:	40011000 	.word	0x40011000
 800275c:	20000228 	.word	0x20000228
 8002760:	40010800 	.word	0x40010800
 8002764:	40010c00 	.word	0x40010c00
 8002768:	40012400 	.word	0x40012400
 800276c:	200002a4 	.word	0x200002a4
 8002770:	2000001b 	.word	0x2000001b
 8002774:	200002f0 	.word	0x200002f0
 8002778:	200000ac 	.word	0x200000ac

0800277c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800277c:	e7fe      	b.n	800277c <_Error_Handler>
	...

08002780 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002780:	4b25      	ldr	r3, [pc, #148]	; (8002818 <HAL_MspInit+0x98>)
{
 8002782:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002784:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002786:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002788:	f042 0201 	orr.w	r2, r2, #1
 800278c:	619a      	str	r2, [r3, #24]
 800278e:	699a      	ldr	r2, [r3, #24]
 8002790:	f002 0201 	and.w	r2, r2, #1
 8002794:	9200      	str	r2, [sp, #0]
 8002796:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002798:	69da      	ldr	r2, [r3, #28]
 800279a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800279e:	61da      	str	r2, [r3, #28]
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027a6:	9301      	str	r3, [sp, #4]
 80027a8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027aa:	f7fe f837 	bl	800081c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80027ae:	2200      	movs	r2, #0
 80027b0:	f06f 000b 	mvn.w	r0, #11
 80027b4:	4611      	mov	r1, r2
 80027b6:	f7fe f843 	bl	8000840 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80027ba:	2200      	movs	r2, #0
 80027bc:	f06f 000a 	mvn.w	r0, #10
 80027c0:	4611      	mov	r1, r2
 80027c2:	f7fe f83d 	bl	8000840 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80027c6:	2200      	movs	r2, #0
 80027c8:	f06f 0009 	mvn.w	r0, #9
 80027cc:	4611      	mov	r1, r2
 80027ce:	f7fe f837 	bl	8000840 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80027d2:	2200      	movs	r2, #0
 80027d4:	f06f 0004 	mvn.w	r0, #4
 80027d8:	4611      	mov	r1, r2
 80027da:	f7fe f831 	bl	8000840 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80027de:	2200      	movs	r2, #0
 80027e0:	f06f 0003 	mvn.w	r0, #3
 80027e4:	4611      	mov	r1, r2
 80027e6:	f7fe f82b 	bl	8000840 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80027ea:	2200      	movs	r2, #0
 80027ec:	f06f 0001 	mvn.w	r0, #1
 80027f0:	4611      	mov	r1, r2
 80027f2:	f7fe f825 	bl	8000840 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80027f6:	2200      	movs	r2, #0
 80027f8:	f04f 30ff 	mov.w	r0, #4294967295
 80027fc:	4611      	mov	r1, r2
 80027fe:	f7fe f81f 	bl	8000840 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002802:	4a06      	ldr	r2, [pc, #24]	; (800281c <HAL_MspInit+0x9c>)
 8002804:	6853      	ldr	r3, [r2, #4]
 8002806:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800280a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800280e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002810:	b003      	add	sp, #12
 8002812:	f85d fb04 	ldr.w	pc, [sp], #4
 8002816:	bf00      	nop
 8002818:	40021000 	.word	0x40021000
 800281c:	40010000 	.word	0x40010000

08002820 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002820:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002822:	6802      	ldr	r2, [r0, #0]
 8002824:	4b21      	ldr	r3, [pc, #132]	; (80028ac <HAL_ADC_MspInit+0x8c>)
{
 8002826:	b087      	sub	sp, #28
  if(hadc->Instance==ADC1)
 8002828:	429a      	cmp	r2, r3
{
 800282a:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 800282c:	d13c      	bne.n	80028a8 <HAL_ADC_MspInit+0x88>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800282e:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8002832:	699a      	ldr	r2, [r3, #24]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002834:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002836:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800283a:	619a      	str	r2, [r3, #24]
 800283c:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800283e:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002840:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002844:	9301      	str	r3, [sp, #4]
 8002846:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002848:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800284a:	4819      	ldr	r0, [pc, #100]	; (80028b0 <HAL_ADC_MspInit+0x90>)
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800284c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800284e:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002850:	f7fe f964 	bl	8000b1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002854:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002856:	4817      	ldr	r0, [pc, #92]	; (80028b4 <HAL_ADC_MspInit+0x94>)
 8002858:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800285a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800285c:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800285e:	f7fe f95d 	bl	8000b1c <HAL_GPIO_Init>
    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002862:	2280      	movs	r2, #128	; 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 8002864:	4c14      	ldr	r4, [pc, #80]	; (80028b8 <HAL_ADC_MspInit+0x98>)
 8002866:	4b15      	ldr	r3, [pc, #84]	; (80028bc <HAL_ADC_MspInit+0x9c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002868:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800286a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800286e:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002870:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc1.Instance = DMA1_Channel1;
 8002874:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002876:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002878:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800287a:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800287c:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800287e:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002880:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002882:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002884:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002886:	f7fe f843 	bl	8000910 <HAL_DMA_Init>
 800288a:	b118      	cbz	r0, 8002894 <HAL_ADC_MspInit+0x74>
    {
      _Error_Handler(__FILE__, __LINE__);
 800288c:	217b      	movs	r1, #123	; 0x7b
 800288e:	480c      	ldr	r0, [pc, #48]	; (80028c0 <HAL_ADC_MspInit+0xa0>)
 8002890:	f7ff ff74 	bl	800277c <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002894:	2200      	movs	r2, #0
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002896:	622c      	str	r4, [r5, #32]
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002898:	2012      	movs	r0, #18
 800289a:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800289c:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800289e:	f7fd ffcf 	bl	8000840 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80028a2:	2012      	movs	r0, #18
 80028a4:	f7fe f800 	bl	80008a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80028a8:	b007      	add	sp, #28
 80028aa:	bd30      	pop	{r4, r5, pc}
 80028ac:	40012400 	.word	0x40012400
 80028b0:	40010800 	.word	0x40010800
 80028b4:	40010c00 	.word	0x40010c00
 80028b8:	20000258 	.word	0x20000258
 80028bc:	40020008 	.word	0x40020008
 80028c0:	0800d367 	.word	0x0800d367

080028c4 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 80028c4:	6803      	ldr	r3, [r0, #0]
{
 80028c6:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 80028c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028cc:	d112      	bne.n	80028f4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028ce:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80028d2:	69da      	ldr	r2, [r3, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028d4:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028d6:	f042 0201 	orr.w	r2, r2, #1
 80028da:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028dc:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028de:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028e0:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	9301      	str	r3, [sp, #4]
 80028e8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028ea:	f7fd ffa9 	bl	8000840 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028ee:	201c      	movs	r0, #28
 80028f0:	f7fd ffda 	bl	80008a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80028f4:	b003      	add	sp, #12
 80028f6:	f85d fb04 	ldr.w	pc, [sp], #4

080028fa <NMI_Handler>:
 80028fa:	4770      	bx	lr

080028fc <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80028fc:	e7fe      	b.n	80028fc <HardFault_Handler>

080028fe <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80028fe:	e7fe      	b.n	80028fe <MemManage_Handler>

08002900 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002900:	e7fe      	b.n	8002900 <BusFault_Handler>

08002902 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002902:	e7fe      	b.n	8002902 <UsageFault_Handler>

08002904 <SVC_Handler>:
 8002904:	4770      	bx	lr

08002906 <DebugMon_Handler>:
 8002906:	4770      	bx	lr

08002908 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002908:	4770      	bx	lr

0800290a <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800290a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800290c:	f7fd fc5c 	bl	80001c8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002910:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002914:	f7fd bff7 	b.w	8000906 <HAL_SYSTICK_IRQHandler>

08002918 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002918:	4801      	ldr	r0, [pc, #4]	; (8002920 <DMA1_Channel1_IRQHandler+0x8>)
 800291a:	f7fe b86b 	b.w	80009f4 <HAL_DMA_IRQHandler>
 800291e:	bf00      	nop
 8002920:	20000258 	.word	0x20000258

08002924 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002924:	4801      	ldr	r0, [pc, #4]	; (800292c <ADC1_2_IRQHandler+0x8>)
 8002926:	f7fd bca1 	b.w	800026c <HAL_ADC_IRQHandler>
 800292a:	bf00      	nop
 800292c:	20000228 	.word	0x20000228

08002930 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002930:	4801      	ldr	r0, [pc, #4]	; (8002938 <TIM2_IRQHandler+0x8>)
 8002932:	f7fe bd8b 	b.w	800144c <HAL_TIM_IRQHandler>
 8002936:	bf00      	nop
 8002938:	200002a4 	.word	0x200002a4

0800293c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800293c:	4b0f      	ldr	r3, [pc, #60]	; (800297c <SystemInit+0x40>)
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	f042 0201 	orr.w	r2, r2, #1
 8002944:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002946:	6859      	ldr	r1, [r3, #4]
 8002948:	4a0d      	ldr	r2, [pc, #52]	; (8002980 <SystemInit+0x44>)
 800294a:	400a      	ands	r2, r1
 800294c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002954:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002958:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002960:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002968:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800296a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800296e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002970:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002974:	4b03      	ldr	r3, [pc, #12]	; (8002984 <SystemInit+0x48>)
 8002976:	609a      	str	r2, [r3, #8]
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	40021000 	.word	0x40021000
 8002980:	f8ff0000 	.word	0xf8ff0000
 8002984:	e000ed00 	.word	0xe000ed00

08002988 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002988:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800298a:	e003      	b.n	8002994 <LoopCopyDataInit>

0800298c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800298c:	4b0b      	ldr	r3, [pc, #44]	; (80029bc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800298e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002990:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002992:	3104      	adds	r1, #4

08002994 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002994:	480a      	ldr	r0, [pc, #40]	; (80029c0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002996:	4b0b      	ldr	r3, [pc, #44]	; (80029c4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002998:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800299a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800299c:	d3f6      	bcc.n	800298c <CopyDataInit>
  ldr r2, =_sbss
 800299e:	4a0a      	ldr	r2, [pc, #40]	; (80029c8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80029a0:	e002      	b.n	80029a8 <LoopFillZerobss>

080029a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80029a2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80029a4:	f842 3b04 	str.w	r3, [r2], #4

080029a8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80029a8:	4b08      	ldr	r3, [pc, #32]	; (80029cc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80029aa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80029ac:	d3f9      	bcc.n	80029a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029ae:	f7ff ffc5 	bl	800293c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029b2:	f000 f80f 	bl	80029d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029b6:	f7ff fde9 	bl	800258c <main>
  bx lr
 80029ba:	4770      	bx	lr
  ldr r3, =_sidata
 80029bc:	0800d3d0 	.word	0x0800d3d0
  ldr r0, =_sdata
 80029c0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80029c4:	20000088 	.word	0x20000088
  ldr r2, =_sbss
 80029c8:	20000088 	.word	0x20000088
  ldr r3, = _ebss
 80029cc:	2000030c 	.word	0x2000030c

080029d0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029d0:	e7fe      	b.n	80029d0 <CAN1_RX1_IRQHandler>
	...

080029d4 <__libc_init_array>:
 80029d4:	b570      	push	{r4, r5, r6, lr}
 80029d6:	2500      	movs	r5, #0
 80029d8:	4e0c      	ldr	r6, [pc, #48]	; (8002a0c <__libc_init_array+0x38>)
 80029da:	4c0d      	ldr	r4, [pc, #52]	; (8002a10 <__libc_init_array+0x3c>)
 80029dc:	1ba4      	subs	r4, r4, r6
 80029de:	10a4      	asrs	r4, r4, #2
 80029e0:	42a5      	cmp	r5, r4
 80029e2:	d109      	bne.n	80029f8 <__libc_init_array+0x24>
 80029e4:	f000 fc54 	bl	8003290 <_init>
 80029e8:	2500      	movs	r5, #0
 80029ea:	4e0a      	ldr	r6, [pc, #40]	; (8002a14 <__libc_init_array+0x40>)
 80029ec:	4c0a      	ldr	r4, [pc, #40]	; (8002a18 <__libc_init_array+0x44>)
 80029ee:	1ba4      	subs	r4, r4, r6
 80029f0:	10a4      	asrs	r4, r4, #2
 80029f2:	42a5      	cmp	r5, r4
 80029f4:	d105      	bne.n	8002a02 <__libc_init_array+0x2e>
 80029f6:	bd70      	pop	{r4, r5, r6, pc}
 80029f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029fc:	4798      	blx	r3
 80029fe:	3501      	adds	r5, #1
 8002a00:	e7ee      	b.n	80029e0 <__libc_init_array+0xc>
 8002a02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a06:	4798      	blx	r3
 8002a08:	3501      	adds	r5, #1
 8002a0a:	e7f2      	b.n	80029f2 <__libc_init_array+0x1e>
 8002a0c:	0800d3c8 	.word	0x0800d3c8
 8002a10:	0800d3c8 	.word	0x0800d3c8
 8002a14:	0800d3c8 	.word	0x0800d3c8
 8002a18:	0800d3cc 	.word	0x0800d3cc

08002a1c <siprintf>:
 8002a1c:	b40e      	push	{r1, r2, r3}
 8002a1e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002a22:	b500      	push	{lr}
 8002a24:	b09c      	sub	sp, #112	; 0x70
 8002a26:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002a2a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002a2e:	9104      	str	r1, [sp, #16]
 8002a30:	9107      	str	r1, [sp, #28]
 8002a32:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002a36:	ab1d      	add	r3, sp, #116	; 0x74
 8002a38:	9002      	str	r0, [sp, #8]
 8002a3a:	9006      	str	r0, [sp, #24]
 8002a3c:	4808      	ldr	r0, [pc, #32]	; (8002a60 <siprintf+0x44>)
 8002a3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002a42:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002a46:	6800      	ldr	r0, [r0, #0]
 8002a48:	a902      	add	r1, sp, #8
 8002a4a:	9301      	str	r3, [sp, #4]
 8002a4c:	f000 f866 	bl	8002b1c <_svfiprintf_r>
 8002a50:	2200      	movs	r2, #0
 8002a52:	9b02      	ldr	r3, [sp, #8]
 8002a54:	701a      	strb	r2, [r3, #0]
 8002a56:	b01c      	add	sp, #112	; 0x70
 8002a58:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a5c:	b003      	add	sp, #12
 8002a5e:	4770      	bx	lr
 8002a60:	20000024 	.word	0x20000024

08002a64 <__ssputs_r>:
 8002a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a68:	688e      	ldr	r6, [r1, #8]
 8002a6a:	4682      	mov	sl, r0
 8002a6c:	429e      	cmp	r6, r3
 8002a6e:	460c      	mov	r4, r1
 8002a70:	4691      	mov	r9, r2
 8002a72:	4698      	mov	r8, r3
 8002a74:	d835      	bhi.n	8002ae2 <__ssputs_r+0x7e>
 8002a76:	898a      	ldrh	r2, [r1, #12]
 8002a78:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002a7c:	d031      	beq.n	8002ae2 <__ssputs_r+0x7e>
 8002a7e:	2302      	movs	r3, #2
 8002a80:	6825      	ldr	r5, [r4, #0]
 8002a82:	6909      	ldr	r1, [r1, #16]
 8002a84:	1a6f      	subs	r7, r5, r1
 8002a86:	6965      	ldr	r5, [r4, #20]
 8002a88:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002a8c:	fb95 f5f3 	sdiv	r5, r5, r3
 8002a90:	f108 0301 	add.w	r3, r8, #1
 8002a94:	443b      	add	r3, r7
 8002a96:	429d      	cmp	r5, r3
 8002a98:	bf38      	it	cc
 8002a9a:	461d      	movcc	r5, r3
 8002a9c:	0553      	lsls	r3, r2, #21
 8002a9e:	d531      	bpl.n	8002b04 <__ssputs_r+0xa0>
 8002aa0:	4629      	mov	r1, r5
 8002aa2:	f000 fb47 	bl	8003134 <_malloc_r>
 8002aa6:	4606      	mov	r6, r0
 8002aa8:	b950      	cbnz	r0, 8002ac0 <__ssputs_r+0x5c>
 8002aaa:	230c      	movs	r3, #12
 8002aac:	f8ca 3000 	str.w	r3, [sl]
 8002ab0:	89a3      	ldrh	r3, [r4, #12]
 8002ab2:	f04f 30ff 	mov.w	r0, #4294967295
 8002ab6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002aba:	81a3      	strh	r3, [r4, #12]
 8002abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ac0:	463a      	mov	r2, r7
 8002ac2:	6921      	ldr	r1, [r4, #16]
 8002ac4:	f000 fac4 	bl	8003050 <memcpy>
 8002ac8:	89a3      	ldrh	r3, [r4, #12]
 8002aca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002ace:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ad2:	81a3      	strh	r3, [r4, #12]
 8002ad4:	6126      	str	r6, [r4, #16]
 8002ad6:	443e      	add	r6, r7
 8002ad8:	6026      	str	r6, [r4, #0]
 8002ada:	4646      	mov	r6, r8
 8002adc:	6165      	str	r5, [r4, #20]
 8002ade:	1bed      	subs	r5, r5, r7
 8002ae0:	60a5      	str	r5, [r4, #8]
 8002ae2:	4546      	cmp	r6, r8
 8002ae4:	bf28      	it	cs
 8002ae6:	4646      	movcs	r6, r8
 8002ae8:	4649      	mov	r1, r9
 8002aea:	4632      	mov	r2, r6
 8002aec:	6820      	ldr	r0, [r4, #0]
 8002aee:	f000 faba 	bl	8003066 <memmove>
 8002af2:	68a3      	ldr	r3, [r4, #8]
 8002af4:	2000      	movs	r0, #0
 8002af6:	1b9b      	subs	r3, r3, r6
 8002af8:	60a3      	str	r3, [r4, #8]
 8002afa:	6823      	ldr	r3, [r4, #0]
 8002afc:	441e      	add	r6, r3
 8002afe:	6026      	str	r6, [r4, #0]
 8002b00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b04:	462a      	mov	r2, r5
 8002b06:	f000 fb73 	bl	80031f0 <_realloc_r>
 8002b0a:	4606      	mov	r6, r0
 8002b0c:	2800      	cmp	r0, #0
 8002b0e:	d1e1      	bne.n	8002ad4 <__ssputs_r+0x70>
 8002b10:	6921      	ldr	r1, [r4, #16]
 8002b12:	4650      	mov	r0, sl
 8002b14:	f000 fac2 	bl	800309c <_free_r>
 8002b18:	e7c7      	b.n	8002aaa <__ssputs_r+0x46>
	...

08002b1c <_svfiprintf_r>:
 8002b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b20:	b09d      	sub	sp, #116	; 0x74
 8002b22:	9303      	str	r3, [sp, #12]
 8002b24:	898b      	ldrh	r3, [r1, #12]
 8002b26:	4680      	mov	r8, r0
 8002b28:	061c      	lsls	r4, r3, #24
 8002b2a:	460d      	mov	r5, r1
 8002b2c:	4616      	mov	r6, r2
 8002b2e:	d50f      	bpl.n	8002b50 <_svfiprintf_r+0x34>
 8002b30:	690b      	ldr	r3, [r1, #16]
 8002b32:	b96b      	cbnz	r3, 8002b50 <_svfiprintf_r+0x34>
 8002b34:	2140      	movs	r1, #64	; 0x40
 8002b36:	f000 fafd 	bl	8003134 <_malloc_r>
 8002b3a:	6028      	str	r0, [r5, #0]
 8002b3c:	6128      	str	r0, [r5, #16]
 8002b3e:	b928      	cbnz	r0, 8002b4c <_svfiprintf_r+0x30>
 8002b40:	230c      	movs	r3, #12
 8002b42:	f8c8 3000 	str.w	r3, [r8]
 8002b46:	f04f 30ff 	mov.w	r0, #4294967295
 8002b4a:	e0c4      	b.n	8002cd6 <_svfiprintf_r+0x1ba>
 8002b4c:	2340      	movs	r3, #64	; 0x40
 8002b4e:	616b      	str	r3, [r5, #20]
 8002b50:	2300      	movs	r3, #0
 8002b52:	9309      	str	r3, [sp, #36]	; 0x24
 8002b54:	2320      	movs	r3, #32
 8002b56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002b5a:	2330      	movs	r3, #48	; 0x30
 8002b5c:	f04f 0b01 	mov.w	fp, #1
 8002b60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002b64:	4637      	mov	r7, r6
 8002b66:	463c      	mov	r4, r7
 8002b68:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d13c      	bne.n	8002bea <_svfiprintf_r+0xce>
 8002b70:	ebb7 0a06 	subs.w	sl, r7, r6
 8002b74:	d00b      	beq.n	8002b8e <_svfiprintf_r+0x72>
 8002b76:	4653      	mov	r3, sl
 8002b78:	4632      	mov	r2, r6
 8002b7a:	4629      	mov	r1, r5
 8002b7c:	4640      	mov	r0, r8
 8002b7e:	f7ff ff71 	bl	8002a64 <__ssputs_r>
 8002b82:	3001      	adds	r0, #1
 8002b84:	f000 80a2 	beq.w	8002ccc <_svfiprintf_r+0x1b0>
 8002b88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b8a:	4453      	add	r3, sl
 8002b8c:	9309      	str	r3, [sp, #36]	; 0x24
 8002b8e:	783b      	ldrb	r3, [r7, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 809b 	beq.w	8002ccc <_svfiprintf_r+0x1b0>
 8002b96:	2300      	movs	r3, #0
 8002b98:	f04f 32ff 	mov.w	r2, #4294967295
 8002b9c:	9304      	str	r3, [sp, #16]
 8002b9e:	9307      	str	r3, [sp, #28]
 8002ba0:	9205      	str	r2, [sp, #20]
 8002ba2:	9306      	str	r3, [sp, #24]
 8002ba4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ba8:	931a      	str	r3, [sp, #104]	; 0x68
 8002baa:	2205      	movs	r2, #5
 8002bac:	7821      	ldrb	r1, [r4, #0]
 8002bae:	4850      	ldr	r0, [pc, #320]	; (8002cf0 <_svfiprintf_r+0x1d4>)
 8002bb0:	f000 fa40 	bl	8003034 <memchr>
 8002bb4:	1c67      	adds	r7, r4, #1
 8002bb6:	9b04      	ldr	r3, [sp, #16]
 8002bb8:	b9d8      	cbnz	r0, 8002bf2 <_svfiprintf_r+0xd6>
 8002bba:	06d9      	lsls	r1, r3, #27
 8002bbc:	bf44      	itt	mi
 8002bbe:	2220      	movmi	r2, #32
 8002bc0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002bc4:	071a      	lsls	r2, r3, #28
 8002bc6:	bf44      	itt	mi
 8002bc8:	222b      	movmi	r2, #43	; 0x2b
 8002bca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002bce:	7822      	ldrb	r2, [r4, #0]
 8002bd0:	2a2a      	cmp	r2, #42	; 0x2a
 8002bd2:	d016      	beq.n	8002c02 <_svfiprintf_r+0xe6>
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	200a      	movs	r0, #10
 8002bd8:	9a07      	ldr	r2, [sp, #28]
 8002bda:	4627      	mov	r7, r4
 8002bdc:	783b      	ldrb	r3, [r7, #0]
 8002bde:	3401      	adds	r4, #1
 8002be0:	3b30      	subs	r3, #48	; 0x30
 8002be2:	2b09      	cmp	r3, #9
 8002be4:	d950      	bls.n	8002c88 <_svfiprintf_r+0x16c>
 8002be6:	b1c9      	cbz	r1, 8002c1c <_svfiprintf_r+0x100>
 8002be8:	e011      	b.n	8002c0e <_svfiprintf_r+0xf2>
 8002bea:	2b25      	cmp	r3, #37	; 0x25
 8002bec:	d0c0      	beq.n	8002b70 <_svfiprintf_r+0x54>
 8002bee:	4627      	mov	r7, r4
 8002bf0:	e7b9      	b.n	8002b66 <_svfiprintf_r+0x4a>
 8002bf2:	4a3f      	ldr	r2, [pc, #252]	; (8002cf0 <_svfiprintf_r+0x1d4>)
 8002bf4:	463c      	mov	r4, r7
 8002bf6:	1a80      	subs	r0, r0, r2
 8002bf8:	fa0b f000 	lsl.w	r0, fp, r0
 8002bfc:	4318      	orrs	r0, r3
 8002bfe:	9004      	str	r0, [sp, #16]
 8002c00:	e7d3      	b.n	8002baa <_svfiprintf_r+0x8e>
 8002c02:	9a03      	ldr	r2, [sp, #12]
 8002c04:	1d11      	adds	r1, r2, #4
 8002c06:	6812      	ldr	r2, [r2, #0]
 8002c08:	9103      	str	r1, [sp, #12]
 8002c0a:	2a00      	cmp	r2, #0
 8002c0c:	db01      	blt.n	8002c12 <_svfiprintf_r+0xf6>
 8002c0e:	9207      	str	r2, [sp, #28]
 8002c10:	e004      	b.n	8002c1c <_svfiprintf_r+0x100>
 8002c12:	4252      	negs	r2, r2
 8002c14:	f043 0302 	orr.w	r3, r3, #2
 8002c18:	9207      	str	r2, [sp, #28]
 8002c1a:	9304      	str	r3, [sp, #16]
 8002c1c:	783b      	ldrb	r3, [r7, #0]
 8002c1e:	2b2e      	cmp	r3, #46	; 0x2e
 8002c20:	d10d      	bne.n	8002c3e <_svfiprintf_r+0x122>
 8002c22:	787b      	ldrb	r3, [r7, #1]
 8002c24:	1c79      	adds	r1, r7, #1
 8002c26:	2b2a      	cmp	r3, #42	; 0x2a
 8002c28:	d132      	bne.n	8002c90 <_svfiprintf_r+0x174>
 8002c2a:	9b03      	ldr	r3, [sp, #12]
 8002c2c:	3702      	adds	r7, #2
 8002c2e:	1d1a      	adds	r2, r3, #4
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	9203      	str	r2, [sp, #12]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	bfb8      	it	lt
 8002c38:	f04f 33ff 	movlt.w	r3, #4294967295
 8002c3c:	9305      	str	r3, [sp, #20]
 8002c3e:	4c2d      	ldr	r4, [pc, #180]	; (8002cf4 <_svfiprintf_r+0x1d8>)
 8002c40:	2203      	movs	r2, #3
 8002c42:	7839      	ldrb	r1, [r7, #0]
 8002c44:	4620      	mov	r0, r4
 8002c46:	f000 f9f5 	bl	8003034 <memchr>
 8002c4a:	b138      	cbz	r0, 8002c5c <_svfiprintf_r+0x140>
 8002c4c:	2340      	movs	r3, #64	; 0x40
 8002c4e:	1b00      	subs	r0, r0, r4
 8002c50:	fa03 f000 	lsl.w	r0, r3, r0
 8002c54:	9b04      	ldr	r3, [sp, #16]
 8002c56:	3701      	adds	r7, #1
 8002c58:	4303      	orrs	r3, r0
 8002c5a:	9304      	str	r3, [sp, #16]
 8002c5c:	7839      	ldrb	r1, [r7, #0]
 8002c5e:	2206      	movs	r2, #6
 8002c60:	4825      	ldr	r0, [pc, #148]	; (8002cf8 <_svfiprintf_r+0x1dc>)
 8002c62:	1c7e      	adds	r6, r7, #1
 8002c64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c68:	f000 f9e4 	bl	8003034 <memchr>
 8002c6c:	2800      	cmp	r0, #0
 8002c6e:	d035      	beq.n	8002cdc <_svfiprintf_r+0x1c0>
 8002c70:	4b22      	ldr	r3, [pc, #136]	; (8002cfc <_svfiprintf_r+0x1e0>)
 8002c72:	b9fb      	cbnz	r3, 8002cb4 <_svfiprintf_r+0x198>
 8002c74:	9b03      	ldr	r3, [sp, #12]
 8002c76:	3307      	adds	r3, #7
 8002c78:	f023 0307 	bic.w	r3, r3, #7
 8002c7c:	3308      	adds	r3, #8
 8002c7e:	9303      	str	r3, [sp, #12]
 8002c80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c82:	444b      	add	r3, r9
 8002c84:	9309      	str	r3, [sp, #36]	; 0x24
 8002c86:	e76d      	b.n	8002b64 <_svfiprintf_r+0x48>
 8002c88:	fb00 3202 	mla	r2, r0, r2, r3
 8002c8c:	2101      	movs	r1, #1
 8002c8e:	e7a4      	b.n	8002bda <_svfiprintf_r+0xbe>
 8002c90:	2300      	movs	r3, #0
 8002c92:	240a      	movs	r4, #10
 8002c94:	4618      	mov	r0, r3
 8002c96:	9305      	str	r3, [sp, #20]
 8002c98:	460f      	mov	r7, r1
 8002c9a:	783a      	ldrb	r2, [r7, #0]
 8002c9c:	3101      	adds	r1, #1
 8002c9e:	3a30      	subs	r2, #48	; 0x30
 8002ca0:	2a09      	cmp	r2, #9
 8002ca2:	d903      	bls.n	8002cac <_svfiprintf_r+0x190>
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d0ca      	beq.n	8002c3e <_svfiprintf_r+0x122>
 8002ca8:	9005      	str	r0, [sp, #20]
 8002caa:	e7c8      	b.n	8002c3e <_svfiprintf_r+0x122>
 8002cac:	fb04 2000 	mla	r0, r4, r0, r2
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e7f1      	b.n	8002c98 <_svfiprintf_r+0x17c>
 8002cb4:	ab03      	add	r3, sp, #12
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	462a      	mov	r2, r5
 8002cba:	4b11      	ldr	r3, [pc, #68]	; (8002d00 <_svfiprintf_r+0x1e4>)
 8002cbc:	a904      	add	r1, sp, #16
 8002cbe:	4640      	mov	r0, r8
 8002cc0:	f3af 8000 	nop.w
 8002cc4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002cc8:	4681      	mov	r9, r0
 8002cca:	d1d9      	bne.n	8002c80 <_svfiprintf_r+0x164>
 8002ccc:	89ab      	ldrh	r3, [r5, #12]
 8002cce:	065b      	lsls	r3, r3, #25
 8002cd0:	f53f af39 	bmi.w	8002b46 <_svfiprintf_r+0x2a>
 8002cd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002cd6:	b01d      	add	sp, #116	; 0x74
 8002cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cdc:	ab03      	add	r3, sp, #12
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	462a      	mov	r2, r5
 8002ce2:	4b07      	ldr	r3, [pc, #28]	; (8002d00 <_svfiprintf_r+0x1e4>)
 8002ce4:	a904      	add	r1, sp, #16
 8002ce6:	4640      	mov	r0, r8
 8002ce8:	f000 f884 	bl	8002df4 <_printf_i>
 8002cec:	e7ea      	b.n	8002cc4 <_svfiprintf_r+0x1a8>
 8002cee:	bf00      	nop
 8002cf0:	0800d392 	.word	0x0800d392
 8002cf4:	0800d398 	.word	0x0800d398
 8002cf8:	0800d39c 	.word	0x0800d39c
 8002cfc:	00000000 	.word	0x00000000
 8002d00:	08002a65 	.word	0x08002a65

08002d04 <_printf_common>:
 8002d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d08:	4691      	mov	r9, r2
 8002d0a:	461f      	mov	r7, r3
 8002d0c:	688a      	ldr	r2, [r1, #8]
 8002d0e:	690b      	ldr	r3, [r1, #16]
 8002d10:	4606      	mov	r6, r0
 8002d12:	4293      	cmp	r3, r2
 8002d14:	bfb8      	it	lt
 8002d16:	4613      	movlt	r3, r2
 8002d18:	f8c9 3000 	str.w	r3, [r9]
 8002d1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002d20:	460c      	mov	r4, r1
 8002d22:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002d26:	b112      	cbz	r2, 8002d2e <_printf_common+0x2a>
 8002d28:	3301      	adds	r3, #1
 8002d2a:	f8c9 3000 	str.w	r3, [r9]
 8002d2e:	6823      	ldr	r3, [r4, #0]
 8002d30:	0699      	lsls	r1, r3, #26
 8002d32:	bf42      	ittt	mi
 8002d34:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002d38:	3302      	addmi	r3, #2
 8002d3a:	f8c9 3000 	strmi.w	r3, [r9]
 8002d3e:	6825      	ldr	r5, [r4, #0]
 8002d40:	f015 0506 	ands.w	r5, r5, #6
 8002d44:	d107      	bne.n	8002d56 <_printf_common+0x52>
 8002d46:	f104 0a19 	add.w	sl, r4, #25
 8002d4a:	68e3      	ldr	r3, [r4, #12]
 8002d4c:	f8d9 2000 	ldr.w	r2, [r9]
 8002d50:	1a9b      	subs	r3, r3, r2
 8002d52:	429d      	cmp	r5, r3
 8002d54:	db2a      	blt.n	8002dac <_printf_common+0xa8>
 8002d56:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002d5a:	6822      	ldr	r2, [r4, #0]
 8002d5c:	3300      	adds	r3, #0
 8002d5e:	bf18      	it	ne
 8002d60:	2301      	movne	r3, #1
 8002d62:	0692      	lsls	r2, r2, #26
 8002d64:	d42f      	bmi.n	8002dc6 <_printf_common+0xc2>
 8002d66:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d6a:	4639      	mov	r1, r7
 8002d6c:	4630      	mov	r0, r6
 8002d6e:	47c0      	blx	r8
 8002d70:	3001      	adds	r0, #1
 8002d72:	d022      	beq.n	8002dba <_printf_common+0xb6>
 8002d74:	6823      	ldr	r3, [r4, #0]
 8002d76:	68e5      	ldr	r5, [r4, #12]
 8002d78:	f003 0306 	and.w	r3, r3, #6
 8002d7c:	2b04      	cmp	r3, #4
 8002d7e:	bf18      	it	ne
 8002d80:	2500      	movne	r5, #0
 8002d82:	f8d9 2000 	ldr.w	r2, [r9]
 8002d86:	f04f 0900 	mov.w	r9, #0
 8002d8a:	bf08      	it	eq
 8002d8c:	1aad      	subeq	r5, r5, r2
 8002d8e:	68a3      	ldr	r3, [r4, #8]
 8002d90:	6922      	ldr	r2, [r4, #16]
 8002d92:	bf08      	it	eq
 8002d94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	bfc4      	itt	gt
 8002d9c:	1a9b      	subgt	r3, r3, r2
 8002d9e:	18ed      	addgt	r5, r5, r3
 8002da0:	341a      	adds	r4, #26
 8002da2:	454d      	cmp	r5, r9
 8002da4:	d11b      	bne.n	8002dde <_printf_common+0xda>
 8002da6:	2000      	movs	r0, #0
 8002da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002dac:	2301      	movs	r3, #1
 8002dae:	4652      	mov	r2, sl
 8002db0:	4639      	mov	r1, r7
 8002db2:	4630      	mov	r0, r6
 8002db4:	47c0      	blx	r8
 8002db6:	3001      	adds	r0, #1
 8002db8:	d103      	bne.n	8002dc2 <_printf_common+0xbe>
 8002dba:	f04f 30ff 	mov.w	r0, #4294967295
 8002dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002dc2:	3501      	adds	r5, #1
 8002dc4:	e7c1      	b.n	8002d4a <_printf_common+0x46>
 8002dc6:	2030      	movs	r0, #48	; 0x30
 8002dc8:	18e1      	adds	r1, r4, r3
 8002dca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002dce:	1c5a      	adds	r2, r3, #1
 8002dd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002dd4:	4422      	add	r2, r4
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ddc:	e7c3      	b.n	8002d66 <_printf_common+0x62>
 8002dde:	2301      	movs	r3, #1
 8002de0:	4622      	mov	r2, r4
 8002de2:	4639      	mov	r1, r7
 8002de4:	4630      	mov	r0, r6
 8002de6:	47c0      	blx	r8
 8002de8:	3001      	adds	r0, #1
 8002dea:	d0e6      	beq.n	8002dba <_printf_common+0xb6>
 8002dec:	f109 0901 	add.w	r9, r9, #1
 8002df0:	e7d7      	b.n	8002da2 <_printf_common+0x9e>
	...

08002df4 <_printf_i>:
 8002df4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002df8:	4617      	mov	r7, r2
 8002dfa:	7e0a      	ldrb	r2, [r1, #24]
 8002dfc:	b085      	sub	sp, #20
 8002dfe:	2a6e      	cmp	r2, #110	; 0x6e
 8002e00:	4698      	mov	r8, r3
 8002e02:	4606      	mov	r6, r0
 8002e04:	460c      	mov	r4, r1
 8002e06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002e08:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002e0c:	f000 80bc 	beq.w	8002f88 <_printf_i+0x194>
 8002e10:	d81a      	bhi.n	8002e48 <_printf_i+0x54>
 8002e12:	2a63      	cmp	r2, #99	; 0x63
 8002e14:	d02e      	beq.n	8002e74 <_printf_i+0x80>
 8002e16:	d80a      	bhi.n	8002e2e <_printf_i+0x3a>
 8002e18:	2a00      	cmp	r2, #0
 8002e1a:	f000 80c8 	beq.w	8002fae <_printf_i+0x1ba>
 8002e1e:	2a58      	cmp	r2, #88	; 0x58
 8002e20:	f000 808a 	beq.w	8002f38 <_printf_i+0x144>
 8002e24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e28:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002e2c:	e02a      	b.n	8002e84 <_printf_i+0x90>
 8002e2e:	2a64      	cmp	r2, #100	; 0x64
 8002e30:	d001      	beq.n	8002e36 <_printf_i+0x42>
 8002e32:	2a69      	cmp	r2, #105	; 0x69
 8002e34:	d1f6      	bne.n	8002e24 <_printf_i+0x30>
 8002e36:	6821      	ldr	r1, [r4, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002e3e:	d023      	beq.n	8002e88 <_printf_i+0x94>
 8002e40:	1d11      	adds	r1, r2, #4
 8002e42:	6019      	str	r1, [r3, #0]
 8002e44:	6813      	ldr	r3, [r2, #0]
 8002e46:	e027      	b.n	8002e98 <_printf_i+0xa4>
 8002e48:	2a73      	cmp	r2, #115	; 0x73
 8002e4a:	f000 80b4 	beq.w	8002fb6 <_printf_i+0x1c2>
 8002e4e:	d808      	bhi.n	8002e62 <_printf_i+0x6e>
 8002e50:	2a6f      	cmp	r2, #111	; 0x6f
 8002e52:	d02a      	beq.n	8002eaa <_printf_i+0xb6>
 8002e54:	2a70      	cmp	r2, #112	; 0x70
 8002e56:	d1e5      	bne.n	8002e24 <_printf_i+0x30>
 8002e58:	680a      	ldr	r2, [r1, #0]
 8002e5a:	f042 0220 	orr.w	r2, r2, #32
 8002e5e:	600a      	str	r2, [r1, #0]
 8002e60:	e003      	b.n	8002e6a <_printf_i+0x76>
 8002e62:	2a75      	cmp	r2, #117	; 0x75
 8002e64:	d021      	beq.n	8002eaa <_printf_i+0xb6>
 8002e66:	2a78      	cmp	r2, #120	; 0x78
 8002e68:	d1dc      	bne.n	8002e24 <_printf_i+0x30>
 8002e6a:	2278      	movs	r2, #120	; 0x78
 8002e6c:	496f      	ldr	r1, [pc, #444]	; (800302c <_printf_i+0x238>)
 8002e6e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002e72:	e064      	b.n	8002f3e <_printf_i+0x14a>
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002e7a:	1d11      	adds	r1, r2, #4
 8002e7c:	6019      	str	r1, [r3, #0]
 8002e7e:	6813      	ldr	r3, [r2, #0]
 8002e80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e84:	2301      	movs	r3, #1
 8002e86:	e0a3      	b.n	8002fd0 <_printf_i+0x1dc>
 8002e88:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002e8c:	f102 0104 	add.w	r1, r2, #4
 8002e90:	6019      	str	r1, [r3, #0]
 8002e92:	d0d7      	beq.n	8002e44 <_printf_i+0x50>
 8002e94:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	da03      	bge.n	8002ea4 <_printf_i+0xb0>
 8002e9c:	222d      	movs	r2, #45	; 0x2d
 8002e9e:	425b      	negs	r3, r3
 8002ea0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002ea4:	4962      	ldr	r1, [pc, #392]	; (8003030 <_printf_i+0x23c>)
 8002ea6:	220a      	movs	r2, #10
 8002ea8:	e017      	b.n	8002eda <_printf_i+0xe6>
 8002eaa:	6820      	ldr	r0, [r4, #0]
 8002eac:	6819      	ldr	r1, [r3, #0]
 8002eae:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002eb2:	d003      	beq.n	8002ebc <_printf_i+0xc8>
 8002eb4:	1d08      	adds	r0, r1, #4
 8002eb6:	6018      	str	r0, [r3, #0]
 8002eb8:	680b      	ldr	r3, [r1, #0]
 8002eba:	e006      	b.n	8002eca <_printf_i+0xd6>
 8002ebc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002ec0:	f101 0004 	add.w	r0, r1, #4
 8002ec4:	6018      	str	r0, [r3, #0]
 8002ec6:	d0f7      	beq.n	8002eb8 <_printf_i+0xc4>
 8002ec8:	880b      	ldrh	r3, [r1, #0]
 8002eca:	2a6f      	cmp	r2, #111	; 0x6f
 8002ecc:	bf14      	ite	ne
 8002ece:	220a      	movne	r2, #10
 8002ed0:	2208      	moveq	r2, #8
 8002ed2:	4957      	ldr	r1, [pc, #348]	; (8003030 <_printf_i+0x23c>)
 8002ed4:	2000      	movs	r0, #0
 8002ed6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002eda:	6865      	ldr	r5, [r4, #4]
 8002edc:	2d00      	cmp	r5, #0
 8002ede:	60a5      	str	r5, [r4, #8]
 8002ee0:	f2c0 809c 	blt.w	800301c <_printf_i+0x228>
 8002ee4:	6820      	ldr	r0, [r4, #0]
 8002ee6:	f020 0004 	bic.w	r0, r0, #4
 8002eea:	6020      	str	r0, [r4, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d13f      	bne.n	8002f70 <_printf_i+0x17c>
 8002ef0:	2d00      	cmp	r5, #0
 8002ef2:	f040 8095 	bne.w	8003020 <_printf_i+0x22c>
 8002ef6:	4675      	mov	r5, lr
 8002ef8:	2a08      	cmp	r2, #8
 8002efa:	d10b      	bne.n	8002f14 <_printf_i+0x120>
 8002efc:	6823      	ldr	r3, [r4, #0]
 8002efe:	07da      	lsls	r2, r3, #31
 8002f00:	d508      	bpl.n	8002f14 <_printf_i+0x120>
 8002f02:	6923      	ldr	r3, [r4, #16]
 8002f04:	6862      	ldr	r2, [r4, #4]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	bfde      	ittt	le
 8002f0a:	2330      	movle	r3, #48	; 0x30
 8002f0c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002f10:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002f14:	ebae 0305 	sub.w	r3, lr, r5
 8002f18:	6123      	str	r3, [r4, #16]
 8002f1a:	f8cd 8000 	str.w	r8, [sp]
 8002f1e:	463b      	mov	r3, r7
 8002f20:	aa03      	add	r2, sp, #12
 8002f22:	4621      	mov	r1, r4
 8002f24:	4630      	mov	r0, r6
 8002f26:	f7ff feed 	bl	8002d04 <_printf_common>
 8002f2a:	3001      	adds	r0, #1
 8002f2c:	d155      	bne.n	8002fda <_printf_i+0x1e6>
 8002f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8002f32:	b005      	add	sp, #20
 8002f34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002f38:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002f3c:	493c      	ldr	r1, [pc, #240]	; (8003030 <_printf_i+0x23c>)
 8002f3e:	6822      	ldr	r2, [r4, #0]
 8002f40:	6818      	ldr	r0, [r3, #0]
 8002f42:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002f46:	f100 0504 	add.w	r5, r0, #4
 8002f4a:	601d      	str	r5, [r3, #0]
 8002f4c:	d001      	beq.n	8002f52 <_printf_i+0x15e>
 8002f4e:	6803      	ldr	r3, [r0, #0]
 8002f50:	e002      	b.n	8002f58 <_printf_i+0x164>
 8002f52:	0655      	lsls	r5, r2, #25
 8002f54:	d5fb      	bpl.n	8002f4e <_printf_i+0x15a>
 8002f56:	8803      	ldrh	r3, [r0, #0]
 8002f58:	07d0      	lsls	r0, r2, #31
 8002f5a:	bf44      	itt	mi
 8002f5c:	f042 0220 	orrmi.w	r2, r2, #32
 8002f60:	6022      	strmi	r2, [r4, #0]
 8002f62:	b91b      	cbnz	r3, 8002f6c <_printf_i+0x178>
 8002f64:	6822      	ldr	r2, [r4, #0]
 8002f66:	f022 0220 	bic.w	r2, r2, #32
 8002f6a:	6022      	str	r2, [r4, #0]
 8002f6c:	2210      	movs	r2, #16
 8002f6e:	e7b1      	b.n	8002ed4 <_printf_i+0xe0>
 8002f70:	4675      	mov	r5, lr
 8002f72:	fbb3 f0f2 	udiv	r0, r3, r2
 8002f76:	fb02 3310 	mls	r3, r2, r0, r3
 8002f7a:	5ccb      	ldrb	r3, [r1, r3]
 8002f7c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002f80:	4603      	mov	r3, r0
 8002f82:	2800      	cmp	r0, #0
 8002f84:	d1f5      	bne.n	8002f72 <_printf_i+0x17e>
 8002f86:	e7b7      	b.n	8002ef8 <_printf_i+0x104>
 8002f88:	6808      	ldr	r0, [r1, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002f90:	6949      	ldr	r1, [r1, #20]
 8002f92:	d004      	beq.n	8002f9e <_printf_i+0x1aa>
 8002f94:	1d10      	adds	r0, r2, #4
 8002f96:	6018      	str	r0, [r3, #0]
 8002f98:	6813      	ldr	r3, [r2, #0]
 8002f9a:	6019      	str	r1, [r3, #0]
 8002f9c:	e007      	b.n	8002fae <_printf_i+0x1ba>
 8002f9e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002fa2:	f102 0004 	add.w	r0, r2, #4
 8002fa6:	6018      	str	r0, [r3, #0]
 8002fa8:	6813      	ldr	r3, [r2, #0]
 8002faa:	d0f6      	beq.n	8002f9a <_printf_i+0x1a6>
 8002fac:	8019      	strh	r1, [r3, #0]
 8002fae:	2300      	movs	r3, #0
 8002fb0:	4675      	mov	r5, lr
 8002fb2:	6123      	str	r3, [r4, #16]
 8002fb4:	e7b1      	b.n	8002f1a <_printf_i+0x126>
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	1d11      	adds	r1, r2, #4
 8002fba:	6019      	str	r1, [r3, #0]
 8002fbc:	6815      	ldr	r5, [r2, #0]
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	6862      	ldr	r2, [r4, #4]
 8002fc2:	4628      	mov	r0, r5
 8002fc4:	f000 f836 	bl	8003034 <memchr>
 8002fc8:	b108      	cbz	r0, 8002fce <_printf_i+0x1da>
 8002fca:	1b40      	subs	r0, r0, r5
 8002fcc:	6060      	str	r0, [r4, #4]
 8002fce:	6863      	ldr	r3, [r4, #4]
 8002fd0:	6123      	str	r3, [r4, #16]
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002fd8:	e79f      	b.n	8002f1a <_printf_i+0x126>
 8002fda:	6923      	ldr	r3, [r4, #16]
 8002fdc:	462a      	mov	r2, r5
 8002fde:	4639      	mov	r1, r7
 8002fe0:	4630      	mov	r0, r6
 8002fe2:	47c0      	blx	r8
 8002fe4:	3001      	adds	r0, #1
 8002fe6:	d0a2      	beq.n	8002f2e <_printf_i+0x13a>
 8002fe8:	6823      	ldr	r3, [r4, #0]
 8002fea:	079b      	lsls	r3, r3, #30
 8002fec:	d507      	bpl.n	8002ffe <_printf_i+0x20a>
 8002fee:	2500      	movs	r5, #0
 8002ff0:	f104 0919 	add.w	r9, r4, #25
 8002ff4:	68e3      	ldr	r3, [r4, #12]
 8002ff6:	9a03      	ldr	r2, [sp, #12]
 8002ff8:	1a9b      	subs	r3, r3, r2
 8002ffa:	429d      	cmp	r5, r3
 8002ffc:	db05      	blt.n	800300a <_printf_i+0x216>
 8002ffe:	68e0      	ldr	r0, [r4, #12]
 8003000:	9b03      	ldr	r3, [sp, #12]
 8003002:	4298      	cmp	r0, r3
 8003004:	bfb8      	it	lt
 8003006:	4618      	movlt	r0, r3
 8003008:	e793      	b.n	8002f32 <_printf_i+0x13e>
 800300a:	2301      	movs	r3, #1
 800300c:	464a      	mov	r2, r9
 800300e:	4639      	mov	r1, r7
 8003010:	4630      	mov	r0, r6
 8003012:	47c0      	blx	r8
 8003014:	3001      	adds	r0, #1
 8003016:	d08a      	beq.n	8002f2e <_printf_i+0x13a>
 8003018:	3501      	adds	r5, #1
 800301a:	e7eb      	b.n	8002ff4 <_printf_i+0x200>
 800301c:	2b00      	cmp	r3, #0
 800301e:	d1a7      	bne.n	8002f70 <_printf_i+0x17c>
 8003020:	780b      	ldrb	r3, [r1, #0]
 8003022:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003026:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800302a:	e765      	b.n	8002ef8 <_printf_i+0x104>
 800302c:	0800d3b4 	.word	0x0800d3b4
 8003030:	0800d3a3 	.word	0x0800d3a3

08003034 <memchr>:
 8003034:	b510      	push	{r4, lr}
 8003036:	b2c9      	uxtb	r1, r1
 8003038:	4402      	add	r2, r0
 800303a:	4290      	cmp	r0, r2
 800303c:	4603      	mov	r3, r0
 800303e:	d101      	bne.n	8003044 <memchr+0x10>
 8003040:	2000      	movs	r0, #0
 8003042:	bd10      	pop	{r4, pc}
 8003044:	781c      	ldrb	r4, [r3, #0]
 8003046:	3001      	adds	r0, #1
 8003048:	428c      	cmp	r4, r1
 800304a:	d1f6      	bne.n	800303a <memchr+0x6>
 800304c:	4618      	mov	r0, r3
 800304e:	bd10      	pop	{r4, pc}

08003050 <memcpy>:
 8003050:	b510      	push	{r4, lr}
 8003052:	1e43      	subs	r3, r0, #1
 8003054:	440a      	add	r2, r1
 8003056:	4291      	cmp	r1, r2
 8003058:	d100      	bne.n	800305c <memcpy+0xc>
 800305a:	bd10      	pop	{r4, pc}
 800305c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003060:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003064:	e7f7      	b.n	8003056 <memcpy+0x6>

08003066 <memmove>:
 8003066:	4288      	cmp	r0, r1
 8003068:	b510      	push	{r4, lr}
 800306a:	eb01 0302 	add.w	r3, r1, r2
 800306e:	d803      	bhi.n	8003078 <memmove+0x12>
 8003070:	1e42      	subs	r2, r0, #1
 8003072:	4299      	cmp	r1, r3
 8003074:	d10c      	bne.n	8003090 <memmove+0x2a>
 8003076:	bd10      	pop	{r4, pc}
 8003078:	4298      	cmp	r0, r3
 800307a:	d2f9      	bcs.n	8003070 <memmove+0xa>
 800307c:	1881      	adds	r1, r0, r2
 800307e:	1ad2      	subs	r2, r2, r3
 8003080:	42d3      	cmn	r3, r2
 8003082:	d100      	bne.n	8003086 <memmove+0x20>
 8003084:	bd10      	pop	{r4, pc}
 8003086:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800308a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800308e:	e7f7      	b.n	8003080 <memmove+0x1a>
 8003090:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003094:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003098:	e7eb      	b.n	8003072 <memmove+0xc>
	...

0800309c <_free_r>:
 800309c:	b538      	push	{r3, r4, r5, lr}
 800309e:	4605      	mov	r5, r0
 80030a0:	2900      	cmp	r1, #0
 80030a2:	d043      	beq.n	800312c <_free_r+0x90>
 80030a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030a8:	1f0c      	subs	r4, r1, #4
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	bfb8      	it	lt
 80030ae:	18e4      	addlt	r4, r4, r3
 80030b0:	f000 f8d4 	bl	800325c <__malloc_lock>
 80030b4:	4a1e      	ldr	r2, [pc, #120]	; (8003130 <_free_r+0x94>)
 80030b6:	6813      	ldr	r3, [r2, #0]
 80030b8:	4610      	mov	r0, r2
 80030ba:	b933      	cbnz	r3, 80030ca <_free_r+0x2e>
 80030bc:	6063      	str	r3, [r4, #4]
 80030be:	6014      	str	r4, [r2, #0]
 80030c0:	4628      	mov	r0, r5
 80030c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030c6:	f000 b8ca 	b.w	800325e <__malloc_unlock>
 80030ca:	42a3      	cmp	r3, r4
 80030cc:	d90b      	bls.n	80030e6 <_free_r+0x4a>
 80030ce:	6821      	ldr	r1, [r4, #0]
 80030d0:	1862      	adds	r2, r4, r1
 80030d2:	4293      	cmp	r3, r2
 80030d4:	bf01      	itttt	eq
 80030d6:	681a      	ldreq	r2, [r3, #0]
 80030d8:	685b      	ldreq	r3, [r3, #4]
 80030da:	1852      	addeq	r2, r2, r1
 80030dc:	6022      	streq	r2, [r4, #0]
 80030de:	6063      	str	r3, [r4, #4]
 80030e0:	6004      	str	r4, [r0, #0]
 80030e2:	e7ed      	b.n	80030c0 <_free_r+0x24>
 80030e4:	4613      	mov	r3, r2
 80030e6:	685a      	ldr	r2, [r3, #4]
 80030e8:	b10a      	cbz	r2, 80030ee <_free_r+0x52>
 80030ea:	42a2      	cmp	r2, r4
 80030ec:	d9fa      	bls.n	80030e4 <_free_r+0x48>
 80030ee:	6819      	ldr	r1, [r3, #0]
 80030f0:	1858      	adds	r0, r3, r1
 80030f2:	42a0      	cmp	r0, r4
 80030f4:	d10b      	bne.n	800310e <_free_r+0x72>
 80030f6:	6820      	ldr	r0, [r4, #0]
 80030f8:	4401      	add	r1, r0
 80030fa:	1858      	adds	r0, r3, r1
 80030fc:	4282      	cmp	r2, r0
 80030fe:	6019      	str	r1, [r3, #0]
 8003100:	d1de      	bne.n	80030c0 <_free_r+0x24>
 8003102:	6810      	ldr	r0, [r2, #0]
 8003104:	6852      	ldr	r2, [r2, #4]
 8003106:	4401      	add	r1, r0
 8003108:	6019      	str	r1, [r3, #0]
 800310a:	605a      	str	r2, [r3, #4]
 800310c:	e7d8      	b.n	80030c0 <_free_r+0x24>
 800310e:	d902      	bls.n	8003116 <_free_r+0x7a>
 8003110:	230c      	movs	r3, #12
 8003112:	602b      	str	r3, [r5, #0]
 8003114:	e7d4      	b.n	80030c0 <_free_r+0x24>
 8003116:	6820      	ldr	r0, [r4, #0]
 8003118:	1821      	adds	r1, r4, r0
 800311a:	428a      	cmp	r2, r1
 800311c:	bf01      	itttt	eq
 800311e:	6811      	ldreq	r1, [r2, #0]
 8003120:	6852      	ldreq	r2, [r2, #4]
 8003122:	1809      	addeq	r1, r1, r0
 8003124:	6021      	streq	r1, [r4, #0]
 8003126:	6062      	str	r2, [r4, #4]
 8003128:	605c      	str	r4, [r3, #4]
 800312a:	e7c9      	b.n	80030c0 <_free_r+0x24>
 800312c:	bd38      	pop	{r3, r4, r5, pc}
 800312e:	bf00      	nop
 8003130:	200000c0 	.word	0x200000c0

08003134 <_malloc_r>:
 8003134:	b570      	push	{r4, r5, r6, lr}
 8003136:	1ccd      	adds	r5, r1, #3
 8003138:	f025 0503 	bic.w	r5, r5, #3
 800313c:	3508      	adds	r5, #8
 800313e:	2d0c      	cmp	r5, #12
 8003140:	bf38      	it	cc
 8003142:	250c      	movcc	r5, #12
 8003144:	2d00      	cmp	r5, #0
 8003146:	4606      	mov	r6, r0
 8003148:	db01      	blt.n	800314e <_malloc_r+0x1a>
 800314a:	42a9      	cmp	r1, r5
 800314c:	d903      	bls.n	8003156 <_malloc_r+0x22>
 800314e:	230c      	movs	r3, #12
 8003150:	6033      	str	r3, [r6, #0]
 8003152:	2000      	movs	r0, #0
 8003154:	bd70      	pop	{r4, r5, r6, pc}
 8003156:	f000 f881 	bl	800325c <__malloc_lock>
 800315a:	4a23      	ldr	r2, [pc, #140]	; (80031e8 <_malloc_r+0xb4>)
 800315c:	6814      	ldr	r4, [r2, #0]
 800315e:	4621      	mov	r1, r4
 8003160:	b991      	cbnz	r1, 8003188 <_malloc_r+0x54>
 8003162:	4c22      	ldr	r4, [pc, #136]	; (80031ec <_malloc_r+0xb8>)
 8003164:	6823      	ldr	r3, [r4, #0]
 8003166:	b91b      	cbnz	r3, 8003170 <_malloc_r+0x3c>
 8003168:	4630      	mov	r0, r6
 800316a:	f000 f867 	bl	800323c <_sbrk_r>
 800316e:	6020      	str	r0, [r4, #0]
 8003170:	4629      	mov	r1, r5
 8003172:	4630      	mov	r0, r6
 8003174:	f000 f862 	bl	800323c <_sbrk_r>
 8003178:	1c43      	adds	r3, r0, #1
 800317a:	d126      	bne.n	80031ca <_malloc_r+0x96>
 800317c:	230c      	movs	r3, #12
 800317e:	4630      	mov	r0, r6
 8003180:	6033      	str	r3, [r6, #0]
 8003182:	f000 f86c 	bl	800325e <__malloc_unlock>
 8003186:	e7e4      	b.n	8003152 <_malloc_r+0x1e>
 8003188:	680b      	ldr	r3, [r1, #0]
 800318a:	1b5b      	subs	r3, r3, r5
 800318c:	d41a      	bmi.n	80031c4 <_malloc_r+0x90>
 800318e:	2b0b      	cmp	r3, #11
 8003190:	d90f      	bls.n	80031b2 <_malloc_r+0x7e>
 8003192:	600b      	str	r3, [r1, #0]
 8003194:	18cc      	adds	r4, r1, r3
 8003196:	50cd      	str	r5, [r1, r3]
 8003198:	4630      	mov	r0, r6
 800319a:	f000 f860 	bl	800325e <__malloc_unlock>
 800319e:	f104 000b 	add.w	r0, r4, #11
 80031a2:	1d23      	adds	r3, r4, #4
 80031a4:	f020 0007 	bic.w	r0, r0, #7
 80031a8:	1ac3      	subs	r3, r0, r3
 80031aa:	d01b      	beq.n	80031e4 <_malloc_r+0xb0>
 80031ac:	425a      	negs	r2, r3
 80031ae:	50e2      	str	r2, [r4, r3]
 80031b0:	bd70      	pop	{r4, r5, r6, pc}
 80031b2:	428c      	cmp	r4, r1
 80031b4:	bf0b      	itete	eq
 80031b6:	6863      	ldreq	r3, [r4, #4]
 80031b8:	684b      	ldrne	r3, [r1, #4]
 80031ba:	6013      	streq	r3, [r2, #0]
 80031bc:	6063      	strne	r3, [r4, #4]
 80031be:	bf18      	it	ne
 80031c0:	460c      	movne	r4, r1
 80031c2:	e7e9      	b.n	8003198 <_malloc_r+0x64>
 80031c4:	460c      	mov	r4, r1
 80031c6:	6849      	ldr	r1, [r1, #4]
 80031c8:	e7ca      	b.n	8003160 <_malloc_r+0x2c>
 80031ca:	1cc4      	adds	r4, r0, #3
 80031cc:	f024 0403 	bic.w	r4, r4, #3
 80031d0:	42a0      	cmp	r0, r4
 80031d2:	d005      	beq.n	80031e0 <_malloc_r+0xac>
 80031d4:	1a21      	subs	r1, r4, r0
 80031d6:	4630      	mov	r0, r6
 80031d8:	f000 f830 	bl	800323c <_sbrk_r>
 80031dc:	3001      	adds	r0, #1
 80031de:	d0cd      	beq.n	800317c <_malloc_r+0x48>
 80031e0:	6025      	str	r5, [r4, #0]
 80031e2:	e7d9      	b.n	8003198 <_malloc_r+0x64>
 80031e4:	bd70      	pop	{r4, r5, r6, pc}
 80031e6:	bf00      	nop
 80031e8:	200000c0 	.word	0x200000c0
 80031ec:	200000c4 	.word	0x200000c4

080031f0 <_realloc_r>:
 80031f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f2:	4607      	mov	r7, r0
 80031f4:	4614      	mov	r4, r2
 80031f6:	460e      	mov	r6, r1
 80031f8:	b921      	cbnz	r1, 8003204 <_realloc_r+0x14>
 80031fa:	4611      	mov	r1, r2
 80031fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003200:	f7ff bf98 	b.w	8003134 <_malloc_r>
 8003204:	b922      	cbnz	r2, 8003210 <_realloc_r+0x20>
 8003206:	f7ff ff49 	bl	800309c <_free_r>
 800320a:	4625      	mov	r5, r4
 800320c:	4628      	mov	r0, r5
 800320e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003210:	f000 f826 	bl	8003260 <_malloc_usable_size_r>
 8003214:	4284      	cmp	r4, r0
 8003216:	d90f      	bls.n	8003238 <_realloc_r+0x48>
 8003218:	4621      	mov	r1, r4
 800321a:	4638      	mov	r0, r7
 800321c:	f7ff ff8a 	bl	8003134 <_malloc_r>
 8003220:	4605      	mov	r5, r0
 8003222:	2800      	cmp	r0, #0
 8003224:	d0f2      	beq.n	800320c <_realloc_r+0x1c>
 8003226:	4631      	mov	r1, r6
 8003228:	4622      	mov	r2, r4
 800322a:	f7ff ff11 	bl	8003050 <memcpy>
 800322e:	4631      	mov	r1, r6
 8003230:	4638      	mov	r0, r7
 8003232:	f7ff ff33 	bl	800309c <_free_r>
 8003236:	e7e9      	b.n	800320c <_realloc_r+0x1c>
 8003238:	4635      	mov	r5, r6
 800323a:	e7e7      	b.n	800320c <_realloc_r+0x1c>

0800323c <_sbrk_r>:
 800323c:	b538      	push	{r3, r4, r5, lr}
 800323e:	2300      	movs	r3, #0
 8003240:	4c05      	ldr	r4, [pc, #20]	; (8003258 <_sbrk_r+0x1c>)
 8003242:	4605      	mov	r5, r0
 8003244:	4608      	mov	r0, r1
 8003246:	6023      	str	r3, [r4, #0]
 8003248:	f000 f814 	bl	8003274 <_sbrk>
 800324c:	1c43      	adds	r3, r0, #1
 800324e:	d102      	bne.n	8003256 <_sbrk_r+0x1a>
 8003250:	6823      	ldr	r3, [r4, #0]
 8003252:	b103      	cbz	r3, 8003256 <_sbrk_r+0x1a>
 8003254:	602b      	str	r3, [r5, #0]
 8003256:	bd38      	pop	{r3, r4, r5, pc}
 8003258:	20000308 	.word	0x20000308

0800325c <__malloc_lock>:
 800325c:	4770      	bx	lr

0800325e <__malloc_unlock>:
 800325e:	4770      	bx	lr

08003260 <_malloc_usable_size_r>:
 8003260:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003264:	2800      	cmp	r0, #0
 8003266:	f1a0 0004 	sub.w	r0, r0, #4
 800326a:	bfbc      	itt	lt
 800326c:	580b      	ldrlt	r3, [r1, r0]
 800326e:	18c0      	addlt	r0, r0, r3
 8003270:	4770      	bx	lr
	...

08003274 <_sbrk>:
 8003274:	4b04      	ldr	r3, [pc, #16]	; (8003288 <_sbrk+0x14>)
 8003276:	4602      	mov	r2, r0
 8003278:	6819      	ldr	r1, [r3, #0]
 800327a:	b909      	cbnz	r1, 8003280 <_sbrk+0xc>
 800327c:	4903      	ldr	r1, [pc, #12]	; (800328c <_sbrk+0x18>)
 800327e:	6019      	str	r1, [r3, #0]
 8003280:	6818      	ldr	r0, [r3, #0]
 8003282:	4402      	add	r2, r0
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	4770      	bx	lr
 8003288:	200000c8 	.word	0x200000c8
 800328c:	2000030c 	.word	0x2000030c

08003290 <_init>:
 8003290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003292:	bf00      	nop
 8003294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003296:	bc08      	pop	{r3}
 8003298:	469e      	mov	lr, r3
 800329a:	4770      	bx	lr

0800329c <_fini>:
 800329c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800329e:	bf00      	nop
 80032a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032a2:	bc08      	pop	{r3}
 80032a4:	469e      	mov	lr, r3
 80032a6:	4770      	bx	lr
