\hypertarget{nm__bus__wrapper__same54_8c}{}\section{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+same54.c File Reference}
\label{nm__bus__wrapper__same54_8c}\index{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}}


S\+PI bus wrapper for S\+A\+M\+E54 microcontrollers.  


{\ttfamily \#include $<$stdio.\+h$>$}\newline
{\ttfamily \#include \char`\"{}same54.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}bsp/include/nm\+\_\+bsp.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}common/include/nm\+\_\+common.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}bus\+\_\+wrapper/include/nm\+\_\+bus\+\_\+wrapper.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{nm__bus__wrapper__same54_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}~4096
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__same54_8c_ae656e55934eaeffc372287189b5e0d5b}{spi\+\_\+rw} (\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$pu8\+Mosi, \hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$pu8\+Miso, \hyperlink{group__DataT_ga1daa745171fc6e31d942c161422a76f9}{uint16} u16\+Sz)
\begin{DoxyCompactList}\small\item\em S\+PI transfer. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__same54_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}{nm\+\_\+bus\+\_\+init} (void $\ast$pvinit)
\begin{DoxyCompactList}\small\item\em S\+PI bus initialization. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__same54_8c_aa98500dc13748397906e03440fb3892a}{nm\+\_\+bus\+\_\+ioctl} (\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} u8\+Cmd, void $\ast$pv\+Parameter)
\begin{DoxyCompactList}\small\item\em I\+O\+C\+TL command processing. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__same54_8c_a577ad43e9d464f7309b5ffa75f4ae15a}{nm\+\_\+bus\+\_\+deinit} (void)
\begin{DoxyCompactList}\small\item\em S\+PI bus deinitialization. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structtstrNmBusCapabilities}{tstr\+Nm\+Bus\+Capabilities} \hyperlink{nm__bus__wrapper__same54_8c_ae7dfa29166b4111ca6c3e3bab953eb79}{egstr\+Nm\+Bus\+Capabilities}
\begin{DoxyCompactList}\small\item\em Bus capabilities information. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI bus wrapper for S\+A\+M\+E54 microcontrollers. 

\hypertarget{pic32mz__ef__curiosity_8h_License}{}\subsection{License}\label{pic32mz__ef__curiosity_8h_License}
S\+P\+D\+X-\/\+License-\/\+Identifier\+: G\+P\+L-\/2.\+0-\/or-\/later

Copyright (C) 2010-\/2019 Oryx Embedded S\+A\+RL. All rights reserved.

This program is free software; you can redistribute it and/or modify it under the terms of the G\+NU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but W\+I\+T\+H\+O\+UT A\+NY W\+A\+R\+R\+A\+N\+TY; without even the implied warranty of M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY or F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE. See the G\+NU General Public License for more details.

You should have received a copy of the G\+NU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-\/1301, U\+SA.

\begin{DoxyAuthor}{Author}
Oryx Embedded S\+A\+RL (www.\+oryx-\/embedded.\+com) 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+9.\+6 
\end{DoxyVersion}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__same54_8c_afbc973888cb214292ecd9094a69adf68}\label{nm__bus__wrapper__same54_8c_afbc973888cb214292ecd9094a69adf68}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}!N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ@{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}}
\index{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ@{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}!nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}}
\subsubsection{\texorpdfstring{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}{NM\_BUS\_MAX\_TRX\_SZ}}
{\footnotesize\ttfamily \#define N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ~4096}



Definition at line 37 of file nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c.



\subsection{Function Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__same54_8c_a577ad43e9d464f7309b5ffa75f4ae15a}\label{nm__bus__wrapper__same54_8c_a577ad43e9d464f7309b5ffa75f4ae15a}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}!nm\+\_\+bus\+\_\+deinit@{nm\+\_\+bus\+\_\+deinit}}
\index{nm\+\_\+bus\+\_\+deinit@{nm\+\_\+bus\+\_\+deinit}!nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+deinit()}{nm\_bus\_deinit()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+deinit (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



S\+PI bus deinitialization. 

De-\/initialize the bus wrapper.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pvinit} & Unused parameter \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 209 of file nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c.


\begin{DoxyCode}
210 \{
211    \textcolor{comment}{//Not implemented}
212    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
213 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__same54_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}\label{nm__bus__wrapper__same54_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}!nm\+\_\+bus\+\_\+init@{nm\+\_\+bus\+\_\+init}}
\index{nm\+\_\+bus\+\_\+init@{nm\+\_\+bus\+\_\+init}!nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+init()}{nm\_bus\_init()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+init (\begin{DoxyParamCaption}\item[{void $\ast$}]{pvinit }\end{DoxyParamCaption})}



S\+PI bus initialization. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pvinit} & Unused parameter \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 103 of file nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c.


\begin{DoxyCode}
104 \{
105    \textcolor{comment}{//Enable SERCOM core clock}
106    GCLK->PCHCTRL[CONF\_WILC\_SERCOM\_GCLK\_ID\_CORE].reg = GCLK\_PCHCTRL\_GEN\_GCLK0 |
107       GCLK\_PCHCTRL\_CHEN;
108 
109    \textcolor{comment}{//Enable PORT bus clock (CLK\_PORT\_APB)}
110    MCLK->APBBMASK.bit.PORT\_ = 1;
111    \textcolor{comment}{//Enable SERCOM bus clock (CLK\_SERCOM\_APB)}
112    CONF\_WILC\_SERCOM\_APB\_CLK\_EN();
113 
114    \textcolor{comment}{//Configure SCK pin}
115    PORT->Group[CONF\_WILC\_SCK\_PIN / 32].PINCFG[CONF\_WILC\_SCK\_PIN % 32].bit.DRVSTR = 1;
116    PORT->Group[CONF\_WILC\_SCK\_PIN / 32].PINCFG[CONF\_WILC\_SCK\_PIN % 32].bit.PMUXEN = 1;
117    CONF\_WILC\_SCK\_MUX();
118 
119    \textcolor{comment}{//Configure MOSI pin}
120    PORT->Group[CONF\_WILC\_MOSI\_PIN / 32].PINCFG[CONF\_WILC\_MOSI\_PIN % 32].bit.DRVSTR = 1;
121    PORT->Group[CONF\_WILC\_MOSI\_PIN / 32].PINCFG[CONF\_WILC\_MOSI\_PIN % 32].bit.PMUXEN = 1;
122    CONF\_WILC\_MOSI\_MUX();
123 
124    \textcolor{comment}{//Configure MISO pin}
125    PORT->Group[CONF\_WILC\_MISO\_PIN / 32].PINCFG[CONF\_WILC\_MISO\_PIN % 32].bit.DRVSTR = 1;
126    PORT->Group[CONF\_WILC\_MISO\_PIN / 32].PINCFG[CONF\_WILC\_MISO\_PIN % 32].bit.PMUXEN = 1;
127    CONF\_WILC\_MISO\_MUX();
128 
129    \textcolor{comment}{//Perform software reset}
130    CONF\_WILC\_SERCOM->SPI.CTRLA.reg = SERCOM\_SPI\_CTRLA\_SWRST;
131 
132    \textcolor{comment}{//Resetting the SERCOM (CTRLA.SWRST) requires synchronization}
133    \textcolor{keywordflow}{while}(CONF\_WILC\_SERCOM->SPI.SYNCBUSY.reg & SERCOM\_SPI\_SYNCBUSY\_SWRST);
134 
135    \textcolor{comment}{//Select master mode operation}
136    CONF\_WILC\_SERCOM->SPI.CTRLA.reg = SERCOM\_SPI\_CTRLA\_DIPO(CONF\_WILC\_SERCOM\_DIPO) |
137       SERCOM\_SPI\_CTRLA\_DOPO(CONF\_WILC\_SERCOM\_DOPO) | SERCOM\_SPI\_CTRLA\_MODE(3);
138 
139    \textcolor{comment}{//Configure clock divider}
140    CONF\_WILC\_SERCOM->SPI.BAUD.reg = SystemCoreClock / (2 * CONF\_WILC\_SPI\_CLOCK) - 1;
141 
142    \textcolor{comment}{//Enable the receiver}
143    CONF\_WILC\_SERCOM->SPI.CTRLB.reg = SERCOM\_SPI\_CTRLB\_RXEN;
144 
145    \textcolor{comment}{//Writing to the CTRLB register when the SERCOM is enabled requires}
146    \textcolor{comment}{//synchronization}
147    \textcolor{keywordflow}{while}(CONF\_WILC\_SERCOM->USART.SYNCBUSY.reg & SERCOM\_USART\_SYNCBUSY\_CTRLB);
148 
149    \textcolor{comment}{//Enable SERCOM}
150    CONF\_WILC\_SERCOM->SPI.CTRLA.reg |= SERCOM\_SPI\_CTRLA\_ENABLE;
151 
152    \textcolor{comment}{//Enabling and disabling the SERCOM requires synchronization}
153    \textcolor{keywordflow}{while}(CONF\_WILC\_SERCOM->SPI.SYNCBUSY.reg & SERCOM\_SPI\_SYNCBUSY\_ENABLE);
154 
155    \textcolor{comment}{//Reset WILC1000}
156    \hyperlink{group__NmBspResetFn_ga3e540428a9246a27c61999ecb7e13d05}{nm\_bsp\_reset}();
157 
158    \textcolor{comment}{//Successful operation}
159    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
160 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__same54_8c_aa98500dc13748397906e03440fb3892a}\label{nm__bus__wrapper__same54_8c_aa98500dc13748397906e03440fb3892a}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}!nm\+\_\+bus\+\_\+ioctl@{nm\+\_\+bus\+\_\+ioctl}}
\index{nm\+\_\+bus\+\_\+ioctl@{nm\+\_\+bus\+\_\+ioctl}!nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+ioctl()}{nm\_bus\_ioctl()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+ioctl (\begin{DoxyParamCaption}\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8}}]{u8\+Cmd,  }\item[{void $\ast$}]{pv\+Parameter }\end{DoxyParamCaption})}



I\+O\+C\+TL command processing. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em u8\+Cmd} & Command opcode \\
\hline
\mbox{\tt in}  & {\em pv\+Parameter} & Command parameters \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 170 of file nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c.


\begin{DoxyCode}
171 \{
172    \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} ret;
173 \textcolor{preprocessor}{#ifdef CONF\_WILC\_USE\_SPI}
174    \hyperlink{structtstrNmSpiRw}{tstrNmSpiRw} *spiRwParams;
175 \textcolor{preprocessor}{#endif}
176 
177    \textcolor{comment}{//Check commande opcode}
178    \textcolor{keywordflow}{switch}(u8Cmd)
179    \{
180 \textcolor{preprocessor}{#ifdef CONF\_WILC\_USE\_SPI}
181    \textcolor{comment}{//Read/write command?}
182    \textcolor{keywordflow}{case} \hyperlink{nm__bus__wrapper_8h_a7c9c01416493afd57406928672066506}{NM\_BUS\_IOCTL\_RW}:
183       \textcolor{comment}{//Retrieve command parameters}
184       spiRwParams = (\hyperlink{structtstrNmSpiRw}{tstrNmSpiRw} *) pvParameter;
185       \textcolor{comment}{//Perform SPI transfer}
186       ret = \hyperlink{nm__bus__wrapper__same54_8c_ae656e55934eaeffc372287189b5e0d5b}{spi\_rw}(spiRwParams->\hyperlink{structtstrNmSpiRw_aa0a0dd7106812c8af780cb0729e2d1ef}{pu8InBuf}, spiRwParams->\hyperlink{structtstrNmSpiRw_a6778f8ba906b9eb363ac0422fca66dd5}{pu8OutBuf}, spiRwParams->
      \hyperlink{structtstrNmSpiRw_a7daa8262b96cb0543eb9189c65622c72}{u16Sz});
187       \textcolor{keywordflow}{break};
188 \textcolor{preprocessor}{#endif}
189    \textcolor{comment}{//Invalid command?}
190    \textcolor{keywordflow}{default}:
191       \textcolor{comment}{//Debug message}
192       \hyperlink{nm__common_8h_a34d005df494e50b05cd38b80f318d7ac}{M2M\_ERR}(\textcolor{stringliteral}{"Invalid IOCTL command!\(\backslash\)r\(\backslash\)n"});
193       \textcolor{comment}{//Report an error}
194       ret = \hyperlink{nm__common_8h_a1337ea19161996276a331dc168c6b24b}{M2M\_ERR\_BUS\_FAIL};
195       \textcolor{keywordflow}{break};
196    \}
197 
198    \textcolor{comment}{//Return status code}
199    \textcolor{keywordflow}{return} ret;
200 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__same54_8c_ae656e55934eaeffc372287189b5e0d5b}\label{nm__bus__wrapper__same54_8c_ae656e55934eaeffc372287189b5e0d5b}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}!spi\+\_\+rw@{spi\+\_\+rw}}
\index{spi\+\_\+rw@{spi\+\_\+rw}!nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}}
\subsubsection{\texorpdfstring{spi\+\_\+rw()}{spi\_rw()}}
{\footnotesize\ttfamily static \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} spi\+\_\+rw (\begin{DoxyParamCaption}\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$}]{pu8\+Mosi,  }\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$}]{pu8\+Miso,  }\item[{\hyperlink{group__DataT_ga1daa745171fc6e31d942c161422a76f9}{uint16}}]{u16\+Sz }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



S\+PI transfer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pu8\+Mosi} & The data to be written to the slave device \\
\hline
\mbox{\tt out}  & {\em pu8\+Miso} & The data received from the slave device \\
\hline
\mbox{\tt in}  & {\em u16\+Sz} & Number of bytes to be transferred \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 58 of file nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c.


\begin{DoxyCode}
59 \{
60    \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\_t} i;
61    \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\_t} \hyperlink{dtls__misc_8h_a5c239a1bb87b52b0f1d6d68c4749cd2a}{data};
62 
63    \textcolor{comment}{//Pull the CS pin low}
64    PORT->Group[CONF\_WILC\_CS\_PIN / 32].OUTCLR.reg = CONF\_WILC\_CS\_MASK;
65 
66    \textcolor{comment}{//Perform SPI transfer}
67    \textcolor{keywordflow}{for}(i = 0; i < u16Sz; i++)
68    \{
69       \textcolor{comment}{//Full-duplex transfer?}
70       \textcolor{keywordflow}{if}(pu8Mosi != \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL})
71          data = pu8Mosi[i];
72       \textcolor{keywordflow}{else}
73          data = 0x00;
74 
75       \textcolor{comment}{//Ensure the TX buffer is empty}
76       \textcolor{keywordflow}{while}(!CONF\_WILC\_SERCOM->SPI.INTFLAG.bit.DRE);
77       \textcolor{comment}{//Write character}
78       CONF\_WILC\_SERCOM->SPI.DATA.bit.DATA = \hyperlink{dtls__misc_8h_a5c239a1bb87b52b0f1d6d68c4749cd2a}{data};
79       \textcolor{comment}{//Wait for the operation to complete}
80       \textcolor{keywordflow}{while}(!CONF\_WILC\_SERCOM->SPI.INTFLAG.bit.RXC);
81       \textcolor{comment}{//Read character}
82       data = CONF\_WILC\_SERCOM->SPI.DATA.bit.DATA;
83 
84       \textcolor{comment}{//Save the received character}
85       \textcolor{keywordflow}{if}(pu8Miso != \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL})
86          pu8Miso[i] = \hyperlink{dtls__misc_8h_a5c239a1bb87b52b0f1d6d68c4749cd2a}{data};
87    \}
88 
89    \textcolor{comment}{//Terminate the operation by raising the CS pin}
90    PORT->Group[CONF\_WILC\_CS\_PIN / 32].OUTSET.reg = CONF\_WILC\_CS\_MASK;
91 
92    \textcolor{comment}{//Successful operation}
93    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
94 \}
\end{DoxyCode}


\subsection{Variable Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__same54_8c_ae7dfa29166b4111ca6c3e3bab953eb79}\label{nm__bus__wrapper__same54_8c_ae7dfa29166b4111ca6c3e3bab953eb79}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}!egstr\+Nm\+Bus\+Capabilities@{egstr\+Nm\+Bus\+Capabilities}}
\index{egstr\+Nm\+Bus\+Capabilities@{egstr\+Nm\+Bus\+Capabilities}!nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c}}
\subsubsection{\texorpdfstring{egstr\+Nm\+Bus\+Capabilities}{egstrNmBusCapabilities}}
{\footnotesize\ttfamily \hyperlink{structtstrNmBusCapabilities}{tstr\+Nm\+Bus\+Capabilities} egstr\+Nm\+Bus\+Capabilities}

{\bfseries Initial value\+:}
\begin{DoxyCode}
=
\{
   \hyperlink{nm__bus__wrapper__same54_8c_afbc973888cb214292ecd9094a69adf68}{NM\_BUS\_MAX\_TRX\_SZ}
\}
\end{DoxyCode}


Bus capabilities information. 

$<$ Bus capabilities. This structure must be declared at platform specific bus wrapper 

Definition at line 44 of file nm\+\_\+bus\+\_\+wrapper\+\_\+same54.\+c.

