// Seed: 226193060
module module_0 (
    input tri1 id_0
);
  assign id_2 = id_2;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input logic id_2,
    input supply1 id_3,
    output logic id_4,
    output supply0 id_5
);
  assign this[1] = id_1;
  wire id_7;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  wire id_8;
  wire id_9;
  initial id_4 <= (id_2);
endmodule
module module_2;
  always id_1 <= #1 -1'd0;
  assign #1 id_2 = -1;
endmodule
