Running in Lattice mode

error reading package index file F:/Program Files/lscc/diamond/3.9_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{F:/Program Files/lscc/diamond/3.9_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory


error reading package index file F:/Program Files/lscc/diamond/3.9_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{F:/Program Files/lscc/diamond/3.9_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory


error reading package index file F:/Program Files/lscc/diamond/3.9_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{F:/Program Files/lscc/diamond/3.9_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory


error reading package index file F:/Program Files/lscc/diamond/3.9_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{F:/Program Files/lscc/diamond/3.9_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory



Starting:    F:\Program Files\lscc\diamond\3.9_x64\synpbase\bin64\mbin\synbatch.exe
Install:     F:\Program Files\lscc\diamond\3.9_x64\synpbase
Hostname:    DESKTOP-ITXS
Date:        Mon May 29 02:45:00 2017
Version:     L-2016.09L-1

Arguments:   -product synplify_pro -batch spi_slave_default_impl_synplify.tcl
ProductType: synplify_pro





Technology initialized from device list to: LATTICE-XP

log file: "C:\embedded\FPGA projects\spi_slave\default_impl\spi_slave_default_impl.srr"

Running: default_impl in foreground



Running proj_1|default_impl


Running: compile (Compile) on proj_1|default_impl
# Mon May 29 02:45:00 2017


Running: compile_flow (Compile Process) on proj_1|default_impl
# Mon May 29 02:45:00 2017


Running: compiler (Compile Input) on proj_1|default_impl
# Mon May 29 02:45:00 2017

Copied C:\embedded\FPGA projects\spi_slave\default_impl\synwork\spi_slave_default_impl_comp.srs to C:\embedded\FPGA projects\spi_slave\default_impl\spi_slave_default_impl.srs


compiler completed
# Mon May 29 02:45:01 2017

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|default_impl
# Mon May 29 02:45:01 2017


multi_srs_gen completed
# Mon May 29 02:45:01 2017

Return Code: 0
Run Time:00h:00m:00s

Copied C:\embedded\FPGA projects\spi_slave\default_impl\synwork\spi_slave_default_impl_mult.srs to C:\embedded\FPGA projects\spi_slave\default_impl\spi_slave_default_impl.srs

Copied C:\embedded\FPGA projects\spi_slave\default_impl\spi_slave_default_impl.srr to C:\embedded\FPGA projects\spi_slave\default_impl\spi_slave_default_impl.srf

Complete: Compile Process on proj_1|default_impl


Running: premap (Pre-mapping) on proj_1|default_impl
# Mon May 29 02:45:01 2017


premap completed with warnings
# Mon May 29 02:45:02 2017

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on proj_1|default_impl


Running: map (Map) on proj_1|default_impl
# Mon May 29 02:45:02 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|default_impl
# Mon May 29 02:45:02 2017

Copied C:\embedded\FPGA projects\spi_slave\default_impl\synwork\spi_slave_default_impl_m.srm to C:\embedded\FPGA projects\spi_slave\default_impl\spi_slave_default_impl.srm


fpga_mapper completed with warnings
# Mon May 29 02:45:02 2017

Return Code: 1
Run Time:00h:00m:00s

Complete: Map on proj_1|default_impl

Copied C:\embedded\FPGA projects\spi_slave\default_impl\spi_slave_default_impl.srr to C:\embedded\FPGA projects\spi_slave\default_impl\spi_slave_default_impl.srf

Complete: Logic Synthesis on proj_1|default_impl

TCL script complete: "spi_slave_default_impl_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
C:\embedded\FPGA projects\spi_slave\default_impl\proj_1.prj

batch mode default:no

