{"Source Block": ["oh/common/hdl/oh_memory_ram.v@43:64@HdlStmIf", "   //RAM read\n   assign rdata[DW-1:0] = ram[rd_addr[AW-1:0]];\n   \n   //Configurable output register\n   generate\n      if(REG)\n\tbegin\n\t   reg [DW-1:0] rd_reg;\n\t   always @ (posedge rd_clk)\n\t     if(rd_en)       \n\t       rd_reg[DW-1:0] <= rdata[DW-1:0];\n\t   assign rd_dout[DW-1:0] = rd_reg[DW-1:0];\n\tend\n      else\n\tbegin\n\t   assign rd_dout[DW-1:0] = rdata[DW-1:0];\n\tend\n   endgenerate\n\n//##########################\n//# SIMULATION/DEBUG LOGIC\n//##########################\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[48, "      if(REG)\n"], [49, "\tbegin\n"], [50, "\t   reg [DW-1:0] rd_reg;\n"], [51, "\t   always @ (posedge rd_clk)\n"], [52, "\t     if(rd_en)       \n"], [53, "\t       rd_reg[DW-1:0] <= rdata[DW-1:0];\n"], [54, "\t   assign rd_dout[DW-1:0] = rd_reg[DW-1:0];\n"], [55, "\tend\n"], [56, "      else\n"], [57, "\tbegin\n"], [58, "\t   assign rd_dout[DW-1:0] = rdata[DW-1:0];\n"], [59, "\tend\n"]], "Add": []}}