$date
    Dec  1, 2025  10:27:36
$end
$version
    TOOL:	xmsim(64)	18.09-s011
$end
$timescale
    1 ps
$end

$scope module tb_Vredge $end
$var reg       1 !    clk $end
$var reg       1 "    rst_n $end
$var reg       1 #    X $end
$var wire      1 $    EDGE  $end
$var wire      2 %    state_dbg [1:0] $end

$scope module dut $end
$var wire      1 &    clk  $end
$var wire      1 '    rst_n  $end
$var wire      1 (    X  $end
$var reg       1 )    EDGE $end
$var wire      2 %    state_dbg [1:0] $end
$var parameter  2 *    A [1:0] $end
$var parameter  2 +    B [1:0] $end
$var parameter  2 ,    C [1:0] $end
$var parameter  2 -    D [1:0] $end
$var reg       2 .    state [1:0] $end
$var reg       2 /    next [1:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b11 -
b10 ,
b1 +
b0 *
0!
0"
0#
0$
b0 %
0&
0'
0(
0)
b0 .
b0 /
$end
#5000
1!
1&
#10000
0!
0&
#15000
1!
1&
1"
1'
#20000
0!
0&
#25000
1!
1&
#30000
0!
0&
#35000
1!
1&
#40000
0!
0&
1#
1(
b1 /
#45000
1!
1&
b1 .
1)
b10 /
1$
b1 %
#50000
0!
0&
#55000
1!
1&
b10 .
0)
0$
b10 %
#60000
0!
0&
0#
0(
b11 /
#65000
1!
1&
b11 .
1)
b0 /
1$
b11 %
#70000
0!
0&
#75000
1!
1&
b0 .
0)
0$
b0 %
#80000
0!
0&
1#
1(
b1 /
#85000
1!
1&
b1 .
1)
b10 /
1$
b1 %
#90000
0!
0&
0#
0(
b11 /
#95000
1!
1&
b11 .
b0 /
b11 %
#100000
0!
0&
1#
1(
b1 /
#105000
1!
1&
b1 .
b10 /
b1 %
#110000
0!
0&
#115000
1!
1&
b10 .
0)
0$
b10 %
#120000
0!
0&
0#
0(
b11 /
#125000
1!
1&
b11 .
1)
b0 /
1$
b11 %
#130000
0!
0&
1#
1(
b1 /
#135000
1!
1&
b1 .
b10 /
b1 %
#140000
0!
0&
#145000
1!
1&
b10 .
0)
0$
b10 %
#150000
0!
0&
#155000
1!
1&
#160000
0!
0&
#165000
1!
1&
#170000
0!
0&
#175000
1!
1&
#180000
0!
0&
#185000
1!
1&
#190000
0!
0&
0#
0(
b11 /
#195000
1!
1&
b11 .
1)
b0 /
1$
b11 %
#200000
0!
0&
1#
1(
b1 /
#205000
1!
1&
b1 .
b10 /
b1 %
#210000
0!
0&
#215000
1!
1&
b10 .
0)
0$
b10 %
#220000
0!
0&
#225000
1!
1&
#230000
0!
0&
#235000
1!
