// Seed: 2561246887
module module_0 (
    output wor id_0,
    input tri id_1,
    input wire id_2,
    output wire id_3,
    input supply0 id_4
    , id_7,
    input supply0 id_5
);
  wire [1 'b0 &  1 : 1] id_8;
  assign id_3 = 1;
  assign module_1.id_3 = 0;
  wire id_9;
  assign id_7 = -1'd0;
endmodule
module module_1 #(
    parameter id_4 = 32'd38,
    parameter id_7 = 32'd71
) (
    output tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wand id_3,
    input supply1 _id_4
);
  tri1 id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_1
  );
  wire [1 : 1  <=  -1] _id_7 = id_4;
  uwire [1 : {  id_4  {  id_7  }  }] id_8 = id_7 == -1;
  always deassign id_0;
  logic [id_4 : 1] id_9;
endmodule
