library ieee;
use ieee.std_logic_1164.all;

entity tb_RELOJ is
end tb_RELOJ;

architecture tb of tb_RELOJ is

    component RELOJ
        port (clk_out : out std_logic;
              reset_n : in std_logic;
              clk_in  : in std_logic);
    end component;

    signal clk_out : std_logic;
    signal reset_n : std_logic;
    signal clk_in  : std_logic;

    constant TbPeriod : time := 1000 ns; -- EDIT Put right period here
    signal TbClock : std_logic := '0';
    signal TbSimEnded : std_logic := '0';

begin

    dut : RELOJ
    port map (clk_out => clk_out,
              reset_n => reset_n,
              clk_in  => clk_in);

    -- Clock generation
    TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';

    -- EDIT: Check that clk_in is really your main clock signal
    clk_in <= TbClock;

    stimuli : process
    begin
        -- EDIT Adapt initialization as needed

        -- Reset generation
        -- EDIT: Check that reset_n is really your reset signal
        reset_n <= '1';
        wait for 100 ns;
        reset_n <= '0';
        wait for 100 ns;

        -- EDIT Add stimuli here
        wait for 100 * TbPeriod;

        -- Stop the clock and hence terminate the simulation
        TbSimEnded <= '1';
        wait;
    end process;

end tb;

-- Configuration block below is required by some simulators. Usually no need to edit.

configuration cfg_tb_RELOJ of tb_RELOJ is
    for tb
    end for;
end cfg_tb_RELOJ;
