; hydride.node.0
; (reg 1) <16 x i8>
; (reg 0) <16 x i16>


(_mm256_add_epi8_dsl 
(_mm256_cvtepu16_epi32_dsl 
(reg 1)  128  8  16  );<16 x i16>
  
(reg 0)  256  16  );<16 x i16>

; hydride.node.1
; (reg 1) <1 x i16>
; (reg 4) <1 x i8>
; (reg 3) <1 x i8>
; (reg 2) <1 x i16>
; (reg 0) <16 x i16>


(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(_mm_set1_pi8_dsl 
(reg 3)  128  8  );<16 x i8>
  
(_mm_cvtepi64_epi32_dsl 
(_m_pminub_dsl (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff 256)) ; <16 x i16>
  
(_mm_cvtepi64_epi32_dsl 
(_mm_srlv_epi32_dsl (lit (bv #x0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f 512)) ; <16 x i32>
  (lit (bv #x00000020 32)) ; <1 x i32>
  (lit (bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 512)) ; <16 x i32>
  
(_mm256_add_epi8_dsl 
(_mm256_add_epi8_dsl 
(_mm_srlv_epi32_dsl (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <16 x i32>
  (lit (bv #x00000020 32)) ; <1 x i32>
  (lit (bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 512)) ; <16 x i32>
  
(_mm_mulhi_epu16_dsl 
(_mm256_cvtepu16_epi32_dsl 
(reg 0)  256  16  32  );<16 x i32>
  
(_mm256_cvtepu16_epi32_dsl 
(_mm_set1_pi8_dsl 
(reg 1)  256  16  );<16 x i16>
  256  16  32  );<16 x i32>
  512  32  0  64  );<16 x i32>
  512  32  32  );<16 x i32>
  (lit (bv #x00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff 512)) ; <16 x i32>
  512  32  );<16 x i32>
  
(_mm_srlv_epi32_dsl (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <16 x i32>
  (lit (bv #x00000020 32)) ; <1 x i32>
  (lit (bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 512)) ; <16 x i32>
  
(_mm256_add_epi8_dsl 
(_mm256_add_epi8_dsl 
(_mm256_and_si256_dsl 
(_mm_mulhi_epu16_dsl 
(_mm256_cvtepu16_epi32_dsl 
(reg 0)  256  16  32  );<16 x i32>
  
(_mm256_cvtepu16_epi32_dsl 
(_mm_set1_pi8_dsl 
(reg 2)  256  16  );<16 x i16>
  256  16  32  );<16 x i32>
  512  32  0  64  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <16 x i32>
  512  32  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <16 x i32>
  512  32  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <16 x i32>
  512  32  );<16 x i32>
  512  32  32  );<16 x i32>
  512  32  );<16 x i32>
  512  32  32  );<16 x i32>
  256  16  32  0  );<16 x i16>
  256  16  );<16 x i16>
  128  8  16  0  );<16 x i8>
  128  8  );<16 x i8>
  
(_mm_set1_pi8_dsl 
(reg 4)  128  8  );<16 x i8>
  128  8  );<16 x i8>

