{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706481615587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706481615587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 28 19:40:15 2024 " "Processing started: Sun Jan 28 19:40:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706481615587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481615587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_exp4 -c circuito_exp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_exp4 -c circuito_exp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481615587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706481616054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706481616054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_rom_16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_rom_16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_rom_16x4 " "Found entity 1: sync_rom_16x4" {  } { { "sync_rom_16x4.v" "" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/sync_rom_16x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706481626902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481626902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "registrador_4.v" "" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706481626904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481626904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706481626905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481626905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file exp4_unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp4_unidade_controle " "Found entity 1: exp4_unidade_controle" {  } { { "exp4_unidade_controle.v" "" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/exp4_unidade_controle.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706481626907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481626907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_fluxo_dados_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file exp4_fluxo_dados_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp4_fluxo_dados_tb " "Found entity 1: exp4_fluxo_dados_tb" {  } { { "exp4_fluxo_dados_tb.v" "" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/exp4_fluxo_dados_tb.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706481626909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481626909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file exp4_fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp4_fluxo_dados " "Found entity 1: exp4_fluxo_dados" {  } { { "exp4_fluxo_dados.v" "" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/exp4_fluxo_dados.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706481626911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481626911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.v" "" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706481626912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481626912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.v" "" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706481626914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481626914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp4_tb " "Found entity 1: circuito_exp4_tb" {  } { { "circuito_exp4_tb.v" "" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/circuito_exp4_tb.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706481626916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481626916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp4.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp4.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp4 " "Found entity 1: circuito_exp4" {  } { { "circuito_exp4.v" "" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/circuito_exp4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706481626917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481626917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_exp4 " "Elaborating entity \"circuito_exp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706481626950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp4_fluxo_dados exp4_fluxo_dados:fluxo " "Elaborating entity \"exp4_fluxo_dados\" for hierarchy \"exp4_fluxo_dados:fluxo\"" {  } { { "circuito_exp4.v" "fluxo" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/circuito_exp4.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706481626960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 exp4_fluxo_dados:fluxo\|contador_163:contador " "Elaborating entity \"contador_163\" for hierarchy \"exp4_fluxo_dados:fluxo\|contador_163:contador\"" {  } { { "exp4_fluxo_dados.v" "contador" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/exp4_fluxo_dados.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706481626967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_163.v(29) " "Verilog HDL assignment warning at contador_163.v(29): truncated value with size 32 to match size of target (4)" {  } { { "contador_163.v" "" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/contador_163.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706481626968 "|circuito_exp4|exp4_fluxo_dados:fluxo|contador_163:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom_16x4 exp4_fluxo_dados:fluxo\|sync_rom_16x4:mem " "Elaborating entity \"sync_rom_16x4\" for hierarchy \"exp4_fluxo_dados:fluxo\|sync_rom_16x4:mem\"" {  } { { "exp4_fluxo_dados.v" "mem" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/exp4_fluxo_dados.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706481626977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 exp4_fluxo_dados:fluxo\|registrador_4:reg1 " "Elaborating entity \"registrador_4\" for hierarchy \"exp4_fluxo_dados:fluxo\|registrador_4:reg1\"" {  } { { "exp4_fluxo_dados.v" "reg1" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/exp4_fluxo_dados.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706481626985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 exp4_fluxo_dados:fluxo\|comparador_85:comparador " "Elaborating entity \"comparador_85\" for hierarchy \"exp4_fluxo_dados:fluxo\|comparador_85:comparador\"" {  } { { "exp4_fluxo_dados.v" "comparador" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/exp4_fluxo_dados.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706481626991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp4_unidade_controle exp4_unidade_controle:uc " "Elaborating entity \"exp4_unidade_controle\" for hierarchy \"exp4_unidade_controle:uc\"" {  } { { "circuito_exp4.v" "uc" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/circuito_exp4.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706481626999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX2 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX2\"" {  } { { "circuito_exp4.v" "HEX2" { Text "D:/Studies/materiais/LabDigi/baguncinha-labdigi/Exp4/circuito/quartus/circuito_exp4.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706481627008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706481627628 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706481627828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706481627980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706481627980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706481628034 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706481628034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706481628034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706481628034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706481628057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 28 19:40:28 2024 " "Processing ended: Sun Jan 28 19:40:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706481628057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706481628057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706481628057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706481628057 ""}
