Protel Design System Design Rule Check
PCB File : D:\prj\ecu\rusefi controller\self_custom_etb_driver\etb_drv.PcbDoc
Date     : 19.08.2020
Time     : 19:05:53

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
   Violation between Clearance Constraint: (3.712mil < 8mil) Between Arc (3762mil,3749.133mil) on Bottom Layer And Pad F1-2(3732.436mil,3717.436mil) on Multi-Layer 
   Violation between Clearance Constraint: (6.8mil < 8mil) Between Arc (3762mil,3749.133mil) on Bottom Layer And Track (3724.273mil,3269.273mil)(4006.255mil,3561.255mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.873mil < 8mil) Between Arc (4007.367mil,2285.2mil) on Top Layer And Track (3950mil,2275mil)(4000mil,2275mil) on Top Layer 
   Violation between Clearance Constraint: (5.154mil < 8mil) Between Pad F2-1(3789.681mil,2764.444mil) on Multi-Layer And Track (3693.527mil,2873.602mil)(3740.173mil,2920.213mil) on Bottom Layer 
Rule Violations :4

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=1000mil) (Preferred=100mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=1000mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (145.669mil > 100mil) Pad F1-1(3537.564mil,3522.564mil) on Multi-Layer Actual Slot Hole Width = 145.669mil
   Violation between Hole Size Constraint: (145.669mil > 100mil) Pad F1-2(3732.436mil,3717.436mil) on Multi-Layer Actual Slot Hole Width = 145.669mil
   Violation between Hole Size Constraint: (145.669mil > 100mil) Pad F2-1(3789.681mil,2764.444mil) on Multi-Layer Actual Slot Hole Width = 145.669mil
   Violation between Hole Size Constraint: (145.669mil > 100mil) Pad F2-2(3984.553mil,2959.316mil) on Multi-Layer Actual Slot Hole Width = 145.669mil
   Violation between Hole Size Constraint: (145.669mil > 100mil) Pad F4-1(3924.553mil,3125.577mil) on Multi-Layer Actual Slot Hole Width = 145.669mil
   Violation between Hole Size Constraint: (145.669mil > 100mil) Pad F4-2(3729.681mil,2930.705mil) on Multi-Layer Actual Slot Hole Width = 145.669mil
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.732mil < 10mil) Between Pad C10-2(3250mil,3329.567mil) on Top Layer And Pad C9-2(3245mil,3276.496mil) on Top Layer [Top Solder] Mask Sliver [3.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mil < 10mil) Between Pad C13-1(3550mil,4143.504mil) on Top Layer And Pad C6-1(3495mil,4094.055mil) on Top Layer [Top Solder] Mask Sliver [0.11mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.452mil < 10mil) Between Pad C20-1(3425.945mil,2660.357mil) on Top Layer And Pad C25-2(3453.504mil,2590.787mil) on Top Layer [Top Solder] Mask Sliver [6.452mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.452mil < 10mil) Between Pad C20-2(3544.055mil,2660.357mil) on Top Layer And Pad C25-1(3516.496mil,2590.787mil) on Top Layer [Top Solder] Mask Sliver [6.452mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad C2-1(4005mil,3866.496mil) on Top Layer And Pad C3-1(4060mil,3866.496mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.286mil < 10mil) Between Pad C21-1(3595mil,2896.496mil) on Top Layer And Pad F4-2(3729.681mil,2930.705mil) on Multi-Layer [Top Solder] Mask Sliver [6.286mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad C2-2(4005mil,3803.504mil) on Top Layer And Pad C3-2(4060mil,3803.504mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.676mil < 10mil) Between Pad C23-1(4221.496mil,2465mil) on Top Layer And Pad C24-2(4154.686mil,2424.407mil) on Top Layer [Top Solder] Mask Sliver [4.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.135mil < 10mil) Between Pad C24-2(4154.686mil,2424.407mil) on Top Layer And Pad D5-1(4056.89mil,2435mil) on Top Layer [Top Solder] Mask Sliver [6.135mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.626mil < 10mil) Between Pad C28-1(4216.496mil,2670mil) on Top Layer And Pad J7-5(4250mil,2601.573mil) on Multi-Layer [Top Solder] Mask Sliver [4.626mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.165mil < 10mil) Between Pad C3-1(4060mil,3866.496mil) on Top Layer And Pad T1-1(4119.764mil,3778.386mil) on Top Layer [Top Solder] Mask Sliver [9.165mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.473mil < 10mil) Between Pad C3-2(4060mil,3803.504mil) on Top Layer And Pad T1-1(4119.764mil,3778.386mil) on Top Layer [Top Solder] Mask Sliver [7.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C34-1(3238.504mil,2975mil) on Top Layer And Pad R37-1(3206.496mil,2925mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C34-1(3238.504mil,2975mil) on Top Layer And Pad R38-1(3258.504mil,2925mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C34-2(3301.496mil,2975mil) on Top Layer And Pad R38-1(3258.504mil,2925mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C34-2(3301.496mil,2975mil) on Top Layer And Pad R38-2(3321.496mil,2925mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C37-1(2157.913mil,2385mil) on Top Layer And Pad LD1-1(2175mil,2300mil) on Multi-Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C37-2(2272.087mil,2385mil) on Top Layer And Pad LD1-2(2275mil,2300mil) on Multi-Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.141mil < 10mil) Between Pad C6-2(3495mil,3975.945mil) on Top Layer And Pad C8-1(3413.938mil,3948.133mil) on Multi-Layer [Top Solder] Mask Sliver [1.141mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.584mil < 10mil) Between Pad C7-2(3372.271mil,3892.729mil) on Top Layer And Pad C8-1(3413.938mil,3948.133mil) on Multi-Layer [Top Solder] Mask Sliver [1.584mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.84mil < 10mil) Between Pad D1-2(4157.538mil,3334.427mil) on Top Layer And Pad T1-3(4030mil,3516.575mil) on Top Layer [Top Solder] Mask Sliver [5.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.049mil < 10mil) Between Pad D2-2(3936.74mil,2661.74mil) on Top Layer And Pad F3-1(3832.164mil,2652.164mil) on Top Layer [Top Solder] Mask Sliver [2.049mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.474mil < 10mil) Between Pad F2-1(3789.681mil,2764.444mil) on Multi-Layer And Pad F3-1(3832.164mil,2652.164mil) on Top Layer [Top Solder] Mask Sliver [1.474mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.405mil < 10mil) Between Pad IC1-2(1924.626mil,2794.697mil) on Top Layer And Pad J4-7(1825mil,2790.552mil) on Multi-Layer [Top Solder] Mask Sliver [7.405mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.48mil < 10mil) Between Pad L1-2(3070mil,2870.984mil) on Top Layer And Pad R37-2(3143.504mil,2925mil) on Top Layer [Top Solder] Mask Sliver [4.48mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Pad LD2-2(2275mil,4198.463mil) on Multi-Layer And Pad R5-1(2350mil,4178.463mil) on Top Layer [Top Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.471mil < 10mil) Between Pad LD2-2(2275mil,4198.463mil) on Multi-Layer And Pad R5-2(2350mil,4241.455mil) on Top Layer [Top Solder] Mask Sliver [7.471mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.033mil < 10mil) Between Pad LD3-2(2275mil,3798.463mil) on Multi-Layer And Pad R22-1(2315mil,3860mil) on Top Layer [Top Solder] Mask Sliver [4.033mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.272mil < 10mil) Between Pad LD3-2(2275mil,3798.463mil) on Multi-Layer And Pad R30-2(2300mil,3736.496mil) on Top Layer [Top Solder] Mask Sliver [1.272mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.912mil < 10mil) Between Pad LD4-1(2175mil,3098.463mil) on Multi-Layer And Pad T3-1(2200.037mil,3039.735mil) on Top Layer [Top Solder] Mask Sliver [7.912mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.854mil < 10mil) Between Pad LD4-2(2275mil,3098.463mil) on Multi-Layer And Pad T3-6(2286.651mil,3039.735mil) on Top Layer [Top Solder] Mask Sliver [7.854mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.046mil < 10mil) Between Pad LD6-1(2175mil,3498.463mil) on Multi-Layer And Pad R6-1(2135.63mil,3575mil) on Top Layer [Top Solder] Mask Sliver [8.046mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.046mil < 10mil) Between Pad LD6-1(2175mil,3498.463mil) on Multi-Layer And Pad R6-2(2214.37mil,3575mil) on Top Layer [Top Solder] Mask Sliver [8.046mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.644mil < 10mil) Between Pad LD6-2(2275mil,3498.463mil) on Multi-Layer And Pad R32-1(2268.34mil,3564.792mil) on Top Layer [Top Solder] Mask Sliver [3.644mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad R12-1(2100mil,3110mil) on Top Layer And Pad R16-2(2045mil,3101.496mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.598mil < 10mil) Between Pad R16-2(2045mil,3101.496mil) on Top Layer And Pad R9-2(1990mil,3105mil) on Top Layer [Top Solder] Mask Sliver [9.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.829mil < 10mil) Between Pad R22-1(2315mil,3860mil) on Top Layer And Via (2380mil,3805.359mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.829mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.553mil < 10mil) Between Pad R32-1(2268.34mil,3564.792mil) on Top Layer And Pad R6-2(2214.37mil,3575mil) on Top Layer [Top Solder] Mask Sliver [9.553mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.063mil < 10mil) Between Pad R35-1(2276.109mil,2243.64mil) on Top Layer And Via (2224.352mil,2200.002mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.575mil < 10mil) Between Pad R37-1(3206.496mil,2925mil) on Top Layer And Pad R38-1(3258.504mil,2925mil) on Top Layer [Top Solder] Mask Sliver [8.575mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R38-1(3258.504mil,2925mil) on Top Layer And Pad U3-5(3309.016mil,2880mil) on Top Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R38-2(3321.496mil,2925mil) on Top Layer And Pad U3-5(3309.016mil,2880mil) on Top Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad R39-1(3245mil,2793.504mil) on Top Layer And Pad U3-6(3309.016mil,2830mil) on Top Layer [Top Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad R39-1(3245mil,2793.504mil) on Top Layer And Pad U3-7(3309.016mil,2780mil) on Top Layer [Top Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad R39-2(3245mil,2856.496mil) on Top Layer And Pad U3-5(3309.016mil,2880mil) on Top Layer [Top Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad R39-2(3245mil,2856.496mil) on Top Layer And Pad U3-6(3309.016mil,2830mil) on Top Layer [Top Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad R41-1(1985mil,2448.504mil) on Top Layer And Pad R45-1(1930mil,2448.504mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad R41-2(1985mil,2511.496mil) on Top Layer And Pad R45-2(1930mil,2511.496mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T3-1(2200.037mil,3039.735mil) on Top Layer And Pad T3-2(2200.037mil,3014.144mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T3-2(2200.037mil,3014.144mil) on Top Layer And Pad T3-3(2200.037mil,2988.554mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T3-4(2286.651mil,2988.554mil) on Top Layer And Pad T3-5(2286.651mil,3014.144mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T3-5(2286.651mil,3014.144mil) on Top Layer And Pad T3-6(2286.651mil,3039.735mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T4-1(2141.693mil,3735.591mil) on Top Layer And Pad T4-2(2141.693mil,3710mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T4-2(2141.693mil,3710mil) on Top Layer And Pad T4-3(2141.693mil,3684.409mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T4-4(2228.307mil,3684.409mil) on Top Layer And Pad T4-5(2228.307mil,3710mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T4-5(2228.307mil,3710mil) on Top Layer And Pad T4-6(2228.307mil,3735.591mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T7-1(2060.591mil,2323.307mil) on Top Layer And Pad T7-2(2035mil,2323.307mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T7-2(2035mil,2323.307mil) on Top Layer And Pad T7-3(2009.409mil,2323.307mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T7-4(2009.409mil,2236.693mil) on Top Layer And Pad T7-5(2035mil,2236.693mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T7-5(2035mil,2236.693mil) on Top Layer And Pad T7-6(2060.591mil,2236.693mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.752mil < 10mil) Between Pad U1-12(2455mil,3836.929mil) on Top Layer And Via (2380mil,3805.359mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.41mil < 10mil) Between Pad U1-13(2455mil,3797.559mil) on Top Layer And Via (2380mil,3805.359mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.41mil]
Rule Violations :62

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1991.102mil,3974.882mil) on Top Overlay And Pad T2-1(2022.598mil,3984.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1996.102mil,3304.882mil) on Top Overlay And Pad T5-1(2027.598mil,3314.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (2088.15mil,2331.181mil) on Top Overlay And Pad T7-1(2060.591mil,2323.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (2133.819mil,3763.15mil) on Top Overlay And Pad T4-1(2141.693mil,3735.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Arc (2192.163mil,3067.294mil) on Top Overlay And Pad LD4-1(2175mil,3098.463mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (2192.163mil,3067.294mil) on Top Overlay And Pad T3-1(2200.037mil,3039.735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.736mil < 10mil) Between Arc (2977.48mil,2837.52mil) on Top Overlay And Pad C31-1(2903.11mil,2905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.69mil < 10mil) Between Arc (3162.52mil,2837.52mil) on Top Overlay And Pad R39-2(3245mil,2856.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.69mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.796mil < 10mil) Between Arc (3509.803mil,2696.535mil) on Top Overlay And Pad C20-2(3544.055mil,2660.357mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.56mil < 10mil) Between Arc (4125.787mil,2435mil) on Top Overlay And Pad C23-2(4158.504mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.56mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4125.787mil,2435mil) on Top Overlay And Pad C24-2(4154.686mil,2424.407mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(3250mil,3400.433mil) on Top Layer And Text "C9" (3224mil,3337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C10-1(3250mil,3400.433mil) on Top Layer And Track (3227.362mil,3365mil)(3272.638mil,3365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(3250mil,3329.567mil) on Top Layer And Text "C9" (3224mil,3337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C10-2(3250mil,3329.567mil) on Top Layer And Track (3227.362mil,3365mil)(3272.638mil,3365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(3294.668mil,3774.875mil) on Top Layer And Text "C12" (3211.665mil,3792.788mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-1(3550mil,4143.504mil) on Top Layer And Text "C6" (3459mil,4159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(3550mil,4206.496mil) on Top Layer And Text "C6" (3459mil,4159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.347mil < 10mil) Between Pad C14-2(3350mil,4211.496mil) on Top Layer And Text "C5" (3220mil,4169.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-1(3583.425mil,2640mil) on Multi-Layer And Text "C25" (3433mil,2651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.295mil < 10mil) Between Pad C19-2(3386.575mil,2640mil) on Multi-Layer And Text "D6" (3389mil,2610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.295mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-1(3425.945mil,2660.357mil) on Top Layer And Text "C25" (3433mil,2651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-1(3425.945mil,2660.357mil) on Top Layer And Text "D6" (3389mil,2610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.848mil < 10mil) Between Pad C20-1(3425.945mil,2660.357mil) on Top Layer And Track (3354.291mil,2706.575mil)(3476.338mil,2706.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.848mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(3544.055mil,2660.357mil) on Top Layer And Text "C25" (3433mil,2651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.839mil < 10mil) Between Pad C2-1(4005mil,3866.496mil) on Top Layer And Text "T1" (3895mil,3876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.839mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(1653.504mil,2430mil) on Top Layer And Text "R43" (1635mil,2421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(1653.504mil,2430mil) on Top Layer And Text "R47" (1635mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(1716.496mil,2430mil) on Top Layer And Text "R43" (1635mil,2421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.955mil < 10mil) Between Pad C22-2(1716.496mil,2430mil) on Top Layer And Text "R47" (1635mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-1(4221.496mil,2465mil) on Top Layer And Text "C24" (4118.686mil,2489.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.369mil < 10mil) Between Pad C23-1(4221.496mil,2465mil) on Top Layer And Track (4181.575mil,2475mil)(4195mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.369mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C23-1(4221.496mil,2465mil) on Top Layer And Track (4195mil,2475mil)(4195mil,2660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-2(4158.504mil,2465mil) on Top Layer And Text "C24" (4118.686mil,2489.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Pad C23-2(4158.504mil,2465mil) on Top Layer And Track (4115mil,2475mil)(4128.425mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.417mil < 10mil) Between Pad C23-2(4158.504mil,2465mil) on Top Layer And Track (4181.575mil,2475mil)(4195mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.977mil < 10mil) Between Pad C25-1(3516.496mil,2590.787mil) on Top Layer And Text "D6" (3389mil,2610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Pad C25-1(3516.496mil,2590.787mil) on Top Layer And Track (3440.394mil,2561.142mil)(3739.606mil,2561.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-2(3453.504mil,2590.787mil) on Top Layer And Text "D6" (3389mil,2610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Pad C25-2(3453.504mil,2590.787mil) on Top Layer And Track (3440.394mil,2521.772mil)(3440.394mil,2561.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Pad C25-2(3453.504mil,2590.787mil) on Top Layer And Track (3440.394mil,2561.142mil)(3739.606mil,2561.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad C26-1(1932.348mil,2976.203mil) on Top Layer And Track (1928.149mil,2938.368mil)(2034.009mil,2981.138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.046mil < 10mil) Between Pad C26-2(1991.541mil,2997.748mil) on Top Layer And Track (1928.149mil,2938.368mil)(2034.009mil,2981.138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.046mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-2(1720mil,3600.945mil) on Top Layer And Text "C17" (1716mil,3589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C28-1(4216.496mil,2670mil) on Top Layer And Text "D3" (4122mil,2698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(4216.496mil,2670mil) on Top Layer And Track (4165mil,2660mil)(4195mil,2660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(4216.496mil,2670mil) on Top Layer And Track (4165mil,2665mil)(4195mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(4216.496mil,2670mil) on Top Layer And Track (4195mil,2475mil)(4195mil,2660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(4216.496mil,2670mil) on Top Layer And Track (4195mil,2660mil)(4195mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C28-2(4153.504mil,2670mil) on Top Layer And Text "D3" (4122mil,2698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mil < 10mil) Between Pad C28-2(4153.504mil,2670mil) on Top Layer And Track (4006.337mil,2567.088mil)(4217.912mil,2778.663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-2(4153.504mil,2670mil) on Top Layer And Track (4115mil,2660mil)(4145mil,2660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.656mil < 10mil) Between Pad C28-2(4153.504mil,2670mil) on Top Layer And Track (4115mil,2665mil)(4145mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.656mil < 10mil) Between Pad C28-2(4153.504mil,2670mil) on Top Layer And Track (4145mil,2660mil)(4145mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-2(4153.504mil,2670mil) on Top Layer And Track (4165mil,2660mil)(4165mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-2(4153.504mil,2670mil) on Top Layer And Track (4165mil,2660mil)(4195mil,2660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-2(4153.504mil,2670mil) on Top Layer And Track (4165mil,2665mil)(4195mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-1(2489.055mil,2905mil) on Top Layer And Text "R36" (2424mil,2805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-1(2489.055mil,2905mil) on Top Layer And Text "R40" (2342mil,2814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-1(2489.055mil,2905mil) on Top Layer And Text "T6" (2484mil,2810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-2(2370.945mil,2905mil) on Top Layer And Text "R40" (2342mil,2814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.588mil < 10mil) Between Pad C30-2(2570.945mil,2905mil) on Top Layer And Text "R36" (2424mil,2805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.88mil < 10mil) Between Pad C30-2(2570.945mil,2905mil) on Top Layer And Text "T6" (2484mil,2810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C31-1(2903.11mil,2905mil) on Top Layer And Text "L1" (2925.945mil,2943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.953mil < 10mil) Between Pad C33-1(3468.504mil,2935mil) on Top Layer And Track (3354.291mil,2903.425mil)(3476.338mil,2903.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.953mil < 10mil) Between Pad C33-1(3468.504mil,2935mil) on Top Layer And Track (3476.338mil,2706.575mil)(3476.338mil,2903.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-1(3238.504mil,2975mil) on Top Layer And Text "R37" (3125mil,2986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-1(3238.504mil,2975mil) on Top Layer And Text "R38" (3240mil,2986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-1(3238.504mil,2975mil) on Top Layer And Text "R39" (3224mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-2(3301.496mil,2975mil) on Top Layer And Text "R38" (3240mil,2986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-2(3301.496mil,2975mil) on Top Layer And Text "R39" (3224mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-2(3301.496mil,2975mil) on Top Layer And Text "U3" (3277mil,2944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C35-2(3363.504mil,2945mil) on Top Layer And Text "R39" (3224mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C35-2(3363.504mil,2945mil) on Top Layer And Text "U3" (3277mil,2944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C36-1(2420mil,2190mil) on Top Layer And Track (2375.709mil,2153.583mil)(2375.709mil,2340.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C36-1(2420mil,2190mil) on Top Layer And Track (2375.709mil,2153.583mil)(2385.551mil,2153.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C36-1(2420mil,2190mil) on Top Layer And Track (2454.449mil,2153.583mil)(2464.291mil,2153.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C36-1(2420mil,2190mil) on Top Layer And Track (2464.291mil,2153.583mil)(2464.291mil,2340.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C36-2(2420mil,2304.173mil) on Top Layer And Text "R35" (2258mil,2304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C36-2(2420mil,2304.173mil) on Top Layer And Track (2375.709mil,2153.583mil)(2375.709mil,2340.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C36-2(2420mil,2304.173mil) on Top Layer And Track (2375.709mil,2340.59mil)(2385.551mil,2340.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C36-2(2420mil,2304.173mil) on Top Layer And Track (2454.449mil,2340.59mil)(2464.291mil,2340.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C36-2(2420mil,2304.173mil) on Top Layer And Track (2464.291mil,2153.583mil)(2464.291mil,2340.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C37-1(2157.913mil,2385mil) on Top Layer And Track (2121.496mil,2340.709mil)(2121.496mil,2350.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C37-1(2157.913mil,2385mil) on Top Layer And Track (2121.496mil,2340.709mil)(2308.504mil,2340.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C37-1(2157.913mil,2385mil) on Top Layer And Track (2121.496mil,2419.449mil)(2121.496mil,2429.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C37-1(2157.913mil,2385mil) on Top Layer And Track (2121.496mil,2429.291mil)(2308.504mil,2429.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-2(2272.087mil,2385mil) on Top Layer And Text "R35" (2258mil,2304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C37-2(2272.087mil,2385mil) on Top Layer And Track (2121.496mil,2340.709mil)(2308.504mil,2340.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C37-2(2272.087mil,2385mil) on Top Layer And Track (2121.496mil,2429.291mil)(2308.504mil,2429.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C37-2(2272.087mil,2385mil) on Top Layer And Track (2308.504mil,2340.709mil)(2308.504mil,2350.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C37-2(2272.087mil,2385mil) on Top Layer And Track (2308.504mil,2419.449mil)(2308.504mil,2429.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(3240mil,3928.504mil) on Top Layer And Text "C11" (3248mil,3862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(3250mil,4105.433mil) on Top Layer And Text "C4" (3219mil,4052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C5-1(3250mil,4105.433mil) on Top Layer And Track (3227.362mil,4070mil)(3272.638mil,4070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(3250mil,4034.567mil) on Top Layer And Text "C4" (3219mil,4052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C5-2(3250mil,4034.567mil) on Top Layer And Track (3227.362mil,4070mil)(3272.638mil,4070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad C7-1(3327.729mil,3937.271mil) on Top Layer And Text "C11" (3248mil,3862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(3372.271mil,3892.729mil) on Top Layer And Text "C11" (3248mil,3862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad C8-1(3413.938mil,3948.133mil) on Multi-Layer And Text "C11" (3248mil,3862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-1(4157.538mil,3070.648mil) on Top Layer And Track (4041.396mil,3052.931mil)(4080.766mil,3052.932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-1(4157.538mil,3070.648mil) on Top Layer And Track (4234.31mil,3052.932mil)(4273.679mil,3052.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(4157.538mil,3334.427mil) on Top Layer And Track (4041.396mil,3352.144mil)(4080.766mil,3352.144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-2(4157.538mil,3334.427mil) on Top Layer And Track (4234.309mil,3352.144mil)(4273.679mil,3352.144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(4123.26mil,2848.26mil) on Top Layer And Text "C28" (4133mil,2731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.635mil < 10mil) Between Pad D2-1(4123.26mil,2848.26mil) on Top Layer And Text "D3" (4122mil,2698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.635mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D2-1(4123.26mil,2848.26mil) on Top Layer And Track (4053.663mil,2942.912mil)(4081.502mil,2915.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D2-1(4123.26mil,2848.26mil) on Top Layer And Track (4190.073mil,2806.502mil)(4217.912mil,2778.663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D2-2(3936.74mil,2661.74mil) on Top Layer And Track (3842.088mil,2731.337mil)(3869.927mil,2703.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(3936.74mil,2661.74mil) on Top Layer And Track (3978.498mil,2594.927mil)(4006.337mil,2567.088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(4155mil,2513.701mil) on Top Layer And Text "C23" (4138mil,2526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(4155mil,2513.701mil) on Top Layer And Text "C24" (4118.686mil,2489.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad D3-1(4155mil,2513.701mil) on Top Layer And Track (4155mil,2546.378mil)(4155mil,2558.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.126mil < 10mil) Between Pad D3-2(4155mil,2626.299mil) on Top Layer And Track (4115mil,2660mil)(4145mil,2660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.126mil < 10mil) Between Pad D3-2(4155mil,2626.299mil) on Top Layer And Track (4145mil,2660mil)(4145mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad D3-2(4155mil,2626.299mil) on Top Layer And Track (4155mil,2585.748mil)(4155mil,2593.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.126mil < 10mil) Between Pad D3-2(4155mil,2626.299mil) on Top Layer And Track (4165mil,2660mil)(4165mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.126mil < 10mil) Between Pad D3-2(4155mil,2626.299mil) on Top Layer And Track (4165mil,2660mil)(4195mil,2660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-1(3021.22mil,2470mil) on Top Layer And Track (3003.504mil,2353.858mil)(3003.504mil,2393.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-1(3021.22mil,2470mil) on Top Layer And Track (3003.504mil,2546.772mil)(3003.504mil,2586.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(3285mil,2470mil) on Top Layer And Track (3302.716mil,2353.858mil)(3302.716mil,2393.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(3285mil,2470mil) on Top Layer And Track (3302.716mil,2546.772mil)(3302.716mil,2586.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.636mil < 10mil) Between Pad D5-1(4056.89mil,2435mil) on Top Layer And Text "C24" (4118.686mil,2489.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.636mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D5-1(4056.89mil,2435mil) on Top Layer And Track (4074.606mil,2358.228mil)(4074.606mil,2318.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-1(4056.89mil,2435mil) on Top Layer And Track (4074.606mil,2551.142mil)(4074.606mil,2511.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.929mil < 10mil) Between Pad D5-1(4056.89mil,2435mil) on Top Layer And Track (4115mil,2475mil)(4115mil,2660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.929mil < 10mil) Between Pad D5-1(4056.89mil,2435mil) on Top Layer And Track (4115mil,2475mil)(4128.425mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.553mil < 10mil) Between Pad D5-2(3793.11mil,2435mil) on Top Layer And Track (3739.606mil,2328.858mil)(3739.606mil,2368.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-2(3793.11mil,2435mil) on Top Layer And Track (3775.394mil,2358.228mil)(3775.394mil,2318.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-2(3793.11mil,2435mil) on Top Layer And Track (3775.394mil,2551.142mil)(3775.394mil,2511.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-1(3458.11mil,2445mil) on Top Layer And Track (3440.394mil,2328.858mil)(3440.394mil,2368.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-1(3458.11mil,2445mil) on Top Layer And Track (3440.394mil,2521.772mil)(3440.394mil,2561.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-2(3721.89mil,2445mil) on Top Layer And Track (3739.606mil,2328.858mil)(3739.606mil,2368.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-2(3721.89mil,2445mil) on Top Layer And Track (3739.606mil,2521.772mil)(3739.606mil,2561.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.553mil < 10mil) Between Pad D6-2(3721.89mil,2445mil) on Top Layer And Track (3775.394mil,2551.142mil)(3775.394mil,2511.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F1-1(3537.564mil,3522.564mil) on Multi-Layer And Text "C38" (3787mil,3550mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.346mil < 10mil) Between Pad F1-2(3732.436mil,3717.436mil) on Multi-Layer And Text "C38" (3787mil,3550mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mil < 10mil) Between Pad F2-1(3789.681mil,2764.444mil) on Multi-Layer And Text "D5" (3743mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F2-1(3789.681mil,2764.444mil) on Multi-Layer And Text "F3" (3708.883mil,2742.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F2-1(3789.681mil,2764.444mil) on Multi-Layer And Track (3842.088mil,2731.337mil)(3869.927mil,2703.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F2-1(3789.681mil,2764.444mil) on Multi-Layer And Track (3842.088mil,2731.337mil)(4053.663mil,2942.912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.263mil < 10mil) Between Pad F2-2(3984.553mil,2959.316mil) on Multi-Layer And Track (3842.088mil,2731.337mil)(4053.663mil,2942.912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.446mil < 10mil) Between Pad F2-2(3984.553mil,2959.316mil) on Multi-Layer And Track (4041.396mil,3052.931mil)(4080.766mil,3052.932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.446mil < 10mil) Between Pad F2-2(3984.553mil,2959.316mil) on Multi-Layer And Track (4041.396mil,3352.144mil)(4041.396mil,3052.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F2-2(3984.553mil,2959.316mil) on Multi-Layer And Track (4053.663mil,2942.912mil)(4081.502mil,2915.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F3-1(3832.164mil,2652.164mil) on Top Layer And Text "D5" (3743mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad F3-1(3832.164mil,2652.164mil) on Top Layer And Track (3760.465mil,2626.427mil)(3783.571mil,2649.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad F3-1(3832.164mil,2652.164mil) on Top Layer And Track (3806.427mil,2580.465mil)(3829.533mil,2603.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F3-2(3757.834mil,2577.834mil) on Top Layer And Text "D5" (3743mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F3-2(3757.834mil,2577.834mil) on Top Layer And Track (3440.394mil,2561.142mil)(3739.606mil,2561.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F3-2(3757.834mil,2577.834mil) on Top Layer And Track (3739.606mil,2521.772mil)(3739.606mil,2561.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad F3-2(3757.834mil,2577.834mil) on Top Layer And Track (3760.465mil,2626.427mil)(3783.571mil,2649.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F3-2(3757.834mil,2577.834mil) on Top Layer And Track (3775.394mil,2551.142mil)(3775.394mil,2511.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F3-2(3757.834mil,2577.834mil) on Top Layer And Track (3775.394mil,2551.142mil)(4074.606mil,2551.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad F3-2(3757.834mil,2577.834mil) on Top Layer And Track (3806.427mil,2580.465mil)(3829.533mil,2603.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F4-1(3924.553mil,3125.577mil) on Multi-Layer And Text "D2" (3809mil,3029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F4-1(3924.553mil,3125.577mil) on Multi-Layer And Text "F2" (4098.732mil,3113mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F4-2(3729.681mil,2930.705mil) on Multi-Layer And Text "C21" (3574mil,2957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-3(1958.547mil,2710.739mil) on Top Layer And Text "R33" (1928.288mil,2679.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-1(3300mil,4225mil) on Multi-Layer And Text "C5" (3220mil,4169.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.917mil < 10mil) Between Pad J1-1(3300mil,4225mil) on Multi-Layer And Track (3250mil,4110.827mil)(3250mil,4339.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.222mil < 10mil) Between Pad J1-2(3400mil,4225mil) on Multi-Layer And Text "C14" (3329mil,4272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-3(3500mil,4225mil) on Multi-Layer And Text "C6" (3459mil,4159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.004mil < 10mil) Between Pad J1-4(3600mil,4225mil) on Multi-Layer And Text "C13" (3529mil,4267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.553mil < 10mil) Between Pad J1-4(3600mil,4225mil) on Multi-Layer And Text "C6" (3459mil,4159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad J1-5(3700mil,4225mil) on Multi-Layer And Text "C13" (3529mil,4267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.818mil < 10mil) Between Pad J1-6(3800mil,4225mil) on Multi-Layer And Text "C16" (3729.475mil,4265.383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.818mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad J1-7(3900mil,4225mil) on Multi-Layer And Text "C16" (3729.475mil,4265.383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.211mil < 10mil) Between Pad J1-8(4000mil,4225mil) on Multi-Layer And Text "C15" (3926.781mil,4265.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.211mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.258mil < 10mil) Between Pad J1-8(4000mil,4225mil) on Multi-Layer And Track (4050mil,4110.827mil)(4050mil,4339.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.732mil < 10mil) Between Pad J2-1(4250mil,4100mil) on Multi-Layer And Track (4135.827mil,4150mil)(4364.173mil,4150mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.258mil < 10mil) Between Pad J2-8(4250mil,3400mil) on Multi-Layer And Track (4135.827mil,3350mil)(4364.173mil,3350mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.113mil < 10mil) Between Pad J2-8(4250mil,3400mil) on Multi-Layer And Track (4234.309mil,3352.144mil)(4273.679mil,3352.144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.113mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Pad J3-1(4000mil,2275mil) on Multi-Layer And Track (3775.394mil,2318.858mil)(4074.606mil,2318.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.258mil < 10mil) Between Pad J3-1(4000mil,2275mil) on Multi-Layer And Track (4050mil,2160.827mil)(4050mil,2389.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-2(3900mil,2275mil) on Multi-Layer And Text "C40" (3729mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Pad J3-2(3900mil,2275mil) on Multi-Layer And Track (3775.394mil,2318.858mil)(4074.606mil,2318.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.295mil < 10mil) Between Pad J3-3(3800mil,2275mil) on Multi-Layer And Text "C40" (3729mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.295mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Pad J3-3(3800mil,2275mil) on Multi-Layer And Track (3775.394mil,2318.858mil)(4074.606mil,2318.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.549mil < 10mil) Between Pad J3-3(3800mil,2275mil) on Multi-Layer And Track (3775.394mil,2358.228mil)(3775.394mil,2318.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-4(3700mil,2275mil) on Multi-Layer And Text "C40" (3729mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-6(3500mil,2275mil) on Multi-Layer And Text "C41" (3323mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.537mil < 10mil) Between Pad J3-7(3400mil,2275mil) on Multi-Layer And Text "C41" (3323mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.537mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-8(3300mil,2275mil) on Multi-Layer And Text "C41" (3323mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.917mil < 10mil) Between Pad J3-8(3300mil,2275mil) on Multi-Layer And Track (3250mil,2160.827mil)(3250mil,2389.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.671mil < 10mil) Between Pad J4-3(1825mil,2396.85mil) on Multi-Layer And Text "R43" (1635mil,2421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J4-3(1825mil,2396.85mil) on Multi-Layer And Text "R47" (1635mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.492mil < 10mil) Between Pad J4-4(1825mil,2495.276mil) on Multi-Layer And Text "C22" (1633mil,2491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.819mil < 10mil) Between Pad J4-4(1825mil,2495.276mil) on Multi-Layer And Text "R43" (1635mil,2421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-1(1825mil,3708.189mil) on Multi-Layer And Text "J6" (1829mil,3622.463mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-2(1825mil,3806.614mil) on Multi-Layer And Text "C27" (1684mil,3784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.417mil < 10mil) Between Pad J5-7(1825mil,4298.74mil) on Multi-Layer And Text "C18" (1704mil,4311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.691mil < 10mil) Between Pad J6-2(1825mil,3056.614mil) on Multi-Layer And Text "IC1" (1831mil,3063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.921mil < 10mil) Between Pad J6-3(1825mil,3155.039mil) on Multi-Layer And Text "IC1" (1831mil,3063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.919mil < 10mil) Between Pad J6-7(1825mil,3548.74mil) on Multi-Layer And Text "C17" (1716mil,3589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.919mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.91mil < 10mil) Between Pad J6-7(1825mil,3548.74mil) on Multi-Layer And Text "IN_5019" (2109mil,3575.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J7-3(4250mil,2798.424mil) on Multi-Layer And Text "C28" (4133mil,2731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.887mil < 10mil) Between Pad J7-3(4250mil,2798.424mil) on Multi-Layer And Track (4006.337mil,2567.088mil)(4217.912mil,2778.663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.887mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.887mil < 10mil) Between Pad J7-3(4250mil,2798.424mil) on Multi-Layer And Track (4190.073mil,2806.502mil)(4217.912mil,2778.663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.887mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.798mil < 10mil) Between Pad J7-4(4250mil,2699.998mil) on Multi-Layer And Text "C28" (4133mil,2731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J7-4(4250mil,2699.998mil) on Multi-Layer And Text "D3" (4122mil,2698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J7-5(4250mil,2601.573mil) on Multi-Layer And Text "C23" (4138mil,2526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.463mil < 10mil) Between Pad J7-6(4250mil,2503.148mil) on Multi-Layer And Text "C23" (4138mil,2526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J7-6(4250mil,2503.148mil) on Multi-Layer And Text "C24" (4118.686mil,2489.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(3070mil,2619.016mil) on Top Layer And Text "D4" (2952mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(3070mil,2619.016mil) on Top Layer And Track (3003.504mil,2586.142mil)(3302.716mil,2586.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.938mil < 10mil) Between Pad LD1-1(2175mil,2300mil) on Multi-Layer And Track (2121.496mil,2340.709mil)(2308.504mil,2340.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.042mil < 10mil) Between Pad LD1-1(2175mil,2300mil) on Multi-Layer And Track (2213.189mil,2276.378mil)(2213.189mil,2323.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.738mil < 10mil) Between Pad LD1-1(2175mil,2300mil) on Multi-Layer And Track (2213.189mil,2300mil)(2236.811mil,2276.378mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.738mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.738mil < 10mil) Between Pad LD1-1(2175mil,2300mil) on Multi-Layer And Track (2213.189mil,2300mil)(2236.811mil,2323.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.738mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.468mil < 10mil) Between Pad LD2-1(2175mil,4198.463mil) on Multi-Layer And Track (2174.065mil,4243.609mil)(2174.065mil,4286.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.042mil < 10mil) Between Pad LD2-1(2175mil,4198.463mil) on Multi-Layer And Track (2213.189mil,4174.841mil)(2213.189mil,4222.085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.738mil < 10mil) Between Pad LD2-1(2175mil,4198.463mil) on Multi-Layer And Track (2213.189mil,4198.463mil)(2236.811mil,4174.841mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.738mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.738mil < 10mil) Between Pad LD2-1(2175mil,4198.463mil) on Multi-Layer And Track (2213.189mil,4198.463mil)(2236.811mil,4222.085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.738mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad LD2-2(2275mil,4198.463mil) on Multi-Layer And Track (2236.811mil,4174.841mil)(2236.811mil,4222.085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.425mil < 10mil) Between Pad LD4-1(2175mil,3098.463mil) on Multi-Layer And Text "T3" (2179.344mil,3107.144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.042mil < 10mil) Between Pad LD4-1(2175mil,3098.463mil) on Multi-Layer And Track (2213.189mil,3074.841mil)(2213.189mil,3122.085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.738mil < 10mil) Between Pad LD4-1(2175mil,3098.463mil) on Multi-Layer And Track (2213.189mil,3098.463mil)(2236.811mil,3074.841mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.738mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.738mil < 10mil) Between Pad LD4-1(2175mil,3098.463mil) on Multi-Layer And Track (2213.189mil,3098.463mil)(2236.811mil,3122.085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.738mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.074mil < 10mil) Between Pad LD4-2(2275mil,3098.463mil) on Multi-Layer And Text "C32" (2206mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LD4-2(2275mil,3098.463mil) on Multi-Layer And Text "T3" (2179.344mil,3107.144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.049mil < 10mil) Between Pad LD4-2(2275mil,3098.463mil) on Multi-Layer And Track (2213.189mil,3098.463mil)(2236.811mil,3074.841mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.049mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.88mil < 10mil) Between Pad LD4-2(2275mil,3098.463mil) on Multi-Layer And Track (2213.189mil,3098.463mil)(2236.811mil,3122.085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Pad LD4-2(2275mil,3098.463mil) on Multi-Layer And Track (2236.811mil,3074.841mil)(2236.811mil,3122.085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.27mil < 10mil) Between Pad LD5-1(2175mil,2700mil) on Multi-Layer And Text "U4" (2086.5mil,2698.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.877mil < 10mil) Between Pad LD5-1(2175mil,2700mil) on Multi-Layer And Track (2163.976mil,2648.425mil)(2286.024mil,2648.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.115mil < 10mil) Between Pad LD5-1(2175mil,2700mil) on Multi-Layer And Track (2213.189mil,2676.378mil)(2213.189mil,2723.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.828mil < 10mil) Between Pad LD5-1(2175mil,2700mil) on Multi-Layer And Track (2213.189mil,2700mil)(2236.811mil,2676.378mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.828mil < 10mil) Between Pad LD5-1(2175mil,2700mil) on Multi-Layer And Track (2213.189mil,2700mil)(2236.811mil,2723.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.049mil < 10mil) Between Pad LD5-2(2275mil,2700mil) on Multi-Layer And Track (2213.189mil,2700mil)(2236.811mil,2676.378mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.049mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.88mil < 10mil) Between Pad LD5-2(2275mil,2700mil) on Multi-Layer And Track (2213.189mil,2700mil)(2236.811mil,2723.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Pad LD5-2(2275mil,2700mil) on Multi-Layer And Track (2236.811mil,2676.378mil)(2236.811mil,2723.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.042mil < 10mil) Between Pad LD6-1(2175mil,3498.463mil) on Multi-Layer And Track (2213.189mil,3474.841mil)(2213.189mil,3522.085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.738mil < 10mil) Between Pad LD6-1(2175mil,3498.463mil) on Multi-Layer And Track (2213.189mil,3498.463mil)(2236.811mil,3474.841mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.738mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.738mil < 10mil) Between Pad LD6-1(2175mil,3498.463mil) on Multi-Layer And Track (2213.189mil,3498.463mil)(2236.811mil,3522.085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.738mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.645mil < 10mil) Between Pad LD6-2(2275mil,3498.463mil) on Multi-Layer And Text "R14" (2279mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.049mil < 10mil) Between Pad LD6-2(2275mil,3498.463mil) on Multi-Layer And Track (2213.189mil,3498.463mil)(2236.811mil,3474.841mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.049mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.88mil < 10mil) Between Pad LD6-2(2275mil,3498.463mil) on Multi-Layer And Track (2213.189mil,3498.463mil)(2236.811mil,3522.085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Pad LD6-2(2275mil,3498.463mil) on Multi-Layer And Track (2236.811mil,3474.841mil)(2236.811mil,3522.085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2230mil,3985mil) on Top Layer And Text "R11" (2150mil,3981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2230mil,3985mil) on Top Layer And Text "R17" (2074mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(2167.008mil,3985mil) on Top Layer And Text "R11" (2150mil,3981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(2167.008mil,3985mil) on Top Layer And Text "R17" (2074mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(2013.504mil,3915mil) on Top Layer And Text "R15" (1900mil,3866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.697mil < 10mil) Between Pad R11-1(2231.496mil,3920mil) on Top Layer And Text "R17" (2074mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.696mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(2168.504mil,3920mil) on Top Layer And Text "R17" (2074mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.828mil < 10mil) Between Pad R1-2(2076.496mil,3915mil) on Top Layer And Text "R15" (1900mil,3866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(2076.496mil,3915mil) on Top Layer And Text "R17" (2074mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(2100mil,3172.992mil) on Top Layer And Text "R16" (2024mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(2350mil,3988.504mil) on Top Layer And Text "R22" (2294mil,3982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(2350mil,4051.496mil) on Top Layer And Text "R22" (2294mil,3982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(2300mil,3322.008mil) on Top Layer And Text "R18" (2294mil,3297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Pad R14-2(2300mil,3385mil) on Top Layer And Text "R18" (2294mil,3297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(2300mil,3385mil) on Top Layer And Text "R27" (2143mil,3356mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(1918.504mil,3805mil) on Top Layer And Text "R8" (1900.78mil,3795.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(1981.496mil,3805mil) on Top Layer And Text "R8" (1900.78mil,3795.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.78mil < 10mil) Between Pad R16-1(2045mil,3038.504mil) on Top Layer And Text "C26" (1903mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(2045mil,3101.496mil) on Top Layer And Text "C26" (1903mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-1(2095mil,3793.504mil) on Top Layer And Text "R21" (2024mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-2(2095mil,3856.496mil) on Top Layer And Text "R21" (2024mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad R17-2(2095mil,3856.496mil) on Top Layer And Text "T4" (2121mil,3803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(2315mil,3175mil) on Top Layer And Text "R19" (2334mil,3175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(2315mil,3237.992mil) on Top Layer And Text "R19" (2334mil,3175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(2355mil,3053.504mil) on Top Layer And Text "C29" (2346mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(2355mil,3053.504mil) on Top Layer And Text "C32" (2206mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-1(1997.008mil,3485mil) on Top Layer And Text "T5" (1996mil,3466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(2060mil,3485mil) on Top Layer And Text "T5" (1996mil,3466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(2226.496mil,3225mil) on Top Layer And Text "R12" (2079mil,3232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(2045mil,3668.504mil) on Top Layer And Text "R23" (1980mil,3611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(2045mil,3668.504mil) on Top Layer And Text "R24" (1915mil,3608mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(2163.504mil,3225mil) on Top Layer And Text "R12" (2079mil,3232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(2163.504mil,3225mil) on Top Layer And Text "R16" (2024mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(2315mil,3860mil) on Top Layer And Text "R30" (2279mil,3795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(1998.504mil,3550mil) on Top Layer And Text "R20" (1978mil,3546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(1998.504mil,3550mil) on Top Layer And Text "T5" (1996mil,3466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(2061.496mil,3550mil) on Top Layer And Text "R20" (1978mil,3546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(2061.496mil,3550mil) on Top Layer And Text "T5" (1996mil,3466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.334mil < 10mil) Between Pad R25-1(2028.504mil,3250mil) on Top Layer And Text "R16" (2024mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.334mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.569mil < 10mil) Between Pad R25-1(2028.504mil,3250mil) on Top Layer And Text "R7" (1910mil,3231mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.569mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.128mil < 10mil) Between Pad R25-1(2028.504mil,3250mil) on Top Layer And Text "R9" (1908mil,3166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.128mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(2091.496mil,3250mil) on Top Layer And Text "R12" (2079mil,3232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.334mil < 10mil) Between Pad R25-2(2091.496mil,3250mil) on Top Layer And Text "R16" (2024mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.334mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(2012.008mil,4200mil) on Top Layer And Text "T2" (1991mil,4136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(2075mil,4200mil) on Top Layer And Text "T2" (1991mil,4136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.24mil < 10mil) Between Pad R27-1(2162.008mil,3295mil) on Top Layer And Text "R12" (2079mil,3232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(2162.008mil,3295mil) on Top Layer And Text "R2" (2145mil,3286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(2162.008mil,3295mil) on Top Layer And Text "R25" (2010mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.77mil < 10mil) Between Pad R27-2(2225mil,3295mil) on Top Layer And Text "R12" (2079mil,3232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.77mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(2225mil,3295mil) on Top Layer And Text "R2" (2145mil,3286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(1950.984mil,3236.086mil) on Top Layer And Text "R7" (1910mil,3231mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(1950.984mil,3236.086mil) on Top Layer And Text "R9" (1908mil,3166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(1950.984mil,3299.079mil) on Top Layer And Text "R7" (1910mil,3231mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-1(2012.008mil,4265mil) on Top Layer And Text "R26" (1993mil,4261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-2(2075mil,4265mil) on Top Layer And Text "R26" (1993mil,4261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(2300mil,3673.504mil) on Top Layer And Text "R32" (2250mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(1915mil,3913.504mil) on Top Layer And Text "R15" (1900mil,3866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-1(1955.403mil,2589.228mil) on Top Layer And Text "R41" (1964mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-1(1955.403mil,2589.228mil) on Top Layer And Text "R45" (1909mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(2014.597mil,2610.772mil) on Top Layer And Text "R41" (1964mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(2014.597mil,2610.772mil) on Top Layer And Text "R45" (1909mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(1653.504mil,2500mil) on Top Layer And Text "C22" (1633mil,2491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(1653.504mil,2500mil) on Top Layer And Text "R43" (1635mil,2421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(1716.496mil,2500mil) on Top Layer And Text "C22" (1633mil,2491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad R34-2(1716.496mil,2500mil) on Top Layer And Text "R43" (1635mil,2421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(3206.496mil,2925mil) on Top Layer And Text "R39" (3224mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.368mil < 10mil) Between Pad R37-2(3143.504mil,2925mil) on Top Layer And Track (2498.307mil,2957.99mil)(3128.228mil,2957.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.368mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.368mil < 10mil) Between Pad R37-2(3143.504mil,2925mil) on Top Layer And Track (3128.228mil,2957.99mil)(3128.228mil,3635.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.368mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-1(3258.504mil,2925mil) on Top Layer And Text "R39" (3224mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.136mil < 10mil) Between Pad R38-1(3258.504mil,2925mil) on Top Layer And Text "U3" (3277mil,2944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-2(3321.496mil,2925mil) on Top Layer And Text "R39" (3224mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-2(3321.496mil,2925mil) on Top Layer And Text "U3" (3277mil,2944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Pad R39-1(3245mil,2793.504mil) on Top Layer And Track (3213.701mil,2652.48mil)(3213.701mil,2837.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad R39-2(3245mil,2856.496mil) on Top Layer And Track (3213.701mil,2652.48mil)(3213.701mil,2837.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(2134.695mil,4265.263mil) on Top Layer And Text "R26" (1993mil,4261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.286mil < 10mil) Between Pad R41-1(1985mil,2448.504mil) on Top Layer And Text "R42" (1920mil,2446mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-1(1985mil,2448.504mil) on Top Layer And Text "R46" (1914mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-1(1985mil,2448.504mil) on Top Layer And Text "T7" (1991mil,2384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-2(1985mil,2511.496mil) on Top Layer And Text "R42" (1920mil,2446mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-1(1938.504mil,2385mil) on Top Layer And Text "R46" (1914mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-2(2001.496mil,2385mil) on Top Layer And Text "R46" (1914mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-2(2001.496mil,2385mil) on Top Layer And Text "T7" (1991mil,2384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-1(1653.504mil,2360mil) on Top Layer And Text "R47" (1635mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-2(1716.496mil,2360mil) on Top Layer And Text "R47" (1635mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-1(2365.63mil,2400mil) on Top Layer And Text "C36" (2383mil,2374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.46mil < 10mil) Between Pad R44-1(2365.63mil,2400mil) on Top Layer And Text "R35" (2258mil,2304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-2(2444.37mil,2400mil) on Top Layer And Text "C36" (2383mil,2374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.454mil < 10mil) Between Pad R44-2(2444.37mil,2400mil) on Top Layer And Text "R35" (2258mil,2304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.454mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R45-1(1930mil,2448.504mil) on Top Layer And Text "R42" (1920mil,2446mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R45-1(1930mil,2448.504mil) on Top Layer And Text "R46" (1914mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R45-2(1930mil,2511.496mil) on Top Layer And Text "R42" (1920mil,2446mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(2350mil,4178.463mil) on Top Layer And Text "R13" (2329mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(2135.63mil,3575mil) on Top Layer And Text "R20" (1978mil,3546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.457mil < 10mil) Between Pad R6-1(2135.63mil,3575mil) on Top Layer And Text "R23" (1980mil,3611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(1928.504mil,3170mil) on Top Layer And Text "R9" (1908mil,3166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R7-2(1991.496mil,3170mil) on Top Layer And Text "R16" (2024mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(1991.496mil,3170mil) on Top Layer And Text "R9" (1908mil,3166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(1927.008mil,3105mil) on Top Layer And Text "C26" (1903mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(1927.008mil,3105mil) on Top Layer And Text "IC1" (1831mil,3063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(1990mil,3105mil) on Top Layer And Text "C26" (1903mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T1-3(4030mil,3516.575mil) on Top Layer And Text "D1" (4032.538mil,3424.538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T2-1(2022.598mil,3984.724mil) on Top Layer And Text "R1" (1994.496mil,3976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T2-1(2022.598mil,3984.724mil) on Top Layer And Track (2002.913mil,4017.205mil)(2117.087mil,4017.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.12mil < 10mil) Between Pad T2-2(2097.402mil,3984.724mil) on Top Layer And Text "R1" (1994.496mil,3976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T2-2(2097.402mil,3984.724mil) on Top Layer And Text "R17" (2074mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T2-2(2097.402mil,3984.724mil) on Top Layer And Track (2002.913mil,4017.205mil)(2117.087mil,4017.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T2-3(2060mil,4075.276mil) on Top Layer And Track (2002.913mil,4042.795mil)(2117.087mil,4042.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T3-1(2200.037mil,3039.735mil) on Top Layer And Text "C32" (2206mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T3-1(2200.037mil,3039.735mil) on Top Layer And Track (2231.533mil,2974.774mil)(2231.533mil,3053.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T3-2(2200.037mil,3014.144mil) on Top Layer And Text "C32" (2206mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T3-2(2200.037mil,3014.144mil) on Top Layer And Track (2231.533mil,2974.774mil)(2231.533mil,3053.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T3-3(2200.037mil,2988.554mil) on Top Layer And Text "C32" (2206mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T3-3(2200.037mil,2988.554mil) on Top Layer And Track (2231.533mil,2974.774mil)(2231.533mil,3053.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T3-4(2286.651mil,2988.554mil) on Top Layer And Text "C32" (2206mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T3-4(2286.651mil,2988.554mil) on Top Layer And Track (2255.155mil,2974.774mil)(2255.155mil,3053.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T3-5(2286.651mil,3014.144mil) on Top Layer And Text "C32" (2206mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T3-5(2286.651mil,3014.144mil) on Top Layer And Track (2255.155mil,2974.774mil)(2255.155mil,3053.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T3-6(2286.651mil,3039.735mil) on Top Layer And Text "C32" (2206mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T3-6(2286.651mil,3039.735mil) on Top Layer And Track (2255.155mil,2974.774mil)(2255.155mil,3053.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T4-1(2141.693mil,3735.591mil) on Top Layer And Track (2173.189mil,3670.63mil)(2173.189mil,3749.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4-2(2141.693mil,3710mil) on Top Layer And Text "R6" (2115mil,3645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T4-2(2141.693mil,3710mil) on Top Layer And Track (2173.189mil,3670.63mil)(2173.189mil,3749.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.555mil < 10mil) Between Pad T4-3(2141.693mil,3684.409mil) on Top Layer And Text "R23" (1980mil,3611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.555mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4-3(2141.693mil,3684.409mil) on Top Layer And Text "R6" (2115mil,3645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T4-3(2141.693mil,3684.409mil) on Top Layer And Track (2173.189mil,3670.63mil)(2173.189mil,3749.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4-4(2228.307mil,3684.409mil) on Top Layer And Text "R32" (2250mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4-4(2228.307mil,3684.409mil) on Top Layer And Text "R6" (2115mil,3645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T4-4(2228.307mil,3684.409mil) on Top Layer And Track (2196.811mil,3670.63mil)(2196.811mil,3749.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.802mil < 10mil) Between Pad T4-5(2228.307mil,3710mil) on Top Layer And Text "R6" (2115mil,3645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T4-5(2228.307mil,3710mil) on Top Layer And Track (2196.811mil,3670.63mil)(2196.811mil,3749.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T4-6(2228.307mil,3735.591mil) on Top Layer And Track (2196.811mil,3670.63mil)(2196.811mil,3749.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T5-1(2027.598mil,3314.724mil) on Top Layer And Text "R25" (2010mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.095mil < 10mil) Between Pad T5-1(2027.598mil,3314.724mil) on Top Layer And Text "R7" (1910mil,3231mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T5-1(2027.598mil,3314.724mil) on Top Layer And Track (2007.913mil,3347.205mil)(2122.087mil,3347.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.856mil < 10mil) Between Pad T5-2(2102.402mil,3314.724mil) on Top Layer And Text "R12" (2079mil,3232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.856mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T5-2(2102.402mil,3314.724mil) on Top Layer And Text "R25" (2010mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T5-2(2102.402mil,3314.724mil) on Top Layer And Track (2007.913mil,3347.205mil)(2122.087mil,3347.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.949mil < 10mil) Between Pad T5-3(2065mil,3405.276mil) on Top Layer And Text "R25" (2010mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T5-3(2065mil,3405.276mil) on Top Layer And Text "R28" (1930mil,3358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T5-3(2065mil,3405.276mil) on Top Layer And Track (2007.913mil,3372.795mil)(2122.087mil,3372.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T6-2(2868.386mil,2724.764mil) on Top Layer And Track (2926.299mil,2652.48mil)(2926.299mil,2837.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T6-3(2606.575mil,2635mil) on Top Layer And Text "R44" (2345mil,2468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T6-3(2606.575mil,2635mil) on Top Layer And Text "T8" (2483.575mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T7-1(2060.591mil,2323.307mil) on Top Layer And Track (1995.63mil,2291.811mil)(2074.37mil,2291.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T7-2(2035mil,2323.307mil) on Top Layer And Track (1995.63mil,2291.811mil)(2074.37mil,2291.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T7-3(2009.409mil,2323.307mil) on Top Layer And Track (1995.63mil,2291.811mil)(2074.37mil,2291.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T7-4(2009.409mil,2236.693mil) on Top Layer And Track (1995.63mil,2268.189mil)(2074.37mil,2268.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T7-5(2035mil,2236.693mil) on Top Layer And Track (1995.63mil,2268.189mil)(2074.37mil,2268.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad T7-6(2060.591mil,2236.693mil) on Top Layer And Track (1995.63mil,2268.189mil)(2074.37mil,2268.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T8-3(2606.575mil,2350mil) on Top Layer And Text "C36" (2383mil,2374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Pad T8-3(2606.575mil,2350mil) on Top Layer And Text "R44" (2345mil,2468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.241mil < 10mil) Between Pad U1-11(2455mil,3876.299mil) on Top Layer And Text "R30" (2279mil,3795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.241mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-12(2455mil,3836.929mil) on Top Layer And Text "R30" (2279mil,3795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-13(2455mil,3797.559mil) on Top Layer And Text "R30" (2279mil,3795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.545mil < 10mil) Between Pad U1-14(2455mil,3758.189mil) on Top Layer And Text "U2" (2431.268mil,3674.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-15(2455mil,3718.819mil) on Top Layer And Text "U2" (2431.268mil,3674.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.539mil < 10mil) Between Pad U1-18(3171.535mil,3797.559mil) on Top Layer And Text "C12" (3211.665mil,3792.788mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.539mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.539mil < 10mil) Between Pad U1-19(3171.535mil,3836.929mil) on Top Layer And Text "C12" (3211.665mil,3792.788mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.539mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Pad U1-3(2455mil,4191.26mil) on Top Layer And Text "R13" (2329mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-4(2455mil,4151.89mil) on Top Layer And Text "R13" (2329mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-5(2455mil,4112.52mil) on Top Layer And Text "R13" (2329mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-7(2455mil,4033.78mil) on Top Layer And Text "R22" (2294mil,3982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-8(2455mil,3994.409mil) on Top Layer And Text "R22" (2294mil,3982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.87mil < 10mil) Between Pad U1-9(2455mil,3955.039mil) on Top Layer And Text "R22" (2294mil,3982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-10(2455mil,3217.833mil) on Top Layer And Text "R19" (2334mil,3175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-11(2455mil,3178.463mil) on Top Layer And Text "R19" (2334mil,3175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.281mil < 10mil) Between Pad U2-14(2455mil,3060.352mil) on Top Layer And Text "C29" (2346mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.281mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-15(2455mil,3020.982mil) on Top Layer And Text "C29" (2346mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-16(3171.535mil,3020.982mil) on Top Layer And Text "R37" (3125mil,2986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-17(3171.535mil,3060.352mil) on Top Layer And Text "R37" (3125mil,2986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.359mil < 10mil) Between Pad U2-3(2455mil,3493.423mil) on Top Layer And Text "R14" (2279mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.359mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-32(2933.346mil,3132.597mil) on Top Layer And Text "C31" (2761mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.978mil < 10mil) Between Pad U2-32(2933.346mil,3132.597mil) on Top Layer And Text "L1" (2925.945mil,2943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.978mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.862mil < 10mil) Between Pad U2-4(2455mil,3454.053mil) on Top Layer And Text "R14" (2279mil,3444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mil < 10mil) Between Pad U2-6(2455mil,3375.313mil) on Top Layer And Text "R18" (2294mil,3297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-7(2455mil,3335.943mil) on Top Layer And Text "R18" (2294mil,3297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-8(2455mil,3296.573mil) on Top Layer And Text "R18" (2294mil,3297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.132mil < 10mil) Between Pad U2-9(2455mil,3257.203mil) on Top Layer And Text "R19" (2334mil,3175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(3521.614mil,2730mil) on Top Layer And Text "C20" (3401mil,2736.357mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.208mil < 10mil) Between Pad U3-1(3521.614mil,2730mil) on Top Layer And Text "C25" (3433mil,2651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-2(3521.614mil,2780mil) on Top Layer And Text "C20" (3401mil,2736.357mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-1(2118.701mil,2625mil) on Top Layer And Text "R41" (1964mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-2(2118.701mil,2575mil) on Top Layer And Text "R41" (1964mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-3(2118.701mil,2525mil) on Top Layer And Text "C37" (2129mil,2462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-4(2118.701mil,2475mil) on Top Layer And Text "C37" (2129mil,2462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.241mil < 10mil) Between Pad U4-4(2118.701mil,2475mil) on Top Layer And Text "R42" (1920mil,2446mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.241mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-5(2331.299mil,2475mil) on Top Layer And Text "R44" (2345mil,2468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.839mil < 10mil) Between Pad U4-6(2331.299mil,2525mil) on Top Layer And Text "C37" (2129mil,2462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.839mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-6(2331.299mil,2525mil) on Top Layer And Text "R44" (2345mil,2468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :428

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:08