Block,,Address,Description,Type,Bits,Endian Type,Access Mode,Valid for sub-modules,Default,"Constraints, Remarks"
,,,,,,,,,,
BRAM_PCAP_REPLAY_UENGINE,ctrl0,0,reset,Reg,31:0,Little,RWA,,32'h0,
,sw_rst,,,Field,0,,RWA,,1’h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl1,4,,Reg,31:0,Little,RWA,,32'h0,
,q0_start_replay,,,Field,0,,RWA,,1’h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl2,8,,Reg,31:0,Little,RWA,,32'h0,
,q1_start_replay,,,Field,0,,RWA,,1’h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl3,c,,Reg,31:0,Little,RWA,,32'h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl4,10,,Reg,31:0,Little,RWA,,32'h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl5,14,,Reg,31:0,Little,RWA,,32'h0,
,q0_addr_low,,,Field,11:0,,RWA,,12’h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl6,18,,Reg,31:0,Little,RWA,,32'h0,
,q0_addr_high,,,Field,11:0,,RWA,,12’h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl7,1C,,Reg,31:0,Little,RWA,,32'h0,
,q1_addr_low,,,Field,11:0,,RWA,,12’h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl8,20,,Reg,31:0,Little,RWA,,32'h0,
,q1_addr_high,,,Field,11:0,,RWA,,12’h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl9,24,,Reg,31:0,Little,RWA,,32'h0,
,q0_enable,,,Field,0,,RWA,,1’h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl10,28,,Reg,31:0,Little,RWA,,32'h0,
,q1_enable,,,Field,0,,RWA,,1’h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl11,2c,,Reg,31:0,Little,RWA,,32'h0,
,q0_wr_done,,,Field,0,,RWA,,1’h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl12,30,,Reg,31:0,Little,RWA,,32'h0,
,q1_wr_done,,,Field,0,,RWA,,1’h0,
BRAM_PCAP_REPLAY_UENGINE,ctrl13,34,conf_path,Reg,31:0,Little,RWA,,32'h0,
