Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Nov 21 21:34:32 2023
| Host         : ubuntu.knut running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OneCycleCPUwithIO_timing_summary_routed.rpt -pb OneCycleCPUwithIO_timing_summary_routed.pb -rpx OneCycleCPUwithIO_timing_summary_routed.rpx -warn_on_violation
| Design       : OneCycleCPUwithIO
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  69          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (470)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (470)
--------------------------------------------------
 There are 470 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  478          inf        0.000                      0                  478           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           478 Endpoints
Min Delay           478 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.964ns  (logic 2.760ns (19.764%)  route 11.204ns (80.236%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.925     1.381    pc/reg_q[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.152     1.533 r  pc/g0_b5/O
                         net (fo=22, routed)          1.951     3.485    pc/opcd_out[5]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.811 r  pc/ram_reg_0_255_0_0_i_41/O
                         net (fo=16, routed)          1.512     5.323    pc/ram_reg_0_255_0_0_i_41_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.447 r  pc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.790     6.237    pc/i__carry__0_i_10_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.361 r  pc/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.361    alu/ram_reg_0_255_0_0_i_19[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.608 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.659     7.268    pc/valout0[3]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.299     7.567 r  pc/ram_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.958     8.525    pc/ram_reg_0_255_0_0_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          1.913    10.562    dmem/ram_reg_0_255_0_0/A4
    SLICE_X38Y20         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    10.682 r  dmem/ram_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.682    dmem/ram_reg_0_255_0_0/OC
    SLICE_X38Y20         MUXF7 (Prop_muxf7_I1_O)      0.247    10.929 r  dmem/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    10.929    dmem/ram_reg_0_255_0_0/O0
    SLICE_X38Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    11.027 r  dmem/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.981    12.008    pc/dm_dout[0]
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.319    12.327 r  pc/ram_reg_r1_0_7_0_5_i_11/O
                         net (fo=1, routed)           0.957    13.284    pc/ram_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124    13.408 r  pc/ram_reg_r1_0_7_0_5_i_3/O
                         net (fo=2, routed)           0.556    13.964    dreg/ram_reg_r1_0_7_0_5/DIA0
    SLICE_X38Y22         RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r2_0_7_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.964ns  (logic 2.760ns (19.765%)  route 11.204ns (80.235%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.925     1.381    pc/reg_q[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.152     1.533 r  pc/g0_b5/O
                         net (fo=22, routed)          1.951     3.485    pc/opcd_out[5]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.811 r  pc/ram_reg_0_255_0_0_i_41/O
                         net (fo=16, routed)          1.512     5.323    pc/ram_reg_0_255_0_0_i_41_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.447 r  pc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.790     6.237    pc/i__carry__0_i_10_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.361 r  pc/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.361    alu/ram_reg_0_255_0_0_i_19[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.608 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.659     7.268    pc/valout0[3]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.299     7.567 r  pc/ram_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.958     8.525    pc/ram_reg_0_255_0_0_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          1.913    10.562    dmem/ram_reg_0_255_0_0/A4
    SLICE_X38Y20         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    10.682 r  dmem/ram_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.682    dmem/ram_reg_0_255_0_0/OC
    SLICE_X38Y20         MUXF7 (Prop_muxf7_I1_O)      0.247    10.929 r  dmem/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    10.929    dmem/ram_reg_0_255_0_0/O0
    SLICE_X38Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    11.027 r  dmem/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.981    12.008    pc/dm_dout[0]
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.319    12.327 r  pc/ram_reg_r1_0_7_0_5_i_11/O
                         net (fo=1, routed)           0.957    13.284    pc/ram_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124    13.408 r  pc/ram_reg_r1_0_7_0_5_i_3/O
                         net (fo=2, routed)           0.556    13.964    dreg/ram_reg_r2_0_7_0_5/DIA0
    SLICE_X38Y21         RAMD32                                       r  dreg/ram_reg_r2_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r2_0_7_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.786ns  (logic 2.760ns (20.020%)  route 11.026ns (79.980%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.925     1.381    pc/reg_q[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.152     1.533 r  pc/g0_b5/O
                         net (fo=22, routed)          1.951     3.485    pc/opcd_out[5]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.811 r  pc/ram_reg_0_255_0_0_i_41/O
                         net (fo=16, routed)          1.512     5.323    pc/ram_reg_0_255_0_0_i_41_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.447 r  pc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.790     6.237    pc/i__carry__0_i_10_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.361 r  pc/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.361    alu/ram_reg_0_255_0_0_i_19[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.608 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.659     7.268    pc/valout0[3]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.299     7.567 r  pc/ram_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.958     8.525    pc/ram_reg_0_255_0_0_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          2.076    10.725    dmem/ram_reg_0_255_6_6/A4
    SLICE_X42Y20         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    10.845 r  dmem/ram_reg_0_255_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.845    dmem/ram_reg_0_255_6_6/OC
    SLICE_X42Y20         MUXF7 (Prop_muxf7_I1_O)      0.247    11.092 r  dmem/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000    11.092    dmem/ram_reg_0_255_6_6/O0
    SLICE_X42Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    11.190 r  dmem/ram_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.646    11.836    pc/dm_dout[6]
    SLICE_X41Y19         LUT6 (Prop_lut6_I4_O)        0.319    12.155 r  pc/ram_reg_r1_0_7_6_7_i_3/O
                         net (fo=1, routed)           0.942    13.097    pc/ram_reg_r1_0_7_6_7_i_3_n_0
    SLICE_X41Y22         LUT3 (Prop_lut3_I1_O)        0.124    13.221 r  pc/ram_reg_r1_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.565    13.786    dreg/ram_reg_r2_0_7_6_7/D
    SLICE_X38Y23         RAMD32                                       r  dreg/ram_reg_r2_0_7_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r2_0_7_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.786ns  (logic 2.760ns (20.020%)  route 11.026ns (79.980%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.925     1.381    pc/reg_q[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.152     1.533 r  pc/g0_b5/O
                         net (fo=22, routed)          1.951     3.485    pc/opcd_out[5]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.811 r  pc/ram_reg_0_255_0_0_i_41/O
                         net (fo=16, routed)          1.512     5.323    pc/ram_reg_0_255_0_0_i_41_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.447 r  pc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.790     6.237    pc/i__carry__0_i_10_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.361 r  pc/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.361    alu/ram_reg_0_255_0_0_i_19[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.608 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.659     7.268    pc/valout0[3]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.299     7.567 r  pc/ram_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.958     8.525    pc/ram_reg_0_255_0_0_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          2.076    10.725    dmem/ram_reg_0_255_6_6/A4
    SLICE_X42Y20         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    10.845 r  dmem/ram_reg_0_255_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.845    dmem/ram_reg_0_255_6_6/OC
    SLICE_X42Y20         MUXF7 (Prop_muxf7_I1_O)      0.247    11.092 r  dmem/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000    11.092    dmem/ram_reg_0_255_6_6/O0
    SLICE_X42Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    11.190 r  dmem/ram_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.646    11.836    pc/dm_dout[6]
    SLICE_X41Y19         LUT6 (Prop_lut6_I4_O)        0.319    12.155 r  pc/ram_reg_r1_0_7_6_7_i_3/O
                         net (fo=1, routed)           0.942    13.097    pc/ram_reg_r1_0_7_6_7_i_3_n_0
    SLICE_X41Y22         LUT3 (Prop_lut3_I1_O)        0.124    13.221 r  pc/ram_reg_r1_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.565    13.786    dreg/ram_reg_r2_0_7_6_7/D
    SLICE_X38Y23         RAMD32                                       r  dreg/ram_reg_r2_0_7_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.597ns  (logic 2.760ns (20.299%)  route 10.837ns (79.701%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.925     1.381    pc/reg_q[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.152     1.533 r  pc/g0_b5/O
                         net (fo=22, routed)          1.951     3.485    pc/opcd_out[5]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.811 r  pc/ram_reg_0_255_0_0_i_41/O
                         net (fo=16, routed)          1.512     5.323    pc/ram_reg_0_255_0_0_i_41_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.447 r  pc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.790     6.237    pc/i__carry__0_i_10_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.361 r  pc/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.361    alu/ram_reg_0_255_0_0_i_19[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.608 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.659     7.268    pc/valout0[3]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.299     7.567 r  pc/ram_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.958     8.525    pc/ram_reg_0_255_0_0_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          2.076    10.725    dmem/ram_reg_0_255_6_6/A4
    SLICE_X42Y20         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    10.845 r  dmem/ram_reg_0_255_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.845    dmem/ram_reg_0_255_6_6/OC
    SLICE_X42Y20         MUXF7 (Prop_muxf7_I1_O)      0.247    11.092 r  dmem/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000    11.092    dmem/ram_reg_0_255_6_6/O0
    SLICE_X42Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    11.190 r  dmem/ram_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.646    11.836    pc/dm_dout[6]
    SLICE_X41Y19         LUT6 (Prop_lut6_I4_O)        0.319    12.155 r  pc/ram_reg_r1_0_7_6_7_i_3/O
                         net (fo=1, routed)           0.942    13.097    pc/ram_reg_r1_0_7_6_7_i_3_n_0
    SLICE_X41Y22         LUT3 (Prop_lut3_I1_O)        0.124    13.221 r  pc/ram_reg_r1_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.376    13.597    dreg/ram_reg_r1_0_7_6_7/D
    SLICE_X38Y23         RAMD32                                       r  dreg/ram_reg_r1_0_7_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.597ns  (logic 2.760ns (20.299%)  route 10.837ns (79.701%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.925     1.381    pc/reg_q[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.152     1.533 r  pc/g0_b5/O
                         net (fo=22, routed)          1.951     3.485    pc/opcd_out[5]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.811 r  pc/ram_reg_0_255_0_0_i_41/O
                         net (fo=16, routed)          1.512     5.323    pc/ram_reg_0_255_0_0_i_41_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.447 r  pc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.790     6.237    pc/i__carry__0_i_10_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.361 r  pc/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.361    alu/ram_reg_0_255_0_0_i_19[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.608 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.659     7.268    pc/valout0[3]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.299     7.567 r  pc/ram_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.958     8.525    pc/ram_reg_0_255_0_0_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          2.076    10.725    dmem/ram_reg_0_255_6_6/A4
    SLICE_X42Y20         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    10.845 r  dmem/ram_reg_0_255_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.845    dmem/ram_reg_0_255_6_6/OC
    SLICE_X42Y20         MUXF7 (Prop_muxf7_I1_O)      0.247    11.092 r  dmem/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000    11.092    dmem/ram_reg_0_255_6_6/O0
    SLICE_X42Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    11.190 r  dmem/ram_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.646    11.836    pc/dm_dout[6]
    SLICE_X41Y19         LUT6 (Prop_lut6_I4_O)        0.319    12.155 r  pc/ram_reg_r1_0_7_6_7_i_3/O
                         net (fo=1, routed)           0.942    13.097    pc/ram_reg_r1_0_7_6_7_i_3_n_0
    SLICE_X41Y22         LUT3 (Prop_lut3_I1_O)        0.124    13.221 r  pc/ram_reg_r1_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.376    13.597    dreg/ram_reg_r1_0_7_6_7/D
    SLICE_X38Y23         RAMD32                                       r  dreg/ram_reg_r1_0_7_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.440ns  (logic 2.869ns (21.345%)  route 10.571ns (78.655%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.925     1.381    pc/reg_q[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.152     1.533 r  pc/g0_b5/O
                         net (fo=22, routed)          1.951     3.485    pc/opcd_out[5]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.811 r  pc/ram_reg_0_255_0_0_i_41/O
                         net (fo=16, routed)          1.512     5.323    pc/ram_reg_0_255_0_0_i_41_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.447 r  pc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.790     6.237    pc/i__carry__0_i_10_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.361 r  pc/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.361    alu/ram_reg_0_255_0_0_i_19[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.608 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.659     7.268    pc/valout0[3]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.299     7.567 r  pc/ram_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.958     8.525    pc/ram_reg_0_255_0_0_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          1.607    10.256    dmem/ram_reg_0_255_1_1/A4
    SLICE_X42Y17         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.277    10.533 r  dmem/ram_reg_0_255_1_1/RAMS64E_B/O
                         net (fo=1, routed)           0.000    10.533    dmem/ram_reg_0_255_1_1/OB
    SLICE_X42Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    10.742 r  dmem/ram_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000    10.742    dmem/ram_reg_0_255_1_1/O1
    SLICE_X42Y17         MUXF8 (Prop_muxf8_I1_O)      0.088    10.830 r  dmem/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.305    11.135    pc/dm_dout[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I4_O)        0.319    11.454 r  pc/ram_reg_r1_0_7_0_5_i_8/O
                         net (fo=1, routed)           0.811    12.265    pc/ram_reg_r1_0_7_0_5_i_8_n_0
    SLICE_X40Y19         LUT3 (Prop_lut3_I1_O)        0.124    12.389 r  pc/ram_reg_r1_0_7_0_5_i_2/O
                         net (fo=2, routed)           1.051    13.440    dreg/ram_reg_r1_0_7_0_5/DIA1
    SLICE_X38Y22         RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r2_0_7_0_5/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.418ns  (logic 2.760ns (20.569%)  route 10.658ns (79.431%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.925     1.381    pc/reg_q[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.152     1.533 r  pc/g0_b5/O
                         net (fo=22, routed)          1.951     3.485    pc/opcd_out[5]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.811 r  pc/ram_reg_0_255_0_0_i_41/O
                         net (fo=16, routed)          1.512     5.323    pc/ram_reg_0_255_0_0_i_41_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.447 r  pc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.790     6.237    pc/i__carry__0_i_10_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.361 r  pc/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.361    alu/ram_reg_0_255_0_0_i_19[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.608 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.659     7.268    pc/valout0[3]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.299     7.567 r  pc/ram_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.958     8.525    pc/ram_reg_0_255_0_0_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          1.786    10.435    dmem/ram_reg_0_255_3_3/A4
    SLICE_X42Y18         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    10.555 r  dmem/ram_reg_0_255_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.555    dmem/ram_reg_0_255_3_3/OC
    SLICE_X42Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    10.802 r  dmem/ram_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    10.802    dmem/ram_reg_0_255_3_3/O0
    SLICE_X42Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    10.900 r  dmem/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.292    11.192    pc/dm_dout[3]
    SLICE_X41Y18         LUT6 (Prop_lut6_I4_O)        0.319    11.511 r  pc/ram_reg_r1_0_7_0_5_i_12/O
                         net (fo=1, routed)           1.287    12.798    pc/ram_reg_r1_0_7_0_5_i_12_n_0
    SLICE_X43Y21         LUT3 (Prop_lut3_I1_O)        0.124    12.922 r  pc/ram_reg_r1_0_7_0_5_i_4/O
                         net (fo=2, routed)           0.496    13.418    dreg/ram_reg_r2_0_7_0_5/DIB1
    SLICE_X38Y21         RAMD32                                       r  dreg/ram_reg_r2_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.407ns  (logic 2.760ns (20.586%)  route 10.647ns (79.414%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.925     1.381    pc/reg_q[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.152     1.533 r  pc/g0_b5/O
                         net (fo=22, routed)          1.951     3.485    pc/opcd_out[5]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.811 r  pc/ram_reg_0_255_0_0_i_41/O
                         net (fo=16, routed)          1.512     5.323    pc/ram_reg_0_255_0_0_i_41_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.447 r  pc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.790     6.237    pc/i__carry__0_i_10_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.361 r  pc/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.361    alu/ram_reg_0_255_0_0_i_19[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.608 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.659     7.268    pc/valout0[3]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.299     7.567 r  pc/ram_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.958     8.525    pc/ram_reg_0_255_0_0_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          1.786    10.435    dmem/ram_reg_0_255_3_3/A4
    SLICE_X42Y18         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    10.555 r  dmem/ram_reg_0_255_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.555    dmem/ram_reg_0_255_3_3/OC
    SLICE_X42Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    10.802 r  dmem/ram_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    10.802    dmem/ram_reg_0_255_3_3/O0
    SLICE_X42Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    10.900 r  dmem/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.292    11.192    pc/dm_dout[3]
    SLICE_X41Y18         LUT6 (Prop_lut6_I4_O)        0.319    11.511 r  pc/ram_reg_r1_0_7_0_5_i_12/O
                         net (fo=1, routed)           1.287    12.798    pc/ram_reg_r1_0_7_0_5_i_12_n_0
    SLICE_X43Y21         LUT3 (Prop_lut3_I1_O)        0.124    12.922 r  pc/ram_reg_r1_0_7_0_5_i_4/O
                         net (fo=2, routed)           0.485    13.407    dreg/ram_reg_r1_0_7_0_5/DIB1
    SLICE_X38Y22         RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.383ns  (logic 2.944ns (21.998%)  route 10.439ns (78.002%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=4 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.925     1.381    pc/reg_q[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.152     1.533 r  pc/g0_b5/O
                         net (fo=22, routed)          1.951     3.485    pc/opcd_out[5]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.811 r  pc/ram_reg_0_255_0_0_i_41/O
                         net (fo=16, routed)          1.512     5.323    pc/ram_reg_0_255_0_0_i_41_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.447 r  pc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.790     6.237    pc/i__carry__0_i_10_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.361 r  pc/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.361    alu/ram_reg_0_255_0_0_i_19[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.967 r  alu/valout0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.694     7.661    pc/valout0[6]
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.306     7.967 r  pc/ram_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           1.124     9.091    pc/ram_reg_0_255_0_0_i_13_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.215 r  pc/ram_reg_0_255_0_0_i_2/O
                         net (fo=40, routed)          1.372    10.587    dmem/ram_reg_0_255_4_4/A7
    SLICE_X38Y19         MUXF8 (Prop_muxf8_S_O)       0.283    10.870 r  dmem/ram_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.300    11.170    pc/dm_dout[4]
    SLICE_X41Y19         LUT6 (Prop_lut6_I4_O)        0.319    11.489 r  pc/ram_reg_r1_0_7_0_5_i_19/O
                         net (fo=1, routed)           0.976    12.465    pc/ram_reg_r1_0_7_0_5_i_19_n_0
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.124    12.589 r  pc/ram_reg_r1_0_7_0_5_i_7/O
                         net (fo=2, routed)           0.794    13.383    dreg/ram_reg_r1_0_7_0_5/DIC0
    SLICE_X38Y22         RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/reg_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE                         0.000     0.000 r  pc/reg_q_reg[2]/C
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pc/reg_q_reg[2]/Q
                         net (fo=25, routed)          0.185     0.326    pc/reg_q[2]
    SLICE_X36Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  pc/reg_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    pc/pc_in0_out[2]
    SLICE_X36Y20         FDCE                                         r  pc/reg_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.557%)  route 0.241ns (56.443%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE                         0.000     0.000 r  pc/reg_q_reg[0]/C
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pc/reg_q_reg[0]/Q
                         net (fo=27, routed)          0.241     0.382    pc/reg_q[0]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.045     0.427 r  pc/reg_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.427    pc/pc_in0_out[1]
    SLICE_X36Y20         FDCE                                         r  pc/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.718%)  route 0.260ns (58.282%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE                         0.000     0.000 r  pc/reg_q_reg[0]/C
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  pc/reg_q_reg[0]/Q
                         net (fo=27, routed)          0.260     0.401    pc/reg_q[0]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.446 r  pc/reg_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.446    pc/pc_in0_out[0]
    SLICE_X36Y20         FDCE                                         r  pc/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/reg_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.296ns (51.775%)  route 0.276ns (48.225%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE                         0.000     0.000 r  pc/reg_q_reg[0]/C
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pc/reg_q_reg[0]/Q
                         net (fo=27, routed)          0.215     0.356    pc/reg_q[0]
    SLICE_X36Y21         LUT5 (Prop_lut5_I2_O)        0.048     0.404 r  pc/reg_q[4]_i_4/O
                         net (fo=1, routed)           0.061     0.465    pc/plusOp[4]
    SLICE_X36Y21         LUT4 (Prop_lut4_I2_O)        0.107     0.572 r  pc/reg_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.572    pc/pc_in0_out[4]
    SLICE_X36Y21         FDCE                                         r  pc/reg_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMA/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.186ns (29.195%)  route 0.451ns (70.805%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.237     0.378    pc/reg_q[4]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.423 r  pc/g0_b8/O
                         net (fo=28, routed)          0.215     0.637    dreg/ram_reg_r1_0_7_0_5/ADDRD2
    SLICE_X38Y22         RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMA_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.186ns (29.195%)  route 0.451ns (70.805%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.237     0.378    pc/reg_q[4]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.423 r  pc/g0_b8/O
                         net (fo=28, routed)          0.215     0.637    dreg/ram_reg_r1_0_7_0_5/ADDRD2
    SLICE_X38Y22         RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMB/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.186ns (29.195%)  route 0.451ns (70.805%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.237     0.378    pc/reg_q[4]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.423 r  pc/g0_b8/O
                         net (fo=28, routed)          0.215     0.637    dreg/ram_reg_r1_0_7_0_5/ADDRD2
    SLICE_X38Y22         RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMB_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.186ns (29.195%)  route 0.451ns (70.805%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.237     0.378    pc/reg_q[4]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.423 r  pc/g0_b8/O
                         net (fo=28, routed)          0.215     0.637    dreg/ram_reg_r1_0_7_0_5/ADDRD2
    SLICE_X38Y22         RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMC/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.186ns (29.195%)  route 0.451ns (70.805%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.237     0.378    pc/reg_q[4]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.423 r  pc/g0_b8/O
                         net (fo=28, routed)          0.215     0.637    dreg/ram_reg_r1_0_7_0_5/ADDRD2
    SLICE_X38Y22         RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/reg_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMC_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.186ns (29.195%)  route 0.451ns (70.805%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE                         0.000     0.000 r  pc/reg_q_reg[4]/C
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pc/reg_q_reg[4]/Q
                         net (fo=22, routed)          0.237     0.378    pc/reg_q[4]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.423 r  pc/g0_b8/O
                         net (fo=28, routed)          0.215     0.637    dreg/ram_reg_r1_0_7_0_5/ADDRD2
    SLICE_X38Y22         RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------





