Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 17 21:51:45 2021
| Host         : dabby running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             107 |           32 |
| Yes          | No                    | No                     |              30 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------+----------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |       Enable Signal      |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------+----------------------------------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG | i_btn0_IBUF              |                                              |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG |                          | inst_rgb_blink_sw_control/o_led_r[0]_i_1_n_0 |                8 |             26 |         3.25 |
|  i_clk_IBUF_BUFG |                          | inst_on_sw_led_blink/o_led[0]_i_1_n_0        |                8 |             26 |         3.25 |
|  i_clk_IBUF_BUFG | inst_led_blink_odd/state |                                              |                8 |             26 |         3.25 |
|  i_clk_IBUF_BUFG |                          | inst_rgb_blink_sw_control/o_led_g[0]_i_1_n_0 |                8 |             27 |         3.38 |
|  i_clk_IBUF_BUFG |                          | inst_rgb_blink_sw_control/o_led_b[0]_i_1_n_0 |                8 |             28 |         3.50 |
|  i_clk_IBUF_BUFG |                          |                                              |               10 |             32 |         3.20 |
+------------------+--------------------------+----------------------------------------------+------------------+----------------+--------------+


