# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../thinpad_top.srcs/sources_1/imports/alu_vhdl/two_not.vhd" \
"../../../../thinpad_top.srcs/sources_1/imports/alu_vhdl/two_rol.vhd" \
"../../../../thinpad_top.srcs/sources_1/imports/alu_vhdl/two_sll.vhd" \
"../../../../thinpad_top.srcs/sources_1/imports/alu_vhdl/two_sra.vhd" \
"../../../../thinpad_top.srcs/sources_1/imports/alu_vhdl/two_srl.vhd" \

# Do not sort compile order
nosort
