#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb  2 09:06:35 2020
# Process ID: 7792
# Current directory: E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17780 E:\Exercise\FPGA\v3edu\test03_ddr_rd_ctrl\design2\ddr3_hdmi.xpr
# Log file: E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.xpr
INFO: [Project 1-313] Project file moved from 'E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 860.586 ; gain = 152.348
update_compile_order -fileset sources_1
generate_target Simulation [get_files E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr3_ctrl'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 913.879 ; gain = 28.379
export_ip_user_files -of_objects [get_files E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -directory E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/../Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Error: ¨ª?????¨¬?¡¤¨¬??¨º??¨¤¡§?
#        Unable to replace existing ini file (modelsim.ini).  File can not be renamed.
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:08:30 on Feb 02,2020
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv 
# -- Compiling module xpm_cdc_single
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# End time: 10:08:31 on Feb 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:08:31 on Feb 02,2020
# vcom -64 -93 -work xpm D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd 
# ** Error (suppressible): (vcom-19) Failed to access library 'E:/Material/FPGA/Xilinx/Xlib10.7/xpm' at "E:/Material/FPGA/Xilinx/Xlib10.7/xpm".
# No such file or directory. (errno = ENOENT)
# End time: 10:08:31 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
# Error in macro ./tb_ddr3_hdmi_compile.do line 23
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:08:31 on Feb 02,2020
# vcom -64 -93 -work xpm D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd 
# ** Error (suppressible): (vcom-19) Failed to access library 'E:/Material/FPGA/Xilinx/Xlib10.7/xpm' at "E:/Material/FPGA/Xilinx/Xlib10.7/xpm".
# No such file or directory. (errno = ENOENT)
# End time: 10:08:31 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {D:\ProgramData\modeltech64_10.7\win64\vcom.EXE} -64 -93 -work xpm D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "D:\\ProgramData\\modeltech64_10.7\\win64\\vcom -64 -93 -work xpm  \
# "D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd" \
# "
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:07:32 . Memory (MB): peak = 926.402 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:07:34 . Memory (MB): peak = 926.402 ; gain = 7.109
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:16:37 on Feb 02,2020
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# End time: 10:16:37 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:16:37 on Feb 02,2020
# vcom -64 -93 -work xpm D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 10:16:37 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:16:37 on Feb 02,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_arbit.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v 
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module ddr3_ctrl_mig
# -- Skipping module ddr3_ctrl
# -- Skipping module ddr3_clk_gen_clk_wiz
# -- Skipping module ddr3_clk_gen
# -- Skipping module A7_arbit
# -- Skipping module A7_rd_ctrl
# -- Compiling module A7_wr_ctrl
# -- Skipping module ddr3_hdmi
# 
# Top level modules:
# 	ddr3_hdmi
# End time: 10:16:38 on Feb 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:16:40 on Feb 02,2020
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 10:16:40 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:16:40 on Feb 02,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_ddr3_hdmi.v 
# -- Skipping module tb_ddr3_hdmi
# 
# Top level modules:
# 	tb_ddr3_hdmi
# End time: 10:16:40 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:16:40 on Feb 02,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:16:40 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 952.059 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '6' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=21112)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 952.059 ; gain = 10.156
set_property compxlib.modelsim_compiled_library_dir D:/ProgramData/Xilinx/XLib10.7 [current_project]
update_ip_catalog
update_ip_catalog
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/ProgramData/Xilinx/XLib10.7/modelsim.ini' copied to run dir:'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:18:50 on Feb 02,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_arbit.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v 
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module ddr3_ctrl_mig
# -- Skipping module ddr3_ctrl
# -- Skipping module ddr3_clk_gen_clk_wiz
# -- Skipping module ddr3_clk_gen
# -- Skipping module A7_arbit
# -- Skipping module A7_rd_ctrl
# -- Skipping module A7_wr_ctrl
# -- Skipping module ddr3_hdmi
# 
# Top level modules:
# 	ddr3_hdmi
# End time: 10:18:50 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:18:51 on Feb 02,2020
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 10:18:51 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:18:51 on Feb 02,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_ddr3_hdmi.v 
# -- Skipping module tb_ddr3_hdmi
# 
# Top level modules:
# 	tb_ddr3_hdmi
# End time: 10:18:51 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:18:51 on Feb 02,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:18:51 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=20240)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 969.484 ; gain = 12.340
compile_simlib -simulator modelsim -simulator_exec_path {D:/ProgramData/modeltech64_10.7/win64} -family kintex7 -family virtex7 -family artix7 -family spartan7 -family zynq -language all -library all -dir {D:/ProgramData/Xilinx/XLib10.7} -force
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.............................................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 442 IP libraries.

setup_ip_static_library: Time (s): cpu = 00:01:06 ; elapsed = 00:02:37 . Memory (MB): peak = 1318.930 ; gain = 349.445
INFO: [Vivado 12-5496] Finding simulator executables and checking version...
WARNING: [Vivado 12-5495] Detected incompatible modelsim simulator installation version '10.7'! The supported simulator version for the current Vivado release is '10.6c'.
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'modelsim' simulator in 'D:\ProgramData\Xilinx\XLib10.7'
Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
vmap -c 
Copying D:/ProgramData/modeltech64_10.7/win64/../modelsim.ini to modelsim.ini

Compiling verilog library 'secureip'...
compile_simlib: 0 error(s), 1 warning(s), 0.27 % complete

Compiling vhdl library 'unisim'... vhdl library 'unimacro'...[0 error(s), 1 warning(s)] vhdl library 'unifast'...[0 error(s), 1 warning(s)]
compile_simlib: 0 error(s), 3 warning(s), 0.54 % complete

Compiling verilog library 'unisim'... verilog library 'unimacro'...[0 error(s), 1 warning(s)] verilog library 'unifast'...[0 error(s), 1 warning(s)]
compile_simlib: 0 error(s), 3 warning(s), 0.81 % complete

Compiling verilog library 'simprim'...
compile_simlib: 0 error(s), 1 warning(s), 1.08 % complete

Compiling vhdl library 'xpm'...
compile_simlib: 0 error(s), 1 warning(s), 1.36 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/xpm".

Compiling verilog library 'xpm'...
compile_simlib: 0 error(s), 1 warning(s), 1.63 % complete

Compiling verilog library 'xilinx_vip'...
compile_simlib: 0 error(s), 1 warning(s), 1.90 % complete

Compiling vhdl library 'ahblite_axi_bridge_v3_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 2.17 % complete

Compiling verilog library 'audio_clock_recovery_v1_0'...
compile_simlib: 0 error(s), 1 warning(s), 2.44 % complete

Compiling verilog library 'audio_tpg_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 2.71 % complete

Compiling verilog library 'av_pat_gen_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 2.98 % complete

Compiling verilog library 'axis_infrastructure_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 3.25 % complete

Compiling verilog library 'axis_protocol_checker_v1_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 3.52 % complete

Compiling verilog library 'axis_protocol_checker_v1_2_3'...
compile_simlib: 0 error(s), 1 warning(s), 3.79 % complete

Compiling verilog library 'axis_protocol_checker_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 4.07 % complete

Compiling vhdl library 'axi_ahblite_bridge_v3_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 4.34 % complete

Compiling verilog library 'axi_amm_bridge_v1_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 4.61 % complete

Compiling verilog library 'axi_chip2chip_v5_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 4.88 % complete

Compiling verilog library 'axi_infrastructure_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 5.15 % complete

Compiling verilog library 'axi_jtag_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 5.42 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 5.69 % complete

Compiling verilog library 'axi_pcie3_v3_0_7'...
compile_simlib: 0 error(s), 3 warning(s), 5.96 % complete

Compiling verilog library 'axi_perf_mon_v5_0_19'...
compile_simlib: 0 error(s), 1 warning(s), 6.23 % complete

Compiling verilog library 'blk_mem_gen_v8_3_6'...
compile_simlib: 0 error(s), 1 warning(s), 6.50 % complete

Compiling verilog library 'blk_mem_gen_v8_4_1'...
compile_simlib: 0 error(s), 1 warning(s), 6.78 % complete

Compiling vhdl library 'bsip_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 7.05 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/bsip_v1_1_0".

Compiling verilog library 'bsip_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 7.32 % complete

Compiling verilog library 'bs_mux_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 7.59 % complete

Compiling verilog library 'clk_vip_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 7.86 % complete

Compiling verilog library 'cmac_usplus_v2_4_3'...
compile_simlib: 0 error(s), 1 warning(s), 8.13 % complete

Compiling verilog library 'cmac_v2_3_3'...
compile_simlib: 0 error(s), 1 warning(s), 8.40 % complete

Compiling vhdl library 'compact_gt_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 8.67 % complete

Compiling verilog library 'dist_mem_gen_v8_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 8.94 % complete

Compiling verilog library 'ecc_v2_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 9.21 % complete

Compiling vhdl library 'emc_common_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 9.49 % complete

Compiling vhdl library 'ethernet_1_10_25g_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 9.76 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/ethernet_1_10_25g_v2_0_1".

Compiling verilog library 'ethernet_1_10_25g_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 10.03 % complete

Compiling vhdl library 'ethernet_1_10_25g_v2_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 10.30 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/ethernet_1_10_25g_v2_1_0".

Compiling verilog library 'ethernet_1_10_25g_v2_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 10.57 % complete

Compiling vhdl library 'fifo_generator_v13_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 10.84 % complete

Compiling vhdl library 'fifo_generator_v13_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 11.11 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/fifo_generator_v13_1_4".

Compiling verilog library 'fifo_generator_v13_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 11.38 % complete

Compiling vhdl library 'fifo_generator_v13_2_2'...
compile_simlib: 0 error(s), 1 warning(s), 11.65 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/fifo_generator_v13_2_2".

Compiling verilog library 'fifo_generator_v13_2_2'...
compile_simlib: 0 error(s), 1 warning(s), 11.92 % complete

Compiling vhdl library 'fit_timer_v2_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 12.20 % complete

Compiling verilog library 'generic_baseblocks_v2_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 12.47 % complete

Compiling verilog library 'gigantic_mux'...
compile_simlib: 0 error(s), 1 warning(s), 12.74 % complete

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 13.01 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/gig_ethernet_pcs_pma_v16_1_4".

Compiling verilog library 'gig_ethernet_pcs_pma_v16_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 13.28 % complete

Compiling vhdl library 'gmii_to_rgmii_v4_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 13.55 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
compile_simlib: 0 error(s), 1 warning(s), 13.82 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_6_10'...
compile_simlib: 0 error(s), 1 warning(s), 14.09 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_7_4'...
compile_simlib: 0 error(s), 1 warning(s), 14.36 % complete

Compiling verilog library 'hbm_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 14.63 % complete

Compiling verilog library 'hdcp22_cipher_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 14.91 % complete

Compiling verilog library 'hdcp22_rng_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 15.18 % complete

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 15.45 % complete

Compiling verilog library 'hdcp_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 15.72 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_2_3'...
compile_simlib: 0 error(s), 1 warning(s), 15.99 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_3_1'...
compile_simlib: 0 error(s), 1 warning(s), 16.26 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_4_0'...
compile_simlib: 0 error(s), 1 warning(s), 16.53 % complete

Compiling verilog library 'i2s_receiver_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 16.80 % complete

Compiling verilog library 'i2s_transmitter_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 17.07 % complete

Compiling verilog library 'ibert_lib_v1_0_5'...
compile_simlib: 0 error(s), 17 warning(s), 17.34 % complete

Compiling verilog library 'ieee802d3_clause74_fec_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 17.62 % complete

Compiling verilog library 'interlaken_v2_4_1'...
compile_simlib: 0 error(s), 1 warning(s), 17.89 % complete

Compiling verilog library 'in_system_ibert_v1_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 18.16 % complete

Compiling vhdl library 'iomodule_v3_1_3'...
compile_simlib: 0 error(s), 1 warning(s), 18.43 % complete

Compiling verilog library 'jesd204c_v3_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 18.70 % complete

Compiling verilog library 'jesd204_v7_2_3'...
compile_simlib: 0 error(s), 1 warning(s), 18.97 % complete

Compiling verilog library 'jtag_axi'...
compile_simlib: 0 error(s), 1 warning(s), 19.24 % complete

Compiling vhdl library 'lib_cdc_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 19.51 % complete

Compiling vhdl library 'lib_pkg_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 19.78 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 20.05 % complete

Compiling vhdl library 'lmb_v10_v3_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 20.33 % complete

Compiling verilog library 'ltlib_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 20.60 % complete

Compiling verilog library 'lut_buffer_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 20.87 % complete

Compiling verilog library 'lut_buffer_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 21.14 % complete

Compiling verilog library 'l_ethernet_v2_3_3'...
compile_simlib: 0 error(s), 1 warning(s), 21.41 % complete

Compiling vhdl library 'microblaze_v10_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 21.68 % complete

Compiling vhdl library 'microblaze_v9_5_4'...
compile_simlib: 0 error(s), 1 warning(s), 21.95 % complete

Compiling vhdl library 'mii_to_rmii_v2_0_19'...
compile_simlib: 0 error(s), 1 warning(s), 22.22 % complete

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 22.49 % complete

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 22.76 % complete

Compiling verilog library 'mipi_dphy_v4_1_1'...
compile_simlib: 0 error(s), 1 warning(s), 23.04 % complete

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 23.31 % complete

Compiling vhdl library 'mutex_v2_1_9'...
compile_simlib: 0 error(s), 1 warning(s), 23.58 % complete

Compiling verilog library 'oddr_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 23.85 % complete

Compiling vhdl library 'pci32_v5_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 24.12 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/pci32_v5_0_11".

Compiling verilog library 'pci32_v5_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 24.39 % complete

Compiling vhdl library 'pci64_v5_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 24.66 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/pci64_v5_0_11".

Compiling verilog library 'pci64_v5_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 24.93 % complete

Compiling verilog library 'pcie_jtag_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 25.20 % complete

Compiling vhdl library 'pc_cfr_v6_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 25.47 % complete

Compiling vhdl library 'pc_cfr_v6_1_3'...
compile_simlib: 0 error(s), 1 warning(s), 25.75 % complete

Compiling vhdl library 'pc_cfr_v6_2_0'...
compile_simlib: 0 error(s), 1 warning(s), 26.02 % complete

Compiling verilog library 'qdma_v2_0_0'...
compile_simlib: 0 error(s), 504 warning(s), 26.29 % complete

Compiling verilog library 'rst_vip_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 26.56 % complete

Compiling verilog library 'smartconnect_v1_0'...
compile_simlib: 0 error(s), 17 warning(s), 26.83 % complete

Compiling verilog library 'sd_fec_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 27.10 % complete

Compiling verilog library 'sem_ultra_v3_1_8'...
compile_simlib: 0 error(s), 1 warning(s), 27.37 % complete

Compiling verilog library 'sem_v4_1_11'...
compile_simlib: 0 error(s), 1 warning(s), 27.64 % complete

Compiling verilog library 'sim_clk_gen_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 27.91 % complete

Compiling verilog library 'sim_rst_gen_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 28.18 % complete

Compiling vhdl library 'system_cache_v4_0_5'...
compile_simlib: 0 error(s), 4 warning(s), 28.46 % complete

Compiling verilog library 'ta_dma_v1_0_1'...
compile_simlib: 0 error(s), 2 warning(s), 28.73 % complete

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
compile_simlib: 0 error(s), 18 warning(s), 29.00 % complete

Compiling verilog library 'ten_gig_eth_mac_v15_1_6'...
compile_simlib: 0 error(s), 1 warning(s), 29.27 % complete

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 29.54 % complete

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
compile_simlib: 0 error(s), 1 warning(s), 29.81 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/timer_sync_1588_v1_2_4".

Compiling verilog library 'timer_sync_1588_v1_2_4'...
compile_simlib: 0 error(s), 1 warning(s), 30.08 % complete

Compiling vhdl library 'tmr_inject_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 30.35 % complete

Compiling vhdl library 'tmr_manager_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 30.62 % complete

Compiling vhdl library 'tmr_voter_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 30.89 % complete

Compiling vhdl library 'tsn_endpoint_ethernet_mac_block_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 31.17 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/tsn_endpoint_ethernet_mac_block_v1_0_2".

Compiling verilog library 'tsn_endpoint_ethernet_mac_block_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 31.44 % complete

Compiling vhdl library 'uhdsdi_gt_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 31.71 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/uhdsdi_gt_v1_0_2".

Compiling verilog library 'uhdsdi_gt_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 31.98 % complete

Compiling verilog library 'usxgmii_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 32.25 % complete

Compiling verilog library 'util_idelay_ctrl_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 32.52 % complete

Compiling verilog library 'util_reduced_logic_v2_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 32.79 % complete

Compiling verilog library 'util_vector_logic_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 33.06 % complete

Compiling verilog library 'vfb_v1_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 33.33 % complete

Compiling verilog library 'video_frame_crc_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 33.60 % complete

Compiling vhdl library 'vid_edid_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 33.88 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/vid_edid_v1_0_0".

Compiling verilog library 'vid_edid_v1_0_0'...
compile_simlib: 0 error(s), 3 warning(s), 34.15 % complete

Compiling vhdl library 'vid_phy_controller_v2_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 34.42 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/vid_phy_controller_v2_1_0".

Compiling verilog library 'vid_phy_controller_v2_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 34.69 % complete

Compiling vhdl library 'vid_phy_controller_v2_2_1'...
compile_simlib: 0 error(s), 1 warning(s), 34.96 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/vid_phy_controller_v2_2_1".

Compiling verilog library 'vid_phy_controller_v2_2_1'...
compile_simlib: 0 error(s), 1 warning(s), 35.23 % complete

Compiling verilog library 'v_axi4s_remap_v1_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 35.50 % complete

Compiling verilog library 'v_csc_v1_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 35.77 % complete

Compiling vhdl library 'v_deinterlacer_v4_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 36.04 % complete

Compiling verilog library 'v_deinterlacer_v5_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 36.31 % complete

Compiling verilog library 'v_demosaic_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 36.59 % complete

Compiling verilog library 'v_frmbuf_rd_v2_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 36.86 % complete

Compiling verilog library 'v_frmbuf_rd_v2_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 37.13 % complete

Compiling verilog library 'v_frmbuf_wr_v2_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 37.40 % complete

Compiling verilog library 'v_frmbuf_wr_v2_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 37.67 % complete

Compiling verilog library 'v_gamma_lut_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 37.94 % complete

Compiling verilog library 'v_hcresampler_v1_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 38.21 % complete

Compiling verilog library 'v_hdmi_rx_v2_0_0'...
compile_simlib: 0 error(s), 51 warning(s), 38.48 % complete

Compiling verilog library 'v_hdmi_rx_v3_0_0'...
compile_simlib: 0 error(s), 428 warning(s), 38.75 % complete

Compiling verilog library 'v_hdmi_tx_v2_0_0'...
compile_simlib: 0 error(s), 3 warning(s), 39.02 % complete

Compiling verilog library 'v_hdmi_tx_v3_0_0'...
compile_simlib: 0 error(s), 117 warning(s), 39.30 % complete

Compiling verilog library 'v_hscaler_v1_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 39.57 % complete

Compiling verilog library 'v_letterbox_v1_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 39.84 % complete

Compiling verilog library 'v_mix_v3_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 40.11 % complete

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 40.38 % complete

Compiling verilog library 'v_smpte_sdi_v3_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 40.65 % complete

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 40.92 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/v_smpte_uhdsdi_rx_v1_0_0".

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 41.19 % complete

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 41.46 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/v_smpte_uhdsdi_tx_v1_0_0".

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 41.73 % complete

Compiling verilog library 'v_smpte_uhdsdi_v1_0_5'...
compile_simlib: 0 error(s), 2 warning(s), 42.01 % complete

Compiling verilog library 'v_tpg_v7_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 42.28 % complete

Compiling verilog library 'v_uhdsdi_audio_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 42.55 % complete

Compiling verilog library 'v_uhdsdi_audio_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 42.82 % complete

Compiling verilog library 'v_uhdsdi_vidgen_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 43.09 % complete

Compiling verilog library 'v_vcresampler_v1_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 43.36 % complete

Compiling verilog library 'v_vid_in_axi4s_v4_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 43.63 % complete

Compiling verilog library 'v_vscaler_v1_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 43.90 % complete

Compiling vhdl library 'xaui_v12_3_4'...
compile_simlib: 0 error(s), 1 warning(s), 44.17 % complete

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 44.44 % complete

Compiling vhdl library 'xbip_utils_v3_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 44.72 % complete

Compiling verilog library 'xdma_v4_1_1'...
compile_simlib: 0 error(s), 512 warning(s), 44.99 % complete

Compiling verilog library 'xhmc_v1_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 45.26 % complete

Compiling verilog library 'xlconcat_v2_1_1'...
compile_simlib: 0 error(s), 1 warning(s), 45.53 % complete

Compiling verilog library 'xlconstant_v1_1_5'...
compile_simlib: 0 error(s), 1 warning(s), 45.80 % complete

Compiling verilog library 'xlslice_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 46.07 % complete

Compiling verilog library 'xsdbm_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 46.34 % complete

Compiling verilog library 'xsdbm_v3_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 46.61 % complete

Compiling verilog library 'xxv_ethernet_v2_4_1'...
compile_simlib: 0 error(s), 1 warning(s), 46.88 % complete

Compiling systemc library 'zynq_ultra_ps_e_v3_2_1'...
compile_simlib: 0 error(s), 0 warning(s), 47.15 % complete

Compiling vhdl library 'lib_srl_fifo_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 47.43 % complete

Compiling vhdl library 'lib_fifo_v1_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 47.70 % complete

Compiling vhdl library 'axi_datamover_v5_1_19'...
compile_simlib: 0 error(s), 1 warning(s), 47.97 % complete

Compiling verilog library 'amm_axi_bridge_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 48.24 % complete

Compiling verilog library 'axis_interconnect_v1_1_15'...
compile_simlib: 0 error(s), 1 warning(s), 48.51 % complete

Compiling verilog library 'ats_switch_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 48.78 % complete

Compiling verilog library 'axi4stream_vip_v1_1_3'...
compile_simlib: 0 error(s), 1 warning(s), 49.05 % complete

Compiling vhdl library 'v_tc_v6_1_12'...
compile_simlib: 0 error(s), 1 warning(s), 49.32 % complete

Compiling verilog library 'v_axi4s_vid_out_v4_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 49.59 % complete

Compiling verilog library 'axi4svideo_bridge_v1_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 49.86 % complete

Compiling vhdl library 'axis_accelerator_adapter_v2_1_13'...
compile_simlib: 0 error(s), 216 warning(s), 50.14 % complete

Compiling verilog library 'axis_broadcaster_v1_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 50.41 % complete

Compiling verilog library 'axis_clock_converter_v1_1_18'...
compile_simlib: 0 error(s), 1 warning(s), 50.68 % complete

Compiling verilog library 'axis_combiner_v1_1_15'...
compile_simlib: 0 error(s), 1 warning(s), 50.95 % complete

Compiling verilog library 'axis_data_fifo_v1_1_18'...
compile_simlib: 0 error(s), 1 warning(s), 51.22 % complete

Compiling verilog library 'axis_register_slice_v1_1_17'...
compile_simlib: 0 error(s), 1 warning(s), 51.49 % complete

Compiling verilog library 'axis_dwidth_converter_v1_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 51.76 % complete

Compiling verilog library 'axis_subset_converter_v1_1_17'...
compile_simlib: 0 error(s), 1 warning(s), 52.03 % complete

Compiling verilog library 'axis_switch_v1_1_17'...
compile_simlib: 0 error(s), 1 warning(s), 52.30 % complete

Compiling vhdl library 'axi_apb_bridge_v3_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 52.57 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 52.85 % complete

Compiling vhdl library 'axi_sg_v4_1_10'...
compile_simlib: 0 error(s), 1 warning(s), 53.12 % complete

Compiling vhdl library 'axi_cdma_v4_1_17'...
compile_simlib: 0 error(s), 1 warning(s), 53.39 % complete

Compiling verilog library 'axi_clock_converter_v2_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 53.66 % complete

Compiling verilog library 'axi_data_fifo_v2_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 53.93 % complete

Compiling verilog library 'axi_register_slice_v2_1_17'...
compile_simlib: 0 error(s), 1 warning(s), 54.20 % complete

Compiling verilog library 'axi_crossbar_v2_1_18'...
compile_simlib: 0 error(s), 1 warning(s), 54.47 % complete

Compiling vhdl library 'axi_dma_v7_1_18'...
compile_simlib: 0 error(s), 1 warning(s), 54.74 % complete

Compiling verilog library 'axi_protocol_converter_v2_1_17'...
compile_simlib: 0 error(s), 1 warning(s), 55.01 % complete

Compiling verilog library 'axi_dwidth_converter_v2_1_17'...
compile_simlib: 0 error(s), 1 warning(s), 55.28 % complete

Compiling vhdl library 'axi_emc_v3_0_17'...
compile_simlib: 0 error(s), 2 warning(s), 55.56 % complete

Compiling vhdl library 'axi_epc_v2_0_20'...
compile_simlib: 0 error(s), 1 warning(s), 55.83 % complete

Compiling vhdl library 'lib_bmg_v1_0_10'...
compile_simlib: 0 error(s), 1 warning(s), 56.10 % complete

Compiling vhdl library 'axi_ethernetlite_v3_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 56.37 % complete

Compiling vhdl library 'axi_ethernet_buffer_v2_0_18'...
compile_simlib: 0 error(s), 3 warning(s), 56.64 % complete

Compiling vhdl library 'axi_fifo_mm_s_v4_1_14'...
compile_simlib: 0 error(s), 1 warning(s), 56.91 % complete

Compiling verilog library 'axi_firewall_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 57.18 % complete

Compiling vhdl library 'interrupt_control_v3_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 57.45 % complete

Compiling vhdl library 'axi_gpio_v2_0_19'...
compile_simlib: 0 error(s), 1 warning(s), 57.72 % complete

Compiling vhdl library 'axi_hwicap_v3_0_21'...
compile_simlib: 0 error(s), 1 warning(s), 57.99 % complete

Compiling vhdl library 'axi_iic_v2_0_20'...
compile_simlib: 0 error(s), 1 warning(s), 58.27 % complete

Compiling vhdl library 'axi_intc_v4_1_11'...
compile_simlib: 0 error(s), 1 warning(s), 58.54 % complete

Compiling verilog library 'axi_interconnect_v1_7_14'...
compile_simlib: 0 error(s), 1 warning(s), 58.81 % complete

Compiling vhdl library 'axi_master_burst_v2_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 59.08 % complete

Compiling vhdl library 'axi_msg_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 59.35 % complete

Compiling vhdl library 'axi_mcdma_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 59.62 % complete

Compiling verilog library 'axi_mm2s_mapper_v1_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 59.89 % complete

Compiling verilog library 'axi_mmu_v2_1_15'...
compile_simlib: 0 error(s), 1 warning(s), 60.16 % complete

Compiling vhdl library 'axi_pcie_v2_8_9'...
compile_simlib: 0 error(s), 7 warning(s), 60.43 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/axi_pcie_v2_8_9".

Compiling verilog library 'axi_pcie_v2_8_9'...
compile_simlib: 0 error(s), 1 warning(s), 60.70 % complete

Compiling verilog library 'axi_protocol_checker_v1_1_17'...
compile_simlib: 0 error(s), 1 warning(s), 60.98 % complete

Compiling verilog library 'axi_protocol_checker_v2_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 61.25 % complete

Compiling vhdl library 'axi_quad_spi_v3_2_16'...
compile_simlib: 0 error(s), 12 warning(s), 61.52 % complete

Compiling verilog library 'axi_sideband_util_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 61.79 % complete

Compiling vhdl library 'axi_tft_v2_0_20'...
compile_simlib: 0 error(s), 1 warning(s), 62.06 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/axi_tft_v2_0_20".

Compiling verilog library 'axi_tft_v2_0_20'...
compile_simlib: 0 error(s), 1 warning(s), 62.33 % complete

Compiling vhdl library 'axi_timebase_wdt_v3_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 62.60 % complete

Compiling vhdl library 'axi_timer_v2_0_19'...
compile_simlib: 0 error(s), 1 warning(s), 62.87 % complete

Compiling vhdl library 'axi_traffic_gen_v2_0_18'...
compile_simlib: 0 error(s), 1 warning(s), 63.14 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/axi_traffic_gen_v2_0_18".

Compiling verilog library 'axi_traffic_gen_v2_0_18'...
compile_simlib: 0 error(s), 1 warning(s), 63.41 % complete

Compiling vhdl library 'axi_traffic_gen_v3_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 63.69 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/axi_traffic_gen_v3_0_3".

Compiling verilog library 'axi_traffic_gen_v3_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 63.96 % complete

Compiling vhdl library 'axi_uart16550_v2_0_19'...
compile_simlib: 0 error(s), 1 warning(s), 64.23 % complete

Compiling vhdl library 'axi_uartlite_v2_0_21'...
compile_simlib: 0 error(s), 1 warning(s), 64.50 % complete

Compiling vhdl library 'axi_usb2_device_v5_0_18'...
compile_simlib: 0 error(s), 1 warning(s), 64.77 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/axi_usb2_device_v5_0_18".

Compiling verilog library 'axi_usb2_device_v5_0_18'...
compile_simlib: 0 error(s), 1 warning(s), 65.04 % complete

Compiling vhdl library 'axi_utils_v2_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 65.31 % complete

Compiling vhdl library 'axi_vdma_v6_3_5'...
compile_simlib: 0 error(s), 1 warning(s), 65.58 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/axi_vdma_v6_3_5".

Compiling verilog library 'axi_vdma_v6_3_5'...
compile_simlib: 0 error(s), 1 warning(s), 65.85 % complete

Compiling vhdl library 'xbip_pipe_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 66.12 % complete

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 66.40 % complete

Compiling vhdl library 'xbip_addsub_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 66.67 % complete

Compiling vhdl library 'c_reg_fd_v12_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 66.94 % complete

Compiling vhdl library 'c_addsub_v12_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 67.21 % complete

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_19'...
compile_simlib: 0 error(s), 1 warning(s), 67.48 % complete

Compiling verilog library 'axi_vip_v1_1_3'...
compile_simlib: 0 error(s), 1 warning(s), 67.75 % complete

Compiling verilog library 'bs_switch_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 68.02 % complete

Compiling verilog library 'canfd_v1_0_10'...
compile_simlib: 0 error(s), 1 warning(s), 68.29 % complete

Compiling vhdl library 'can_v5_0_20'...
compile_simlib: 0 error(s), 1 warning(s), 68.56 % complete

Compiling vhdl library 'cic_compiler_v4_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 68.83 % complete

Compiling vhdl library 'xbip_bram18k_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 69.11 % complete

Compiling vhdl library 'mult_gen_v12_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 69.38 % complete

Compiling vhdl library 'cmpy_v6_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 69.65 % complete

Compiling vhdl library 'c_mux_bit_v12_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 69.92 % complete

Compiling vhdl library 'c_shift_ram_v12_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 70.19 % complete

Compiling vhdl library 'c_mux_bus_v12_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 70.46 % complete

Compiling vhdl library 'c_gate_bit_v12_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 70.73 % complete

Compiling vhdl library 'xbip_counter_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 71.00 % complete

Compiling vhdl library 'c_counter_binary_v12_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 71.27 % complete

Compiling vhdl library 'c_compare_v12_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 71.54 % complete

Compiling vhdl library 'convolution_v9_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 71.82 % complete

Compiling vhdl library 'cordic_v6_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 72.09 % complete

Compiling vhdl library 'cpri_v8_9_1'...
compile_simlib: 0 error(s), 1 warning(s), 72.36 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/cpri_v8_9_1".

Compiling verilog library 'cpri_v8_9_1'...
compile_simlib: 0 error(s), 3 warning(s), 72.63 % complete

Compiling vhdl library 'xbip_dsp48_acc_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 72.90 % complete

Compiling vhdl library 'xbip_accum_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 73.17 % complete

Compiling vhdl library 'c_accum_v12_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 73.44 % complete

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 73.71 % complete

Compiling vhdl library 'dds_compiler_v6_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 73.98 % complete

Compiling vhdl library 'dft_v4_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 74.25 % complete

Compiling vhdl library 'displayport_v7_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 74.53 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/displayport_v7_0_9".

Compiling verilog library 'displayport_v7_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 74.80 % complete

Compiling vhdl library 'displayport_v8_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 75.07 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/displayport_v8_0_1".

Compiling verilog library 'displayport_v8_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 75.34 % complete

Compiling vhdl library 'xbip_dsp48_mult_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 75.61 % complete

Compiling vhdl library 'floating_point_v7_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 75.88 % complete

Compiling vhdl library 'div_gen_v5_1_13'...
compile_simlib: 0 error(s), 1 warning(s), 76.15 % complete

Compiling vhdl library 'fir_compiler_v5_2_5'...
compile_simlib: 0 error(s), 2 warning(s), 76.42 % complete

Compiling vhdl library 'duc_ddc_compiler_v3_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 76.69 % complete

Compiling verilog library 'etrnic_v1_0_1'...
compile_simlib: 0 error(s), 2 warning(s), 76.96 % complete

Compiling verilog library 'etrnic_v1_1_0'...
compile_simlib: 0 error(s), 2 warning(s), 77.24 % complete

Compiling verilog library 'fc32_rs_fec_v1_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 77.51 % complete

Compiling verilog library 'fec_5g_common_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 77.78 % complete

Compiling verilog library 'fec_5g_common_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 78.05 % complete

Compiling vhdl library 'fir_compiler_v7_2_11'...
compile_simlib: 0 error(s), 1 warning(s), 78.32 % complete

Compiling verilog library 'flexo_100g_rs_fec_v1_0_7'...
compile_simlib: 0 error(s), 2 warning(s), 78.59 % complete

Compiling vhdl library 'floating_point_v7_1_6'...
compile_simlib: 0 error(s), 1 warning(s), 78.86 % complete

Compiling vhdl library 'g709_rs_encoder_v2_2_5'...
compile_simlib: 0 error(s), 1 warning(s), 79.13 % complete

Compiling vhdl library 'rs_toolbox_v9_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 79.40 % complete

Compiling vhdl library 'g709_rs_decoder_v2_2_6'...
compile_simlib: 0 error(s), 1 warning(s), 79.67 % complete

Compiling vhdl library 'g709_fec_v2_3_3'...
compile_simlib: 0 error(s), 1 warning(s), 79.95 % complete

Compiling vhdl library 'g975_efec_i4_v1_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 80.22 % complete

Compiling vhdl library 'g975_efec_i7_v2_0_17'...
compile_simlib: 0 error(s), 1 warning(s), 80.49 % complete

Compiling verilog library 'ieee802d3_200g_rs_fec_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 80.76 % complete

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 81.03 % complete

Compiling verilog library 'ieee802d3_400g_rs_fec_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 81.30 % complete

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 81.57 % complete

Compiling verilog library 'ieee802d3_rs_fec_v1_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 81.84 % complete

Compiling verilog library 'ieee802d3_rs_fec_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 82.11 % complete

Compiling verilog library 'ldpc_v2_0_1'...
compile_simlib: 0 error(s), 177 warning(s), 82.38 % complete

Compiling vhdl library 'lte_3gpp_channel_estimator_v2_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 82.66 % complete

Compiling vhdl library 'lte_3gpp_mimo_decoder_v3_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 82.93 % complete

Compiling vhdl library 'lte_3gpp_mimo_encoder_v4_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 83.20 % complete

Compiling vhdl library 'tcc_encoder_3gpplte_v4_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 83.47 % complete

Compiling vhdl library 'lte_dl_channel_encoder_v3_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 83.74 % complete

Compiling vhdl library 'xfft_v7_2_7'...
compile_simlib: 0 error(s), 1 warning(s), 84.01 % complete

Compiling vhdl library 'lte_fft_v2_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 84.28 % complete

Compiling vhdl library 'xbip_dsp48_multacc_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 84.55 % complete

Compiling vhdl library 'lte_pucch_receiver_v2_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 84.82 % complete

Compiling vhdl library 'xbip_multadd_v3_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 85.09 % complete

Compiling vhdl library 'lte_rach_detector_v3_1_3'...
compile_simlib: 0 error(s), 1 warning(s), 85.37 % complete

Compiling vhdl library 'lte_ul_channel_decoder_v4_0_14'...
compile_simlib: 0 error(s), 33 warning(s), 85.64 % complete

Compiling vhdl library 'mailbox_v2_1_10'...
compile_simlib: 0 error(s), 1 warning(s), 85.91 % complete

Compiling vhdl library 'mdm_v3_2_14'...
compile_simlib: 0 error(s), 1 warning(s), 86.18 % complete

Compiling vhdl library 'iomodule_v3_0'...
compile_simlib: 0 error(s), 1 warning(s), 86.45 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0'...
compile_simlib: 0 error(s), 1 warning(s), 86.72 % complete

Compiling vhdl library 'lmb_v10_v3_0'...
compile_simlib: 0 error(s), 1 warning(s), 86.99 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0'...
compile_simlib: 0 error(s), 1 warning(s), 87.26 % complete

Compiling vhdl library 'mdm_v3_2'...
compile_simlib: 0 error(s), 1 warning(s), 87.53 % complete

Compiling vhdl library 'microblaze_mcs_v2_3_6'...
compile_simlib: 0 error(s), 1 warning(s), 87.80 % complete

Compiling verilog library 'polar_v1_0_1'...
compile_simlib: 0 error(s), 72 warning(s), 88.08 % complete

Compiling vhdl library 'prc_v1_3_1'...
compile_simlib: 0 error(s), 1 warning(s), 88.35 % complete

Compiling verilog library 'processing_system7_vip_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 88.62 % complete

Compiling vhdl library 'proc_sys_reset_v5_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 88.89 % complete

Compiling vhdl library 'pr_axi_shutdown_manager_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 89.16 % complete

Compiling vhdl library 'pr_bitstream_monitor_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 89.43 % complete

Compiling vhdl library 'pr_decoupler_v1_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 89.70 % complete

Compiling vhdl library 'quadsgmii_v3_4_4'...
compile_simlib: 0 error(s), 1 warning(s), 89.97 % complete

Compiling vhdl library 'rs_decoder_v9_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 90.24 % complete

Compiling vhdl library 'rs_encoder_v9_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 90.51 % complete

Compiling vhdl library 'rxaui_v4_4_4'...
compile_simlib: 0 error(s), 1 warning(s), 90.79 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/rxaui_v4_4_4".

Compiling verilog library 'rxaui_v4_4_4'...
compile_simlib: 0 error(s), 1 warning(s), 91.06 % complete

Compiling verilog library 'sd_fec_v1_1_1'...
compile_simlib: 0 error(s), 296 warning(s), 91.33 % complete

Compiling vhdl library 'sid_v8_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 91.60 % complete

Compiling vhdl library 'spdif_v2_0_19'...
compile_simlib: 0 error(s), 1 warning(s), 91.87 % complete

Compiling vhdl library 'srio_gen2_v4_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 92.14 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/srio_gen2_v4_1_4".

Compiling verilog library 'srio_gen2_v4_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 92.41 % complete

Compiling vhdl library 'switch_core_top_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 92.68 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/switch_core_top_v1_0_5".

Compiling verilog library 'switch_core_top_v1_0_5'...
compile_simlib: 0 error(s), 2 warning(s), 92.95 % complete

Compiling vhdl library 'tcc_decoder_3gppmm_v2_0_17'...
compile_simlib: 0 error(s), 5 warning(s), 93.22 % complete

Compiling vhdl library 'tcc_encoder_3gpp_v5_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 93.50 % complete

Compiling vhdl library 'tmr_comparator_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 93.77 % complete

Compiling vhdl library 'tmr_sem_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 94.04 % complete

Compiling vhdl library 'tri_mode_ethernet_mac_v9_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 94.31 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/tri_mode_ethernet_mac_v9_0_12".

Compiling verilog library 'tri_mode_ethernet_mac_v9_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 94.58 % complete

Compiling vhdl library 'tsn_temac_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 94.85 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/tsn_temac_v1_0_3".

Compiling verilog library 'tsn_temac_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 95.12 % complete

Compiling verilog library 'videoaxi4s_bridge_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 95.39 % complete

Compiling vhdl library 'viterbi_v9_1_9'...
compile_simlib: 0 error(s), 1 warning(s), 95.66 % complete

Compiling vhdl library 'v_ccm_v6_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 95.93 % complete

Compiling vhdl library 'v_cfa_v7_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 96.21 % complete

Compiling vhdl library 'v_cresample_v4_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 96.48 % complete

Compiling vhdl library 'v_dual_splitter_v1_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 96.75 % complete
** Warning: (vlib-34) Library already exists at "D:/ProgramData/Xilinx/XLib10.7/v_dual_splitter_v1_0_8".

Compiling verilog library 'v_dual_splitter_v1_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 97.02 % complete

Compiling vhdl library 'v_enhance_v8_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 97.29 % complete

Compiling vhdl library 'v_gamma_v7_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 97.56 % complete

Compiling vhdl library 'v_osd_v6_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 97.83 % complete

Compiling vhdl library 'v_rgb2ycrcb_v7_1_12'...
compile_simlib: 0 error(s), 1 warning(s), 98.10 % complete

Compiling verilog library 'v_vid_sdi_tx_bridge_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 98.37 % complete

Compiling vhdl library 'v_ycrcb2rgb_v7_1_12'...
compile_simlib: 0 error(s), 1 warning(s), 98.64 % complete

Compiling vhdl library 'xbip_dsp48_macro_v3_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 98.92 % complete

Compiling vhdl library 'xfft_v9_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 99.19 % complete

Compiling vhdl library 'xfft_v9_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 99.46 % complete

Compiling verilog library 'xsdbs_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 99.73 % complete

Compiling verilog library 'zynq_ultra_ps_e_vip_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 100.00 % complete

***********************************************************************************************************************
*                                                 COMPILATION SUMMARY                                                 *
*                                                                                                                     *
*  Simulator used: modelsim                                                                                           *
*  Compiled on: Sun Feb  2 02:21:26 2020                                                                              *
*                                                                                                                     *
***********************************************************************************************************************
*  Library                                | Language |          Mapped Library Name           | Error(s) | Warning(s) *
*---------------------------------------------------------------------------------------------------------------------*
*  secureip                               | verilog  | secureip                               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | vhdl     | unisim                                 | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | vhdl     | unimacro                               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | vhdl     | unifast                                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | verilog  | unisims_ver                            | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | verilog  | unimacro_ver                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | verilog  | unifast_ver                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  simprim                                | verilog  | simprims_ver                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | vhdl     | xpm                                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | verilog  | xpm                                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xilinx_vip                             | verilog  | xilinx_vip                             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ahblite_axi_bridge_v3_0_13             | vhdl     | ahblite_axi_bridge_v3_0_13             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_clock_recovery_v1_0              | verilog  | audio_clock_recovery_v1_0              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_tpg_v1_0_0                       | verilog  | audio_tpg_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v1_0_0                      | verilog  | av_pat_gen_v1_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_infrastructure_v1_1_0             | verilog  | axis_infrastructure_v1_1_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_1_16          | verilog  | axis_protocol_checker_v1_1_16          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_2_3           | verilog  | axis_protocol_checker_v1_2_3           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v2_0_1           | verilog  | axis_protocol_checker_v2_0_1           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ahblite_bridge_v3_0_14             | vhdl     | axi_ahblite_bridge_v3_0_14             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_amm_bridge_v1_0_7                  | verilog  | axi_amm_bridge_v1_0_7                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_chip2chip_v5_0_3                   | verilog  | axi_chip2chip_v5_0_3                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_infrastructure_v1_1_0              | verilog  | axi_infrastructure_v1_1_0              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_jtag_v1_0_0                        | verilog  | axi_jtag_v1_0_0                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0_4                   | vhdl     | axi_lite_ipif_v3_0_4                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie3_v3_0_7                       | verilog  | axi_pcie3_v3_0_7                       | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_perf_mon_v5_0_19                   | verilog  | axi_perf_mon_v5_0_19                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_3_6                     | verilog  | blk_mem_gen_v8_3_6                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_4_1                     | verilog  | blk_mem_gen_v8_4_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | vhdl     | bsip_v1_1_0                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | verilog  | bsip_v1_1_0                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_mux_v1_0_0                          | verilog  | bs_mux_v1_0_0                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_vip_v1_0_1                         | verilog  | clk_vip_v1_0_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_4_3                     | verilog  | cmac_usplus_v2_4_3                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_3_3                            | verilog  | cmac_v2_3_3                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  compact_gt_v1_0_3                      | vhdl     | compact_gt_v1_0_3                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dist_mem_gen_v8_0_12                   | verilog  | dist_mem_gen_v8_0_12                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ecc_v2_0_12                            | verilog  | ecc_v2_0_12                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  emc_common_v3_0_5                      | vhdl     | emc_common_v3_0_5                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_0_1               | vhdl     | ethernet_1_10_25g_v2_0_1               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_0_1               | verilog  | ethernet_1_10_25g_v2_0_1               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_1_0               | vhdl     | ethernet_1_10_25g_v2_1_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_1_0               | verilog  | ethernet_1_10_25g_v2_1_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_0_6                 | vhdl     | fifo_generator_v13_0_6                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | vhdl     | fifo_generator_v13_1_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | verilog  | fifo_generator_v13_1_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_2                 | vhdl     | fifo_generator_v13_2_2                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_2                 | verilog  | fifo_generator_v13_2_2                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fit_timer_v2_0_8                       | vhdl     | fit_timer_v2_0_8                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  generic_baseblocks_v2_1_0              | verilog  | generic_baseblocks_v2_1_0              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gigantic_mux                           | verilog  | gigantic_mux                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_4           | vhdl     | gig_ethernet_pcs_pma_v16_1_4           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_4           | verilog  | gig_ethernet_pcs_pma_v16_1_4           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gmii_to_rgmii_v4_0_6                   | vhdl     | gmii_to_rgmii_v4_0_6                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_5_4             | verilog  | gtwizard_ultrascale_v1_5_4             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_6_10            | verilog  | gtwizard_ultrascale_v1_6_10            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_7_4             | verilog  | gtwizard_ultrascale_v1_7_4             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm_v1_0_1                             | verilog  | hbm_v1_0_1                             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_v1_0_2                   | verilog  | hdcp22_cipher_v1_0_2                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_rng_v1_0_1                      | verilog  | hdcp22_rng_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_keymngmt_blk_v1_0_0               | verilog  | hdcp_keymngmt_blk_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_v1_0_3                            | verilog  | hdcp_v1_0_3                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_2_3         | verilog  | high_speed_selectio_wiz_v3_2_3         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_3_1         | verilog  | high_speed_selectio_wiz_v3_3_1         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_4_0         | verilog  | high_speed_selectio_wiz_v3_4_0         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_receiver_v1_0_1                    | verilog  | i2s_receiver_v1_0_1                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_transmitter_v1_0_1                 | verilog  | i2s_transmitter_v1_0_1                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ibert_lib_v1_0_5                       | verilog  | ibert_lib_v1_0_5                       | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_clause74_fec_v1_0_1          | verilog  | ieee802d3_clause74_fec_v1_0_1          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  interlaken_v2_4_1                      | verilog  | interlaken_v2_4_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  in_system_ibert_v1_0_7                 | verilog  | in_system_ibert_v1_0_7                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_1_3                        | vhdl     | iomodule_v3_1_3                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204c_v3_0_1                        | verilog  | jesd204c_v3_0_1                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204_v7_2_3                         | verilog  | jesd204_v7_2_3                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jtag_axi                               | verilog  | jtag_axi                               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_cdc_v1_0_2                         | vhdl     | lib_cdc_v1_0_2                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_pkg_v1_0_2                         | vhdl     | lib_pkg_v1_0_2                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0_15              | vhdl     | lmb_bram_if_cntlr_v4_0_15              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0_9                         | vhdl     | lmb_v10_v3_0_9                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ltlib_v1_0_0                           | verilog  | ltlib_v1_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v1_0_0                      | verilog  | lut_buffer_v1_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v2_0_0                      | verilog  | lut_buffer_v2_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v2_3_3                      | verilog  | l_ethernet_v2_3_3                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v10_0_7                     | vhdl     | microblaze_v10_0_7                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v9_5_4                      | vhdl     | microblaze_v9_5_4                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mii_to_rmii_v2_0_19                    | vhdl     | mii_to_rmii_v2_0_19                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_rx_ctrl_v1_0_8               | verilog  | mipi_csi2_rx_ctrl_v1_0_8               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_tx_ctrl_v1_0_4               | verilog  | mipi_csi2_tx_ctrl_v1_0_4               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dphy_v4_1_1                       | verilog  | mipi_dphy_v4_1_1                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dsi_tx_ctrl_v1_0_6                | verilog  | mipi_dsi_tx_ctrl_v1_0_6                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mutex_v2_1_9                           | vhdl     | mutex_v2_1_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  oddr_v1_0_0                            | verilog  | oddr_v1_0_0                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_11                          | vhdl     | pci32_v5_0_11                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_11                          | verilog  | pci32_v5_0_11                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_11                          | vhdl     | pci64_v5_0_11                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_11                          | verilog  | pci64_v5_0_11                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_jtag_v1_0_0                       | verilog  | pcie_jtag_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_0_7                          | vhdl     | pc_cfr_v6_0_7                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_1_3                          | vhdl     | pc_cfr_v6_1_3                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_2_0                          | vhdl     | pc_cfr_v6_2_0                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  qdma_v2_0_0                            | verilog  | qdma_v2_0_0                            | 0        | 504        *
*---------------------------------------------------------------------------------------------------------------------*
*  rst_vip_v1_0_1                         | verilog  | rst_vip_v1_0_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  smartconnect_v1_0                      | verilog  | smartconnect_v1_0                      | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_0_1                          | verilog  | sd_fec_v1_0_1                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_ultra_v3_1_8                       | verilog  | sem_ultra_v3_1_8                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_v4_1_11                            | verilog  | sem_v4_1_11                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_clk_gen_v1_0_2                     | verilog  | sim_clk_gen_v1_0_2                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_rst_gen_v1_0_2                     | verilog  | sim_rst_gen_v1_0_2                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  system_cache_v4_0_5                    | vhdl     | system_cache_v4_0_5                    | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  ta_dma_v1_0_1                          | verilog  | ta_dma_v1_0_1                          | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gpplte_v3_0_6             | vhdl     | tcc_decoder_3gpplte_v3_0_6             | 0        | 18         *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_mac_v15_1_6                | verilog  | ten_gig_eth_mac_v15_1_6                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_pcs_pma_v6_0_13            | verilog  | ten_gig_eth_pcs_pma_v6_0_13            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | vhdl     | timer_sync_1588_v1_2_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | verilog  | timer_sync_1588_v1_2_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_inject_v1_0_2                      | vhdl     | tmr_inject_v1_0_2                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_manager_v1_0_3                     | vhdl     | tmr_manager_v1_0_3                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_voter_v1_0_1                       | vhdl     | tmr_voter_v1_0_1                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_2 | vhdl     | tsn_endpoint_ethernet_mac_block_v1_0_2 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_2 | verilog  | tsn_endpoint_ethernet_mac_block_v1_0_2 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_2                       | vhdl     | uhdsdi_gt_v1_0_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_2                       | verilog  | uhdsdi_gt_v1_0_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  usxgmii_v1_0_3                         | verilog  | usxgmii_v1_0_3                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_idelay_ctrl_v1_0_1                | verilog  | util_idelay_ctrl_v1_0_1                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_reduced_logic_v2_0_4              | verilog  | util_reduced_logic_v2_0_4              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_vector_logic_v2_0_1               | verilog  | util_vector_logic_v2_0_1               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vfb_v1_0_11                            | verilog  | vfb_v1_0_11                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  video_frame_crc_v1_0_0                 | verilog  | video_frame_crc_v1_0_0                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | vhdl     | vid_edid_v1_0_0                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | verilog  | vid_edid_v1_0_0                        | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_0              | vhdl     | vid_phy_controller_v2_1_0              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_0              | verilog  | vid_phy_controller_v2_1_0              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_1              | vhdl     | vid_phy_controller_v2_2_1              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_1              | verilog  | vid_phy_controller_v2_2_1              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_remap_v1_0_9                   | verilog  | v_axi4s_remap_v1_0_9                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_csc_v1_0_11                          | verilog  | v_csc_v1_0_11                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v4_0_12                 | vhdl     | v_deinterlacer_v4_0_12                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v5_0_11                 | verilog  | v_deinterlacer_v5_0_11                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_demosaic_v1_0_3                      | verilog  | v_demosaic_v1_0_3                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_0_3                     | verilog  | v_frmbuf_rd_v2_0_3                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_1_0                     | verilog  | v_frmbuf_rd_v2_1_0                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_0_3                     | verilog  | v_frmbuf_wr_v2_0_3                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_1_0                     | verilog  | v_frmbuf_wr_v2_1_0                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_lut_v1_0_3                     | verilog  | v_gamma_lut_v1_0_3                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hcresampler_v1_0_11                  | verilog  | v_hcresampler_v1_0_11                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v2_0_0                       | verilog  | v_hdmi_rx_v2_0_0                       | 0        | 51         *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v3_0_0                       | verilog  | v_hdmi_rx_v3_0_0                       | 0        | 428        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v2_0_0                       | verilog  | v_hdmi_tx_v2_0_0                       | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v3_0_0                       | verilog  | v_hdmi_tx_v3_0_0                       | 0        | 117        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hscaler_v1_0_11                      | verilog  | v_hscaler_v1_0_11                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_letterbox_v1_0_11                    | verilog  | v_letterbox_v1_0_11                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v3_0_1                           | verilog  | v_mix_v3_0_1                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_sdi_rx_vid_bridge_v2_0_0             | verilog  | v_sdi_rx_vid_bridge_v2_0_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_sdi_v3_0_8                     | verilog  | v_smpte_sdi_v3_0_8                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | vhdl     | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | verilog  | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | vhdl     | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | verilog  | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_v1_0_5                  | verilog  | v_smpte_uhdsdi_v1_0_5                  | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v7_0_11                          | verilog  | v_tpg_v7_0_11                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v1_0_0                  | verilog  | v_uhdsdi_audio_v1_0_0                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v1_1_0                  | verilog  | v_uhdsdi_audio_v1_1_0                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_vidgen_v1_0_0                 | verilog  | v_uhdsdi_vidgen_v1_0_0                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vcresampler_v1_0_11                  | verilog  | v_vcresampler_v1_0_11                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v4_0_8                  | verilog  | v_vid_in_axi4s_v4_0_8                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vscaler_v1_0_11                      | verilog  | v_vscaler_v1_0_11                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xaui_v12_3_4                           | vhdl     | xaui_v12_3_4                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_wrapper_v3_0_4              | vhdl     | xbip_dsp48_wrapper_v3_0_4              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_utils_v3_0_9                      | vhdl     | xbip_utils_v3_0_9                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdma_v4_1_1                            | verilog  | xdma_v4_1_1                            | 0        | 512        *
*---------------------------------------------------------------------------------------------------------------------*
*  xhmc_v1_0_7                            | verilog  | xhmc_v1_0_7                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconcat_v2_1_1                        | verilog  | xlconcat_v2_1_1                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconstant_v1_1_5                      | verilog  | xlconstant_v1_1_5                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlslice_v1_0_1                         | verilog  | xlslice_v1_0_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v2_0_0                           | verilog  | xsdbm_v2_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v3_0_0                           | verilog  | xsdbm_v3_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v2_4_1                    | verilog  | xxv_ethernet_v2_4_1                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_v3_2_1                 | systemc  | zynq_ultra_ps_e_v3_2_1                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_srl_fifo_v1_0_2                    | vhdl     | lib_srl_fifo_v1_0_2                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_fifo_v1_0_11                       | vhdl     | lib_fifo_v1_0_11                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_datamover_v5_1_19                  | vhdl     | axi_datamover_v5_1_19                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  amm_axi_bridge_v1_0_3                  | verilog  | amm_axi_bridge_v1_0_3                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_interconnect_v1_1_15              | verilog  | axis_interconnect_v1_1_15              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ats_switch_v1_0_0                      | verilog  | ats_switch_v1_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_1_3                  | verilog  | axi4stream_vip_v1_1_3                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_1_12                           | vhdl     | v_tc_v6_1_12                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_vid_out_v4_0_9                 | verilog  | v_axi4s_vid_out_v4_0_9                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4svideo_bridge_v1_0_9               | verilog  | axi4svideo_bridge_v1_0_9               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_accelerator_adapter_v2_1_13       | vhdl     | axis_accelerator_adapter_v2_1_13       | 0        | 216        *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_broadcaster_v1_1_16               | verilog  | axis_broadcaster_v1_1_16               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_clock_converter_v1_1_18           | verilog  | axis_clock_converter_v1_1_18           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_combiner_v1_1_15                  | verilog  | axis_combiner_v1_1_15                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v1_1_18                 | verilog  | axis_data_fifo_v1_1_18                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_register_slice_v1_1_17            | verilog  | axis_register_slice_v1_1_17            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dwidth_converter_v1_1_16          | verilog  | axis_dwidth_converter_v1_1_16          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_subset_converter_v1_1_17          | verilog  | axis_subset_converter_v1_1_17          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_switch_v1_1_17                    | verilog  | axis_switch_v1_1_17                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_apb_bridge_v3_0_14                 | vhdl     | axi_apb_bridge_v3_0_14                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_0_14                  | vhdl     | axi_bram_ctrl_v4_0_14                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sg_v4_1_10                         | vhdl     | axi_sg_v4_1_10                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_cdma_v4_1_17                       | vhdl     | axi_cdma_v4_1_17                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_clock_converter_v2_1_16            | verilog  | axi_clock_converter_v2_1_16            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_data_fifo_v2_1_16                  | verilog  | axi_data_fifo_v2_1_16                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_register_slice_v2_1_17             | verilog  | axi_register_slice_v2_1_17             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_crossbar_v2_1_18                   | verilog  | axi_crossbar_v2_1_18                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dma_v7_1_18                        | vhdl     | axi_dma_v7_1_18                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_converter_v2_1_17         | verilog  | axi_protocol_converter_v2_1_17         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dwidth_converter_v2_1_17           | verilog  | axi_dwidth_converter_v2_1_17           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_emc_v3_0_17                        | vhdl     | axi_emc_v3_0_17                        | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epc_v2_0_20                        | vhdl     | axi_epc_v2_0_20                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_bmg_v1_0_10                        | vhdl     | lib_bmg_v1_0_10                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernetlite_v3_0_15               | vhdl     | axi_ethernetlite_v3_0_15               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernet_buffer_v2_0_18            | vhdl     | axi_ethernet_buffer_v2_0_18            | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_1_14                  | vhdl     | axi_fifo_mm_s_v4_1_14                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_0_5                    | verilog  | axi_firewall_v1_0_5                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  interrupt_control_v3_1_4               | vhdl     | interrupt_control_v3_1_4               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_gpio_v2_0_19                       | vhdl     | axi_gpio_v2_0_19                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hwicap_v3_0_21                     | vhdl     | axi_hwicap_v3_0_21                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_iic_v2_0_20                        | vhdl     | axi_iic_v2_0_20                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_intc_v4_1_11                       | vhdl     | axi_intc_v4_1_11                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_interconnect_v1_7_14               | verilog  | axi_interconnect_v1_7_14               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_master_burst_v2_0_7                | vhdl     | axi_master_burst_v2_0_7                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_msg_v1_0_3                         | vhdl     | axi_msg_v1_0_3                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mcdma_v1_0_3                       | vhdl     | axi_mcdma_v1_0_3                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mm2s_mapper_v1_1_16                | verilog  | axi_mm2s_mapper_v1_1_16                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mmu_v2_1_15                        | verilog  | axi_mmu_v2_1_15                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_9                        | vhdl     | axi_pcie_v2_8_9                        | 0        | 7          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_9                        | verilog  | axi_pcie_v2_8_9                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v1_1_17           | verilog  | axi_protocol_checker_v1_1_17           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v2_0_3            | verilog  | axi_protocol_checker_v2_0_3            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_quad_spi_v3_2_16                   | vhdl     | axi_quad_spi_v3_2_16                   | 0        | 12         *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sideband_util_v1_0_1               | verilog  | axi_sideband_util_v1_0_1               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_20                        | vhdl     | axi_tft_v2_0_20                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_20                        | verilog  | axi_tft_v2_0_20                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timebase_wdt_v3_0_9                | vhdl     | axi_timebase_wdt_v3_0_9                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timer_v2_0_19                      | vhdl     | axi_timer_v2_0_19                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_18                | vhdl     | axi_traffic_gen_v2_0_18                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_18                | verilog  | axi_traffic_gen_v2_0_18                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_3                 | vhdl     | axi_traffic_gen_v3_0_3                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_3                 | verilog  | axi_traffic_gen_v3_0_3                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uart16550_v2_0_19                  | vhdl     | axi_uart16550_v2_0_19                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uartlite_v2_0_21                   | vhdl     | axi_uartlite_v2_0_21                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_18                | vhdl     | axi_usb2_device_v5_0_18                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_18                | verilog  | axi_usb2_device_v5_0_18                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_utils_v2_0_5                       | vhdl     | axi_utils_v2_0_5                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_5                        | vhdl     | axi_vdma_v6_3_5                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_5                        | verilog  | axi_vdma_v6_3_5                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_pipe_v3_0_5                       | vhdl     | xbip_pipe_v3_0_5                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_addsub_v3_0_5               | vhdl     | xbip_dsp48_addsub_v3_0_5               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_addsub_v3_0_5                     | vhdl     | xbip_addsub_v3_0_5                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_reg_fd_v12_0_5                       | vhdl     | c_reg_fd_v12_0_5                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_addsub_v12_0_12                      | vhdl     | c_addsub_v12_0_12                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vfifo_ctrl_v2_0_19                 | vhdl     | axi_vfifo_ctrl_v2_0_19                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_1_3                         | verilog  | axi_vip_v1_1_3                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_switch_v1_0_0                       | verilog  | bs_switch_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  canfd_v1_0_10                          | verilog  | canfd_v1_0_10                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  can_v5_0_20                            | vhdl     | can_v5_0_20                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cic_compiler_v4_0_13                   | vhdl     | cic_compiler_v4_0_13                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_bram18k_v3_0_5                    | vhdl     | xbip_bram18k_v3_0_5                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mult_gen_v12_0_14                      | vhdl     | mult_gen_v12_0_14                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmpy_v6_0_15                           | vhdl     | cmpy_v6_0_15                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bit_v12_0_5                      | vhdl     | c_mux_bit_v12_0_5                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_shift_ram_v12_0_12                   | vhdl     | c_shift_ram_v12_0_12                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bus_v12_0_5                      | vhdl     | c_mux_bus_v12_0_5                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_gate_bit_v12_0_5                     | vhdl     | c_gate_bit_v12_0_5                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_counter_v3_0_5                    | vhdl     | xbip_counter_v3_0_5                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_counter_binary_v12_0_12              | vhdl     | c_counter_binary_v12_0_12              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_compare_v12_0_5                      | vhdl     | c_compare_v12_0_5                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  convolution_v9_0_13                    | vhdl     | convolution_v9_0_13                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cordic_v6_0_14                         | vhdl     | cordic_v6_0_14                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_9_1                            | vhdl     | cpri_v8_9_1                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_9_1                            | verilog  | cpri_v8_9_1                            | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_acc_v3_0_5                  | vhdl     | xbip_dsp48_acc_v3_0_5                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_accum_v3_0_5                      | vhdl     | xbip_accum_v3_0_5                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_accum_v12_0_12                       | vhdl     | c_accum_v12_0_12                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multadd_v3_0_5              | vhdl     | xbip_dsp48_multadd_v3_0_5              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dds_compiler_v6_0_16                   | vhdl     | dds_compiler_v6_0_16                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_0_15                            | vhdl     | dft_v4_0_15                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_9                     | vhdl     | displayport_v7_0_9                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_9                     | verilog  | displayport_v7_0_9                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_0_1                     | vhdl     | displayport_v8_0_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_0_1                     | verilog  | displayport_v8_0_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_mult_v3_0_5                 | vhdl     | xbip_dsp48_mult_v3_0_5                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_0_15                 | vhdl     | floating_point_v7_0_15                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  div_gen_v5_1_13                        | vhdl     | div_gen_v5_1_13                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v5_2_5                    | vhdl     | fir_compiler_v5_2_5                    | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  duc_ddc_compiler_v3_0_14               | vhdl     | duc_ddc_compiler_v3_0_14               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  etrnic_v1_0_1                          | verilog  | etrnic_v1_0_1                          | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  etrnic_v1_1_0                          | verilog  | etrnic_v1_1_0                          | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  fc32_rs_fec_v1_0_7                     | verilog  | fc32_rs_fec_v1_0_7                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_0_0                   | verilog  | fec_5g_common_v1_0_0                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_1_0                   | verilog  | fec_5g_common_v1_1_0                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v7_2_11                   | vhdl     | fir_compiler_v7_2_11                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  flexo_100g_rs_fec_v1_0_7               | verilog  | flexo_100g_rs_fec_v1_0_7               | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_6                  | vhdl     | floating_point_v7_1_6                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_encoder_v2_2_5                 | vhdl     | g709_rs_encoder_v2_2_5                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_toolbox_v9_0_5                      | vhdl     | rs_toolbox_v9_0_5                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_decoder_v2_2_6                 | vhdl     | g709_rs_decoder_v2_2_6                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_3_3                        | vhdl     | g709_fec_v2_3_3                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i4_v1_0_15                   | vhdl     | g975_efec_i4_v1_0_15                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i7_v2_0_17                   | vhdl     | g975_efec_i7_v2_0_17                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_200g_rs_fec_v1_0_3           | verilog  | ieee802d3_200g_rs_fec_v1_0_3           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_25g_rs_fec_v1_0_9            | verilog  | ieee802d3_25g_rs_fec_v1_0_9            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_400g_rs_fec_v1_0_3           | verilog  | ieee802d3_400g_rs_fec_v1_0_3           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v1_0_9            | verilog  | ieee802d3_50g_rs_fec_v1_0_9            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v1_0_13               | verilog  | ieee802d3_rs_fec_v1_0_13               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v2_0_1                | verilog  | ieee802d3_rs_fec_v2_0_1                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_v2_0_1                            | verilog  | ldpc_v2_0_1                            | 0        | 177        *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_channel_estimator_v2_0_15     | vhdl     | lte_3gpp_channel_estimator_v2_0_15     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_decoder_v3_0_14          | vhdl     | lte_3gpp_mimo_decoder_v3_0_14          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_encoder_v4_0_13          | vhdl     | lte_3gpp_mimo_encoder_v4_0_13          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpplte_v4_0_14            | vhdl     | tcc_encoder_3gpplte_v4_0_14            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_dl_channel_encoder_v3_0_14         | vhdl     | lte_dl_channel_encoder_v3_0_14         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v7_2_7                            | vhdl     | xfft_v7_2_7                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_0_16                        | vhdl     | lte_fft_v2_0_16                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multacc_v3_0_5              | vhdl     | xbip_dsp48_multacc_v3_0_5              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_pucch_receiver_v2_0_14             | vhdl     | lte_pucch_receiver_v2_0_14             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_multadd_v3_0_12                   | vhdl     | xbip_multadd_v3_0_12                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_rach_detector_v3_1_3               | vhdl     | lte_rach_detector_v3_1_3               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_ul_channel_decoder_v4_0_14         | vhdl     | lte_ul_channel_decoder_v4_0_14         | 0        | 33         *
*---------------------------------------------------------------------------------------------------------------------*
*  mailbox_v2_1_10                        | vhdl     | mailbox_v2_1_10                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2_14                            | vhdl     | mdm_v3_2_14                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_0                          | vhdl     | iomodule_v3_0                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0                 | vhdl     | lmb_bram_if_cntlr_v4_0                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0                           | vhdl     | lmb_v10_v3_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0                     | vhdl     | axi_lite_ipif_v3_0                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2                               | vhdl     | mdm_v3_2                               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_mcs_v2_3_6                  | vhdl     | microblaze_mcs_v2_3_6                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  polar_v1_0_1                           | verilog  | polar_v1_0_1                           | 0        | 72         *
*---------------------------------------------------------------------------------------------------------------------*
*  prc_v1_3_1                             | vhdl     | prc_v1_3_1                             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  processing_system7_vip_v1_0_5          | verilog  | processing_system7_vip_v1_0_5          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  proc_sys_reset_v5_0_12                 | vhdl     | proc_sys_reset_v5_0_12                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_axi_shutdown_manager_v1_0_0         | vhdl     | pr_axi_shutdown_manager_v1_0_0         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_bitstream_monitor_v1_0_0            | vhdl     | pr_bitstream_monitor_v1_0_0            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_decoupler_v1_0_6                    | vhdl     | pr_decoupler_v1_0_6                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  quadsgmii_v3_4_4                       | vhdl     | quadsgmii_v3_4_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_decoder_v9_0_14                     | vhdl     | rs_decoder_v9_0_14                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_encoder_v9_0_13                     | vhdl     | rs_encoder_v9_0_13                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_4                           | vhdl     | rxaui_v4_4_4                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_4                           | verilog  | rxaui_v4_4_4                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_1_1                          | verilog  | sd_fec_v1_1_1                          | 0        | 296        *
*---------------------------------------------------------------------------------------------------------------------*
*  sid_v8_0_12                            | vhdl     | sid_v8_0_12                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  spdif_v2_0_19                          | vhdl     | spdif_v2_0_19                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_4                       | vhdl     | srio_gen2_v4_1_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_4                       | verilog  | srio_gen2_v4_1_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_5                 | vhdl     | switch_core_top_v1_0_5                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_5                 | verilog  | switch_core_top_v1_0_5                 | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gppmm_v2_0_17             | vhdl     | tcc_decoder_3gppmm_v2_0_17             | 0        | 5          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpp_v5_0_13               | vhdl     | tcc_encoder_3gpp_v5_0_13               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_comparator_v1_0_1                  | vhdl     | tmr_comparator_v1_0_1                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_sem_v1_0_5                         | vhdl     | tmr_sem_v1_0_5                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_12          | vhdl     | tri_mode_ethernet_mac_v9_0_12          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_12          | verilog  | tri_mode_ethernet_mac_v9_0_12          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_3                       | vhdl     | tsn_temac_v1_0_3                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_3                       | verilog  | tsn_temac_v1_0_3                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  videoaxi4s_bridge_v1_0_5               | verilog  | videoaxi4s_bridge_v1_0_5               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  viterbi_v9_1_9                         | vhdl     | viterbi_v9_1_9                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ccm_v6_0_14                          | vhdl     | v_ccm_v6_0_14                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cfa_v7_0_13                          | vhdl     | v_cfa_v7_0_13                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cresample_v4_0_13                    | vhdl     | v_cresample_v4_0_13                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | vhdl     | v_dual_splitter_v1_0_8                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | verilog  | v_dual_splitter_v1_0_8                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_enhance_v8_0_14                      | vhdl     | v_enhance_v8_0_14                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_v7_0_14                        | vhdl     | v_gamma_v7_0_14                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_osd_v6_0_15                          | vhdl     | v_osd_v6_0_15                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_rgb2ycrcb_v7_1_12                    | vhdl     | v_rgb2ycrcb_v7_1_12                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_sdi_tx_bridge_v2_0_0             | verilog  | v_vid_sdi_tx_bridge_v2_0_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ycrcb2rgb_v7_1_12                    | vhdl     | v_ycrcb2rgb_v7_1_12                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_macro_v3_0_16               | vhdl     | xbip_dsp48_macro_v3_0_16               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_0_15                           | vhdl     | xfft_v9_0_15                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_1_0                            | vhdl     | xfft_v9_1_0                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbs_v1_0_2                           | verilog  | xsdbs_v1_0_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_vip_v1_0_3             | verilog  | zynq_ultra_ps_e_vip_v1_0_3             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*

compile_simlib: Time (s): cpu = 00:01:32 ; elapsed = 00:24:47 . Memory (MB): peak = 1318.930 ; gain = 349.445
update_ip_catalog
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/ProgramData/Xilinx/XLib10.7/modelsim.ini' copied to run dir:'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:55:20 on Feb 02,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_arbit.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v 
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module ddr3_ctrl_mig
# -- Skipping module ddr3_ctrl
# -- Skipping module ddr3_clk_gen_clk_wiz
# -- Skipping module ddr3_clk_gen
# -- Skipping module A7_arbit
# -- Skipping module A7_rd_ctrl
# -- Skipping module A7_wr_ctrl
# -- Skipping module ddr3_hdmi
# 
# Top level modules:
# 	ddr3_hdmi
# End time: 10:55:20 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:55:22 on Feb 02,2020
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 10:55:22 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:55:22 on Feb 02,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_ddr3_hdmi.v 
# -- Skipping module tb_ddr3_hdmi
# 
# Top level modules:
# 	tb_ddr3_hdmi
# End time: 10:55:23 on Feb 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:55:23 on Feb 02,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:55:23 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1318.930 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '6' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=8644)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1318.930 ; gain = 0.000
close_project
open_project E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.xpr
INFO: [Project 1-313] Project file moved from 'E:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.930 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/wr_data_fifo_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/wr_data_fifo_ctrl.v
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 20:10:34 2020...
