#
#MFLOP array has following meaning by index:
#   0 : Out-of-cache, L1 blocked
#   1 : Out-of-cache, L2 blocked
#   2 : Out-of-cache, no blocking
#   3 : Problem preloaded to L2, no blocking
#   4 : Problem preloaded to L1, no blocking
#
#
#Each kernel context has multiple kernels:
#   All kernels with rankR > 0 have restrictions, and are only
#   used when certain conditions are met.  The last kernel in
#   the context series has rankR=0, and can be called for any valid input
#
# ------------------------------------------------------------------------
# Following 1 GEMV kernels are optimized for out-of-cache operands
# ------------------------------------------------------------------------
ID=900002 ROUT='dmvt_sse.c' AUTH='R. Clint Whaley' TA='T' KNAME='ATL_dmvtk__900002' \
   rankR=0 CacheElts=16384 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=2  \
   NU=2 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 GEMMBASED=0 AXPYBASED=0  \
   ALLALIGNXY=0 LDYTOP=0 FNU=1 X87=0  \
   MFLOP=4.001000e+03,-4.158825e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetcht1 -DPFADIST=0 -DPFXDIST=0 -DPFYDIST=320' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GEMV kernels are optimized for operands preloaded to the L2 cache
# ------------------------------------------------------------------------
ID=900005 ROUT='dmvt_sse.c' AUTH='R. Clint Whaley' TA='T' KNAME='ATL_dmvtk__900005' \
   rankR=0 CacheElts=98304 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=8  \
   NU=8 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 GEMMBASED=0 AXPYBASED=0  \
   ALLALIGNXY=0 LDYTOP=0 FNU=1 X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,7.509333e+03,-1.152895e+04 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetcht0 -DPFIY=prefetcht1 -DPFADIST=0' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GEMV kernels are optimized for operands preloaded to the L1 cache
# ------------------------------------------------------------------------
ID=900005 ROUT='dmvt_sse.c' AUTH='R. Clint Whaley' TA='T' KNAME='ATL_dmvtk__900005' \
   rankR=0 CacheElts=16384 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=8  \
   NU=8 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 GEMMBASED=0 AXPYBASED=0  \
   ALLALIGNXY=0 LDYTOP=0 FNU=1 X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,0.000000e+00,8.195093e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht0 -DPFIX=prefetcht1 -DPFIY=prefetcht1 -DPFADIST=128 -DPFXDIST=128' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GEMV kernels are optimized for operands out-of-cache, but blocked
# for L1 reuse.  These are used in low-rank update
# ------------------------------------------------------------------------
ID=900002 ROUT='dmvt_sse.c' AUTH='R. Clint Whaley' TA='T' KNAME='ATL_dmvtk__900002' \
   rankR=0 CacheElts=16384 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=2  \
   NU=2 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 GEMMBASED=0 AXPYBASED=0  \
   ALLALIGNXY=0 LDYTOP=0 FNU=1 X87=0  \
   MFLOP=4.001000e+03,-4.158825e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetcht1 -DPFADIST=0 -DPFXDIST=0 -DPFYDIST=320' \
     COMP='gcc'
