// Seed: 2011514096
module module_0 (
    output logic id_0,
    input  tri0  id_1,
    output tri   id_2,
    output tri1  id_3
);
  always if (id_1) id_0 <= id_1 == id_1 << 1;
  wire id_5;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output tri   id_4
);
  initial id_1 <= id_0;
  wire id_6;
  bit id_7, id_8, id_9;
  wire id_10;
  id_11 :
  assert property (@(-1'b0) -1) id_8 <= -1'b0;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_4
  );
  id_12(
      .id_0(((id_6))), .id_1(id_3), .id_2(id_4), .id_3(id_3)
  );
endmodule
