// Generated by CIRCT firtool-1.40.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLWidthWidget_1(
  input          clock,
                 reset,
                 auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [511:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [511:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_d_ready	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire              nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0]      _repeated_repeater_io_deq_bits_data;	// src/main/scala/util/Repeater.scala:35:26
  wire              nodeIn_a_valid = auto_in_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]        nodeIn_a_bits_opcode = auto_in_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]        nodeIn_a_bits_param = auto_in_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_a_bits_size = auto_in_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_a_bits_source = auto_in_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]       nodeIn_a_bits_address = auto_in_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_a_bits_user_amba_prot_bufferable =
    auto_in_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_a_bits_user_amba_prot_modifiable =
    auto_in_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_a_bits_user_amba_prot_readalloc =
    auto_in_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_a_bits_user_amba_prot_writealloc =
    auto_in_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_a_bits_user_amba_prot_privileged =
    auto_in_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_a_bits_user_amba_prot_secure =
    auto_in_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_a_bits_user_amba_prot_fetch =
    auto_in_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_a_bits_mask = auto_in_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]       nodeIn_a_bits_data = auto_in_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_a_bits_corrupt = auto_in_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_d_ready = auto_in_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeOut_a_ready = auto_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_d_valid = auto_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        nodeOut_d_bits_opcode = auto_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        nodeOut_d_bits_param = auto_out_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_d_bits_size = auto_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_d_bits_source = auto_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        nodeOut_d_bits_sink = auto_out_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_d_bits_denied = auto_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0]      nodeOut_d_bits_data = auto_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_d_bits_corrupt = auto_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        nodeOut_a_bits_opcode = nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]        nodeOut_a_bits_param = nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]        nodeOut_a_bits_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]        nodeOut_a_bits_source = nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]       nodeOut_a_bits_address = nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              nodeOut_a_bits_user_amba_prot_bufferable =
    nodeIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              nodeOut_a_bits_user_amba_prot_modifiable =
    nodeIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              nodeOut_a_bits_user_amba_prot_readalloc =
    nodeIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              nodeOut_a_bits_user_amba_prot_writealloc =
    nodeIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              nodeOut_a_bits_user_amba_prot_privileged =
    nodeIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              nodeOut_a_bits_user_amba_prot_secure =
    nodeIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              nodeOut_a_bits_user_amba_prot_fetch =
    nodeIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]        nodeOut_a_bits_mask_odata_0 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_1 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_2 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_3 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_4 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_5 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_6 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_7 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_8 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_9 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_10 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_11 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_12 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_13 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_14 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [3:0]        nodeOut_a_bits_mask_odata_15 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_0 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_1 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_2 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_3 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_4 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_5 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_6 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_7 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_8 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_9 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_10 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_11 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_12 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_13 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_14 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [31:0]       nodeOut_a_bits_data_odata_15 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire              cated_ready = nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire              cated_valid;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [2:0]        cated_bits_opcode;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [1:0]        cated_bits_param;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [3:0]        cated_bits_size;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [3:0]        cated_bits_source;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [1:0]        cated_bits_sink;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire              cated_bits_denied;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire              cated_bits_corrupt;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire              corrupt_out;	// src/main/scala/tilelink/WidthWidget.scala:42:36
  wire              hasData = ~(nodeIn_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [20:0]       _limit_T_1 = 21'h3F << nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:243:71
  wire [3:0]        limit = ~(_limit_T_1[5:2]);	// src/main/scala/tilelink/WidthWidget.scala:33:47, src/main/scala/util/package.scala:243:{46,71,76}
  reg  [3:0]        count;	// src/main/scala/tilelink/WidthWidget.scala:35:27
  wire              first = count == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :36:26
  wire              last = count == limit | ~hasData;	// src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :37:{26,36,39}
  wire              enable_0 = (count & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,63,72}
  wire              enable_1 = ({count[3:1], ~(count[0])} & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_2 = ({count[3:2], count[1:0] ^ 2'h2} & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_3 = ({count[3:2], ~(count[1:0])} & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_4 = ({count[3], count[2:0] ^ 3'h4} & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_5 = ({count[3], count[2:0] ^ 3'h5} & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_6 = ({count[3], count[2:0] ^ 3'h6} & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_7 = ({count[3], ~(count[2:0])} & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_8 = ((count ^ 4'h8) & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_9 = ((count ^ 4'h9) & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_10 = ((count ^ 4'hA) & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_11 = ((count ^ 4'hB) & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_12 = ((count ^ 4'hC) & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_13 = ((count ^ 4'hD) & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_14 = ((count ^ 4'hE) & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  wire              enable_15 = (~count & limit) == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}
  reg               corrupt_reg;	// src/main/scala/tilelink/WidthWidget.scala:40:32
  assign corrupt_out = nodeIn_a_bits_corrupt | corrupt_reg;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:40:32, :42:36
  wire              nodeOut_a_bits_corrupt = corrupt_out;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:42:36
  wire              nodeIn_a_ready = nodeOut_a_ready | ~last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/WidthWidget.scala:37:36, :71:{29,32}
  wire              nodeOut_a_valid = nodeIn_a_valid & last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/WidthWidget.scala:37:36, :72:29
  reg               nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:57:41
  wire              nodeOut_a_bits_data_masked_enable_0 =
    enable_0 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_1 =
    enable_1 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_2 =
    enable_2 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_3 =
    enable_3 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_4 =
    enable_4 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_5 =
    enable_5 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_6 =
    enable_6 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_7 =
    enable_7 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_8 =
    enable_8 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_9 =
    enable_9 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_10 =
    enable_10 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_11 =
    enable_11 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_12 =
    enable_12 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_13 =
    enable_13 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_14 =
    enable_14 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_data_masked_enable_15 =
    enable_15 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  reg  [31:0]       nodeOut_a_bits_data_rdata_0;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_1;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_2;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_3;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_4;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_5;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_6;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_7;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_8;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_9;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_10;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_11;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_12;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_13;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [31:0]       nodeOut_a_bits_data_rdata_14;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  wire [31:0]       nodeOut_a_bits_data_mdata_0 =
    nodeOut_a_bits_data_masked_enable_0
      ? nodeOut_a_bits_data_odata_0
      : nodeOut_a_bits_data_rdata_0;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_1 =
    nodeOut_a_bits_data_masked_enable_1
      ? nodeOut_a_bits_data_odata_1
      : nodeOut_a_bits_data_rdata_1;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_2 =
    nodeOut_a_bits_data_masked_enable_2
      ? nodeOut_a_bits_data_odata_2
      : nodeOut_a_bits_data_rdata_2;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_3 =
    nodeOut_a_bits_data_masked_enable_3
      ? nodeOut_a_bits_data_odata_3
      : nodeOut_a_bits_data_rdata_3;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_4 =
    nodeOut_a_bits_data_masked_enable_4
      ? nodeOut_a_bits_data_odata_4
      : nodeOut_a_bits_data_rdata_4;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_5 =
    nodeOut_a_bits_data_masked_enable_5
      ? nodeOut_a_bits_data_odata_5
      : nodeOut_a_bits_data_rdata_5;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_6 =
    nodeOut_a_bits_data_masked_enable_6
      ? nodeOut_a_bits_data_odata_6
      : nodeOut_a_bits_data_rdata_6;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_7 =
    nodeOut_a_bits_data_masked_enable_7
      ? nodeOut_a_bits_data_odata_7
      : nodeOut_a_bits_data_rdata_7;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_8 =
    nodeOut_a_bits_data_masked_enable_8
      ? nodeOut_a_bits_data_odata_8
      : nodeOut_a_bits_data_rdata_8;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_9 =
    nodeOut_a_bits_data_masked_enable_9
      ? nodeOut_a_bits_data_odata_9
      : nodeOut_a_bits_data_rdata_9;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_10 =
    nodeOut_a_bits_data_masked_enable_10
      ? nodeOut_a_bits_data_odata_10
      : nodeOut_a_bits_data_rdata_10;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_11 =
    nodeOut_a_bits_data_masked_enable_11
      ? nodeOut_a_bits_data_odata_11
      : nodeOut_a_bits_data_rdata_11;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_12 =
    nodeOut_a_bits_data_masked_enable_12
      ? nodeOut_a_bits_data_odata_12
      : nodeOut_a_bits_data_rdata_12;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_13 =
    nodeOut_a_bits_data_masked_enable_13
      ? nodeOut_a_bits_data_odata_13
      : nodeOut_a_bits_data_rdata_13;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_14 =
    nodeOut_a_bits_data_masked_enable_14
      ? nodeOut_a_bits_data_odata_14
      : nodeOut_a_bits_data_rdata_14;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [31:0]       nodeOut_a_bits_data_mdata_15 =
    nodeOut_a_bits_data_masked_enable_15
      ? nodeOut_a_bits_data_odata_15
      : nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :63:88
  wire [63:0]       nodeOut_a_bits_data_lo_lo_lo =
    {nodeOut_a_bits_data_mdata_1, nodeOut_a_bits_data_mdata_0};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [63:0]       nodeOut_a_bits_data_lo_lo_hi =
    {nodeOut_a_bits_data_mdata_3, nodeOut_a_bits_data_mdata_2};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [127:0]      nodeOut_a_bits_data_lo_lo =
    {nodeOut_a_bits_data_lo_lo_hi, nodeOut_a_bits_data_lo_lo_lo};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [63:0]       nodeOut_a_bits_data_lo_hi_lo =
    {nodeOut_a_bits_data_mdata_5, nodeOut_a_bits_data_mdata_4};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [63:0]       nodeOut_a_bits_data_lo_hi_hi =
    {nodeOut_a_bits_data_mdata_7, nodeOut_a_bits_data_mdata_6};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [127:0]      nodeOut_a_bits_data_lo_hi =
    {nodeOut_a_bits_data_lo_hi_hi, nodeOut_a_bits_data_lo_hi_lo};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [255:0]      nodeOut_a_bits_data_lo =
    {nodeOut_a_bits_data_lo_hi, nodeOut_a_bits_data_lo_lo};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [63:0]       nodeOut_a_bits_data_hi_lo_lo =
    {nodeOut_a_bits_data_mdata_9, nodeOut_a_bits_data_mdata_8};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [63:0]       nodeOut_a_bits_data_hi_lo_hi =
    {nodeOut_a_bits_data_mdata_11, nodeOut_a_bits_data_mdata_10};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [127:0]      nodeOut_a_bits_data_hi_lo =
    {nodeOut_a_bits_data_hi_lo_hi, nodeOut_a_bits_data_hi_lo_lo};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [63:0]       nodeOut_a_bits_data_hi_hi_lo =
    {nodeOut_a_bits_data_mdata_13, nodeOut_a_bits_data_mdata_12};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [63:0]       nodeOut_a_bits_data_hi_hi_hi =
    {nodeOut_a_bits_data_mdata_15, nodeOut_a_bits_data_mdata_14};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [127:0]      nodeOut_a_bits_data_hi_hi =
    {nodeOut_a_bits_data_hi_hi_hi, nodeOut_a_bits_data_hi_hi_lo};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [255:0]      nodeOut_a_bits_data_hi =
    {nodeOut_a_bits_data_hi_hi, nodeOut_a_bits_data_hi_lo};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [511:0]      nodeOut_a_bits_data =
    {nodeOut_a_bits_data_hi, nodeOut_a_bits_data_lo};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [2:0]        nodeOut_a_bits_mask_sizeOH_shiftAmount = nodeOut_a_bits_size[2:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]        _nodeOut_a_bits_mask_sizeOH_T_1 =
    8'h1 << nodeOut_a_bits_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [5:0]        nodeOut_a_bits_mask_sizeOH =
    {_nodeOut_a_bits_mask_sizeOH_T_1[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/WidthWidget.scala:38:56, src/main/scala/util/Misc.scala:202:81
  wire              _nodeOut_a_bits_mask_T = nodeOut_a_bits_size > 4'h5;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:184:37, src/main/scala/util/Misc.scala:206:21
  wire              nodeOut_a_bits_mask_size = nodeOut_a_bits_mask_sizeOH[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              nodeOut_a_bits_mask_bit = nodeOut_a_bits_address[5];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:210:26
  wire              nodeOut_a_bits_mask_eq_1 = nodeOut_a_bits_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_nbit = ~nodeOut_a_bits_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              nodeOut_a_bits_mask_eq = nodeOut_a_bits_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc =
    _nodeOut_a_bits_mask_T | nodeOut_a_bits_mask_size & nodeOut_a_bits_mask_eq;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_acc_1 =
    _nodeOut_a_bits_mask_T | nodeOut_a_bits_mask_size & nodeOut_a_bits_mask_eq_1;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_size_1 = nodeOut_a_bits_mask_sizeOH[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              nodeOut_a_bits_mask_bit_1 = nodeOut_a_bits_address[4];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:210:26
  wire              nodeOut_a_bits_mask_nbit_1 = ~nodeOut_a_bits_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              nodeOut_a_bits_mask_eq_2 =
    nodeOut_a_bits_mask_eq & nodeOut_a_bits_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_2 =
    nodeOut_a_bits_mask_acc | nodeOut_a_bits_mask_size_1 & nodeOut_a_bits_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_3 =
    nodeOut_a_bits_mask_eq & nodeOut_a_bits_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_3 =
    nodeOut_a_bits_mask_acc | nodeOut_a_bits_mask_size_1 & nodeOut_a_bits_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_4 =
    nodeOut_a_bits_mask_eq_1 & nodeOut_a_bits_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_4 =
    nodeOut_a_bits_mask_acc_1 | nodeOut_a_bits_mask_size_1 & nodeOut_a_bits_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_5 =
    nodeOut_a_bits_mask_eq_1 & nodeOut_a_bits_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_5 =
    nodeOut_a_bits_mask_acc_1 | nodeOut_a_bits_mask_size_1 & nodeOut_a_bits_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_size_2 = nodeOut_a_bits_mask_sizeOH[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              nodeOut_a_bits_mask_bit_2 = nodeOut_a_bits_address[3];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:210:26
  wire              nodeOut_a_bits_mask_nbit_2 = ~nodeOut_a_bits_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              nodeOut_a_bits_mask_eq_6 =
    nodeOut_a_bits_mask_eq_2 & nodeOut_a_bits_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_6 =
    nodeOut_a_bits_mask_acc_2 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_7 =
    nodeOut_a_bits_mask_eq_2 & nodeOut_a_bits_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_7 =
    nodeOut_a_bits_mask_acc_2 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_8 =
    nodeOut_a_bits_mask_eq_3 & nodeOut_a_bits_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_8 =
    nodeOut_a_bits_mask_acc_3 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_9 =
    nodeOut_a_bits_mask_eq_3 & nodeOut_a_bits_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_9 =
    nodeOut_a_bits_mask_acc_3 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_10 =
    nodeOut_a_bits_mask_eq_4 & nodeOut_a_bits_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_10 =
    nodeOut_a_bits_mask_acc_4 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_11 =
    nodeOut_a_bits_mask_eq_4 & nodeOut_a_bits_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_11 =
    nodeOut_a_bits_mask_acc_4 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_12 =
    nodeOut_a_bits_mask_eq_5 & nodeOut_a_bits_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_12 =
    nodeOut_a_bits_mask_acc_5 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_13 =
    nodeOut_a_bits_mask_eq_5 & nodeOut_a_bits_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_13 =
    nodeOut_a_bits_mask_acc_5 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_size_3 = nodeOut_a_bits_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              nodeOut_a_bits_mask_bit_3 = nodeOut_a_bits_address[2];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:210:26
  wire              nodeOut_a_bits_mask_nbit_3 = ~nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              nodeOut_a_bits_mask_eq_14 =
    nodeOut_a_bits_mask_eq_6 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_14 =
    nodeOut_a_bits_mask_acc_6 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_14;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_15 =
    nodeOut_a_bits_mask_eq_6 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_15 =
    nodeOut_a_bits_mask_acc_6 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_15;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_16 =
    nodeOut_a_bits_mask_eq_7 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_16 =
    nodeOut_a_bits_mask_acc_7 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_16;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_17 =
    nodeOut_a_bits_mask_eq_7 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_17 =
    nodeOut_a_bits_mask_acc_7 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_17;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_18 =
    nodeOut_a_bits_mask_eq_8 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_18 =
    nodeOut_a_bits_mask_acc_8 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_18;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_19 =
    nodeOut_a_bits_mask_eq_8 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_19 =
    nodeOut_a_bits_mask_acc_8 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_19;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_20 =
    nodeOut_a_bits_mask_eq_9 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_20 =
    nodeOut_a_bits_mask_acc_9 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_20;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_21 =
    nodeOut_a_bits_mask_eq_9 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_21 =
    nodeOut_a_bits_mask_acc_9 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_21;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_22 =
    nodeOut_a_bits_mask_eq_10 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_22 =
    nodeOut_a_bits_mask_acc_10 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_22;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_23 =
    nodeOut_a_bits_mask_eq_10 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_23 =
    nodeOut_a_bits_mask_acc_10 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_23;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_24 =
    nodeOut_a_bits_mask_eq_11 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_24 =
    nodeOut_a_bits_mask_acc_11 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_24;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_25 =
    nodeOut_a_bits_mask_eq_11 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_25 =
    nodeOut_a_bits_mask_acc_11 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_25;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_26 =
    nodeOut_a_bits_mask_eq_12 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_26 =
    nodeOut_a_bits_mask_acc_12 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_26;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_27 =
    nodeOut_a_bits_mask_eq_12 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_27 =
    nodeOut_a_bits_mask_acc_12 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_27;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_28 =
    nodeOut_a_bits_mask_eq_13 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_28 =
    nodeOut_a_bits_mask_acc_13 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_28;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_29 =
    nodeOut_a_bits_mask_eq_13 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_29 =
    nodeOut_a_bits_mask_acc_13 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_29;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_size_4 = nodeOut_a_bits_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              nodeOut_a_bits_mask_bit_4 = nodeOut_a_bits_address[1];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:210:26
  wire              nodeOut_a_bits_mask_nbit_4 = ~nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              nodeOut_a_bits_mask_eq_30 =
    nodeOut_a_bits_mask_eq_14 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_30 =
    nodeOut_a_bits_mask_acc_14 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_30;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_31 =
    nodeOut_a_bits_mask_eq_14 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_31 =
    nodeOut_a_bits_mask_acc_14 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_31;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_32 =
    nodeOut_a_bits_mask_eq_15 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_32 =
    nodeOut_a_bits_mask_acc_15 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_32;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_33 =
    nodeOut_a_bits_mask_eq_15 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_33 =
    nodeOut_a_bits_mask_acc_15 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_33;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_34 =
    nodeOut_a_bits_mask_eq_16 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_34 =
    nodeOut_a_bits_mask_acc_16 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_34;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_35 =
    nodeOut_a_bits_mask_eq_16 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_35 =
    nodeOut_a_bits_mask_acc_16 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_35;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_36 =
    nodeOut_a_bits_mask_eq_17 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_36 =
    nodeOut_a_bits_mask_acc_17 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_36;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_37 =
    nodeOut_a_bits_mask_eq_17 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_37 =
    nodeOut_a_bits_mask_acc_17 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_37;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_38 =
    nodeOut_a_bits_mask_eq_18 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_38 =
    nodeOut_a_bits_mask_acc_18 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_38;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_39 =
    nodeOut_a_bits_mask_eq_18 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_39 =
    nodeOut_a_bits_mask_acc_18 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_39;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_40 =
    nodeOut_a_bits_mask_eq_19 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_40 =
    nodeOut_a_bits_mask_acc_19 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_40;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_41 =
    nodeOut_a_bits_mask_eq_19 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_41 =
    nodeOut_a_bits_mask_acc_19 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_41;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_42 =
    nodeOut_a_bits_mask_eq_20 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_42 =
    nodeOut_a_bits_mask_acc_20 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_42;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_43 =
    nodeOut_a_bits_mask_eq_20 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_43 =
    nodeOut_a_bits_mask_acc_20 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_43;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_44 =
    nodeOut_a_bits_mask_eq_21 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_44 =
    nodeOut_a_bits_mask_acc_21 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_44;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_45 =
    nodeOut_a_bits_mask_eq_21 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_45 =
    nodeOut_a_bits_mask_acc_21 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_45;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_46 =
    nodeOut_a_bits_mask_eq_22 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_46 =
    nodeOut_a_bits_mask_acc_22 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_46;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_47 =
    nodeOut_a_bits_mask_eq_22 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_47 =
    nodeOut_a_bits_mask_acc_22 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_47;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_48 =
    nodeOut_a_bits_mask_eq_23 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_48 =
    nodeOut_a_bits_mask_acc_23 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_48;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_49 =
    nodeOut_a_bits_mask_eq_23 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_49 =
    nodeOut_a_bits_mask_acc_23 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_49;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_50 =
    nodeOut_a_bits_mask_eq_24 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_50 =
    nodeOut_a_bits_mask_acc_24 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_50;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_51 =
    nodeOut_a_bits_mask_eq_24 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_51 =
    nodeOut_a_bits_mask_acc_24 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_51;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_52 =
    nodeOut_a_bits_mask_eq_25 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_52 =
    nodeOut_a_bits_mask_acc_25 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_52;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_53 =
    nodeOut_a_bits_mask_eq_25 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_53 =
    nodeOut_a_bits_mask_acc_25 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_53;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_54 =
    nodeOut_a_bits_mask_eq_26 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_54 =
    nodeOut_a_bits_mask_acc_26 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_54;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_55 =
    nodeOut_a_bits_mask_eq_26 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_55 =
    nodeOut_a_bits_mask_acc_26 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_55;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_56 =
    nodeOut_a_bits_mask_eq_27 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_56 =
    nodeOut_a_bits_mask_acc_27 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_56;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_57 =
    nodeOut_a_bits_mask_eq_27 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_57 =
    nodeOut_a_bits_mask_acc_27 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_57;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_58 =
    nodeOut_a_bits_mask_eq_28 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_58 =
    nodeOut_a_bits_mask_acc_28 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_58;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_59 =
    nodeOut_a_bits_mask_eq_28 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_59 =
    nodeOut_a_bits_mask_acc_28 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_59;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_60 =
    nodeOut_a_bits_mask_eq_29 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_60 =
    nodeOut_a_bits_mask_acc_29 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_60;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_61 =
    nodeOut_a_bits_mask_eq_29 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_61 =
    nodeOut_a_bits_mask_acc_29 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_61;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_size_5 = nodeOut_a_bits_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              nodeOut_a_bits_mask_bit_5 = nodeOut_a_bits_address[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:210:26
  wire              nodeOut_a_bits_mask_nbit_5 = ~nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              nodeOut_a_bits_mask_eq_62 =
    nodeOut_a_bits_mask_eq_30 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_62 =
    nodeOut_a_bits_mask_acc_30 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_62;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_63 =
    nodeOut_a_bits_mask_eq_30 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_63 =
    nodeOut_a_bits_mask_acc_30 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_63;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_64 =
    nodeOut_a_bits_mask_eq_31 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_64 =
    nodeOut_a_bits_mask_acc_31 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_64;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_65 =
    nodeOut_a_bits_mask_eq_31 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_65 =
    nodeOut_a_bits_mask_acc_31 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_65;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_66 =
    nodeOut_a_bits_mask_eq_32 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_66 =
    nodeOut_a_bits_mask_acc_32 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_66;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_67 =
    nodeOut_a_bits_mask_eq_32 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_67 =
    nodeOut_a_bits_mask_acc_32 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_67;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_68 =
    nodeOut_a_bits_mask_eq_33 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_68 =
    nodeOut_a_bits_mask_acc_33 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_68;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_69 =
    nodeOut_a_bits_mask_eq_33 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_69 =
    nodeOut_a_bits_mask_acc_33 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_69;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_70 =
    nodeOut_a_bits_mask_eq_34 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_70 =
    nodeOut_a_bits_mask_acc_34 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_70;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_71 =
    nodeOut_a_bits_mask_eq_34 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_71 =
    nodeOut_a_bits_mask_acc_34 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_71;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_72 =
    nodeOut_a_bits_mask_eq_35 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_72 =
    nodeOut_a_bits_mask_acc_35 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_72;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_73 =
    nodeOut_a_bits_mask_eq_35 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_73 =
    nodeOut_a_bits_mask_acc_35 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_73;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_74 =
    nodeOut_a_bits_mask_eq_36 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_74 =
    nodeOut_a_bits_mask_acc_36 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_74;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_75 =
    nodeOut_a_bits_mask_eq_36 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_75 =
    nodeOut_a_bits_mask_acc_36 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_75;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_76 =
    nodeOut_a_bits_mask_eq_37 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_76 =
    nodeOut_a_bits_mask_acc_37 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_76;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_77 =
    nodeOut_a_bits_mask_eq_37 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_77 =
    nodeOut_a_bits_mask_acc_37 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_77;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_78 =
    nodeOut_a_bits_mask_eq_38 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_78 =
    nodeOut_a_bits_mask_acc_38 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_78;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_79 =
    nodeOut_a_bits_mask_eq_38 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_79 =
    nodeOut_a_bits_mask_acc_38 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_79;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_80 =
    nodeOut_a_bits_mask_eq_39 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_80 =
    nodeOut_a_bits_mask_acc_39 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_80;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_81 =
    nodeOut_a_bits_mask_eq_39 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_81 =
    nodeOut_a_bits_mask_acc_39 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_81;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_82 =
    nodeOut_a_bits_mask_eq_40 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_82 =
    nodeOut_a_bits_mask_acc_40 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_82;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_83 =
    nodeOut_a_bits_mask_eq_40 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_83 =
    nodeOut_a_bits_mask_acc_40 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_83;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_84 =
    nodeOut_a_bits_mask_eq_41 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_84 =
    nodeOut_a_bits_mask_acc_41 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_84;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_85 =
    nodeOut_a_bits_mask_eq_41 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_85 =
    nodeOut_a_bits_mask_acc_41 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_85;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_86 =
    nodeOut_a_bits_mask_eq_42 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_86 =
    nodeOut_a_bits_mask_acc_42 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_86;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_87 =
    nodeOut_a_bits_mask_eq_42 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_87 =
    nodeOut_a_bits_mask_acc_42 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_87;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_88 =
    nodeOut_a_bits_mask_eq_43 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_88 =
    nodeOut_a_bits_mask_acc_43 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_88;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_89 =
    nodeOut_a_bits_mask_eq_43 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_89 =
    nodeOut_a_bits_mask_acc_43 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_89;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_90 =
    nodeOut_a_bits_mask_eq_44 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_90 =
    nodeOut_a_bits_mask_acc_44 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_90;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_91 =
    nodeOut_a_bits_mask_eq_44 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_91 =
    nodeOut_a_bits_mask_acc_44 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_91;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_92 =
    nodeOut_a_bits_mask_eq_45 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_92 =
    nodeOut_a_bits_mask_acc_45 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_92;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_93 =
    nodeOut_a_bits_mask_eq_45 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_93 =
    nodeOut_a_bits_mask_acc_45 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_93;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_94 =
    nodeOut_a_bits_mask_eq_46 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_94 =
    nodeOut_a_bits_mask_acc_46 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_94;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_95 =
    nodeOut_a_bits_mask_eq_46 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_95 =
    nodeOut_a_bits_mask_acc_46 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_95;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_96 =
    nodeOut_a_bits_mask_eq_47 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_96 =
    nodeOut_a_bits_mask_acc_47 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_96;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_97 =
    nodeOut_a_bits_mask_eq_47 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_97 =
    nodeOut_a_bits_mask_acc_47 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_97;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_98 =
    nodeOut_a_bits_mask_eq_48 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_98 =
    nodeOut_a_bits_mask_acc_48 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_98;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_99 =
    nodeOut_a_bits_mask_eq_48 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_99 =
    nodeOut_a_bits_mask_acc_48 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_99;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_100 =
    nodeOut_a_bits_mask_eq_49 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_100 =
    nodeOut_a_bits_mask_acc_49 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_100;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_101 =
    nodeOut_a_bits_mask_eq_49 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_101 =
    nodeOut_a_bits_mask_acc_49 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_101;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_102 =
    nodeOut_a_bits_mask_eq_50 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_102 =
    nodeOut_a_bits_mask_acc_50 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_102;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_103 =
    nodeOut_a_bits_mask_eq_50 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_103 =
    nodeOut_a_bits_mask_acc_50 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_103;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_104 =
    nodeOut_a_bits_mask_eq_51 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_104 =
    nodeOut_a_bits_mask_acc_51 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_104;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_105 =
    nodeOut_a_bits_mask_eq_51 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_105 =
    nodeOut_a_bits_mask_acc_51 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_105;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_106 =
    nodeOut_a_bits_mask_eq_52 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_106 =
    nodeOut_a_bits_mask_acc_52 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_106;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_107 =
    nodeOut_a_bits_mask_eq_52 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_107 =
    nodeOut_a_bits_mask_acc_52 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_107;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_108 =
    nodeOut_a_bits_mask_eq_53 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_108 =
    nodeOut_a_bits_mask_acc_53 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_108;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_109 =
    nodeOut_a_bits_mask_eq_53 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_109 =
    nodeOut_a_bits_mask_acc_53 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_109;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_110 =
    nodeOut_a_bits_mask_eq_54 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_110 =
    nodeOut_a_bits_mask_acc_54 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_110;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_111 =
    nodeOut_a_bits_mask_eq_54 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_111 =
    nodeOut_a_bits_mask_acc_54 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_111;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_112 =
    nodeOut_a_bits_mask_eq_55 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_112 =
    nodeOut_a_bits_mask_acc_55 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_112;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_113 =
    nodeOut_a_bits_mask_eq_55 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_113 =
    nodeOut_a_bits_mask_acc_55 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_113;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_114 =
    nodeOut_a_bits_mask_eq_56 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_114 =
    nodeOut_a_bits_mask_acc_56 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_114;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_115 =
    nodeOut_a_bits_mask_eq_56 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_115 =
    nodeOut_a_bits_mask_acc_56 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_115;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_116 =
    nodeOut_a_bits_mask_eq_57 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_116 =
    nodeOut_a_bits_mask_acc_57 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_116;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_117 =
    nodeOut_a_bits_mask_eq_57 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_117 =
    nodeOut_a_bits_mask_acc_57 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_117;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_118 =
    nodeOut_a_bits_mask_eq_58 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_118 =
    nodeOut_a_bits_mask_acc_58 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_118;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_119 =
    nodeOut_a_bits_mask_eq_58 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_119 =
    nodeOut_a_bits_mask_acc_58 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_119;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_120 =
    nodeOut_a_bits_mask_eq_59 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_120 =
    nodeOut_a_bits_mask_acc_59 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_120;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_121 =
    nodeOut_a_bits_mask_eq_59 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_121 =
    nodeOut_a_bits_mask_acc_59 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_121;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_122 =
    nodeOut_a_bits_mask_eq_60 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_122 =
    nodeOut_a_bits_mask_acc_60 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_122;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_123 =
    nodeOut_a_bits_mask_eq_60 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_123 =
    nodeOut_a_bits_mask_acc_60 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_123;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_124 =
    nodeOut_a_bits_mask_eq_61 & nodeOut_a_bits_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              nodeOut_a_bits_mask_acc_124 =
    nodeOut_a_bits_mask_acc_61 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_124;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              nodeOut_a_bits_mask_eq_125 =
    nodeOut_a_bits_mask_eq_61 & nodeOut_a_bits_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              nodeOut_a_bits_mask_acc_125 =
    nodeOut_a_bits_mask_acc_61 | nodeOut_a_bits_mask_size_5 & nodeOut_a_bits_mask_eq_125;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        nodeOut_a_bits_mask_lo_lo_lo_lo_lo =
    {nodeOut_a_bits_mask_acc_63, nodeOut_a_bits_mask_acc_62};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_lo_lo_lo_hi =
    {nodeOut_a_bits_mask_acc_65, nodeOut_a_bits_mask_acc_64};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_lo_lo_lo_lo =
    {nodeOut_a_bits_mask_lo_lo_lo_lo_hi, nodeOut_a_bits_mask_lo_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_lo_lo_hi_lo =
    {nodeOut_a_bits_mask_acc_67, nodeOut_a_bits_mask_acc_66};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_lo_lo_hi_hi =
    {nodeOut_a_bits_mask_acc_69, nodeOut_a_bits_mask_acc_68};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_lo_lo_lo_hi =
    {nodeOut_a_bits_mask_lo_lo_lo_hi_hi, nodeOut_a_bits_mask_lo_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        nodeOut_a_bits_mask_lo_lo_lo =
    {nodeOut_a_bits_mask_lo_lo_lo_hi, nodeOut_a_bits_mask_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_lo_hi_lo_lo =
    {nodeOut_a_bits_mask_acc_71, nodeOut_a_bits_mask_acc_70};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_lo_hi_lo_hi =
    {nodeOut_a_bits_mask_acc_73, nodeOut_a_bits_mask_acc_72};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_lo_lo_hi_lo =
    {nodeOut_a_bits_mask_lo_lo_hi_lo_hi, nodeOut_a_bits_mask_lo_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_lo_hi_hi_lo =
    {nodeOut_a_bits_mask_acc_75, nodeOut_a_bits_mask_acc_74};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_lo_hi_hi_hi =
    {nodeOut_a_bits_mask_acc_77, nodeOut_a_bits_mask_acc_76};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_lo_lo_hi_hi =
    {nodeOut_a_bits_mask_lo_lo_hi_hi_hi, nodeOut_a_bits_mask_lo_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        nodeOut_a_bits_mask_lo_lo_hi =
    {nodeOut_a_bits_mask_lo_lo_hi_hi, nodeOut_a_bits_mask_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       nodeOut_a_bits_mask_lo_lo =
    {nodeOut_a_bits_mask_lo_lo_hi, nodeOut_a_bits_mask_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_hi_lo_lo_lo =
    {nodeOut_a_bits_mask_acc_79, nodeOut_a_bits_mask_acc_78};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_hi_lo_lo_hi =
    {nodeOut_a_bits_mask_acc_81, nodeOut_a_bits_mask_acc_80};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_lo_hi_lo_lo =
    {nodeOut_a_bits_mask_lo_hi_lo_lo_hi, nodeOut_a_bits_mask_lo_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_hi_lo_hi_lo =
    {nodeOut_a_bits_mask_acc_83, nodeOut_a_bits_mask_acc_82};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_hi_lo_hi_hi =
    {nodeOut_a_bits_mask_acc_85, nodeOut_a_bits_mask_acc_84};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_lo_hi_lo_hi =
    {nodeOut_a_bits_mask_lo_hi_lo_hi_hi, nodeOut_a_bits_mask_lo_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        nodeOut_a_bits_mask_lo_hi_lo =
    {nodeOut_a_bits_mask_lo_hi_lo_hi, nodeOut_a_bits_mask_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_hi_hi_lo_lo =
    {nodeOut_a_bits_mask_acc_87, nodeOut_a_bits_mask_acc_86};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_hi_hi_lo_hi =
    {nodeOut_a_bits_mask_acc_89, nodeOut_a_bits_mask_acc_88};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_lo_hi_hi_lo =
    {nodeOut_a_bits_mask_lo_hi_hi_lo_hi, nodeOut_a_bits_mask_lo_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_hi_hi_hi_lo =
    {nodeOut_a_bits_mask_acc_91, nodeOut_a_bits_mask_acc_90};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_lo_hi_hi_hi_hi =
    {nodeOut_a_bits_mask_acc_93, nodeOut_a_bits_mask_acc_92};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_lo_hi_hi_hi =
    {nodeOut_a_bits_mask_lo_hi_hi_hi_hi, nodeOut_a_bits_mask_lo_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        nodeOut_a_bits_mask_lo_hi_hi =
    {nodeOut_a_bits_mask_lo_hi_hi_hi, nodeOut_a_bits_mask_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       nodeOut_a_bits_mask_lo_hi =
    {nodeOut_a_bits_mask_lo_hi_hi, nodeOut_a_bits_mask_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       nodeOut_a_bits_mask_lo =
    {nodeOut_a_bits_mask_lo_hi, nodeOut_a_bits_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_lo_lo_lo_lo =
    {nodeOut_a_bits_mask_acc_95, nodeOut_a_bits_mask_acc_94};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_lo_lo_lo_hi =
    {nodeOut_a_bits_mask_acc_97, nodeOut_a_bits_mask_acc_96};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_hi_lo_lo_lo =
    {nodeOut_a_bits_mask_hi_lo_lo_lo_hi, nodeOut_a_bits_mask_hi_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_lo_lo_hi_lo =
    {nodeOut_a_bits_mask_acc_99, nodeOut_a_bits_mask_acc_98};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_lo_lo_hi_hi =
    {nodeOut_a_bits_mask_acc_101, nodeOut_a_bits_mask_acc_100};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_hi_lo_lo_hi =
    {nodeOut_a_bits_mask_hi_lo_lo_hi_hi, nodeOut_a_bits_mask_hi_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        nodeOut_a_bits_mask_hi_lo_lo =
    {nodeOut_a_bits_mask_hi_lo_lo_hi, nodeOut_a_bits_mask_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_lo_hi_lo_lo =
    {nodeOut_a_bits_mask_acc_103, nodeOut_a_bits_mask_acc_102};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_lo_hi_lo_hi =
    {nodeOut_a_bits_mask_acc_105, nodeOut_a_bits_mask_acc_104};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_hi_lo_hi_lo =
    {nodeOut_a_bits_mask_hi_lo_hi_lo_hi, nodeOut_a_bits_mask_hi_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_lo_hi_hi_lo =
    {nodeOut_a_bits_mask_acc_107, nodeOut_a_bits_mask_acc_106};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_lo_hi_hi_hi =
    {nodeOut_a_bits_mask_acc_109, nodeOut_a_bits_mask_acc_108};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_hi_lo_hi_hi =
    {nodeOut_a_bits_mask_hi_lo_hi_hi_hi, nodeOut_a_bits_mask_hi_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        nodeOut_a_bits_mask_hi_lo_hi =
    {nodeOut_a_bits_mask_hi_lo_hi_hi, nodeOut_a_bits_mask_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       nodeOut_a_bits_mask_hi_lo =
    {nodeOut_a_bits_mask_hi_lo_hi, nodeOut_a_bits_mask_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_hi_lo_lo_lo =
    {nodeOut_a_bits_mask_acc_111, nodeOut_a_bits_mask_acc_110};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_hi_lo_lo_hi =
    {nodeOut_a_bits_mask_acc_113, nodeOut_a_bits_mask_acc_112};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_hi_hi_lo_lo =
    {nodeOut_a_bits_mask_hi_hi_lo_lo_hi, nodeOut_a_bits_mask_hi_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_hi_lo_hi_lo =
    {nodeOut_a_bits_mask_acc_115, nodeOut_a_bits_mask_acc_114};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_hi_lo_hi_hi =
    {nodeOut_a_bits_mask_acc_117, nodeOut_a_bits_mask_acc_116};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_hi_hi_lo_hi =
    {nodeOut_a_bits_mask_hi_hi_lo_hi_hi, nodeOut_a_bits_mask_hi_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        nodeOut_a_bits_mask_hi_hi_lo =
    {nodeOut_a_bits_mask_hi_hi_lo_hi, nodeOut_a_bits_mask_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_hi_hi_lo_lo =
    {nodeOut_a_bits_mask_acc_119, nodeOut_a_bits_mask_acc_118};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_hi_hi_lo_hi =
    {nodeOut_a_bits_mask_acc_121, nodeOut_a_bits_mask_acc_120};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_hi_hi_hi_lo =
    {nodeOut_a_bits_mask_hi_hi_hi_lo_hi, nodeOut_a_bits_mask_hi_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_hi_hi_hi_lo =
    {nodeOut_a_bits_mask_acc_123, nodeOut_a_bits_mask_acc_122};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        nodeOut_a_bits_mask_hi_hi_hi_hi_hi =
    {nodeOut_a_bits_mask_acc_125, nodeOut_a_bits_mask_acc_124};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        nodeOut_a_bits_mask_hi_hi_hi_hi =
    {nodeOut_a_bits_mask_hi_hi_hi_hi_hi, nodeOut_a_bits_mask_hi_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        nodeOut_a_bits_mask_hi_hi_hi =
    {nodeOut_a_bits_mask_hi_hi_hi_hi, nodeOut_a_bits_mask_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       nodeOut_a_bits_mask_hi_hi =
    {nodeOut_a_bits_mask_hi_hi_hi, nodeOut_a_bits_mask_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       nodeOut_a_bits_mask_hi =
    {nodeOut_a_bits_mask_hi_hi, nodeOut_a_bits_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  reg               nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:57:41
  wire              nodeOut_a_bits_mask_masked_enable_0 =
    enable_0 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_1 =
    enable_1 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_2 =
    enable_2 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_3 =
    enable_3 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_4 =
    enable_4 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_5 =
    enable_5 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_6 =
    enable_6 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_7 =
    enable_7 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_8 =
    enable_8 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_9 =
    enable_9 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_10 =
    enable_10 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_11 =
    enable_11 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_12 =
    enable_12 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_13 =
    enable_13 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_14 =
    enable_14 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire              nodeOut_a_bits_mask_masked_enable_15 =
    enable_15 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  reg  [3:0]        nodeOut_a_bits_mask_rdata_0;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_1;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_2;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_3;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_4;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_5;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_6;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_7;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_8;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_9;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_10;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_11;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_12;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_13;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [3:0]        nodeOut_a_bits_mask_rdata_14;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  wire [3:0]        nodeOut_a_bits_mask_mdata_0 =
    nodeOut_a_bits_mask_masked_enable_0
      ? nodeOut_a_bits_mask_odata_0
      : nodeOut_a_bits_mask_rdata_0;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_1 =
    nodeOut_a_bits_mask_masked_enable_1
      ? nodeOut_a_bits_mask_odata_1
      : nodeOut_a_bits_mask_rdata_1;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_2 =
    nodeOut_a_bits_mask_masked_enable_2
      ? nodeOut_a_bits_mask_odata_2
      : nodeOut_a_bits_mask_rdata_2;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_3 =
    nodeOut_a_bits_mask_masked_enable_3
      ? nodeOut_a_bits_mask_odata_3
      : nodeOut_a_bits_mask_rdata_3;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_4 =
    nodeOut_a_bits_mask_masked_enable_4
      ? nodeOut_a_bits_mask_odata_4
      : nodeOut_a_bits_mask_rdata_4;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_5 =
    nodeOut_a_bits_mask_masked_enable_5
      ? nodeOut_a_bits_mask_odata_5
      : nodeOut_a_bits_mask_rdata_5;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_6 =
    nodeOut_a_bits_mask_masked_enable_6
      ? nodeOut_a_bits_mask_odata_6
      : nodeOut_a_bits_mask_rdata_6;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_7 =
    nodeOut_a_bits_mask_masked_enable_7
      ? nodeOut_a_bits_mask_odata_7
      : nodeOut_a_bits_mask_rdata_7;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_8 =
    nodeOut_a_bits_mask_masked_enable_8
      ? nodeOut_a_bits_mask_odata_8
      : nodeOut_a_bits_mask_rdata_8;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_9 =
    nodeOut_a_bits_mask_masked_enable_9
      ? nodeOut_a_bits_mask_odata_9
      : nodeOut_a_bits_mask_rdata_9;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_10 =
    nodeOut_a_bits_mask_masked_enable_10
      ? nodeOut_a_bits_mask_odata_10
      : nodeOut_a_bits_mask_rdata_10;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_11 =
    nodeOut_a_bits_mask_masked_enable_11
      ? nodeOut_a_bits_mask_odata_11
      : nodeOut_a_bits_mask_rdata_11;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_12 =
    nodeOut_a_bits_mask_masked_enable_12
      ? nodeOut_a_bits_mask_odata_12
      : nodeOut_a_bits_mask_rdata_12;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_13 =
    nodeOut_a_bits_mask_masked_enable_13
      ? nodeOut_a_bits_mask_odata_13
      : nodeOut_a_bits_mask_rdata_13;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_14 =
    nodeOut_a_bits_mask_masked_enable_14
      ? nodeOut_a_bits_mask_odata_14
      : nodeOut_a_bits_mask_rdata_14;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [3:0]        nodeOut_a_bits_mask_mdata_15 =
    nodeOut_a_bits_mask_masked_enable_15
      ? nodeOut_a_bits_mask_odata_15
      : nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :63:88
  wire [7:0]        nodeOut_a_bits_mask_lo_lo_lo_1 =
    {nodeOut_a_bits_mask_mdata_1, nodeOut_a_bits_mask_mdata_0};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [7:0]        nodeOut_a_bits_mask_lo_lo_hi_1 =
    {nodeOut_a_bits_mask_mdata_3, nodeOut_a_bits_mask_mdata_2};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [15:0]       nodeOut_a_bits_mask_lo_lo_1 =
    {nodeOut_a_bits_mask_lo_lo_hi_1, nodeOut_a_bits_mask_lo_lo_lo_1};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [7:0]        nodeOut_a_bits_mask_lo_hi_lo_1 =
    {nodeOut_a_bits_mask_mdata_5, nodeOut_a_bits_mask_mdata_4};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [7:0]        nodeOut_a_bits_mask_lo_hi_hi_1 =
    {nodeOut_a_bits_mask_mdata_7, nodeOut_a_bits_mask_mdata_6};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [15:0]       nodeOut_a_bits_mask_lo_hi_1 =
    {nodeOut_a_bits_mask_lo_hi_hi_1, nodeOut_a_bits_mask_lo_hi_lo_1};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [31:0]       nodeOut_a_bits_mask_lo_1 =
    {nodeOut_a_bits_mask_lo_hi_1, nodeOut_a_bits_mask_lo_lo_1};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [7:0]        nodeOut_a_bits_mask_hi_lo_lo_1 =
    {nodeOut_a_bits_mask_mdata_9, nodeOut_a_bits_mask_mdata_8};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [7:0]        nodeOut_a_bits_mask_hi_lo_hi_1 =
    {nodeOut_a_bits_mask_mdata_11, nodeOut_a_bits_mask_mdata_10};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [15:0]       nodeOut_a_bits_mask_hi_lo_1 =
    {nodeOut_a_bits_mask_hi_lo_hi_1, nodeOut_a_bits_mask_hi_lo_lo_1};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [7:0]        nodeOut_a_bits_mask_hi_hi_lo_1 =
    {nodeOut_a_bits_mask_mdata_13, nodeOut_a_bits_mask_mdata_12};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [7:0]        nodeOut_a_bits_mask_hi_hi_hi_1 =
    {nodeOut_a_bits_mask_mdata_15, nodeOut_a_bits_mask_mdata_14};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [15:0]       nodeOut_a_bits_mask_hi_hi_1 =
    {nodeOut_a_bits_mask_hi_hi_hi_1, nodeOut_a_bits_mask_hi_hi_lo_1};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [31:0]       nodeOut_a_bits_mask_hi_1 =
    {nodeOut_a_bits_mask_hi_hi_1, nodeOut_a_bits_mask_hi_lo_1};	// src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [63:0]       nodeOut_a_bits_mask =
    {nodeOut_a_bits_mask_hi, nodeOut_a_bits_mask_lo}
    & (hasData
         ? {nodeOut_a_bits_mask_hi_1, nodeOut_a_bits_mask_lo_1}
         : 64'hFFFFFFFFFFFFFFFF);	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/WidthWidget.scala:68:12, :80:{88,93,119}, src/main/scala/util/Misc.scala:222:10
  wire              nodeIn_d_valid = cated_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [2:0]        nodeIn_d_bits_opcode = cated_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [1:0]        nodeIn_d_bits_param = cated_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [3:0]        nodeIn_d_bits_size = cated_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [3:0]        nodeIn_d_bits_source = cated_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [1:0]        nodeIn_d_bits_sink = cated_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire              nodeIn_d_bits_denied = cated_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire              nodeIn_d_bits_corrupt = cated_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [511:0]      cated_bits_data =
    {_repeated_repeater_io_deq_bits_data[511:32], nodeOut_d_bits_data[31:0]};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:156:25, :158:39, :159:37, :160:31, src/main/scala/util/Repeater.scala:35:26
  wire              repeat_hasData = cated_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [20:0]       _repeat_limit_T_1 = 21'h3F << cated_bits_size;	// src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/package.scala:243:71
  wire [3:0]        repeat_limit = ~(_repeat_limit_T_1[5:2]);	// src/main/scala/tilelink/WidthWidget.scala:98:47, src/main/scala/util/package.scala:243:{46,71,76}
  reg  [3:0]        repeat_count;	// src/main/scala/tilelink/WidthWidget.scala:100:26
  wire              repeat_first = repeat_count == 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :100:26, :101:25
  wire              repeat_last = repeat_count == repeat_limit | ~repeat_hasData;	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/WidthWidget.scala:98:47, :100:26, :102:{25,35,38}
  reg  [3:0]        repeat_sel_sel_sources_0;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_1;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_2;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_3;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_4;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_5;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_6;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_7;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_8;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_9;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_10;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_11;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_12;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_13;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_14;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [3:0]        repeat_sel_sel_sources_15;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  wire [3:0]        repeat_sel_sel_a_sel = nodeIn_a_bits_address[5:2];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:182:38
  wire              repeat_sel_sel_bypass =
    nodeIn_a_valid & nodeIn_a_bits_source == cated_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25, :190:{33,53}
  reg  [3:0]        repeat_sel_hold_r;	// src/main/scala/tilelink/WidthWidget.scala:116:47
  wire [15:0][3:0]  _GEN =
    {{repeat_sel_sel_sources_15},
     {repeat_sel_sel_sources_14},
     {repeat_sel_sel_sources_13},
     {repeat_sel_sel_sources_12},
     {repeat_sel_sel_sources_11},
     {repeat_sel_sel_sources_10},
     {repeat_sel_sel_sources_9},
     {repeat_sel_sel_sources_8},
     {repeat_sel_sel_sources_7},
     {repeat_sel_sel_sources_6},
     {repeat_sel_sel_sources_5},
     {repeat_sel_sel_sources_4},
     {repeat_sel_sel_sources_3},
     {repeat_sel_sel_sources_2},
     {repeat_sel_sel_sources_1},
     {repeat_sel_sel_sources_0}};	// src/main/scala/tilelink/WidthWidget.scala:116:47, :181:27
  wire [3:0]        repeat_sel_hold =
    repeat_first ? _GEN[cated_bits_source] : repeat_sel_hold_r;	// src/main/scala/tilelink/WidthWidget.scala:101:25, :116:{25,47}, :156:25
  wire [3:0]        repeat_sel = repeat_sel_hold & ~repeat_limit;	// src/main/scala/tilelink/WidthWidget.scala:98:47, :116:25, :117:{16,18}
  wire [3:0]        repeat_index = repeat_sel | repeat_count;	// src/main/scala/tilelink/WidthWidget.scala:100:26, :117:16, :121:24
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_0 = cated_bits_data[31:0];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_1 = cated_bits_data[63:32];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_2 = cated_bits_data[95:64];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_3 = cated_bits_data[127:96];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_4 = cated_bits_data[159:128];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_5 = cated_bits_data[191:160];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_6 = cated_bits_data[223:192];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_7 = cated_bits_data[255:224];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_8 = cated_bits_data[287:256];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_9 = cated_bits_data[319:288];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_10 = cated_bits_data[351:320];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_11 = cated_bits_data[383:352];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_12 = cated_bits_data[415:384];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_13 = cated_bits_data[447:416];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_14 = cated_bits_data[479:448];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [31:0]       repeat_nodeIn_d_bits_data_mux_15 = cated_bits_data[511:480];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [15:0][31:0] _GEN_0 =
    {{repeat_nodeIn_d_bits_data_mux_15},
     {repeat_nodeIn_d_bits_data_mux_14},
     {repeat_nodeIn_d_bits_data_mux_13},
     {repeat_nodeIn_d_bits_data_mux_12},
     {repeat_nodeIn_d_bits_data_mux_11},
     {repeat_nodeIn_d_bits_data_mux_10},
     {repeat_nodeIn_d_bits_data_mux_9},
     {repeat_nodeIn_d_bits_data_mux_8},
     {repeat_nodeIn_d_bits_data_mux_7},
     {repeat_nodeIn_d_bits_data_mux_6},
     {repeat_nodeIn_d_bits_data_mux_5},
     {repeat_nodeIn_d_bits_data_mux_4},
     {repeat_nodeIn_d_bits_data_mux_3},
     {repeat_nodeIn_d_bits_data_mux_2},
     {repeat_nodeIn_d_bits_data_mux_1},
     {repeat_nodeIn_d_bits_data_mux_0}};	// src/main/scala/tilelink/WidthWidget.scala:123:43, :132:30
  wire [31:0]       nodeIn_d_bits_data = _GEN_0[repeat_index];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:121:24, :132:30
  wire              repeat_0 = ~repeat_last;	// src/main/scala/tilelink/WidthWidget.scala:102:35, :143:7, :154:26
  always @(posedge clock) begin
    automatic logic _repeat_sel_sel_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    automatic logic _nodeOut_a_bits_data_T_2;	// src/main/scala/tilelink/WidthWidget.scala:64:23
    automatic logic _nodeOut_a_bits_mask_T_4;	// src/main/scala/tilelink/WidthWidget.scala:64:23
    _repeat_sel_sel_T = nodeIn_a_ready & nodeIn_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
    _nodeOut_a_bits_data_T_2 = _repeat_sel_sel_T & ~last;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/WidthWidget.scala:37:36, :64:23, :71:32
    _nodeOut_a_bits_mask_T_4 = _repeat_sel_sel_T & ~last;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/WidthWidget.scala:37:36, :64:23, :71:32
    if (reset) begin
      count <= 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27
      corrupt_reg <= 1'h0;	// src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/WidthWidget.scala:40:32
      nodeOut_a_bits_data_rdata_written_once <= 1'h0;	// src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/WidthWidget.scala:57:41
      nodeOut_a_bits_mask_rdata_written_once <= 1'h0;	// src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/WidthWidget.scala:57:41
      repeat_count <= 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :100:26
    end
    else begin
      if (_repeat_sel_sel_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (last)	// src/main/scala/tilelink/WidthWidget.scala:37:36
          count <= 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27
        else	// src/main/scala/tilelink/WidthWidget.scala:37:36
          count <= count + 4'h1;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :45:24, :184:37
        corrupt_reg <= ~last & corrupt_out;	// src/main/scala/tilelink/WidthWidget.scala:37:36, :40:32, :42:36, :46:21, :47:21, :49:23
      end
      nodeOut_a_bits_data_rdata_written_once <=
        _nodeOut_a_bits_data_T_2 | nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:57:41, :64:{23,33}, :65:30
      nodeOut_a_bits_mask_rdata_written_once <=
        _nodeOut_a_bits_mask_T_4 | nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:57:41, :64:{23,33}, :65:30
      if (nodeIn_d_ready & nodeIn_d_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
        if (repeat_last)	// src/main/scala/tilelink/WidthWidget.scala:102:35
          repeat_count <= 4'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :100:26
        else	// src/main/scala/tilelink/WidthWidget.scala:102:35
          repeat_count <= repeat_count + 4'h1;	// src/main/scala/tilelink/WidthWidget.scala:100:26, :105:24, :184:37
      end
    end
    if (_nodeOut_a_bits_data_T_2) begin	// src/main/scala/tilelink/WidthWidget.scala:64:23
      nodeOut_a_bits_data_rdata_0 <= nodeOut_a_bits_data_mdata_0;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_1 <= nodeOut_a_bits_data_mdata_1;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_2 <= nodeOut_a_bits_data_mdata_2;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_3 <= nodeOut_a_bits_data_mdata_3;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_4 <= nodeOut_a_bits_data_mdata_4;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_5 <= nodeOut_a_bits_data_mdata_5;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_6 <= nodeOut_a_bits_data_mdata_6;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_7 <= nodeOut_a_bits_data_mdata_7;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_8 <= nodeOut_a_bits_data_mdata_8;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_9 <= nodeOut_a_bits_data_mdata_9;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_10 <= nodeOut_a_bits_data_mdata_10;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_11 <= nodeOut_a_bits_data_mdata_11;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_12 <= nodeOut_a_bits_data_mdata_12;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_13 <= nodeOut_a_bits_data_mdata_13;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_14 <= nodeOut_a_bits_data_mdata_14;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
    end
    if (_nodeOut_a_bits_mask_T_4) begin	// src/main/scala/tilelink/WidthWidget.scala:64:23
      nodeOut_a_bits_mask_rdata_0 <= nodeOut_a_bits_mask_mdata_0;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_1 <= nodeOut_a_bits_mask_mdata_1;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_2 <= nodeOut_a_bits_mask_mdata_2;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_3 <= nodeOut_a_bits_mask_mdata_3;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_4 <= nodeOut_a_bits_mask_mdata_4;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_5 <= nodeOut_a_bits_mask_mdata_5;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_6 <= nodeOut_a_bits_mask_mdata_6;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_7 <= nodeOut_a_bits_mask_mdata_7;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_8 <= nodeOut_a_bits_mask_mdata_8;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_9 <= nodeOut_a_bits_mask_mdata_9;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_10 <= nodeOut_a_bits_mask_mdata_10;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_11 <= nodeOut_a_bits_mask_mdata_11;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_12 <= nodeOut_a_bits_mask_mdata_12;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_13 <= nodeOut_a_bits_mask_mdata_13;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_14 <= nodeOut_a_bits_mask_mdata_14;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
    end
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'h0)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:35:27, :181:27, :183:26, :184:37
      repeat_sel_sel_sources_0 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'h1)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_1 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'h2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_2 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'h3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_3 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'h4)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_4 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'h5)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_5 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'h6)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_6 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'h7)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_7 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'h8)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:38:56, :181:27, :183:26, :184:37
      repeat_sel_sel_sources_8 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'h9)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:38:56, :181:27, :183:26, :184:37
      repeat_sel_sel_sources_9 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'hA)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:38:56, :181:27, :183:26, :184:37
      repeat_sel_sel_sources_10 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'hB)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:38:56, :181:27, :183:26, :184:37
      repeat_sel_sel_sources_11 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'hC)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:38:56, :181:27, :183:26, :184:37
      repeat_sel_sel_sources_12 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'hD)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:38:56, :181:27, :183:26, :184:37
      repeat_sel_sel_sources_13 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 4'hE)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:38:56, :181:27, :183:26, :184:37
      repeat_sel_sel_sources_14 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & (&nodeIn_a_bits_source))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_15 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (repeat_first)	// src/main/scala/tilelink/WidthWidget.scala:101:25
      repeat_sel_hold_r <= _GEN[cated_bits_source];	// src/main/scala/tilelink/WidthWidget.scala:116:47, :156:25
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:19];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h14; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        count = _RANDOM[5'h0][3:0];	// src/main/scala/tilelink/WidthWidget.scala:35:27
        corrupt_reg = _RANDOM[5'h0][4];	// src/main/scala/tilelink/WidthWidget.scala:35:27, :40:32
        nodeOut_a_bits_data_rdata_written_once = _RANDOM[5'h0][5];	// src/main/scala/tilelink/WidthWidget.scala:35:27, :57:41
        nodeOut_a_bits_data_rdata_0 = {_RANDOM[5'h0][31:6], _RANDOM[5'h1][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:35:27, :61:24
        nodeOut_a_bits_data_rdata_1 = {_RANDOM[5'h1][31:6], _RANDOM[5'h2][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_2 = {_RANDOM[5'h2][31:6], _RANDOM[5'h3][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_3 = {_RANDOM[5'h3][31:6], _RANDOM[5'h4][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_4 = {_RANDOM[5'h4][31:6], _RANDOM[5'h5][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_5 = {_RANDOM[5'h5][31:6], _RANDOM[5'h6][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_6 = {_RANDOM[5'h6][31:6], _RANDOM[5'h7][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_7 = {_RANDOM[5'h7][31:6], _RANDOM[5'h8][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_8 = {_RANDOM[5'h8][31:6], _RANDOM[5'h9][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_9 = {_RANDOM[5'h9][31:6], _RANDOM[5'hA][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_10 = {_RANDOM[5'hA][31:6], _RANDOM[5'hB][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_11 = {_RANDOM[5'hB][31:6], _RANDOM[5'hC][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_12 = {_RANDOM[5'hC][31:6], _RANDOM[5'hD][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_13 = {_RANDOM[5'hD][31:6], _RANDOM[5'hE][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_14 = {_RANDOM[5'hE][31:6], _RANDOM[5'hF][5:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_written_once = _RANDOM[5'hF][6];	// src/main/scala/tilelink/WidthWidget.scala:57:41, :61:24
        nodeOut_a_bits_mask_rdata_0 = _RANDOM[5'hF][10:7];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_1 = _RANDOM[5'hF][14:11];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_2 = _RANDOM[5'hF][18:15];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_3 = _RANDOM[5'hF][22:19];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_4 = _RANDOM[5'hF][26:23];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_5 = _RANDOM[5'hF][30:27];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_6 = {_RANDOM[5'hF][31], _RANDOM[5'h10][2:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_7 = _RANDOM[5'h10][6:3];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_8 = _RANDOM[5'h10][10:7];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_9 = _RANDOM[5'h10][14:11];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_10 = _RANDOM[5'h10][18:15];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_11 = _RANDOM[5'h10][22:19];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_12 = _RANDOM[5'h10][26:23];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_13 = _RANDOM[5'h10][30:27];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_14 = {_RANDOM[5'h10][31], _RANDOM[5'h11][2:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        repeat_count = _RANDOM[5'h11][6:3];	// src/main/scala/tilelink/WidthWidget.scala:61:24, :100:26
        repeat_sel_sel_sources_0 = _RANDOM[5'h11][10:7];	// src/main/scala/tilelink/WidthWidget.scala:61:24, :181:27
        repeat_sel_sel_sources_1 = _RANDOM[5'h11][14:11];	// src/main/scala/tilelink/WidthWidget.scala:61:24, :181:27
        repeat_sel_sel_sources_2 = _RANDOM[5'h11][18:15];	// src/main/scala/tilelink/WidthWidget.scala:61:24, :181:27
        repeat_sel_sel_sources_3 = _RANDOM[5'h11][22:19];	// src/main/scala/tilelink/WidthWidget.scala:61:24, :181:27
        repeat_sel_sel_sources_4 = _RANDOM[5'h11][26:23];	// src/main/scala/tilelink/WidthWidget.scala:61:24, :181:27
        repeat_sel_sel_sources_5 = _RANDOM[5'h11][30:27];	// src/main/scala/tilelink/WidthWidget.scala:61:24, :181:27
        repeat_sel_sel_sources_6 = {_RANDOM[5'h11][31], _RANDOM[5'h12][2:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24, :181:27
        repeat_sel_sel_sources_7 = _RANDOM[5'h12][6:3];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_8 = _RANDOM[5'h12][10:7];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_9 = _RANDOM[5'h12][14:11];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_10 = _RANDOM[5'h12][18:15];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_11 = _RANDOM[5'h12][22:19];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_12 = _RANDOM[5'h12][26:23];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_13 = _RANDOM[5'h12][30:27];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_14 = {_RANDOM[5'h12][31], _RANDOM[5'h13][2:0]};	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_15 = _RANDOM[5'h13][6:3];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_hold_r = _RANDOM[5'h13][10:7];	// src/main/scala/tilelink/WidthWidget.scala:116:47, :181:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  Repeater_1 repeated_repeater (	// src/main/scala/util/Repeater.scala:35:26
    .clock               (clock),
    .reset               (reset),
    .io_repeat           (repeat_0),	// src/main/scala/tilelink/WidthWidget.scala:154:26
    .io_enq_valid        (nodeOut_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_opcode  (nodeOut_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_param   (nodeOut_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_size    (nodeOut_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_source  (nodeOut_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_sink    (nodeOut_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_denied  (nodeOut_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_data    (nodeOut_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_corrupt (nodeOut_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_ready        (cated_ready),	// src/main/scala/tilelink/WidthWidget.scala:156:25
    .io_enq_ready        (nodeOut_d_ready),
    .io_deq_valid        (cated_valid),
    .io_deq_bits_opcode  (cated_bits_opcode),
    .io_deq_bits_param   (cated_bits_param),
    .io_deq_bits_size    (cated_bits_size),
    .io_deq_bits_source  (cated_bits_source),
    .io_deq_bits_sink    (cated_bits_sink),
    .io_deq_bits_denied  (cated_bits_denied),
    .io_deq_bits_data    (_repeated_repeater_io_deq_bits_data),
    .io_deq_bits_corrupt (cated_bits_corrupt)
  );
  assign auto_in_a_ready = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_d_valid = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_d_bits_opcode = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_d_bits_param = nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_d_bits_size = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_d_bits_source = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_d_bits_sink = nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_d_bits_denied = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_d_bits_data = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_d_bits_corrupt = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_out_a_valid = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_opcode = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_param = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_size = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_source = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_address = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_bufferable =
    nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_modifiable =
    nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_readalloc =
    nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_writealloc =
    nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_privileged =
    nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_secure = nodeOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_fetch = nodeOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_mask = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_data = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_corrupt = nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_d_ready = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
endmodule

