Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Tue Feb  3 16:30:54 2015
| Host         : derek-laptop running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file hasher_v1_0_control_sets_placed.rpt
| Design       : hasher_v1_0
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    49 |
| Minimum Number of register sites lost to control set restrictions |    21 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           26 |
| Yes          | No                    | No                     |              36 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             368 |          104 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------+----------------------------------------------+------------------+----------------+
|       Clock Signal      |                     Enable Signal                    |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG |                                                      |                                              |                3 |              4 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/ss/n_0_cur_digit_val[3]_i_1 |                                              |                2 |              4 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/axi_arready0                | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/axi_awready0                | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg8[15]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg5[23]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg5[31]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg5[7]_i_1         | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg6[15]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg6[23]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg6[31]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg6[7]_i_1         | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg7[15]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg7[23]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg7[31]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg7[7]_i_1         | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg4[7]_i_1         | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg8[23]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg8[7]_i_1         | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg9[15]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg9[23]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg9[31]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg9[7]_i_1         | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/ss/n_0_digit_select[7]_i_1  | hasher_v1_0_S00_AXI_inst/ss/SR[0]            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg5[15]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg0[15]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg0[23]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg0[7]_i_1         | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg10[15]_i_1       | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg10[23]_i_1       | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg10[31]_i_1       | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg10[7]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg11[15]_i_1       | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg11[23]_i_1       | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg11[31]_i_1       | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg11[7]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg3[15]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg3[23]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg3[31]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg3[7]_i_1         | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg4[15]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg4[23]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/n_0_slv_reg4[31]_i_1        | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG |                                                      | hasher_v1_0_S00_AXI_inst/ss/SR[0]            |               12 |             24 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/slv_reg_rden                | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |               11 |             32 |
|  s00_axi_aclk_IBUF_BUFG | hasher_v1_0_S00_AXI_inst/mh/n_0_key[31]_i_1          |                                              |               14 |             32 |
|  s00_axi_aclk_IBUF_BUFG |                                                      | hasher_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |               14 |             35 |
+-------------------------+------------------------------------------------------+----------------------------------------------+------------------+----------------+


