The following files were generated for 'adc_mem_vio' in directory
C:\Users\bylsma\Projects\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * adc_mem_vio.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * adc_mem_vio.cdc
   * adc_mem_vio.constraints/adc_mem_vio.ucf
   * adc_mem_vio.constraints/adc_mem_vio.xdc
   * adc_mem_vio.ngc
   * adc_mem_vio.ucf
   * adc_mem_vio.v
   * adc_mem_vio.veo
   * adc_mem_vio.xdc
   * adc_mem_vio_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * adc_mem_vio.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * adc_mem_vio.gise
   * adc_mem_vio.xise

Deliver Readme:
   Readme file for the IP.

   * adc_mem_vio_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * adc_mem_vio_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

