// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up {
		compatible = "mediatek,clk-bring-up";
		clocks =
			<&infracfg_ao_clk CLK_IFRAO_PMIC_TMR>,
			<&infracfg_ao_clk CLK_IFRAO_PMIC_AP>,
			<&infracfg_ao_clk CLK_IFRAO_GCE>,
			<&infracfg_ao_clk CLK_IFRAO_GCE2>,
			<&infracfg_ao_clk CLK_IFRAO_THERM>,
			<&infracfg_ao_clk CLK_IFRAO_I2C_PSEUDO>,
			<&infracfg_ao_clk CLK_IFRAO_I2C1_PSEUDO>,
			<&infracfg_ao_clk CLK_IFRAO_PWM_HCLK>,
			<&infracfg_ao_clk CLK_IFRAO_PWM1>,
			<&infracfg_ao_clk CLK_IFRAO_PWM2>,
			<&infracfg_ao_clk CLK_IFRAO_PWM3>,
			<&infracfg_ao_clk CLK_IFRAO_PWM4>,
			<&infracfg_ao_clk CLK_IFRAO_PWM>,
			<&infracfg_ao_clk CLK_IFRAO_GCE_26M>,
			<&infracfg_ao_clk CLK_IFRAO_BTIF>,
			<&infracfg_ao_clk CLK_IFRAO_SPI0>,
			<&infracfg_ao_clk CLK_IFRAO_MSDC0>,
			<&infracfg_ao_clk CLK_IFRAO_MSDC1>,
			<&infracfg_ao_clk CLK_IFRAO_MSDC0_SRC>,
			<&infracfg_ao_clk CLK_IFRAO_AUXADC>,
			<&infracfg_ao_clk CLK_IFRAO_CPUM>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF1_AP>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF1_MD>,
			<&infracfg_ao_clk CLK_IFRAO_AUXADC_MD>,
			<&infracfg_ao_clk CLK_IFRAO_MSDC1_SRC>,
			<&infracfg_ao_clk CLK_IFRAO_MSDC0_AES>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF_AP>,
			<&infracfg_ao_clk CLK_IFRAO_DEBUGSYS>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF_MD>,
			<&infracfg_ao_clk CLK_IFRAO_DISP_PWM>,
			<&infracfg_ao_clk CLK_IFRAO_CLDMA_BCLK>,
			<&infracfg_ao_clk CLK_IFRAO_SPI1>,
			<&infracfg_ao_clk CLK_IFRAO_SPI2>,
			<&infracfg_ao_clk CLK_IFRAO_SPI3>,
			<&infracfg_ao_clk CLK_IFRAO_UNIPRO_SYSCLK>,
			<&infracfg_ao_clk CLK_IFRAO_UFS_SAP_BCLK>,
			<&infracfg_ao_clk CLK_IFRAO_SPI4>,
			<&infracfg_ao_clk CLK_IFRAO_SPI5>,
			<&infracfg_ao_clk CLK_IFRAO_CQ_DMA>,
			<&infracfg_ao_clk CLK_IFRAO_UFS>,
			<&infracfg_ao_clk CLK_IFRAO_UFS_AES>,
			<&infracfg_ao_clk CLK_IFRAO_AP_MSDC0>,
			<&infracfg_ao_clk CLK_IFRAO_MD_MSDC0>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF5_MD>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF2_AP>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF2_MD>,
			<&infracfg_ao_clk CLK_IFRAO_FBIST2FPC>,
			<&infracfg_ao_clk CLK_IFRAO_DPMAIF_MAIN>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF4_MD>,
			<&infracfg_ao_clk CLK_IFRAO_SPI6_CK>,
			<&infracfg_ao_clk CLK_IFRAO_SPI7_CK>,
			<&infracfg_ao_clk CLK_IFRAO_66MP_BUS_MCLK_CK_P>,
			<&infracfg_ao_clk CLK_IFRAO_INFRA_FREE_DCM_133M>,
			<&infracfg_ao_clk CLK_IFRAO_INFRA_FREE_DCM_66M>,
			<&infracfg_ao_clk CLK_IFRAO_PERU_BUS_DCM_133M>,
			<&infracfg_ao_clk CLK_IFRAO_PERU_BUS_DCM_66M>,
			<&infracfg_ao_clk CLK_IFRAO_RG_FLASHIFP_26M_CK>,
			<&infracfg_ao_clk CLK_IFRAO_RG_FLASHIF_SFLASH_CK>,
			<&infracfg_ao_clk CLK_IFRAO_AP_DMA>,
			<&imp_iic_wrap_c_clk CLK_IMPC_I2C10_AP_CLOCK>,
			<&imp_iic_wrap_c_clk CLK_IMPC_I2C11_AP_CLOCK>,
			<&imp_iic_wrap_e_clk CLK_IMPE_I2C3_AP_CLOCK>,
			<&imp_iic_wrap_s_clk CLK_IMPS_I3C9_AP_CLOCK>,
			<&imp_iic_wrap_s_clk CLK_IMPS_I3C8_AP_CLOCK>,
			<&imp_iic_wrap_ws_clk CLK_IMPWS_I2C1_AP_CLOCK>,
			<&imp_iic_wrap_ws_clk CLK_IMPWS_I3C2_AP_CLOCK>,
			<&imp_iic_wrap_ws_clk CLK_IMPWS_I3C4_AP_CLOCK>,
			<&imp_iic_wrap_w_clk CLK_IMPW_I2C0_AP_CLOCK>,
			<&imp_iic_wrap_w_clk CLK_IMPW_I2C5_AP_CLOCK>,
			<&imp_iic_wrap_w_clk CLK_IMPW_I3C7_AP_CLOCK>,
			<&imp_iic_wrap_n_clk CLK_IMPN_I2C6_AP_CLOCK>;
	};

	bring-up-pd-disp {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6833_POWER_DOMAIN_DISP>;
	};
};
