<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › sn › pci › pcibr › pcibr_reg.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pcibr_reg.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004 Silicon Graphics, Inc. All rights reserved.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;asm/sn/io.h&gt;</span>
<span class="cp">#include &lt;asm/sn/pcibr_provider.h&gt;</span>
<span class="cp">#include &lt;asm/sn/pcibus_provider_defs.h&gt;</span>
<span class="cp">#include &lt;asm/sn/pcidev.h&gt;</span>
<span class="cp">#include &lt;asm/sn/pic.h&gt;</span>
<span class="cp">#include &lt;asm/sn/tiocp.h&gt;</span>

<span class="k">union</span> <span class="n">br_ptr</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">tiocp</span> <span class="n">tio</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pic</span> <span class="n">pic</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Control Register Access -- Read/Write                            0000_0020</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">pcireg_control_bit_clr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="n">u64</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_buscommon</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_bridge_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_TIOCP</span>:
			<span class="n">__sn_clrq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_control</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_PIC</span>:
			<span class="n">__sn_clrq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_wid_control</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">panic</span>
			    <span class="p">(</span><span class="s">&quot;pcireg_control_bit_clr: unknown bridgetype bridge 0x%p&quot;</span><span class="p">,</span>
			     <span class="n">ptr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">pcireg_control_bit_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="n">u64</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_buscommon</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_bridge_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_TIOCP</span>:
			<span class="n">__sn_setq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_control</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_PIC</span>:
			<span class="n">__sn_setq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_wid_control</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">panic</span>
			    <span class="p">(</span><span class="s">&quot;pcireg_control_bit_set: unknown bridgetype bridge 0x%p&quot;</span><span class="p">,</span>
			     <span class="n">ptr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * PCI/PCIX Target Flush Register Access -- Read Only		    0000_0050</span>
<span class="cm"> */</span>
<span class="n">u64</span> <span class="nf">pcireg_tflush_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_buscommon</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_bridge_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_TIOCP</span>:
			<span class="n">ret</span> <span class="o">=</span> <span class="n">__sn_readq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_tflush</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_PIC</span>:
			<span class="n">ret</span> <span class="o">=</span> <span class="n">__sn_readq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_wid_tflush</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">panic</span>
			    <span class="p">(</span><span class="s">&quot;pcireg_tflush_get: unknown bridgetype bridge 0x%p&quot;</span><span class="p">,</span>
			     <span class="n">ptr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Read of the Target Flush should always return zero */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;pcireg_tflush_get:Target Flush failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt Status Register Access -- Read Only		    0000_0100</span>
<span class="cm"> */</span>
<span class="n">u64</span> <span class="nf">pcireg_intr_status_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span> <span class="n">pcibus_info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_buscommon</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_bridge_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_TIOCP</span>:
			<span class="n">ret</span> <span class="o">=</span> <span class="n">__sn_readq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_int_status</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_PIC</span>:
			<span class="n">ret</span> <span class="o">=</span> <span class="n">__sn_readq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_int_status</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">panic</span>
			    <span class="p">(</span><span class="s">&quot;pcireg_intr_status_get: unknown bridgetype bridge 0x%p&quot;</span><span class="p">,</span>
			     <span class="n">ptr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt Enable Register Access -- Read/Write                   0000_0108</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">pcireg_intr_enable_bit_clr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="n">u64</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_buscommon</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_bridge_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_TIOCP</span>:
			<span class="n">__sn_clrq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_int_enable</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_PIC</span>:
			<span class="n">__sn_clrq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_int_enable</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">panic</span>
			    <span class="p">(</span><span class="s">&quot;pcireg_intr_enable_bit_clr: unknown bridgetype bridge 0x%p&quot;</span><span class="p">,</span>
			     <span class="n">ptr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">pcireg_intr_enable_bit_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="n">u64</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_buscommon</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_bridge_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_TIOCP</span>:
			<span class="n">__sn_setq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_int_enable</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_PIC</span>:
			<span class="n">__sn_setq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_int_enable</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">panic</span>
			    <span class="p">(</span><span class="s">&quot;pcireg_intr_enable_bit_set: unknown bridgetype bridge 0x%p&quot;</span><span class="p">,</span>
			     <span class="n">ptr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Intr Host Address Register (int_addr) -- Read/Write  0000_0130 - 0000_0168</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">pcireg_intr_addr_addr_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="kt">int</span> <span class="n">int_n</span><span class="p">,</span>
			       <span class="n">u64</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_buscommon</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_bridge_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_TIOCP</span>:
			<span class="n">__sn_clrq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_int_addr</span><span class="p">[</span><span class="n">int_n</span><span class="p">],</span>
			    <span class="n">TIOCP_HOST_INTR_ADDR</span><span class="p">);</span>
			<span class="n">__sn_setq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_int_addr</span><span class="p">[</span><span class="n">int_n</span><span class="p">],</span>
			    <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="n">TIOCP_HOST_INTR_ADDR</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_PIC</span>:
			<span class="n">__sn_clrq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_int_addr</span><span class="p">[</span><span class="n">int_n</span><span class="p">],</span>
			    <span class="n">PIC_HOST_INTR_ADDR</span><span class="p">);</span>
			<span class="n">__sn_setq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_int_addr</span><span class="p">[</span><span class="n">int_n</span><span class="p">],</span>
			    <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="n">PIC_HOST_INTR_ADDR</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">panic</span>
			    <span class="p">(</span><span class="s">&quot;pcireg_intr_addr_addr_get: unknown bridgetype bridge 0x%p&quot;</span><span class="p">,</span>
			     <span class="n">ptr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Force Interrupt Register Access -- Write Only	0000_01C0 - 0000_01F8</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">pcireg_force_intr_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="kt">int</span> <span class="n">int_n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_buscommon</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_bridge_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_TIOCP</span>:
			<span class="n">writeq</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_force_pin</span><span class="p">[</span><span class="n">int_n</span><span class="p">]);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_PIC</span>:
			<span class="n">writeq</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_force_pin</span><span class="p">[</span><span class="n">int_n</span><span class="p">]);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">panic</span>
			    <span class="p">(</span><span class="s">&quot;pcireg_force_intr_set: unknown bridgetype bridge 0x%p&quot;</span><span class="p">,</span>
			     <span class="n">ptr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Device(x) Write Buffer Flush Reg Access -- Read Only 0000_0240 - 0000_0258</span>
<span class="cm"> */</span>
<span class="n">u64</span> <span class="nf">pcireg_wrb_flush_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="kt">int</span> <span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_buscommon</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_bridge_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_TIOCP</span>:
			<span class="n">ret</span> <span class="o">=</span>
			    <span class="n">__sn_readq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_wr_req_buf</span><span class="p">[</span><span class="n">device</span><span class="p">]);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_PIC</span>:
			<span class="n">ret</span> <span class="o">=</span>
			    <span class="n">__sn_readq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_wr_req_buf</span><span class="p">[</span><span class="n">device</span><span class="p">]);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
		      <span class="n">panic</span><span class="p">(</span><span class="s">&quot;pcireg_wrb_flush_get: unknown bridgetype bridge 0x%p&quot;</span><span class="p">,</span> <span class="n">ptr</span><span class="p">);</span>
		<span class="p">}</span>

	<span class="p">}</span>
	<span class="cm">/* Read of the Write Buffer Flush should always return zero */</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">pcireg_int_ate_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ate_index</span><span class="p">,</span>
			<span class="n">u64</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_buscommon</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_bridge_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_TIOCP</span>:
			<span class="n">writeq</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_int_ate_ram</span><span class="p">[</span><span class="n">ate_index</span><span class="p">]);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_PIC</span>:
			<span class="n">writeq</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_int_ate_ram</span><span class="p">[</span><span class="n">ate_index</span><span class="p">]);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">panic</span>
			    <span class="p">(</span><span class="s">&quot;pcireg_int_ate_set: unknown bridgetype bridge 0x%p&quot;</span><span class="p">,</span>
			     <span class="n">ptr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">u64</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">pcireg_int_ate_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ate_index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">br_ptr</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_buscommon</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ret</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_bridge_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_TIOCP</span>:
			<span class="n">ret</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">tio</span><span class="p">.</span><span class="n">cp_int_ate_ram</span><span class="p">[</span><span class="n">ate_index</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCIBR_BRIDGETYPE_PIC</span>:
			<span class="n">ret</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pic</span><span class="p">.</span><span class="n">p_int_ate_ram</span><span class="p">[</span><span class="n">ate_index</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">panic</span>
			    <span class="p">(</span><span class="s">&quot;pcireg_int_ate_addr: unknown bridgetype bridge 0x%p&quot;</span><span class="p">,</span>
			     <span class="n">ptr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
