`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
module programrom (
	// Program ROM Pinouts
	input			rom_clk_i,		// ROM clock
	input	[13:0]	rom_adr_i,		// æ¥æºäºå–æŒ‡å•å…ƒçš„å–æŒ‡åœ°å€ï¼ˆPCï¼?
	output	[31:0]	Jpadr,			    // ç»™å–æŒ‡å•å…ƒçš„è¯»å‡ºçš„æ•°æ®ï¼ˆæŒ‡ä»¤ï¼?
	// UART Programmer Pinouts
	input           upg_rst_i,      // UPG reset (Active High)
	input           upg_clk_i,      // UPG clock (10MHz)
	input           upg_wen_i,		// UPG write enable
	input	[13:0]	upg_adr_i,		// UPG write address
	input	[31:0]	upg_dat_i,		// UPG write data
	input           upg_done_i      // 1 if programming is finished
);

	// kickOff = 1çš„æ—¶å€™CPU æ­£å¸¸å·¥ä½œï¼Œå¦åˆ™å°±æ˜¯ä¸²å£ä¸‹è½½ç¨‹åºã??
    wire kickOff = upg_rst_i | (~upg_rst_i & upg_done_i);
	
	// åˆ†é…64KB ROM, ç¼–è¯‘å™¨å®é™…åªç”? 64KB ROM
    prgrom instmem (
        .clka	(kickOff ?	rom_clk_i	: upg_clk_i),
		.wea	(kickOff ?	1'b0			: upg_wen_i),
        .addra	(kickOff ?	rom_adr_i	: upg_adr_i),
		.dina	(kickOff ?	32'h00000000			: upg_dat_i),
        .douta	(Jpadr)
    );
	
endmodule
