\doxysection{LPTIM\+\_\+\+Type\+Def Struct Reference}
\label{struct_l_p_t_i_m___type_def}\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}}


LPTIMER.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ICR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CFGR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CMP}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ARR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CNT}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LPTIMER. 

Definition at line \textbf{ 583} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ARR@{ARR}}
\index{ARR@{ARR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{ARR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ARR}

LPTIM Autoreload register, Address offset\+: 0x18 

Definition at line \textbf{ 591} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{CFGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CFGR}

LPTIM Configuration register, Address offset\+: 0x0C 

Definition at line \textbf{ 588} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CMP@{CMP}}
\index{CMP@{CMP}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{CMP}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CMP}

LPTIM Compare register, Address offset\+: 0x14 

Definition at line \textbf{ 590} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CNT@{CNT}}
\index{CNT@{CNT}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{CNT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CNT}

LPTIM Counter register, Address offset\+: 0x1C 

Definition at line \textbf{ 592} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CR@{CR}}
\index{CR@{CR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

LPTIM Control register, Address offset\+: 0x10 

Definition at line \textbf{ 589} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{ICR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ICR}

LPTIM Interrupt Clear register, Address offset\+: 0x04 

Definition at line \textbf{ 586} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!IER@{IER}}
\index{IER@{IER}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{IER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IER}

LPTIM Interrupt Enable register, Address offset\+: 0x08 

Definition at line \textbf{ 587} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{ISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ISR}

LPTIM Interrupt and Status register, Address offset\+: 0x00 

Definition at line \textbf{ 585} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_l_p_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!OR@{OR}}
\index{OR@{OR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{OR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OR}

LPTIM Option register, Address offset\+: 0x20 

Definition at line \textbf{ 593} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
